{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513941842933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513941842939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 12:24:02 2017 " "Processing started: Fri Dec 22 12:24:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513941842939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941842939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941842939 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1513941844256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/de0_cv_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_cv_qsys/synthesis/de0_cv_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_CV_QSYS-rtl " "Found design unit 1: DE0_CV_QSYS-rtl" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853546 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS " "Found entity 1: DE0_CV_QSYS" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/de0_cv_qsys_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_cv_qsys/synthesis/de0_cv_qsys_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_cv_qsys_rst_controller-rtl " "Found design unit 1: de0_cv_qsys_rst_controller-rtl" {  } { { "DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853548 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_cv_qsys_rst_controller " "Found entity 1: de0_cv_qsys_rst_controller" {  } { { "DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/de0_cv_qsys_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_cv_qsys/synthesis/de0_cv_qsys_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_cv_qsys_rst_controller_001-rtl " "Found design unit 1: de0_cv_qsys_rst_controller_001-rtl" {  } { { "DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853549 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_cv_qsys_rst_controller_001 " "Found entity 1: de0_cv_qsys_rst_controller_001" {  } { { "DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_irq_mapper " "Found entity 1: DE0_CV_QSYS_irq_mapper" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_irq_mapper.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_1 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_1" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter " "Found entity 1: DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_1_rsp_mux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_1_rsp_mux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_rsp_mux.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853576 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_1_rsp_demux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_1_rsp_demux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_rsp_demux.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_1_cmd_mux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_1_cmd_mux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_cmd_mux.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_1_cmd_demux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_1_cmd_demux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_cmd_demux.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853586 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853586 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853586 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853586 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853602 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_002.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_002.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_002.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853606 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_1_router_002 " "Found entity 2: DE0_CV_QSYS_mm_interconnect_1_router_002" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_002.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_001.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_001.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_1_router_001_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_1_router_001_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_001.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853607 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_1_router_001 " "Found entity 2: DE0_CV_QSYS_mm_interconnect_1_router_001" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_001.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_1_router_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_1_router_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853609 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_1_router " "Found entity 2: DE0_CV_QSYS_mm_interconnect_1_router" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_006.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_006.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_router_006_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_006_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_006.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853640 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_0_router_006 " "Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_006" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_006.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_003.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_003.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_003_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_003.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853642 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_0_router_003 " "Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_003" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_003.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853644 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_002" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853645 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_001" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513941853646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853647 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_0_router " "Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/eln.vhd 6 3 " "Found 6 design units, including 3 entities, in source file de0_cv_qsys/synthesis/submodules/eln.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_machine-rtl " "Found design unit 1: State_machine-rtl" {  } { { "DE0_CV_QSYS/synthesis/submodules/eln.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853649 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CRC-rtl " "Found design unit 2: CRC-rtl" {  } { { "DE0_CV_QSYS/synthesis/submodules/eln.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853649 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 eln-rtl " "Found design unit 3: eln-rtl" {  } { { "DE0_CV_QSYS/synthesis/submodules/eln.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853649 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_machine " "Found entity 1: State_machine" {  } { { "DE0_CV_QSYS/synthesis/submodules/eln.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853649 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRC " "Found entity 2: CRC" {  } { { "DE0_CV_QSYS/synthesis/submodules/eln.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853649 ""} { "Info" "ISGN_ENTITY_NAME" "3 eln " "Found entity 3: eln" {  } { { "DE0_CV_QSYS/synthesis/submodules/eln.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/fifo_nmots_mbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/fifo_nmots_mbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_nMots_mBits-rtl " "Found design unit 1: FIFO_nMots_mBits-rtl" {  } { { "DE0_CV_QSYS/synthesis/submodules/FIFO_nMots_mBits.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/FIFO_nMots_mBits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853650 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_nMots_mBits " "Found entity 1: FIFO_nMots_mBits" {  } { { "DE0_CV_QSYS/synthesis/submodules/FIFO_nMots_mBits.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/FIFO_nMots_mBits.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/serialdata.vhd 6 3 " "Found 6 design units, including 3 entities, in source file de0_cv_qsys/synthesis/submodules/serialdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC_SerialData-rtl " "Found design unit 1: UC_SerialData-rtl" {  } { { "DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853651 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UT_SerialData-rtl " "Found design unit 2: UT_SerialData-rtl" {  } { { "DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853651 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SerialData-rtl " "Found design unit 3: SerialData-rtl" {  } { { "DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853651 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC_SerialData " "Found entity 1: UC_SerialData" {  } { { "DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853651 ""} { "Info" "ISGN_ENTITY_NAME" "2 UT_SerialData " "Found entity 2: UT_SerialData" {  } { { "DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853651 ""} { "Info" "ISGN_ENTITY_NAME" "3 SerialData " "Found entity 3: SerialData" {  } { { "DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_timer " "Found entity 1: DE0_CV_QSYS_timer" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_timer.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_sysid_qsys " "Found entity 1: DE0_CV_QSYS_sysid_qsys" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sysid_qsys.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_switches " "Found entity 1: DE0_CV_QSYS_switches" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_switches.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_seg7_digits.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_seg7_digits.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_seg7_digits " "Found entity 1: DE0_CV_QSYS_seg7_digits" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_seg7_digits.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_seg7_digits.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_sdram_input_efifo_module " "Found entity 1: DE0_CV_QSYS_sdram_input_efifo_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853659 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_sdram " "Found entity 2: DE0_CV_QSYS_sdram" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853659 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_CV_QSYS_sdram_test_component.v(236) " "Verilog HDL warning at DE0_CV_QSYS_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1513941853661 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_CV_QSYS_sdram_test_component.v(237) " "Verilog HDL warning at DE0_CV_QSYS_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1513941853661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_sdram_test_component_ram_module " "Found entity 1: DE0_CV_QSYS_sdram_test_component_ram_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853661 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_sdram_test_component " "Found entity 2: DE0_CV_QSYS_sdram_test_component" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_pll " "Found entity 1: DE0_CV_QSYS_pll" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_onchip_mem " "Found entity 1: DE0_CV_QSYS_onchip_mem" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys " "Found entity 1: DE0_CV_QSYS_nios2_qsys" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941853665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941853665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module " "Found entity 1: DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module " "Found entity 2: DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_CV_QSYS_nios2_qsys_cpu_bht_module " "Found entity 3: DE0_CV_QSYS_nios2_qsys_cpu_bht_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module " "Found entity 4: DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module " "Found entity 5: DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module " "Found entity 6: DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module " "Found entity 7: DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module " "Found entity 8: DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug " "Found entity 9: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break " "Found entity 10: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk " "Found entity 11: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk " "Found entity 12: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace " "Found entity 13: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_td_mode " "Found entity 14: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_td_mode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace " "Found entity 15: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo " "Found entity 19: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_pib " "Found entity 20: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_pib" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im " "Found entity 21: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE0_CV_QSYS_nios2_qsys_cpu_nios2_performance_monitors " "Found entity 22: DE0_CV_QSYS_nios2_qsys_cpu_nios2_performance_monitors" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg " "Found entity 23: DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module " "Found entity 24: DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem " "Found entity 25: DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci " "Found entity 26: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE0_CV_QSYS_nios2_qsys_cpu " "Found entity 27: DE0_CV_QSYS_nios2_qsys_cpu" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941854476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk " "Found entity 1: DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941854478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck " "Found entity 1: DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941854480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper " "Found entity 1: DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941854482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_cpu_mult_cell " "Found entity 1: DE0_CV_QSYS_nios2_qsys_cpu_mult_cell" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_mult_cell.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941854483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_cpu_test_bench " "Found entity 1: DE0_CV_QSYS_nios2_qsys_cpu_test_bench" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_test_bench.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941854485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941854487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941854489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941854490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941854492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_leds " "Found entity 1: DE0_CV_QSYS_leds" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_leds.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941854493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_keys " "Found entity 1: DE0_CV_QSYS_keys" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_keys.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941854495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE0_CV_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854497 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE0_CV_QSYS_jtag_uart_scfifo_w" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854497 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_CV_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE0_CV_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854497 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_CV_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE0_CV_QSYS_jtag_uart_scfifo_r" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854497 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_CV_QSYS_jtag_uart " "Found entity 5: DE0_CV_QSYS_jtag_uart" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941854497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex2seg7_x6.vhd 4 2 " "Found 4 design units, including 2 entities, in source file hex2seg7_x6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7_LUT-rtl " "Found design unit 1: SEG7_LUT-rtl" {  } { { "HEX2SEG7_x6.vhd" "" { Text "F:/DE0_CV/HEX2SEG7_x6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854499 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SEG7_LUT_x6-rtl " "Found design unit 2: SEG7_LUT_x6-rtl" {  } { { "HEX2SEG7_x6.vhd" "" { Text "F:/DE0_CV/HEX2SEG7_x6.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854499 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "HEX2SEG7_x6.vhd" "" { Text "F:/DE0_CV/HEX2SEG7_x6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854499 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEG7_LUT_x6 " "Found entity 2: SEG7_LUT_x6" {  } { { "HEX2SEG7_x6.vhd" "" { Text "F:/DE0_CV/HEX2SEG7_x6.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941854499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_cv_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_CV_top-rtl " "Found design unit 1: DE0_CV_top-rtl" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854500 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_top " "Found entity 1: DE0_CV_top" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941854500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941854500 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_sdram.v(318) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(318): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1513941854547 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_sdram.v(328) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(328): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1513941854547 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_sdram.v(338) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(338): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1513941854547 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_sdram.v(682) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(682): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1513941854549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV_top " "Elaborating entity \"DE0_CV_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513941854800 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK DE0_CV_top.vhd(55) " "VHDL Signal Declaration warning at DE0_CV_top.vhd(55): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513941854801 "|DE0_CV_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B DE0_CV_top.vhd(61) " "VHDL Signal Declaration warning at DE0_CV_top.vhd(61): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513941854801 "|DE0_CV_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G DE0_CV_top.vhd(62) " "VHDL Signal Declaration warning at DE0_CV_top.vhd(62): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513941854801 "|DE0_CV_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS DE0_CV_top.vhd(63) " "VHDL Signal Declaration warning at DE0_CV_top.vhd(63): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513941854802 "|DE0_CV_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R DE0_CV_top.vhd(64) " "VHDL Signal Declaration warning at DE0_CV_top.vhd(64): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513941854802 "|DE0_CV_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS DE0_CV_top.vhd(65) " "VHDL Signal Declaration warning at DE0_CV_top.vhd(65): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513941854802 "|DE0_CV_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_locked DE0_CV_top.vhd(72) " "Verilog HDL or VHDL warning at DE0_CV_top.vhd(72): object \"pll_locked\" assigned a value but never read" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513941854802 "|DE0_CV_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS DE0_CV_QSYS:u0 " "Elaborating entity \"DE0_CV_QSYS\" for hierarchy \"DE0_CV_QSYS:u0\"" {  } { { "DE0_CV_top.vhd" "u0" { Text "F:/DE0_CV/DE0_CV_top.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941854815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_jtag_uart DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE0_CV_QSYS_jtag_uart\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "jtag_uart" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941854861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_jtag_uart_scfifo_w DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE0_CV_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "the_DE0_CV_QSYS_jtag_uart_scfifo_w" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941854874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "wfifo" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941855081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941855081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941855081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941855081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941855081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941855081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941855081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941855081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941855081 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513941855081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "F:/DE0_CV/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941855121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941855121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "F:/DE0_CV/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941855141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941855141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "F:/DE0_CV/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "F:/DE0_CV/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941855156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941855156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "F:/DE0_CV/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "F:/DE0_CV/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941855202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941855202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "F:/DE0_CV/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "F:/DE0_CV/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941855263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941855263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "F:/DE0_CV/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "F:/DE0_CV/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941855316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941855316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "F:/DE0_CV/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_jtag_uart_scfifo_r DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE0_CV_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "the_DE0_CV_QSYS_jtag_uart_scfifo_r" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941855666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941855666 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513941855666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855722 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855742 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_keys DE0_CV_QSYS:u0\|DE0_CV_QSYS_keys:keys " "Elaborating entity \"DE0_CV_QSYS_keys\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_keys:keys\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "keys" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_leds DE0_CV_QSYS:u0\|DE0_CV_QSYS_leds:leds " "Elaborating entity \"DE0_CV_QSYS_leds\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_leds:leds\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "leds" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "mm_clock_crossing_bridge_0" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "nios2_qsys" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "cpu" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941855958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_test_bench DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_test_bench:the_DE0_CV_QSYS_nios2_qsys_cpu_test_bench " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_test_bench\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_test_bench:the_DE0_CV_QSYS_nios2_qsys_cpu_test_bench\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_test_bench" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 6035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941856450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_data " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_data\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "DE0_CV_QSYS_nios2_qsys_cpu_ic_data" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 7037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941856513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941856555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "F:/DE0_CV/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941856620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941856620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941856621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_tag " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_tag\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "DE0_CV_QSYS_nios2_qsys_cpu_ic_tag" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 7103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941856695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941856712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgj1 " "Found entity 1: altsyncram_pgj1" {  } { { "db/altsyncram_pgj1.tdf" "" { Text "F:/DE0_CV/db/altsyncram_pgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941856768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941856768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgj1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated " "Elaborating entity \"altsyncram_pgj1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941856769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_bht_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_bht_module:DE0_CV_QSYS_nios2_qsys_cpu_bht " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_bht_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_bht_module:DE0_CV_QSYS_nios2_qsys_cpu_bht\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "DE0_CV_QSYS_nios2_qsys_cpu_bht" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 7301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941856828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_bht_module:DE0_CV_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_bht_module:DE0_CV_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941856843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "F:/DE0_CV/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941856895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941856895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_bht_module:DE0_CV_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_bht_module:DE0_CV_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941856896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 8272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941856947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941856961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bpi1 " "Found entity 1: altsyncram_bpi1" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "F:/DE0_CV/db/altsyncram_bpi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941857018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941857018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bpi1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated " "Elaborating entity \"altsyncram_bpi1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 8290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_mult_cell DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 8875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_mult_cell.v" "the_altmult_add_p1" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "F:/DE0_CV/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941857196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941857196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "F:/DE0_CV/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941857715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_tag " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_tag\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "DE0_CV_QSYS_nios2_qsys_cpu_dc_tag" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 9297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpi1 " "Found entity 1: altsyncram_jpi1" {  } { { "db/altsyncram_jpi1.tdf" "" { Text "F:/DE0_CV/db/altsyncram_jpi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941858306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941858306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpi1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated " "Elaborating entity \"altsyncram_jpi1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_data " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_data\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "DE0_CV_QSYS_nios2_qsys_cpu_dc_data" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 9363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "F:/DE0_CV/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941858436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941858436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_victim " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_victim\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "DE0_CV_QSYS_nios2_qsys_cpu_dc_victim" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 9475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "F:/DE0_CV/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941858573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941858573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 10430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_altera_std_synchronizer" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941858983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_td_mode DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_td_mode:DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_td_mode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_td_mode:DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_pib DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_pib:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_pib " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_pib\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_pib:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_pib\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_pib" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "F:/DE0_CV/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941859742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941859742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_phy\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_phy" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941859892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941860012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941860172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_onchip_mem DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_mem:onchip_mem " "Elaborating entity \"DE0_CV_QSYS_onchip_mem\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_mem:onchip_mem\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "onchip_mem" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941860228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.v" "the_altsyncram" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941860241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941860254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941860254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_CV_QSYS_onchip_mem.hex " "Parameter \"init_file\" = \"DE0_CV_QSYS_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941860254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941860254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941860254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941860254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941860254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941860254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941860254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941860254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941860254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941860254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941860254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941860254 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513941860254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8n1 " "Found entity 1: altsyncram_s8n1" {  } { { "db/altsyncram_s8n1.tdf" "" { Text "F:/DE0_CV/db/altsyncram_s8n1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941860317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941860317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8n1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s8n1:auto_generated " "Elaborating entity \"altsyncram_s8n1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s8n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941860317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "F:/DE0_CV/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941861059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941861059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s8n1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s8n1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_s8n1.tdf" "decode3" { Text "F:/DE0_CV/db/altsyncram_s8n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "F:/DE0_CV/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941861106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941861106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s8n1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s8n1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_s8n1.tdf" "mux2" { Text "F:/DE0_CV/db/altsyncram_s8n1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_pll DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll " "Elaborating entity \"DE0_CV_QSYS_pll\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "pll" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" "altera_pll_i" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861280 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1513941861303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 143.000000 MHz " "Parameter \"output_clock_frequency1\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3846 ps " "Parameter \"phase_shift1\" = \"-3846 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 1.498951 MHz " "Parameter \"output_clock_frequency2\" = \"1.498951 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941861317 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513941861317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_sdram DE0_CV_QSYS:u0\|DE0_CV_QSYS_sdram:sdram " "Elaborating entity \"DE0_CV_QSYS_sdram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_sdram:sdram\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "sdram" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_sdram_input_efifo_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_sdram:sdram\|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE0_CV_QSYS_sdram_input_efifo_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_sdram:sdram\|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "the_DE0_CV_QSYS_sdram_input_efifo_module" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_seg7_digits DE0_CV_QSYS:u0\|DE0_CV_QSYS_seg7_digits:seg7_digits " "Elaborating entity \"DE0_CV_QSYS_seg7_digits\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_seg7_digits:seg7_digits\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "seg7_digits" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_switches DE0_CV_QSYS:u0\|DE0_CV_QSYS_switches:switches " "Elaborating entity \"DE0_CV_QSYS_switches\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_switches:switches\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "switches" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_sysid_qsys DE0_CV_QSYS:u0\|DE0_CV_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE0_CV_QSYS_sysid_qsys\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "sysid_qsys" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_timer DE0_CV_QSYS:u0\|DE0_CV_QSYS_timer:timer " "Elaborating entity \"DE0_CV_QSYS_timer\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_timer:timer\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "timer" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eln DE0_CV_QSYS:u0\|eln:transmitter " "Elaborating entity \"eln\" for hierarchy \"DE0_CV_QSYS:u0\|eln:transmitter\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "transmitter" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialData DE0_CV_QSYS:u0\|eln:transmitter\|SerialData:serial " "Elaborating entity \"SerialData\" for hierarchy \"DE0_CV_QSYS:u0\|eln:transmitter\|SerialData:serial\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/eln.vhd" "serial" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UT_SerialData DE0_CV_QSYS:u0\|eln:transmitter\|SerialData:serial\|UT_SerialData:UT " "Elaborating entity \"UT_SerialData\" for hierarchy \"DE0_CV_QSYS:u0\|eln:transmitter\|SerialData:serial\|UT_SerialData:UT\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" "UT" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_SerialData DE0_CV_QSYS:u0\|eln:transmitter\|SerialData:serial\|UC_SerialData:UC " "Elaborating entity \"UC_SerialData\" for hierarchy \"DE0_CV_QSYS:u0\|eln:transmitter\|SerialData:serial\|UC_SerialData:UC\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" "UC" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_machine DE0_CV_QSYS:u0\|eln:transmitter\|State_machine:machineEtat " "Elaborating entity \"State_machine\" for hierarchy \"DE0_CV_QSYS:u0\|eln:transmitter\|State_machine:machineEtat\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/eln.vhd" "machineEtat" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC DE0_CV_QSYS:u0\|eln:transmitter\|CRC:parite " "Elaborating entity \"CRC\" for hierarchy \"DE0_CV_QSYS:u0\|eln:transmitter\|CRC:parite\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/eln.vhd" "parite" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861526 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "poly eln.vhd(90) " "VHDL Signal Declaration warning at eln.vhd(90): used explicit default value for signal \"poly\" because signal was never assigned a value" {  } { { "DE0_CV_QSYS/synthesis/submodules/eln.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1513941861526 "|DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|CRC:parite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_nMots_mBits DE0_CV_QSYS:u0\|eln:transmitter\|FIFO_nMots_mBits:fifo " "Elaborating entity \"FIFO_nMots_mBits\" for hierarchy \"DE0_CV_QSYS:u0\|eln:transmitter\|FIFO_nMots_mBits:fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/eln.vhd" "fifo" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "mm_interconnect_0" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_debug_mem_slave_translator" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_translator" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_agent" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_agent" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941861961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_agent" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router:router\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "router" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router:router\|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router:router\|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_001 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "router_001" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001\|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001\|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_002 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_002\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "router_002" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002\|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002\|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_003 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_003\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_003:router_003\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "router_003" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_003_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_003:router_003\|DE0_CV_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_003:router_003\|DE0_CV_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_006 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_006\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_006:router_006\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "router_006" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_006_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_006:router_006\|DE0_CV_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_006_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_006:router_006\|DE0_CV_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_limiter" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_cmd_demux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_cmd_mux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "cmd_mux_001" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_rsp_demux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "rsp_demux_001" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_rsp_mux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862597 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513941862606 "|DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513941862607 "|DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513941862607 "|DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "mm_interconnect_1" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_translator" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:transmitter_avalon_eln_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:transmitter_avalon_eln_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "transmitter_avalon_eln_translator" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "sysid_qsys_control_slave_translator" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "timer_s1_translator" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:keys_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:keys_s1_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "keys_s1_translator" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "leds_s1_translator" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_agent" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941862995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:transmitter_avalon_eln_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:transmitter_avalon_eln_agent\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "transmitter_avalon_eln_agent" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:transmitter_avalon_eln_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:transmitter_avalon_eln_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "transmitter_avalon_eln_agent_rsp_fifo" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "sysid_qsys_control_slave_agent" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "sysid_qsys_control_slave_agent_rsp_fifo" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 1349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_1_router DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_router:router " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_1_router\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_router:router\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "router" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_1_router_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_router:router\|DE0_CV_QSYS_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_1_router_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_router:router\|DE0_CV_QSYS_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router.sv" "the_default_decode" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_1_router_001 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_1_router_001\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_router_001:router_001\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "router_001" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 2006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_1_router_001_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_router_001:router_001\|DE0_CV_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_1_router_001_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_router_001:router_001\|DE0_CV_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_1_router_002 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_1_router_002\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_router_002:router_002\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "router_002" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 2022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_router_002:router_002\|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_router_002:router_002\|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_limiter" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:transmitter_avalon_eln_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:transmitter_avalon_eln_burst_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "transmitter_avalon_eln_burst_adapter" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 2202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:transmitter_avalon_eln_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:transmitter_avalon_eln_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_1_cmd_demux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_1_cmd_demux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "cmd_demux" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_1_cmd_mux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_1_cmd_mux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "cmd_mux" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 2272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_1_rsp_demux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_1_rsp_demux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "rsp_demux" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 2391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_1_rsp_mux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_1_rsp_mux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "rsp_mux" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_rsp_mux.sv" "arb" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "transmitter_avalon_eln_rsp_width_adapter" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 2612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513941863412 "|DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513941863413 "|DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513941863413 "|DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "transmitter_avalon_eln_cmd_width_adapter" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" "avalon_st_adapter" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1\|DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_irq_mapper DE0_CV_QSYS:u0\|DE0_CV_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE0_CV_QSYS_irq_mapper\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "irq_mapper" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE0_CV_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE0_CV_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "irq_synchronizer" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE0_CV_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE0_CV_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE0_CV_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941863555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941863555 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513941863555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_CV_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_CV_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863556 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_CV_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE0_CV_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE0_CV_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_cv_qsys_rst_controller DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller:rst_controller " "Elaborating entity \"de0_cv_qsys_rst_controller\" for hierarchy \"DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller:rst_controller\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "rst_controller" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller.vhd" "rst_controller" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_cv_qsys_rst_controller_001 DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller_001:rst_controller_001 " "Elaborating entity \"de0_cv_qsys_rst_controller_001\" for hierarchy \"DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller_001:rst_controller_001\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "rst_controller_001" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863613 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req de0_cv_qsys_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at de0_cv_qsys_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513941863614 "|DE0_CV_top|DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd" "rst_controller_001" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_cv_qsys_rst_controller_001 DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller_001:rst_controller_002 " "Elaborating entity \"de0_cv_qsys_rst_controller_001\" for hierarchy \"DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller_001:rst_controller_002\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "rst_controller_002" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863634 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req de0_cv_qsys_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at de0_cv_qsys_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513941863635 "|DE0_CV_top|DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller_001:rst_controller_002\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_CV_QSYS:u0\|de0_cv_qsys_rst_controller_001:rst_controller_002\|altera_reset_controller:rst_controller_001\"" {  } { { "DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd" "rst_controller_001" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_x6 SEG7_LUT_x6:u1 " "Elaborating entity \"SEG7_LUT_x6\" for hierarchy \"SEG7_LUT_x6:u1\"" {  } { { "DE0_CV_top.vhd" "u1" { Text "F:/DE0_CV/DE0_CV_top.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_x6:u1\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_x6:u1\|SEG7_LUT:u0\"" {  } { { "HEX2SEG7_x6.vhd" "u0" { Text "F:/DE0_CV/HEX2SEG7_x6.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941863660 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1513941865343 "|DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sh84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sh84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sh84 " "Found entity 1: altsyncram_sh84" {  } { { "db/altsyncram_sh84.tdf" "" { Text "F:/DE0_CV/db/altsyncram_sh84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941867553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941867553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "F:/DE0_CV/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941867728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941867728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "F:/DE0_CV/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941867804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941867804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_99i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_99i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_99i " "Found entity 1: cntr_99i" {  } { { "db/cntr_99i.tdf" "" { Text "F:/DE0_CV/db/cntr_99i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941867912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941867912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "F:/DE0_CV/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941867959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941867959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "F:/DE0_CV/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941868025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941868025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "F:/DE0_CV/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941868114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941868114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "F:/DE0_CV/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941868160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941868160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "F:/DE0_CV/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941868226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941868226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "F:/DE0_CV/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941868273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941868273 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941868566 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1513941868858 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.12.22.12:24:32 Progress: Loading slde51157c7/alt_sld_fab_wrapper_hw.tcl " "2017.12.22.12:24:32 Progress: Loading slde51157c7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941872675 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941874560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941874743 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941875975 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941876111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941876256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941876421 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941876427 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941876430 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1513941877124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde51157c7/alt_sld_fab.v" "" { Text "F:/DE0_CV/db/ip/slde51157c7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941877394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941877394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941877527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941877527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941877529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941877529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941877617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941877617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941877734 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941877734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941877734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941877831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941877831 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 49 " "Parameter WIDTH_A set to 49" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 49 " "Parameter WIDTH_B set to 49" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513941884846 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1513941884846 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513941884846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941884885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884885 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513941884885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "F:/DE0_CV/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941884929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941884929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941884959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941884959 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513941884959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2j1 " "Found entity 1: altsyncram_s2j1" {  } { { "db/altsyncram_s2j1.tdf" "" { Text "F:/DE0_CV/db/altsyncram_s2j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941885006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941885006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941885045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941885045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 49 " "Parameter \"WIDTH_A\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941885045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941885045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941885045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 49 " "Parameter \"WIDTH_B\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941885045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941885045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941885045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941885045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941885045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941885045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941885045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941885045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941885045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513941885045 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513941885045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3j1 " "Found entity 1: altsyncram_c3j1" {  } { { "db/altsyncram_c3j1.tdf" "" { Text "F:/DE0_CV/db/altsyncram_c3j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513941885095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941885095 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_c3j1:auto_generated\|ram_block1a38 " "Synthesized away node \"DE0_CV_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_c3j1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_c3j1.tdf" "" { Text "F:/DE0_CV/db/altsyncram_c3j1.tdf" 1179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE0_CV_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } } { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" 690 0 0 } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513941885263 "|DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c3j1:auto_generated|ram_block1a38"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513941885263 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513941885263 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1513941887215 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1513941887215 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1513941887292 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1513941887292 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1513941887292 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1513941887292 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1513941887292 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1513941887314 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[35\]\" and its non-tri-state driver." {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1513941887510 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1513941887510 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "bidirectional pin \"CLOCK4_50\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "bidirectional pin \"SD_DATA\[0\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "bidirectional pin \"SD_DATA\[1\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "bidirectional pin \"SD_DATA\[2\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "bidirectional pin \"SD_DATA\[3\]\" has no driver" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513941887511 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1513941887511 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[35\]~synth " "Node \"GPIO_1\[35\]~synth\"" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513941891521 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1513941891521 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513941891521 "|DE0_CV_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513941891521 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941892001 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DE0_CV_QSYS:u0\|eln:transmitter\|CRC:parite\|level\[5\] High " "Register DE0_CV_QSYS:u0\|eln:transmitter\|CRC:parite\|level\[5\] will power up to High" {  } { { "DE0_CV_QSYS/synthesis/submodules/eln.vhd" "" { Text "F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd" 99 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1513941892351 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1513941892351 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "478 " "478 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513941896015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941896392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941897008 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941897616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/DE0_CV/DE0_CV.map.smsg " "Generated suppressed messages file F:/DE0_CV/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941898478 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 131 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 131 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1513941902332 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 3 0 0 " "Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513941902505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513941902505 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513941903406 "|DE0_CV_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513941903406 "|DE0_CV_top|CLOCK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1513941903406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7305 " "Implemented 7305 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513941903428 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513941903428 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1513941903428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6564 " "Implemented 6564 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513941903428 ""} { "Info" "ICUT_CUT_TM_RAMS" "524 " "Implemented 524 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1513941903428 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1513941903428 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1513941903428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513941903428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "996 " "Peak virtual memory: 996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513941903550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 12:25:03 2017 " "Processing ended: Fri Dec 22 12:25:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513941903550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513941903550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513941903550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513941903550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1513941905245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513941905250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 12:25:04 2017 " "Processing started: Fri Dec 22 12:25:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513941905250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513941905250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513941905250 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513941905357 ""}
{ "Info" "0" "" "Project  = DE0_CV" {  } {  } 0 0 "Project  = DE0_CV" 0 0 "Fitter" 0 0 1513941905358 ""}
{ "Info" "0" "" "Revision = DE0_CV" {  } {  } 0 0 "Revision = DE0_CV" 0 0 "Fitter" 0 0 1513941905358 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1513941905652 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_CV 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"DE0_CV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513941905729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513941905780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513941905780 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1513941905888 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1513941906231 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513941906254 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1513941907015 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513941907018 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513941907321 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1513941912265 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1513941912553 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1513941912553 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2966 global CLKCTRL_G6 " "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2966 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1513941912789 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G5 " "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1513941912789 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 1248 global CLKCTRL_G7 " "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 1248 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1513941912789 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 683 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 683 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1513941912789 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1513941912789 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1513941912789 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513941912790 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513941914538 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1513941914538 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1513941914629 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.sdc " "Reading SDC File: 'DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1513941914643 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV_QSYS/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'DE0_CV_QSYS/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1513941914649 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV.sdc " "Reading SDC File: 'DE0_CV.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1513941914752 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513941914756 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513941914756 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -197.99 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -197.99 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513941914756 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 477 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 477 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513941914756 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1513941914756 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1513941914756 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk " "Node: DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_CV_QSYS:u0\|eln:transmitter\|SerialData:serial\|UC_SerialData:UC\|Etat_cr.DRq_Serial DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk " "Register DE0_CV_QSYS:u0\|eln:transmitter\|SerialData:serial\|UC_SerialData:UC\|Etat_cr.DRq_Serial is being clocked by DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513941914790 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513941914790 "|DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|sub_Clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513941914803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513941914803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513941914803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513941914803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513941914803 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1513941914803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1513941914925 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1513941914928 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513941914928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513941914928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513941914928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513941914928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513941914928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513941914928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.993    sdram_clk " "   6.993    sdram_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513941914928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.398 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.398 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513941914928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.993 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.993 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513941914928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.993 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.993 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513941914928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 667.132 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 667.132 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513941914928 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1513941914928 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513941915146 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513941915159 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1513941915253 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1513941915253 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1513941915253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513941915254 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513941915280 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513941915281 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513941915294 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513941916541 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "106 Block RAM " "Packed 106 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1513941916555 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1513941916555 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1513941916555 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1513941916555 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "50 " "Created 50 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1513941916555 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513941916555 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513941917069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513941919452 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1513941921698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513941939246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513941958856 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513941970407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513941970407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513941976204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.0% " "1e+03 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1513941986517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X11_Y11 X21_Y22 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22" {  } { { "loc" "" { Generic "F:/DE0_CV/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} { { 12 { 0 ""} 11 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513941988362 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513941988362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513942003944 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 22.19 " "Total time spent on timing analysis during the Fitter is 22.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513942012487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513942012608 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513942016633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513942016640 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513942020519 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:22 " "Fitter post-fit operations ending: elapsed time is 00:00:22" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513942034973 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1513942035540 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "82 " "Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLOCK4_50 a permanently disabled " "Pin CLOCK4_50 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK4_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently enabled " "Pin GPIO_1\[35\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE0_CV_top.vhd" "" { Text "F:/DE0_CV/DE0_CV_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/DE0_CV/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513942035620 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1513942035620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/DE0_CV/DE0_CV.fit.smsg " "Generated suppressed messages file F:/DE0_CV/DE0_CV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513942036404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2654 " "Peak virtual memory: 2654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513942039108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 12:27:19 2017 " "Processing ended: Fri Dec 22 12:27:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513942039108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:15 " "Elapsed time: 00:02:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513942039108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:04 " "Total CPU time (on all processors): 00:04:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513942039108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513942039108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513942040488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513942040492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 12:27:20 2017 " "Processing started: Fri Dec 22 12:27:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513942040492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513942040492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513942040492 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513942047642 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1513942047669 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1513942047896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "769 " "Peak virtual memory: 769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513942048033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 12:27:28 2017 " "Processing ended: Fri Dec 22 12:27:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513942048033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513942048033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513942048033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513942048033 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513942048786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513942049540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513942049546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 12:27:29 2017 " "Processing started: Fri Dec 22 12:27:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513942049546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942049546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_CV -c DE0_CV " "Command: quartus_sta DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942049546 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1513942049651 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942050903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942050949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942050949 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513942051853 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942051853 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942051958 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.sdc " "Reading SDC File: 'DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942051975 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV_QSYS/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'DE0_CV_QSYS/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942051982 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV.sdc " "Reading SDC File: 'DE0_CV.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942052082 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513942052086 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513942052086 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -197.99 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -197.99 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513942052086 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 477 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 477 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513942052086 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942052086 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942052086 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk " "Node: DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_CV_QSYS:u0\|eln:transmitter\|State_machine:machineEtat\|State_cr.s_Tx_CRC~DUPLICATE DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk " "Register DE0_CV_QSYS:u0\|eln:transmitter\|State_machine:machineEtat\|State_cr.s_Tx_CRC~DUPLICATE is being clocked by DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513942052122 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942052122 "|DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|sub_Clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|cpu\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|cpu\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942052140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942052140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942052140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942052140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942052140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942052140 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942052140 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942052251 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1513942052255 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513942052277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.006 " "Worst-case setup slack is 0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.006               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.757               0.000 altera_reserved_tck  " "    7.757               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.780               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   97.780               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942052517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.314 " "Worst-case hold slack is 0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.314               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.316               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 altera_reserved_tck  " "    0.407               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942052566 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513942052583 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942052583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.156 " "Worst-case recovery slack is -1.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.156              -2.307 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.156              -2.307 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.134               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.134               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.180               0.000 altera_reserved_tck  " "   14.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942052586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.726 " "Worst-case removal slack is 0.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.726               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.999               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.999               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.036               0.000 altera_reserved_tck  " "    1.036               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942052608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.699 " "Worst-case minimum pulse width slack is 0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.104               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.104               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.329               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.329               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 CLOCK_50  " "    9.731               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.352               0.000 altera_reserved_tck  " "   15.352               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  332.188               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  332.188               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942052615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942052615 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942052682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942052682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 64 " "Number of Synchronizer Chains Found: 64" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942052682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942052682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.688 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.688" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942052682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.892 ns " "Worst Case Available Settling Time: 4.892 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942052682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942052682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942052682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942052682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942052682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942052682 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942052682 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513942052689 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942052745 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942058769 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk " "Node: DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_CV_QSYS:u0\|eln:transmitter\|State_machine:machineEtat\|State_cr.s_Tx_CRC~DUPLICATE DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk " "Register DE0_CV_QSYS:u0\|eln:transmitter\|State_machine:machineEtat\|State_cr.s_Tx_CRC~DUPLICATE is being clocked by DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513942059223 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942059223 "|DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|sub_Clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|cpu\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|cpu\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942059238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942059238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942059238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942059238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942059238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942059238 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942059238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942059265 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513942059415 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942059415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.080 " "Worst-case setup slack is -0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -0.154 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.080              -0.154 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.821               0.000 altera_reserved_tck  " "    7.821               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.866               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   97.866               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942059428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.292               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.301               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 altera_reserved_tck  " "    0.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942059476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.989 " "Worst-case recovery slack is -0.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.989              -1.971 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.989              -1.971 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.406               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.406               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.253               0.000 altera_reserved_tck  " "   14.253               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942059494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.717 " "Worst-case removal slack is 0.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.717               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.717               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.880               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.972               0.000 altera_reserved_tck  " "    0.972               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942059512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.699 " "Worst-case minimum pulse width slack is 0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.054               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.054               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.271               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.271               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 CLOCK_50  " "    9.741               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.375               0.000 altera_reserved_tck  " "   15.375               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  332.127               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  332.127               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942059520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942059520 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942059578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942059578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 64 " "Number of Synchronizer Chains Found: 64" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942059578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942059578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.688 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.688" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942059578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.930 ns " "Worst Case Available Settling Time: 4.930 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942059578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942059578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942059578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942059578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942059578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942059578 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942059578 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513942059585 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942059847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942065691 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk " "Node: DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_CV_QSYS:u0\|eln:transmitter\|State_machine:machineEtat\|State_cr.s_Tx_CRC~DUPLICATE DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk " "Register DE0_CV_QSYS:u0\|eln:transmitter\|State_machine:machineEtat\|State_cr.s_Tx_CRC~DUPLICATE is being clocked by DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513942066157 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942066157 "|DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|sub_Clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|cpu\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|cpu\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942066174 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942066174 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942066174 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942066174 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942066174 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942066174 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942066174 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942066202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.904 " "Worst-case setup slack is 2.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.904               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.904               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.954               0.000 altera_reserved_tck  " "   11.954               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.710               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   98.710               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942066261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.159               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.165               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 altera_reserved_tck  " "    0.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942066311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.073 " "Worst-case recovery slack is 0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.073               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.408               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.408               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.865               0.000 altera_reserved_tck  " "   15.865               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942066328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.340 " "Worst-case removal slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.340               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.457               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 altera_reserved_tck  " "    0.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942066344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.699 " "Worst-case minimum pulse width slack is 0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.380               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.380               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.409               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.409               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.973               0.000 altera_reserved_tck  " "   14.973               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  332.449               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  332.449               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942066353 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942066412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942066412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 64 " "Number of Synchronizer Chains Found: 64" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942066412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942066412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.688 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.688" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942066412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.721 ns " "Worst Case Available Settling Time: 5.721 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942066412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942066412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942066412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942066412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942066412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942066412 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942066412 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513942066418 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk " "Node: DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_CV_QSYS:u0\|eln:transmitter\|State_machine:machineEtat\|State_cr.s_Tx_CRC~DUPLICATE DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk " "Register DE0_CV_QSYS:u0\|eln:transmitter\|State_machine:machineEtat\|State_cr.s_Tx_CRC~DUPLICATE is being clocked by DE0_CV_QSYS:u0\|eln:transmitter\|sub_Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513942066870 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942066870 "|DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|sub_Clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|cpu\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|cpu\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_cpu:cpu\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci\|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942066886 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942066886 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942066886 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942066886 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942066886 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513942066886 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942066886 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942066913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.377 " "Worst-case setup slack is 3.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.377               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.377               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.673               0.000 altera_reserved_tck  " "   12.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.793               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   98.793               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942066971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942066971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.137               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.142               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 altera_reserved_tck  " "    0.166               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942067020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.164 " "Worst-case recovery slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.164               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.846               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.846               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.076               0.000 altera_reserved_tck  " "   16.076               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942067038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.293 " "Worst-case removal slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.293               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.412               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 altera_reserved_tck  " "    0.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942067055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.699 " "Worst-case minimum pulse width slack is 0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.381               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.381               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.402               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.402               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.933               0.000 altera_reserved_tck  " "   14.933               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  332.451               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  332.451               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513942067062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942067062 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942067120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942067120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 64 " "Number of Synchronizer Chains Found: 64" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942067120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942067120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.688 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.688" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942067120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.814 ns " "Worst Case Available Settling Time: 5.814 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942067120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942067120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942067120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942067120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942067120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513942067120 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942067120 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942070347 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942070349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1226 " "Peak virtual memory: 1226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513942070513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 12:27:50 2017 " "Processing ended: Fri Dec 22 12:27:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513942070513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513942070513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513942070513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942070513 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 156 s " "Quartus Prime Full Compilation was successful. 0 errors, 156 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513942071401 ""}
