module \$paramod\SDP_Y_INP_mgc_shift_bl_v4\width_a=11\signd_a=0\width_s=7\width_z=23 (a, s, z);
  wire [6:0] _0_;
  wire [22:0] _1_;
  wire [22:0] _2_;
  input [10:0] a;
  input [6:0] s;
  output [22:0] z;
  assign _0_ = ~ s;
  assign z = s[6] ? _2_ : _1_;
  assign _1_ = a <<< s;
  wire [10:0] fangyuan0;
  assign fangyuan0 = { 1'b0, a[10:1] };

  assign _2_ = $signed(fangyuan0) >>> _0_;
endmodule
