# Current_Mirror_ACD

## PROBLEM STATEMENT
<br>
<strong>Design a common source stage with current source load (implement using current mirror) for the following specifications:</strong> <br>
  <br>
  Gain (A<sub>v</sub>) = 20 <br>
  Power budget < 20mW <br>
  Supply voltage (V<sub>dd</sub>) = 1.8v <br>
  Threshold Voltage (V<sub>th</sub>) = 0.5 <br>
  U<sub>n</sub>C<sub>ox</sub> = 100uA/V<sup>2</sup>  <br>
  U<sub>p</sub>C<sub>ox</sub> = 200uA/V<sup>2</sup>  <br>
  Output Swing Limit = 0.5 peak to peak <br>
  λ<sub>1</sub> = 0.1V<sup>-1</sup> <br>
  λ<sub>2</sub> = 0.2V<sup>-1</sup>

## SCHEMATIC
![current_mirror](https://github.com/SahilPrabhu/Current_Mirror_ACD/assets/92974277/5e0b3056-af67-4e3d-a8ef-9807e3a03172)


## DC ANALYSIS
![dc_analysis](https://github.com/SahilPrabhu/Current_Mirror_ACD/assets/92974277/aef43d4a-d62a-44ad-adda-dd4d30815268)


## TRANSIENT ANALYSIS
![transient_analysis](https://github.com/SahilPrabhu/Current_Mirror_ACD/assets/92974277/c07758da-3e44-4e14-9fcc-c65556034a2f)
