module one_cell (clock,
    output1,
    port1,
    set_b);
 input clock;
 output output1;
 input port1;
 input set_b;


 sky130_fd_sc_hd__sdfsbp_1 ff1 (.D(port1),
    .Q(output1),
    .SET_B(set_b),
    .CLK(clock));
endmodule
