\hypertarget{struct_i2_c___mem_map}{}\section{I2\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_i2_c___mem_map}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_aefc602e5555ff9807f66ba8d67c214c0}{A1}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a9f07a2e505dda38873798958a6c9f432}{F}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a211af10ff66759da8bd2712f3d26ad8a}{C1}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_acba6223219d3887b1ba085cf199bf84a}{S}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a44f0a2e82a172b16e1241939185790cf}{D}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a5e8189de70defa55b4d4d50e42ac88d1}{C2}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a6520708827670dc2938e6cdec0264763}{F\+LT}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a9f17398ec3278c30924dd797dea9788a}{RA}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a14ca29af4960a6588080acb71f62d5fa}{S\+MB}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_ad4e4dbcd884a2b52af7dbef17817f12e}{A2}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_aac56d4be80ad622d7bf85bdd8c29504c}{S\+L\+TH}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_afd5aa3cef3245893addeb55556e1ceff}{S\+L\+TL}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2C -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_i2_c___mem_map_aefc602e5555ff9807f66ba8d67c214c0}\label{struct_i2_c___mem_map_aefc602e5555ff9807f66ba8d67c214c0}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!A1@{A1}}
\index{A1@{A1}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{A1}{A1}}
{\footnotesize\ttfamily uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+A1}

I2C Address Register 1, offset\+: 0x0 \mbox{\Hypertarget{struct_i2_c___mem_map_ad4e4dbcd884a2b52af7dbef17817f12e}\label{struct_i2_c___mem_map_ad4e4dbcd884a2b52af7dbef17817f12e}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!A2@{A2}}
\index{A2@{A2}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{A2}{A2}}
{\footnotesize\ttfamily uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+A2}

I2C Address Register 2, offset\+: 0x9 \mbox{\Hypertarget{struct_i2_c___mem_map_a211af10ff66759da8bd2712f3d26ad8a}\label{struct_i2_c___mem_map_a211af10ff66759da8bd2712f3d26ad8a}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!C1@{C1}}
\index{C1@{C1}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C1}{C1}}
{\footnotesize\ttfamily uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+C1}

I2C Control Register 1, offset\+: 0x2 \mbox{\Hypertarget{struct_i2_c___mem_map_a5e8189de70defa55b4d4d50e42ac88d1}\label{struct_i2_c___mem_map_a5e8189de70defa55b4d4d50e42ac88d1}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!C2@{C2}}
\index{C2@{C2}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C2}{C2}}
{\footnotesize\ttfamily uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+C2}

I2C Control Register 2, offset\+: 0x5 \mbox{\Hypertarget{struct_i2_c___mem_map_a44f0a2e82a172b16e1241939185790cf}\label{struct_i2_c___mem_map_a44f0a2e82a172b16e1241939185790cf}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!D@{D}}
\index{D@{D}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{D}{D}}
{\footnotesize\ttfamily uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::D}

I2C Data I/O register, offset\+: 0x4 \mbox{\Hypertarget{struct_i2_c___mem_map_a9f07a2e505dda38873798958a6c9f432}\label{struct_i2_c___mem_map_a9f07a2e505dda38873798958a6c9f432}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!F@{F}}
\index{F@{F}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{F}{F}}
{\footnotesize\ttfamily uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::F}

I2C Frequency Divider register, offset\+: 0x1 \mbox{\Hypertarget{struct_i2_c___mem_map_a6520708827670dc2938e6cdec0264763}\label{struct_i2_c___mem_map_a6520708827670dc2938e6cdec0264763}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!F\+LT@{F\+LT}}
\index{F\+LT@{F\+LT}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{F\+LT}{FLT}}
{\footnotesize\ttfamily uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+F\+LT}

I2C Programmable Input Glitch Filter register, offset\+: 0x6 \mbox{\Hypertarget{struct_i2_c___mem_map_a9f17398ec3278c30924dd797dea9788a}\label{struct_i2_c___mem_map_a9f17398ec3278c30924dd797dea9788a}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!RA@{RA}}
\index{RA@{RA}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{RA}{RA}}
{\footnotesize\ttfamily uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+RA}

I2C Range Address register, offset\+: 0x7 \mbox{\Hypertarget{struct_i2_c___mem_map_acba6223219d3887b1ba085cf199bf84a}\label{struct_i2_c___mem_map_acba6223219d3887b1ba085cf199bf84a}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S@{S}}
\index{S@{S}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S}{S}}
{\footnotesize\ttfamily uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::S}

I2C Status register, offset\+: 0x3 \mbox{\Hypertarget{struct_i2_c___mem_map_aac56d4be80ad622d7bf85bdd8c29504c}\label{struct_i2_c___mem_map_aac56d4be80ad622d7bf85bdd8c29504c}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S\+L\+TH@{S\+L\+TH}}
\index{S\+L\+TH@{S\+L\+TH}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+L\+TH}{SLTH}}
{\footnotesize\ttfamily uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+S\+L\+TH}

I2C S\+CL Low Timeout Register High, offset\+: 0xA \mbox{\Hypertarget{struct_i2_c___mem_map_afd5aa3cef3245893addeb55556e1ceff}\label{struct_i2_c___mem_map_afd5aa3cef3245893addeb55556e1ceff}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S\+L\+TL@{S\+L\+TL}}
\index{S\+L\+TL@{S\+L\+TL}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+L\+TL}{SLTL}}
{\footnotesize\ttfamily uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+S\+L\+TL}

I2C S\+CL Low Timeout Register Low, offset\+: 0xB \mbox{\Hypertarget{struct_i2_c___mem_map_a14ca29af4960a6588080acb71f62d5fa}\label{struct_i2_c___mem_map_a14ca29af4960a6588080acb71f62d5fa}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S\+MB@{S\+MB}}
\index{S\+MB@{S\+MB}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+MB}{SMB}}
{\footnotesize\ttfamily uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+S\+MB}

I2C S\+M\+Bus Control and Status register, offset\+: 0x8 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
