# system info atax on 2024.01.02.20:41:32
system_info:
name,value
DEVICE,10CX220YF780I5G
DEVICE_FAMILY,Cyclone 10 GX
GENERATION_ID,0
#
#
# Files generated for atax on 2024.01.02.20:41:32
files:
filepath,kind,attributes,module,is_top
sim/atax.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,atax,true
atax_internal_10/sim/dspba_library_ver.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_data_fifo.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_fifo.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_altera_syncram_wrapped.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_scfifo_wrapped.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ecc_decoder.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ecc_encoder.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ecc.svh,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ll_fifo.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ll_ram_fifo.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_valid_fifo_counter.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_dspba_valid_fifo_counter.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_staging_reg.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_mid_speed_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_latency_one_ram_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_latency_zero_ram_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_fifo_zero_width.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_high_speed_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_low_latency_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_zero_latency_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_fanout_pipeline.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_std_synchronizer_nocut.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_tessellated_incr_decr_threshold.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_tessellated_incr_lookahead.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_reset_handler.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_lfsr.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_mlab_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_parameter_assert.svh,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_pop.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_push.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_token_fifo_counter.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_pipeline.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_dspba_buffer.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_enable_sink.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_iord.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_iord_stall_latency.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_iord_stall_valid.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_memory_depth_quantization.svh,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_shift_register_no_reset.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ffwdsrc.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ffwddst.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_top.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_permute_address.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_pipelined.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_enabled.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_basic_coalescer.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_simple.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_streaming.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_burst_master.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_bursting_load_stores.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_non_aligned_write.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_read_cache.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_atomic.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_prefetch_block.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_wide_wrapper.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_streaming_prefetch.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_aligned_burst_coalesced_lsu.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_toggle_detect.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_debug_mem.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_burst_coalesced_pipelined_write.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_burst_coalesced_pipelined_read.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_fifo_stall_valid_lookahead.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_global_load_store.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_burst_coalescer.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_coalescer_dynamic_timeout.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_data_aligner.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_read_cache.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_read_data_alignment.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_unaligned_controller.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_word_coalescer.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_write_data_alignment.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_write_kernel_downstream.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_full_detector.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_tessellated_incr_decr_decr.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_iowr.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_iowr_stall_latency.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_iowr_stall_valid.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_loop_limiter.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_loop_profiler.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_sim_latency_tracker.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_reset_wire.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_function_wrapper.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_function.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B0_runOnce.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B0_runOnce_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B0_runOnce_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B0_runOnce_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B0_runOnce_merge_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_token_i1_wt_limpush_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B10.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B10_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B10_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B10_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_memdep_phi_push20_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_memdep_phi_push20_0_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B11.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B11_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B11_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B11_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B12.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B12_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B12_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B12_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B12_merge_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_s_c0_in_for_body69_s_c0_enter19913_atax1.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body69_s_c0_exit203_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0002_atax1_full_detector.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t203_atax1_data_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_body69_s_c0_enter19913_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_ffwd_dest_p1024f32_y_out4423_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_7_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_18_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_i_334_pop22_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i4_cleanups_pop24_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i4_initerations_pop23_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i7_fpga_indvars_iv20_pop21_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_lastiniteration_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i32_i_334_push22_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i4_cleanups_push24_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i4_initerations_push23_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i7_fpga_indvars_iv20_push21_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B13.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B13_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B13_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B13_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_iowr_bl_return_unnamed_atax19_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_token_i1_throttle_push_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B2.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B2_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B2_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B2_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B5.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B5_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B5_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B5_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B6.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B6_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B6_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B6_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B6_merge_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_s_c0_in_for_cond24_preheader_s_c0_enter12712_atax1.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000r_s_c0_exit135_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000_atax1_full_detector.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000t135_atax1_data_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_cond24_preh0000_c0_enter12712_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_arrayidx28_promoted2_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going58_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_i_138_pop19_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i7_fpga_indvars_iv17_pop18_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond59_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i32_i_138_push19_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i7_fpga_indvars_iv17_push18_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B7.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B7_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B7_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B7_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B7_merge_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_s_c0_in_for_body26_s_c0_enter14515_atax1.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body26_s_c0_exit157_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000_atax1_full_detector.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t157_atax1_data_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_body26_s_c0_enter14515_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_flt_i_sfc_logic_s_c0_in_for_body26_0000xk5id06uq0cp0jv34qcz.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_12_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_13_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going44_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_f32_add41_pop31_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_exitcond1994_pop37_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_forked8790_pop34_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_notcmp5696_pop38_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i2_cleanups47_pop33_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_j_137_pop32_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i64_idxprom2791_pop35_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i7_fpga_indvars_iv11_pop30_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_f32_add41_push31_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_exitcond1994_push37_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_forked8790_push34_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_lastiniteration46_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notcmp5696_push38_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond54_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i2_cleanups47_push33_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i32_j_137_push32_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i64_idxprom2791_push35_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i7_fpga_indvars_iv11_push30_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_p67f32_arrayidx28893_push36_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B8.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B8_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B8_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B8_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_memdep_phi_pop20_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_memdep_phi_pop20_0_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_s_c0_in_for_inc40_s_c0_enter168_atax3.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_inc40_s_c0_exit172_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_i0000_atax1_full_detector.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_i0000t172_atax1_data_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_inc40_s_c0_enter168_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_5206_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_14_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B9.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B9_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B9_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B9_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B9_merge_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_s_c0_in_for_body48_s_c0_enter18016_atax1.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body48_s_c0_exit192_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0001_atax1_full_detector.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t192_atax1_data_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_body48_s_c0_enter18016_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_6_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_16_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_17_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going28_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_f32_pop45_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_exitcond1995_pop43_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_memdep_phi_pop2098_pop46_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_notcmp5697_pop44_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i2_cleanups31_pop41_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_j_235_pop40_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i64_idxprom2792_pop42_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i7_fpga_indvars_iv14_pop39_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_f32_push45_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_exitcond1995_push43_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_lastiniteration30_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_memdep_phi_pop2098_push46_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notcmp5697_push44_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond38_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i2_cleanups31_push41_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i32_j_235_push40_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i64_idxprom2792_push42_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i7_fpga_indvars_iv14_push39_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going28_6_sr.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going28_6_valid_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going44_6_sr.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going44_6_valid_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going58_2_sr.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going58_2_valid_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going65_6_sr.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going65_6_valid_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going79_0_sr.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going83_1_sr.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going83_1_valid_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going_6_sr.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_loop_limiter_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_loop_limiter_1.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_loop_limiter_2.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_loop_limiter_3.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_loop_limiter_4.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_loop_limiter_5.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B10_sr_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B11_sr_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B12_sr_1.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B13_sr_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B1_start.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B1_start_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B1_start_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B1_start_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B1_start_merge_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_iord_bl_call_unnamed_atax2_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_ffwd_source_s_struct_z40000_unnamed_atax3_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_s_c0_in_wt_entry_s_c0_enter11_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter11_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going83_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond84_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B2_sr_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B3.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B3_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B3_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B3_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_3_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_4_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_6_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_readdata_reg_unnamed_6_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going79_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going79_0_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_i_040_pop17_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_i_040_pop17_3_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_13_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond80_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond80_17_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i32_i_040_push17_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i32_i_040_push17_21_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i7_fpga_indvars_iv8_push16_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i7_fpga_indvars_iv8_push16_19_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B3_merge_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_ffwd_dest_s_struct_z4pa0000_unnamed_atax5_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B3_sr_1.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B4.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B4_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B4_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B4_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_10_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_readdata_reg_unnamed_10_atax3.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_11_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_readdata_reg_unnamed_11_atax4.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_8_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_readdata_reg_unnamed_8_atax1.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_9_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_readdata_reg_unnamed_9_atax2.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B4_merge_reg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_1_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_s_c0_in_for_body9_s_c0_enter12214_atax1.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body9_s_c0_exit124_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_body9_s_c0_enter12214_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going65_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_notcmp7789_pop29_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i2_cleanups68_pop27_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_j_039_pop26_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i5_fpga_indvars_iv_pop25_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i64_idxprom88_pop28_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_lastiniteration67_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notcmp7789_push29_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond75_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i2_cleanups68_push27_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i32_j_039_push26_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i5_fpga_indvars_iv_push25_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i64_idxprom88_push28_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_ffwd_dest_s_struct_z4pa0000_unnamed_atax7_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B4_sr_1.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B5_sr_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B6_sr_1.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B7_sr_1.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B8_sr_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B9_sr_1.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_avm_to_ic.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ic_master_endpoint.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_arb_intf.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ic_intf.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ic_slave_endpoint.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ic_slave_rrp.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ic_slave_wrp.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_arb2.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ic_to_avm.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_mem1x.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_ecc.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_tall_depth_stitch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_remaining_width.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_bits_per_enable.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_generic_two_way_depth_stitch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_generic_three_way_depth_stitch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_short_depth_stitch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_bottom_width_stitch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_bottom_depth_stitch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_lower.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_lower_mlab_simple_dual_port.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_lower_m20k_simple_dual_port.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_lower_m20k_true_dual_port.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ic_local_mem_router.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_mem2x.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_internal.v,SYSTEM_VERILOG,,atax_internal,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
atax.atax_internal_inst,atax_internal
