DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "U_0"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 930,0
)
(Instance
name "U_1"
duLibraryName "gates"
duName "mux4to1"
elements [
(GiElement
name "dataNbBits"
type "positive"
value "1"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1214,0
)
(Instance
name "U_2"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 1256,0
)
(Instance
name "U_4"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 1271,0
)
(Instance
name "U_5"
duLibraryName "gates"
duName "demux1to2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1310,0
)
(Instance
name "U_6"
duLibraryName "gates"
duName "and3"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1394,0
)
(Instance
name "U_7"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1413,0
)
(Instance
name "U_3"
duLibraryName "Cursor"
duName "PWM_Generator"
elements [
]
mwi 0
uid 2053,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "Y:\\robin.carrupt\\Electronique_numerique\\Cursor_Eln\\Prefs\\..\\Cursor\\hdl"
)
(vvPair
variable "HDSDir"
value "Y:\\robin.carrupt\\Electronique_numerique\\Cursor_Eln\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "Y:\\robin.carrupt\\Electronique_numerique\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\motor_driver\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "Y:\\robin.carrupt\\Electronique_numerique\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\motor_driver\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "Y:\\robin.carrupt\\Electronique_numerique\\Cursor_Eln\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "Y:\\robin.carrupt\\Electronique_numerique\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\motor_driver"
)
(vvPair
variable "d_logical"
value "Y:\\robin.carrupt\\Electronique_numerique\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\motor_driver"
)
(vvPair
variable "date"
value "20.12.2021"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "20"
)
(vvPair
variable "entity_name"
value "motor_driver"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "robin.carrupt"
)
(vvPair
variable "graphical_source_date"
value "20.12.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WEA20302"
)
(vvPair
variable "graphical_source_time"
value "15:58:28"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WEA20302"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Cursor"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Cursor/work"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "motor_driver"
)
(vvPair
variable "month"
value "déc."
)
(vvPair
variable "month_long"
value "décembre"
)
(vvPair
variable "p"
value "Y:\\robin.carrupt\\Electronique_numerique\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\motor_driver\\struct.bd"
)
(vvPair
variable "p_logical"
value "Y:\\robin.carrupt\\Electronique_numerique\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\motor_driver\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:58:28"
)
(vvPair
variable "unit"
value "motor_driver"
)
(vvPair
variable "user"
value "robin.carrupt"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 148,0
optionalChildren [
*1 (PortIoOut
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "112500,48625,114000,49375"
)
(Line
uid 40,0
sl 0
ro 270
xt "112000,49000,112500,49000"
pts [
"112000,49000"
"112500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "115000,48400,117500,49600"
st "In1"
blo "115000,49400"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 49,0
lang 11
decl (Decl
n "In1"
t "std_ulogic"
o 5
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5600,34000,6400"
st "In1      : std_ulogic
"
)
)
*3 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "112500,56625,114000,57375"
)
(Line
uid 54,0
sl 0
ro 270
xt "112000,57000,112500,57000"
pts [
"112000,57000"
"112500,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "115000,56400,117500,57600"
st "In2"
blo "115000,57400"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 63,0
lang 11
decl (Decl
n "In2"
t "std_ulogic"
o 6
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6400,34000,7200"
st "In2      : std_ulogic
"
)
)
*5 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "46500,25625,48000,26375"
)
(Line
uid 68,0
sl 0
ro 270
xt "46000,26000,46500,26000"
pts [
"46000,26000"
"46500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "49000,25400,53900,26600"
st "motorEn"
blo "49000,26400"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 77,0
lang 11
decl (Decl
n "motorEn"
t "std_ulogic"
o 7
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7200,34000,8000"
st "motorEn  : std_ulogic
"
)
)
*7 (Grouping
uid 105,0
optionalChildren [
*8 (CommentText
uid 107,0
shape (Rectangle
uid 108,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "84000,81000,101000,82000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 109,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "84200,81000,96100,82000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 110,0
shape (Rectangle
uid 111,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,77000,105000,78000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 112,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "101200,77000,104200,78000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 113,0
shape (Rectangle
uid 114,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "84000,79000,101000,80000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 115,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "84200,79000,94200,80000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 116,0
shape (Rectangle
uid 117,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,79000,84000,80000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 118,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "80200,79000,82300,80000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 119,0
shape (Rectangle
uid 120,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,78000,121000,82000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 121,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "101200,78200,110600,79200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 122,0
shape (Rectangle
uid 123,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "105000,77000,121000,78000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 124,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "105200,77000,106800,78000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 125,0
shape (Rectangle
uid 126,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,77000,101000,79000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 127,0
va (VaSet
fg "32768,0,0"
)
xt "85350,77400,95650,78600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 128,0
shape (Rectangle
uid 129,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,80000,84000,81000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 130,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "80200,80000,82300,81000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 131,0
shape (Rectangle
uid 132,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,81000,84000,82000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 133,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "80200,81000,82900,82000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 134,0
shape (Rectangle
uid 135,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "84000,80000,101000,81000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 136,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "84200,80000,94500,81000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 106,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "80000,77000,121000,82000"
)
oxt "14000,66000,55000,71000"
)
*18 (PortIoIn
uid 246,0
shape (CompositeShape
uid 247,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 248,0
sl 0
ro 270
xt "12000,51625,13500,52375"
)
(Line
uid 249,0
sl 0
ro 270
xt "13500,52000,14000,52000"
pts [
"13500,52000"
"14000,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 250,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 251,0
va (VaSet
)
xt "7600,51500,11000,52700"
st "clock"
ju 2
blo "11000,52500"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 258,0
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 7,0
)
declText (MLText
uid 259,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2400,34000,3200"
st "clock    : std_ulogic
"
)
)
*20 (PortIoIn
uid 260,0
shape (CompositeShape
uid 261,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 262,0
sl 0
ro 270
xt "12000,43625,13500,44375"
)
(Line
uid 263,0
sl 0
ro 270
xt "13500,44000,14000,44000"
pts [
"13500,44000"
"14000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 264,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 265,0
va (VaSet
)
xt "5700,43500,11000,44700"
st "mode_fct"
ju 2
blo "11000,44500"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 272,0
lang 11
decl (Decl
n "mode_fct"
t "unsigned"
b "(2 DOWNTO 0)"
o 2
suid 8,0
)
declText (MLText
uid 273,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3200,39000,4000"
st "mode_fct : unsigned(2 DOWNTO 0)
"
)
)
*22 (PortIoIn
uid 274,0
shape (CompositeShape
uid 275,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 276,0
sl 0
ro 270
xt "12000,47625,13500,48375"
)
(Line
uid 277,0
sl 0
ro 270
xt "13500,48000,14000,48000"
pts [
"13500,48000"
"14000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 278,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 279,0
va (VaSet
)
xt "7700,47500,11000,48700"
st "reset"
ju 2
blo "11000,48500"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 286,0
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 9,0
)
declText (MLText
uid 287,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4000,34000,4800"
st "reset    : std_ulogic
"
)
)
*24 (SaComponent
uid 930,0
optionalChildren [
*25 (CptPort
uid 921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 922,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66250,12625,67000,13375"
)
tg (CPTG
uid 923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 924,0
va (VaSet
isHidden 1
)
xt "67000,12700,69300,13900"
st "in1"
blo "67000,13700"
)
s (Text
uid 940,0
va (VaSet
)
xt "67000,13900,67000,13900"
blo "67000,13900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*26 (CptPort
uid 925,0
optionalChildren [
*27 (Circle
uid 929,0
va (VaSet
fg "0,65535,0"
)
xt "72000,12625,72750,13375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 926,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72750,12625,73500,13375"
)
tg (CPTG
uid 927,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 928,0
va (VaSet
isHidden 1
)
xt "68750,12700,71750,13900"
st "out1"
ju 2
blo "71750,13700"
)
s (Text
uid 941,0
va (VaSet
)
xt "71750,13900,71750,13900"
ju 2
blo "71750,13900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "67000,10000,72000,16000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 932,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 933,0
va (VaSet
font "Verdana,8,1"
)
xt "66910,15700,70010,16700"
st "gates"
blo "66910,16500"
tm "BdLibraryNameMgr"
)
*29 (Text
uid 934,0
va (VaSet
font "Verdana,8,1"
)
xt "66910,16700,71110,17700"
st "inverter"
blo "66910,17500"
tm "CptNameMgr"
)
*30 (Text
uid 935,0
va (VaSet
font "Verdana,8,1"
)
xt "66910,17700,69410,18700"
st "U_0"
blo "66910,18500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 936,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 937,0
text (MLText
uid 938,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "67000,18600,81100,19600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 939,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "67250,14250,68750,15750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*31 (Net
uid 942,0
decl (Decl
n "out1"
t "std_uLogic"
o 11
suid 25,0
)
declText (MLText
uid 943,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11600,37500,12400"
st "SIGNAL out1     : std_uLogic
"
)
)
*32 (Net
uid 1186,0
lang 11
decl (Decl
n "pwmValue"
t "std_ulogic"
o 13
suid 32,0
)
declText (MLText
uid 1187,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13200,37500,14000"
st "SIGNAL pwmValue : std_ulogic
"
)
)
*33 (SaComponent
uid 1214,0
optionalChildren [
*34 (CptPort
uid 1190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1191,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,46625,65000,47375"
)
tg (CPTG
uid 1192,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1193,0
va (VaSet
)
xt "66000,46400,68300,47600"
st "in0"
blo "66000,47400"
)
s (Text
uid 1224,0
va (VaSet
)
xt "66000,47600,66000,47600"
blo "66000,47600"
)
)
thePort (LogicalPort
decl (Decl
n "in0"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*35 (CptPort
uid 1194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1195,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72000,52625,72750,53375"
)
tg (CPTG
uid 1196,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1197,0
va (VaSet
)
xt "67300,52500,72000,53700"
st "muxOut"
ju 2
blo "72000,53500"
)
s (Text
uid 1225,0
va (VaSet
)
xt "72000,53700,72000,53700"
ju 2
blo "72000,53700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "muxOut"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*36 (CptPort
uid 1198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1199,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "67625,60143,68375,60893"
)
tg (CPTG
uid 1200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1201,0
ro 270
va (VaSet
)
xt "67500,57610,68700,59810"
st "sel"
blo "68500,59810"
)
s (Text
uid 1226,0
ro 270
va (VaSet
)
xt "68700,59810,68700,59810"
blo "68700,59810"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "unsigned"
b "(1 DOWNTO 0)"
o 2
suid 3,0
)
)
)
*37 (CptPort
uid 1202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1203,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,50625,65000,51375"
)
tg (CPTG
uid 1204,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1205,0
va (VaSet
)
xt "66000,50400,68300,51600"
st "in1"
blo "66000,51400"
)
s (Text
uid 1227,0
va (VaSet
)
xt "66000,51600,66000,51600"
blo "66000,51600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*38 (CptPort
uid 1206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1207,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,54625,65000,55375"
)
tg (CPTG
uid 1208,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1209,0
va (VaSet
)
xt "66000,54500,68300,55700"
st "in2"
blo "66000,55500"
)
s (Text
uid 1228,0
va (VaSet
)
xt "66000,55700,66000,55700"
blo "66000,55700"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_ulogic"
o 5
suid 2005,0
)
)
)
*39 (CptPort
uid 1210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1211,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,58625,65000,59375"
)
tg (CPTG
uid 1212,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1213,0
va (VaSet
)
xt "66000,58500,68300,59700"
st "in3"
blo "66000,59500"
)
s (Text
uid 1229,0
va (VaSet
)
xt "66000,59700,66000,59700"
blo "66000,59700"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_ulogic"
o 6
suid 2006,0
)
)
)
]
shape (Mux
uid 1215,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "65000,43000,72000,63000"
)
showPorts 0
oxt "38000,2000,45000,22000"
ttg (MlTextGroup
uid 1216,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 1217,0
va (VaSet
font "Verdana,8,1"
)
xt "69600,58700,72700,59700"
st "gates"
blo "69600,59500"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 1218,0
va (VaSet
font "Verdana,8,1"
)
xt "69600,59700,74300,60700"
st "mux4to1"
blo "69600,60500"
tm "CptNameMgr"
)
*42 (Text
uid 1219,0
va (VaSet
font "Verdana,8,1"
)
xt "69600,60700,72100,61700"
st "U_1"
blo "69600,61500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1220,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1221,0
text (MLText
uid 1222,0
va (VaSet
font "Verdana,8,0"
)
xt "70000,61800,87300,63800"
st "dataNbBits = 1            ( positive )  
delay      = gateDelay    ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataNbBits"
type "positive"
value "1"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1223,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "65250,61250,66750,62750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*43 (SaComponent
uid 1256,0
optionalChildren [
*44 (CptPort
uid 1252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1253,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50625,61250,51375,62000"
)
tg (CPTG
uid 1254,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1255,0
va (VaSet
isHidden 1
)
xt "50100,62000,54500,63200"
st "logic_0"
ju 2
blo "54500,63000"
)
s (Text
uid 1266,0
va (VaSet
)
xt "54500,63200,54500,63200"
ju 2
blo "54500,63200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pd
uid 1257,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,62000,53000,68000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 1258,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 1259,0
va (VaSet
font "Verdana,8,1"
)
xt "47910,67700,51010,68700"
st "gates"
blo "47910,68500"
tm "BdLibraryNameMgr"
)
*46 (Text
uid 1260,0
va (VaSet
font "Verdana,8,1"
)
xt "47910,68700,51410,69700"
st "logic0"
blo "47910,69500"
tm "CptNameMgr"
)
*47 (Text
uid 1261,0
va (VaSet
font "Verdana,8,1"
)
xt "47910,69700,50410,70700"
st "U_2"
blo "47910,70500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1262,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1263,0
text (MLText
uid 1264,0
va (VaSet
font "Verdana,8,0"
)
xt "48000,70600,48000,70600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1265,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "48250,66250,49750,67750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*48 (SaComponent
uid 1271,0
optionalChildren [
*49 (CptPort
uid 1267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1268,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50625,48000,51375,48750"
)
tg (CPTG
uid 1269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1270,0
va (VaSet
isHidden 1
)
xt "52000,47000,56400,48200"
st "logic_1"
blo "52000,48000"
)
s (Text
uid 1281,0
va (VaSet
)
xt "52000,48200,52000,48200"
blo "52000,48200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pu
uid 1272,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,42000,53000,48000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 1273,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 1274,0
va (VaSet
font "Verdana,8,1"
)
xt "47910,45700,51010,46700"
st "gates"
blo "47910,46500"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 1275,0
va (VaSet
font "Verdana,8,1"
)
xt "47910,46700,51410,47700"
st "logic1"
blo "47910,47500"
tm "CptNameMgr"
)
*52 (Text
uid 1276,0
va (VaSet
font "Verdana,8,1"
)
xt "47910,47700,50410,48700"
st "U_4"
blo "47910,48500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1277,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1278,0
text (MLText
uid 1279,0
va (VaSet
font "Verdana,8,0"
)
xt "48000,50600,48000,50600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1280,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "48250,46250,49750,47750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*53 (Net
uid 1282,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 9
suid 34,0
)
declText (MLText
uid 1283,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,37500,10800"
st "SIGNAL logic_1  : std_uLogic
"
)
)
*54 (Net
uid 1288,0
decl (Decl
n "logic_0"
t "std_uLogic"
o 8
suid 35,0
)
declText (MLText
uid 1289,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,37500,10000"
st "SIGNAL logic_0  : std_uLogic
"
)
)
*55 (SaComponent
uid 1310,0
optionalChildren [
*56 (CptPort
uid 1294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1295,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "97000,48625,97750,49375"
)
tg (CPTG
uid 1296,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1297,0
va (VaSet
)
xt "93000,48500,96000,49700"
st "out0"
ju 2
blo "96000,49500"
)
s (Text
uid 1320,0
va (VaSet
)
xt "96000,49700,96000,49700"
ju 2
blo "96000,49700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out0"
t "std_uLogic"
o 3
suid 1,0
)
)
)
*57 (CptPort
uid 1298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1299,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "97000,56625,97750,57375"
)
tg (CPTG
uid 1300,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1301,0
va (VaSet
)
xt "93000,56500,96000,57700"
st "out1"
ju 2
blo "96000,57500"
)
s (Text
uid 1321,0
va (VaSet
)
xt "96000,57700,96000,57700"
ju 2
blo "96000,57700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 4
suid 2,0
)
)
)
*58 (CptPort
uid 1302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1303,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "88250,52625,89000,53375"
)
tg (CPTG
uid 1304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1305,0
va (VaSet
)
xt "90000,52500,92300,53700"
st "in1"
blo "90000,53500"
)
s (Text
uid 1322,0
va (VaSet
)
xt "90000,53700,90000,53700"
blo "90000,53700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 5,0
)
)
)
*59 (CptPort
uid 1306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1307,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "92625,59000,93375,59750"
)
tg (CPTG
uid 1308,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1309,0
va (VaSet
)
xt "93000,58000,95200,59200"
st "sel"
blo "93000,59000"
)
s (Text
uid 1323,0
va (VaSet
)
xt "93000,59200,93000,59200"
blo "93000,59200"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_ulogic"
o 2
suid 6,0
)
)
)
]
shape (Mux
uid 1311,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "89000,44000,97000,62000"
)
showPorts 0
oxt "37000,4000,45000,22000"
ttg (MlTextGroup
uid 1312,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 1313,0
va (VaSet
font "Verdana,8,1"
)
xt "86600,57700,89700,58700"
st "gates"
blo "86600,58500"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 1314,0
va (VaSet
font "Verdana,8,1"
)
xt "86600,58700,92400,59700"
st "demux1to2"
blo "86600,59500"
tm "CptNameMgr"
)
*62 (Text
uid 1315,0
va (VaSet
font "Verdana,8,1"
)
xt "86600,59700,89100,60700"
st "U_5"
blo "86600,60500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1316,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1317,0
text (MLText
uid 1318,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "87000,61600,101100,62600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1319,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "89250,60250,90750,61750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*63 (Net
uid 1324,0
decl (Decl
n "muxOut"
t "std_ulogic"
o 10
suid 36,0
)
declText (MLText
uid 1325,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,37500,11600"
st "SIGNAL muxOut   : std_ulogic
"
)
)
*64 (SaComponent
uid 1394,0
optionalChildren [
*65 (CptPort
uid 1378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1379,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "22250,23625,23000,24375"
)
tg (CPTG
uid 1380,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1381,0
va (VaSet
isHidden 1
)
xt "23000,23500,32500,24700"
st "in1 : std_uLogic"
blo "23000,24500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*66 (CptPort
uid 1382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1383,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "22250,27625,23000,28375"
)
tg (CPTG
uid 1384,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1385,0
va (VaSet
isHidden 1
)
xt "23000,27500,32500,28700"
st "in3 : std_uLogic"
blo "23000,28500"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
suid 2,0
)
)
)
*67 (CptPort
uid 1386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1387,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "22250,25625,23000,26375"
)
tg (CPTG
uid 1388,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1389,0
va (VaSet
isHidden 1
)
xt "23000,25500,32500,26700"
st "in2 : std_uLogic"
blo "23000,26500"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*68 (CptPort
uid 1390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1391,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29950,25625,30700,26375"
)
tg (CPTG
uid 1392,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1393,0
va (VaSet
isHidden 1
)
xt "19800,25500,30000,26700"
st "out1 : std_uLogic"
ju 2
blo "30000,26500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 4
suid 4,0
)
)
)
]
shape (And
uid 1395,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "23000,23000,30000,29000"
)
showPorts 0
oxt "34000,14000,41000,20000"
ttg (MlTextGroup
uid 1396,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 1397,0
va (VaSet
font "Verdana,8,1"
)
xt "23600,28700,26700,29700"
st "gates"
blo "23600,29500"
tm "BdLibraryNameMgr"
)
*70 (Text
uid 1398,0
va (VaSet
font "Verdana,8,1"
)
xt "23600,29700,26500,30700"
st "and3"
blo "23600,30500"
tm "CptNameMgr"
)
*71 (Text
uid 1399,0
va (VaSet
font "Verdana,8,1"
)
xt "23600,30700,26100,31700"
st "U_6"
blo "23600,31500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1400,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1401,0
text (MLText
uid 1402,0
va (VaSet
font "Verdana,8,0"
)
xt "23000,32600,37100,33600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1403,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "23250,27250,24750,28750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*72 (SaComponent
uid 1413,0
optionalChildren [
*73 (CptPort
uid 1404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1405,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,25625,33000,26375"
)
tg (CPTG
uid 1406,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1407,0
va (VaSet
isHidden 1
)
xt "33000,25700,35300,26900"
st "in1"
blo "33000,26700"
)
s (Text
uid 1423,0
va (VaSet
)
xt "33000,26900,33000,26900"
blo "33000,26900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*74 (CptPort
uid 1408,0
optionalChildren [
*75 (Circle
uid 1412,0
va (VaSet
fg "0,65535,0"
)
xt "38000,25625,38750,26375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1409,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "38750,25625,39500,26375"
)
tg (CPTG
uid 1410,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1411,0
va (VaSet
isHidden 1
)
xt "34750,25700,37750,26900"
st "out1"
ju 2
blo "37750,26700"
)
s (Text
uid 1424,0
va (VaSet
)
xt "37750,26900,37750,26900"
ju 2
blo "37750,26900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 1414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,23000,38000,29000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 1415,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 1416,0
va (VaSet
font "Verdana,8,1"
)
xt "32910,28700,36010,29700"
st "gates"
blo "32910,29500"
tm "BdLibraryNameMgr"
)
*77 (Text
uid 1417,0
va (VaSet
font "Verdana,8,1"
)
xt "32910,29700,37110,30700"
st "inverter"
blo "32910,30500"
tm "CptNameMgr"
)
*78 (Text
uid 1418,0
va (VaSet
font "Verdana,8,1"
)
xt "32910,30700,35410,31700"
st "U_7"
blo "32910,31500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1419,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1420,0
text (MLText
uid 1421,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,31600,47100,32600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1422,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "33250,27250,34750,28750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*79 (Net
uid 1425,0
decl (Decl
n "out2"
t "std_uLogic"
o 12
suid 38,0
)
declText (MLText
uid 1426,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12400,37500,13200"
st "SIGNAL out2     : std_uLogic
"
)
)
*80 (PortIoIn
uid 1777,0
shape (CompositeShape
uid 1778,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1779,0
sl 0
ro 90
xt "106500,20625,108000,21375"
)
(Line
uid 1780,0
sl 0
ro 90
xt "106000,21000,106500,21000"
pts [
"106500,21000"
"106000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1781,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1782,0
va (VaSet
)
xt "109000,20400,114400,21600"
st "testMode"
blo "109000,21400"
tm "WireNameMgr"
)
)
)
*81 (Net
uid 1789,0
decl (Decl
n "testMode"
t "std_uLogic"
o 4
suid 41,0
)
declText (MLText
uid 1790,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4800,34000,5600"
st "testMode : std_uLogic
"
)
)
*82 (SaComponent
uid 2053,0
optionalChildren [
*83 (CptPort
uid 2025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2026,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,18625,79000,19375"
)
tg (CPTG
uid 2027,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2028,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,18300,83800,19700"
st "clock"
blo "80000,19500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*84 (CptPort
uid 2029,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2030,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,15625,95750,16375"
)
tg (CPTG
uid 2031,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2032,0
va (VaSet
font "Verdana,12,0"
)
xt "87900,15300,94000,16700"
st "pwmOut"
ju 2
blo "94000,16500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "pwmOut"
t "std_ulogic"
o 7
suid 2,0
)
)
)
*85 (CptPort
uid 2033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,20625,79000,21375"
)
tg (CPTG
uid 2035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2036,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,20300,84100,21700"
st "reset"
blo "80000,21500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*86 (CptPort
uid 2037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2038,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89625,8250,90375,9000"
)
tg (CPTG
uid 2039,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2040,0
va (VaSet
font "Verdana,12,0"
)
xt "87000,10000,93000,11400"
st "upDown"
blo "87000,11200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "upDown"
t "std_ulogic"
o 6
suid 5,0
)
)
)
*87 (CptPort
uid 2041,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2042,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,12625,79000,13375"
)
tg (CPTG
uid 2043,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2044,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,12300,85100,13700"
st "enable"
blo "80000,13500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 2
suid 6,0
)
)
)
*88 (CptPort
uid 2045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2046,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82625,8250,83375,9000"
)
tg (CPTG
uid 2047,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2048,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,10000,85100,11400"
st "restart"
blo "80000,11200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "restart"
t "std_ulogic"
o 4
suid 9,0
)
)
)
*89 (CptPort
uid 2049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2050,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,20625,95750,21375"
)
tg (CPTG
uid 2051,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2052,0
va (VaSet
font "Verdana,12,0"
)
xt "87300,20300,94000,21700"
st "testMode"
ju 2
blo "94000,21500"
)
)
thePort (LogicalPort
decl (Decl
n "testMode"
t "std_uLogic"
o 5
suid 11,0
)
)
)
]
shape (Rectangle
uid 2054,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "79000,9000,95000,24000"
)
oxt "20000,5000,36000,20000"
ttg (MlTextGroup
uid 2055,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 2056,0
va (VaSet
font "Verdana,9,1"
)
xt "80300,23800,84000,25000"
st "Cursor"
blo "80300,24800"
tm "BdLibraryNameMgr"
)
*91 (Text
uid 2057,0
va (VaSet
font "Verdana,9,1"
)
xt "80300,25000,89700,26200"
st "PWM_Generator"
blo "80300,26000"
tm "CptNameMgr"
)
*92 (Text
uid 2058,0
va (VaSet
font "Verdana,9,1"
)
xt "80300,26200,82800,27400"
st "U_3"
blo "80300,27200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2059,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2060,0
text (MLText
uid 2061,0
va (VaSet
font "Courier New,8,0"
)
xt "53500,10000,53500,10000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2062,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "79250,22250,80750,23750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*93 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "97000,49000,112000,49000"
pts [
"112000,49000"
"97000,49000"
]
)
start &1
end &56
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "111000,47800,113500,49000"
st "In1"
blo "111000,48800"
tm "WireNameMgr"
)
)
on &2
)
*94 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "97000,57000,112000,57000"
pts [
"112000,57000"
"97000,57000"
]
)
start &3
end &57
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "111000,55800,113500,57000"
st "In2"
blo "111000,56800"
tm "WireNameMgr"
)
)
on &4
)
*95 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "38750,26000,46000,26000"
pts [
"46000,26000"
"38750,26000"
]
)
start &5
end &74
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "45000,24800,49900,26000"
st "motorEn"
blo "45000,25800"
tm "WireNameMgr"
)
)
on &6
)
*96 (Wire
uid 252,0
shape (OrthoPolyLine
uid 253,0
va (VaSet
vasetType 3
)
xt "14000,52000,24000,52000"
pts [
"14000,52000"
"24000,52000"
]
)
start &18
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 257,0
va (VaSet
isHidden 1
)
xt "16000,50800,19400,52000"
st "clock"
blo "16000,51800"
tm "WireNameMgr"
)
)
on &19
)
*97 (Wire
uid 266,0
shape (OrthoPolyLine
uid 267,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "14000,44000,24000,44000"
pts [
"14000,44000"
"24000,44000"
]
)
start &20
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 271,0
va (VaSet
isHidden 1
)
xt "16000,42800,25600,44000"
st "mode_fct : (2:0)"
blo "16000,43800"
tm "WireNameMgr"
)
)
on &21
)
*98 (Wire
uid 280,0
shape (OrthoPolyLine
uid 281,0
va (VaSet
vasetType 3
)
xt "14000,48000,24000,48000"
pts [
"14000,48000"
"24000,48000"
]
)
start &22
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 285,0
va (VaSet
isHidden 1
)
xt "16000,46800,19300,48000"
st "reset"
blo "16000,47800"
tm "WireNameMgr"
)
)
on &23
)
*99 (Wire
uid 944,0
shape (OrthoPolyLine
uid 945,0
va (VaSet
vasetType 3
)
xt "72750,13000,78250,13000"
pts [
"72750,13000"
"78250,13000"
]
)
start &26
end &87
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 946,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 947,0
va (VaSet
isHidden 1
)
xt "74750,11800,77750,13000"
st "out1"
blo "74750,12800"
tm "WireNameMgr"
)
s (Text
uid 1017,0
va (VaSet
isHidden 1
)
xt "74750,13000,74750,13000"
blo "74750,13000"
tm "SignalTypeMgr"
)
)
on &31
)
*100 (Wire
uid 950,0
optionalChildren [
*101 (BdJunction
uid 1565,0
ps "OnConnectorStrategy"
shape (Circle
uid 1566,0
va (VaSet
vasetType 1
)
xt "64600,12600,65400,13400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 951,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55000,13000,67000,13000"
pts [
"67000,13000"
"55000,13000"
]
)
start &25
sat 32
eat 16
sty 1
sl "(0)"
stc 0
sf 1
si 0
tg (WTG
uid 954,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 955,0
va (VaSet
)
xt "56000,11800,63500,13000"
st "mode_fct(0)"
blo "56000,12800"
tm "WireNameMgr"
)
s (Text
uid 1020,0
va (VaSet
)
xt "56000,13000,56000,13000"
blo "56000,13000"
tm "SignalTypeMgr"
)
)
on &21
)
*102 (Wire
uid 958,0
shape (OrthoPolyLine
uid 959,0
va (VaSet
vasetType 3
)
xt "74000,21000,78250,21000"
pts [
"78250,21000"
"74000,21000"
]
)
start &85
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 963,0
va (VaSet
)
xt "73250,19800,76550,21000"
st "reset"
blo "73250,20800"
tm "WireNameMgr"
)
)
on &23
)
*103 (Wire
uid 966,0
shape (OrthoPolyLine
uid 967,0
va (VaSet
vasetType 3
)
xt "74000,19000,78250,19000"
pts [
"78250,19000"
"74000,19000"
]
)
start &83
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 971,0
va (VaSet
)
xt "73250,17800,76650,19000"
st "clock"
blo "73250,18800"
tm "WireNameMgr"
)
)
on &19
)
*104 (Wire
uid 974,0
shape (OrthoPolyLine
uid 975,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,5000,90000,8250"
pts [
"90000,8250"
"90000,5000"
]
)
start &86
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
si 0
tg (WTG
uid 978,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 979,0
va (VaSet
)
xt "86000,2800,93500,4000"
st "mode_fct(1)"
blo "86000,3800"
tm "WireNameMgr"
)
)
on &21
)
*105 (Wire
uid 1180,0
shape (OrthoPolyLine
uid 1181,0
va (VaSet
vasetType 3
)
xt "95750,16000,108000,16000"
pts [
"95750,16000"
"108000,16000"
]
)
start &84
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1185,0
va (VaSet
)
xt "101000,13800,106800,15000"
st "pwmValue"
blo "101000,14800"
tm "WireNameMgr"
)
)
on &32
)
*106 (Wire
uid 1232,0
shape (OrthoPolyLine
uid 1233,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "68000,60143,68000,65000"
pts [
"68000,60143"
"68000,65000"
]
)
start &36
sat 32
eat 16
sty 1
sl "(1 DOWNTO 0)"
stc 0
sf 1
si 0
tg (WTG
uid 1236,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1237,0
va (VaSet
)
xt "65000,65800,73600,67000"
st "mode_fct(1:0)"
blo "65000,66800"
tm "WireNameMgr"
)
s (Text
uid 1502,0
va (VaSet
)
xt "65000,67000,65000,67000"
blo "69900,70700"
tm "SignalTypeMgr"
)
)
on &21
)
*107 (Wire
uid 1238,0
optionalChildren [
*108 (BdJunction
uid 1250,0
ps "OnConnectorStrategy"
shape (Circle
uid 1251,0
va (VaSet
vasetType 1
)
xt "60600,46600,61400,47400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1239,0
va (VaSet
vasetType 3
)
xt "56000,47000,65000,47000"
pts [
"56000,47000"
"65000,47000"
]
)
end &34
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1245,0
va (VaSet
)
xt "58000,44800,63800,46000"
st "pwmValue"
blo "58000,45800"
tm "WireNameMgr"
)
)
on &32
)
*109 (Wire
uid 1246,0
shape (OrthoPolyLine
uid 1247,0
va (VaSet
vasetType 3
)
xt "61000,47000,65000,55000"
pts [
"61000,47000"
"61000,55000"
"65000,55000"
]
)
start &108
end &38
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1249,0
va (VaSet
isHidden 1
)
xt "55000,53800,60800,55000"
st "pwmValue"
blo "55000,54800"
tm "WireNameMgr"
)
)
on &32
)
*110 (Wire
uid 1284,0
shape (OrthoPolyLine
uid 1285,0
va (VaSet
vasetType 3
)
xt "51000,48000,65000,51000"
pts [
"51000,48000"
"51000,51000"
"65000,51000"
]
)
start &49
end &37
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1286,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1287,0
ro 270
va (VaSet
isHidden 1
)
xt "49800,45600,51000,50000"
st "logic_1"
blo "50800,50000"
tm "WireNameMgr"
)
s (Text
uid 1505,0
ro 270
va (VaSet
isHidden 1
)
xt "51000,50000,51000,50000"
blo "51000,50000"
tm "SignalTypeMgr"
)
)
on &53
)
*111 (Wire
uid 1290,0
shape (OrthoPolyLine
uid 1291,0
va (VaSet
vasetType 3
)
xt "51000,59000,65000,62000"
pts [
"51000,62000"
"51000,59000"
"65000,59000"
]
)
start &44
end &39
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1292,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1293,0
ro 270
va (VaSet
isHidden 1
)
xt "49800,56600,51000,61000"
st "logic_0"
blo "50800,61000"
tm "WireNameMgr"
)
s (Text
uid 1506,0
ro 270
va (VaSet
isHidden 1
)
xt "51000,61000,51000,61000"
blo "51000,61000"
tm "SignalTypeMgr"
)
)
on &54
)
*112 (Wire
uid 1326,0
shape (OrthoPolyLine
uid 1327,0
va (VaSet
vasetType 3
)
xt "72000,53000,89000,53000"
pts [
"72000,53000"
"89000,53000"
]
)
start &35
end &58
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1328,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1329,0
va (VaSet
)
xt "74000,51800,78700,53000"
st "muxOut"
blo "74000,52800"
tm "WireNameMgr"
)
s (Text
uid 1507,0
va (VaSet
)
xt "74000,53000,74000,53000"
blo "74000,53000"
tm "SignalTypeMgr"
)
)
on &63
)
*113 (Wire
uid 1332,0
shape (OrthoPolyLine
uid 1333,0
va (VaSet
vasetType 3
)
xt "93000,59000,93000,64000"
pts [
"93000,59000"
"93000,64000"
]
)
start &59
sat 32
eat 16
sl "(2)"
stc 0
sf 1
tg (WTG
uid 1336,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1337,0
va (VaSet
)
xt "90000,64800,97500,66000"
st "mode_fct(2)"
blo "90000,65800"
tm "WireNameMgr"
)
s (Text
uid 1510,0
va (VaSet
)
xt "90000,66000,90000,66000"
blo "94350,69150"
tm "SignalTypeMgr"
)
)
on &21
)
*114 (Wire
uid 1427,0
shape (OrthoPolyLine
uid 1428,0
va (VaSet
vasetType 3
)
xt "29950,26000,33000,26000"
pts [
"29950,26000"
"33000,26000"
]
)
start &68
end &73
sat 32
eat 32
sf 1
tg (WTG
uid 1429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1430,0
va (VaSet
isHidden 1
)
xt "31950,24800,42150,26000"
st "out2 : std_uLogic"
blo "31950,25800"
tm "WireNameMgr"
)
)
on &79
)
*115 (Wire
uid 1433,0
optionalChildren [
*116 (Ripper
uid 1445,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"13000,23000"
"14000,24000"
]
uid 1446,0
va (VaSet
vasetType 3
)
xt "13000,23000,14000,24000"
)
)
*117 (Ripper
uid 1451,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"13000,25000"
"14000,26000"
]
uid 1452,0
va (VaSet
vasetType 3
)
xt "13000,25000,14000,26000"
)
)
*118 (Ripper
uid 1457,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"13000,27000"
"14000,28000"
]
uid 1458,0
va (VaSet
vasetType 3
)
xt "13000,27000,14000,28000"
)
)
]
shape (OrthoPolyLine
uid 1434,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,20000,13000,30000"
pts [
"13000,20000"
"13000,30000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1440,0
ro 270
va (VaSet
)
xt "11800,21200,13000,30800"
st "mode_fct : (2:0)"
blo "12800,30800"
tm "WireNameMgr"
)
)
on &21
)
*119 (Wire
uid 1441,0
shape (OrthoPolyLine
uid 1442,0
va (VaSet
vasetType 3
)
xt "14000,24000,23000,24000"
pts [
"23000,24000"
"14000,24000"
]
)
start &65
end &116
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1444,0
va (VaSet
)
xt "16000,22800,23500,24000"
st "mode_fct(0)"
blo "16000,23800"
tm "WireNameMgr"
)
)
on &21
)
*120 (Wire
uid 1447,0
shape (OrthoPolyLine
uid 1448,0
va (VaSet
vasetType 3
)
xt "14000,26000,23000,26000"
pts [
"23000,26000"
"14000,26000"
]
)
start &67
end &117
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1450,0
va (VaSet
)
xt "16000,24800,23500,26000"
st "mode_fct(1)"
blo "16000,25800"
tm "WireNameMgr"
)
)
on &21
)
*121 (Wire
uid 1453,0
shape (OrthoPolyLine
uid 1454,0
va (VaSet
vasetType 3
)
xt "14000,28000,23000,28000"
pts [
"23000,28000"
"14000,28000"
]
)
start &66
end &118
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1456,0
va (VaSet
)
xt "16000,26800,23500,28000"
st "mode_fct(2)"
blo "16000,27800"
tm "WireNameMgr"
)
)
on &21
)
*122 (Wire
uid 1561,0
shape (OrthoPolyLine
uid 1562,0
va (VaSet
vasetType 3
)
xt "65000,6000,83000,13000"
pts [
"65000,13000"
"65000,6000"
"83000,6000"
"83000,8250"
]
)
start &101
end &88
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1564,0
va (VaSet
)
xt "78000,3800,85500,5000"
st "mode_fct(0)"
blo "78000,4800"
tm "WireNameMgr"
)
)
on &21
)
*123 (Wire
uid 1783,0
shape (OrthoPolyLine
uid 1784,0
va (VaSet
vasetType 3
)
xt "95750,21000,106000,21000"
pts [
"106000,21000"
"95750,21000"
]
)
start &80
end &89
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1787,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1788,0
va (VaSet
isHidden 1
)
xt "108000,19800,113400,21000"
st "testMode"
blo "108000,20800"
tm "WireNameMgr"
)
)
on &81
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *124 (PackageList
uid 137,0
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
uid 138,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*126 (MLText
uid 139,0
va (VaSet
)
xt "0,1200,17500,7200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 140,0
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
uid 141,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*128 (Text
uid 142,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*129 (MLText
uid 143,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*130 (Text
uid 144,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*131 (MLText
uid 145,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*132 (Text
uid 146,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*133 (MLText
uid 147,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,24,1539,864"
viewArea "15300,-5500,138534,61428"
cachedDiagramExtent "0,0,121000,82000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-3000,0"
lastUid 2062,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*135 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*136 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*138 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*139 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*141 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*142 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*143 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*144 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*145 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*147 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*148 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*150 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*151 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*152 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*154 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,0,27400,1200"
st "Declarations"
blo "20000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,1200,23700,2400"
st "Ports:"
blo "20000,2200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,25200,1200"
st "Pre User:"
blo "20000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,8000,29500,9200"
st "Diagram Signals:"
blo "20000,9000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,26400,1200"
st "Post User:"
blo "20000,1000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 41,0
usingSuid 1
emptyRow *155 (LEmptyRow
)
uid 150,0
optionalChildren [
*156 (RefLabelRowHdr
)
*157 (TitleRowHdr
)
*158 (FilterRowHdr
)
*159 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*160 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*161 (GroupColHdr
tm "GroupColHdrMgr"
)
*162 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*163 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*164 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*165 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*166 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*167 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*168 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "In1"
t "std_ulogic"
o 5
suid 3,0
)
)
uid 99,0
)
*169 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "In2"
t "std_ulogic"
o 6
suid 4,0
)
)
uid 101,0
)
*170 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "motorEn"
t "std_ulogic"
o 7
suid 5,0
)
)
uid 103,0
)
*171 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 7,0
)
)
uid 241,0
)
*172 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "mode_fct"
t "unsigned"
b "(2 DOWNTO 0)"
o 2
suid 8,0
)
)
uid 243,0
)
*173 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 9,0
)
)
uid 245,0
)
*174 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "std_uLogic"
o 11
suid 25,0
)
)
uid 980,0
)
*175 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "pwmValue"
t "std_ulogic"
o 13
suid 32,0
)
)
uid 1188,0
)
*176 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 9
suid 34,0
)
)
uid 1338,0
)
*177 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_0"
t "std_uLogic"
o 8
suid 35,0
)
)
uid 1340,0
)
*178 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "muxOut"
t "std_ulogic"
o 10
suid 36,0
)
)
uid 1342,0
)
*179 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out2"
t "std_uLogic"
o 12
suid 38,0
)
)
uid 1459,0
)
*180 (LeafLogPort
port (LogicalPort
decl (Decl
n "testMode"
t "std_uLogic"
o 4
suid 41,0
)
)
uid 1775,0
scheme 0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 163,0
optionalChildren [
*181 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *182 (MRCItem
litem &155
pos 13
dimension 20
)
uid 165,0
optionalChildren [
*183 (MRCItem
litem &156
pos 0
dimension 20
uid 166,0
)
*184 (MRCItem
litem &157
pos 1
dimension 23
uid 167,0
)
*185 (MRCItem
litem &158
pos 2
hidden 1
dimension 20
uid 168,0
)
*186 (MRCItem
litem &168
pos 3
dimension 20
uid 100,0
)
*187 (MRCItem
litem &169
pos 4
dimension 20
uid 102,0
)
*188 (MRCItem
litem &170
pos 5
dimension 20
uid 104,0
)
*189 (MRCItem
litem &171
pos 0
dimension 20
uid 240,0
)
*190 (MRCItem
litem &172
pos 1
dimension 20
uid 242,0
)
*191 (MRCItem
litem &173
pos 2
dimension 20
uid 244,0
)
*192 (MRCItem
litem &174
pos 7
dimension 20
uid 981,0
)
*193 (MRCItem
litem &175
pos 8
dimension 20
uid 1189,0
)
*194 (MRCItem
litem &176
pos 9
dimension 20
uid 1339,0
)
*195 (MRCItem
litem &177
pos 10
dimension 20
uid 1341,0
)
*196 (MRCItem
litem &178
pos 11
dimension 20
uid 1343,0
)
*197 (MRCItem
litem &179
pos 12
dimension 20
uid 1460,0
)
*198 (MRCItem
litem &180
pos 6
dimension 20
uid 1776,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 169,0
optionalChildren [
*199 (MRCItem
litem &159
pos 0
dimension 20
uid 170,0
)
*200 (MRCItem
litem &161
pos 1
dimension 50
uid 171,0
)
*201 (MRCItem
litem &162
pos 2
dimension 100
uid 172,0
)
*202 (MRCItem
litem &163
pos 3
dimension 50
uid 173,0
)
*203 (MRCItem
litem &164
pos 4
dimension 100
uid 174,0
)
*204 (MRCItem
litem &165
pos 5
dimension 100
uid 175,0
)
*205 (MRCItem
litem &166
pos 6
dimension 50
uid 176,0
)
*206 (MRCItem
litem &167
pos 7
dimension 80
uid 177,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 164,0
vaOverrides [
]
)
]
)
uid 149,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *207 (LEmptyRow
)
uid 179,0
optionalChildren [
*208 (RefLabelRowHdr
)
*209 (TitleRowHdr
)
*210 (FilterRowHdr
)
*211 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*212 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*213 (GroupColHdr
tm "GroupColHdrMgr"
)
*214 (NameColHdr
tm "GenericNameColHdrMgr"
)
*215 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*216 (InitColHdr
tm "GenericValueColHdrMgr"
)
*217 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*218 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 191,0
optionalChildren [
*219 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *220 (MRCItem
litem &207
pos 0
dimension 20
)
uid 193,0
optionalChildren [
*221 (MRCItem
litem &208
pos 0
dimension 20
uid 194,0
)
*222 (MRCItem
litem &209
pos 1
dimension 23
uid 195,0
)
*223 (MRCItem
litem &210
pos 2
hidden 1
dimension 20
uid 196,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 197,0
optionalChildren [
*224 (MRCItem
litem &211
pos 0
dimension 20
uid 198,0
)
*225 (MRCItem
litem &213
pos 1
dimension 50
uid 199,0
)
*226 (MRCItem
litem &214
pos 2
dimension 100
uid 200,0
)
*227 (MRCItem
litem &215
pos 3
dimension 100
uid 201,0
)
*228 (MRCItem
litem &216
pos 4
dimension 50
uid 202,0
)
*229 (MRCItem
litem &217
pos 5
dimension 50
uid 203,0
)
*230 (MRCItem
litem &218
pos 6
dimension 80
uid 204,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 192,0
vaOverrides [
]
)
]
)
uid 178,0
type 1
)
activeModelName "BlockDiag"
)
