{
  "design": {
    "design_info": {
      "boundary_crc": "0x540DC06DE4B688B3",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../project_2.gen/sources_1/bd/swerv_soc",
      "name": "swerv_soc",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "swerv_wrapper_verilog_0": "",
      "axi2wb_intcon_wrapper_0": "",
      "wb_gpio_wrapper_0": "",
      "bootrom_wrapper_0": "",
      "syscon_wrapper_0": "",
      "wb_uart_wrapper_0": ""
    },
    "interface_ports": {
      "ram": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "swerv_soc_clk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "6",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "auto_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "ram",
        "port_maps": {
          "WLAST": {
            "physical_name": "ram_wlast",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "ram_bready",
            "direction": "O"
          },
          "AWLEN": {
            "physical_name": "ram_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "ram_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "ram_awready",
            "direction": "I"
          },
          "ARBURST": {
            "physical_name": "ram_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "ram_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "ram_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "ram_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "ram_rvalid",
            "direction": "I"
          },
          "ARLOCK": {
            "physical_name": "ram_arlock",
            "direction": "O"
          },
          "AWID": {
            "physical_name": "ram_awid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "ram_rlast",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "ram_arid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "ram_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "ram_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "ram_wstrb",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "ram_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BID": {
            "physical_name": "ram_bid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "ram_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "ram_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "ram_rdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "ram_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "ram_bvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "ram_rready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "ram_awvalid",
            "direction": "O"
          },
          "ARREGION": {
            "physical_name": "ram_arregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "ram_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "ram_wdata",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "ram_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RID": {
            "physical_name": "ram_rid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "ram_awregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "ram_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "ram_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "ram_arready",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "ram_wvalid",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "ram_arvalid",
            "direction": "O"
          },
          "AWLOCK": {
            "physical_name": "ram_awlock",
            "direction": "O"
          },
          "AWBURST": {
            "physical_name": "ram_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "dmi_hard_reset_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "dmi_reg_addr_0": {
        "direction": "I",
        "left": "6",
        "right": "0"
      },
      "dmi_reg_en_0": {
        "direction": "I"
      },
      "dmi_reg_rdata_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "dmi_reg_wdata_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "dmi_reg_wr_en_0": {
        "direction": "I"
      },
      "extintsrc_req_0": {
        "direction": "I",
        "left": "8",
        "right": "1"
      },
      "rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "AN_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "Digits_Bits_0": {
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "bidir": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "ram",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "rst_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "swerv_soc_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "i_ram_init_done_0": {
        "direction": "I"
      },
      "i_ram_init_error_0": {
        "direction": "I"
      },
      "o_uart_tx": {
        "direction": "O"
      },
      "i_uart_rx": {
        "direction": "I"
      }
    },
    "components": {
      "swerv_wrapper_verilog_0": {
        "vlnv": "xilinx.com:user:swerv_wrapper_verilog:1.0",
        "xci_name": "swerv_soc_swerv_wrapper_verilog_0_0",
        "xci_path": "ip\\swerv_soc_swerv_wrapper_verilog_0_0\\swerv_soc_swerv_wrapper_verilog_0_0.xci",
        "inst_hier_path": "swerv_wrapper_verilog_0",
        "interface_ports": {
          "ifu_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ifu_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "lsu_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "lsu_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "sb_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "sb_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "ifu_axi": {
              "range": "4G",
              "width": "32"
            },
            "lsu_axi": {
              "range": "4G",
              "width": "32"
            },
            "sb_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi2wb_intcon_wrapper_0": {
        "vlnv": "xilinx.com:user:axi2wb_intcon_wrapper:1.0",
        "xci_name": "swerv_soc_axi2wb_intcon_wrapper_0_0",
        "xci_path": "ip\\swerv_soc_axi2wb_intcon_wrapper_0_0\\swerv_soc_axi2wb_intcon_wrapper_0_0.xci",
        "inst_hier_path": "axi2wb_intcon_wrapper_0",
        "interface_ports": {
          "o_ram_axi4": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "o_ram_axi4",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "o_user_axi4": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "o_user_axi4",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "o_ram_axi4": {
              "range": "4G",
              "width": "32"
            },
            "o_user_axi4": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "wb_gpio_wrapper_0": {
        "vlnv": "xilinx.com:user:wb_gpio_wrapper:1.0",
        "xci_name": "swerv_soc_wb_gpio_wrapper_0_0",
        "xci_path": "ip\\swerv_soc_wb_gpio_wrapper_0_0\\swerv_soc_wb_gpio_wrapper_0_0.xci",
        "inst_hier_path": "wb_gpio_wrapper_0"
      },
      "bootrom_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:bootrom_wrapper:1.0",
        "xci_name": "swerv_soc_bootrom_wrapper_0_0",
        "xci_path": "ip\\swerv_soc_bootrom_wrapper_0_0\\swerv_soc_bootrom_wrapper_0_0.xci",
        "inst_hier_path": "bootrom_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bootrom_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "swerv_soc_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "i_rst": {
            "type": "rst",
            "direction": "I"
          },
          "i_wb_adr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "i_wb_dat": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "i_wb_sel": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_wb_we": {
            "direction": "I"
          },
          "i_wb_cyc": {
            "direction": "I"
          },
          "i_wb_stb": {
            "direction": "I"
          },
          "o_wb_ack": {
            "direction": "O"
          },
          "o_wb_rdt": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "syscon_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:syscon_wrapper:1.0",
        "xci_name": "swerv_soc_syscon_wrapper_0_0",
        "xci_path": "ip\\swerv_soc_syscon_wrapper_0_0\\swerv_soc_syscon_wrapper_0_0.xci",
        "inst_hier_path": "syscon_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "syscon_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "swerv_soc_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "i_rst": {
            "type": "rst",
            "direction": "I"
          },
          "gpio_irq": {
            "type": "intr",
            "direction": "I",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "ptc_irq": {
            "type": "intr",
            "direction": "I",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          },
          "o_timer_irq": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "i_ram_init_done": {
            "direction": "I"
          },
          "i_ram_init_error": {
            "direction": "I"
          },
          "o_nmi_vec": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "o_nmi_int": {
            "direction": "O"
          },
          "i_wb_adr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "i_wb_dat": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "i_wb_sel": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_wb_we": {
            "direction": "I"
          },
          "i_wb_cyc": {
            "direction": "I"
          },
          "i_wb_stb": {
            "direction": "I"
          },
          "o_wb_rdt": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "o_wb_ack": {
            "direction": "O"
          },
          "AN": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "Digits_Bits": {
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        }
      },
      "wb_uart_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:wb_uart_wrapper:1.0",
        "xci_name": "swerv_soc_wb_uart_wrapper_0_0",
        "xci_path": "ip\\swerv_soc_wb_uart_wrapper_0_0\\swerv_soc_wb_uart_wrapper_0_0.xci",
        "inst_hier_path": "wb_uart_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "wb_uart_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "wb_clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "swerv_soc_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "wb_rst_i": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "wb_adr_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "wb_dat_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "wb_dat_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wb_we_i": {
            "direction": "I"
          },
          "wb_stb_i": {
            "direction": "I"
          },
          "wb_cyc_i": {
            "direction": "I"
          },
          "wb_sel_i": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "wb_ack_o": {
            "direction": "O"
          },
          "i_uart_rx": {
            "direction": "I"
          },
          "o_uart_tx": {
            "direction": "O"
          },
          "uart_irq": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi2wb_intcon_wrapper_0_o_ram_axi4": {
        "interface_ports": [
          "ram",
          "axi2wb_intcon_wrapper_0/o_ram_axi4"
        ]
      },
      "swerv_wrapper_verilog_0_ifu_axi": {
        "interface_ports": [
          "swerv_wrapper_verilog_0/ifu_axi",
          "axi2wb_intcon_wrapper_0/i_ifu_axi4"
        ]
      },
      "swerv_wrapper_verilog_0_lsu_axi": {
        "interface_ports": [
          "swerv_wrapper_verilog_0/lsu_axi",
          "axi2wb_intcon_wrapper_0/i_lsu_axi4"
        ]
      },
      "swerv_wrapper_verilog_0_sb_axi": {
        "interface_ports": [
          "swerv_wrapper_verilog_0/sb_axi",
          "axi2wb_intcon_wrapper_0/i_sb_axi4"
        ]
      }
    },
    "nets": {
      "axi2wb_intcon_wrapper_0_wb_gpio_adr_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_gpio_adr_o",
          "wb_gpio_wrapper_0/wb_adr_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_gpio_cyc_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_gpio_cyc_o",
          "wb_gpio_wrapper_0/wb_cyc_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_gpio_dat_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_gpio_dat_o",
          "wb_gpio_wrapper_0/wb_dat_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_gpio_sel_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_gpio_sel_o",
          "wb_gpio_wrapper_0/wb_sel_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_gpio_stb_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_gpio_stb_o",
          "wb_gpio_wrapper_0/wb_stb_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_gpio_we_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_gpio_we_o",
          "wb_gpio_wrapper_0/wb_we_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_rom_adr_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_rom_adr_o",
          "bootrom_wrapper_0/i_wb_adr"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_rom_cyc_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_rom_cyc_o",
          "bootrom_wrapper_0/i_wb_cyc"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_rom_dat_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_rom_dat_o",
          "bootrom_wrapper_0/i_wb_dat"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_rom_sel_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_rom_sel_o",
          "bootrom_wrapper_0/i_wb_sel"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_rom_stb_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_rom_stb_o",
          "bootrom_wrapper_0/i_wb_stb"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_rom_we_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_rom_we_o",
          "bootrom_wrapper_0/i_wb_we"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_sys_adr_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_sys_adr_o",
          "syscon_wrapper_0/i_wb_adr"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_sys_cyc_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_sys_cyc_o",
          "syscon_wrapper_0/i_wb_cyc"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_sys_dat_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_sys_dat_o",
          "syscon_wrapper_0/i_wb_dat"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_sys_sel_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_sys_sel_o",
          "syscon_wrapper_0/i_wb_sel"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_sys_stb_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_sys_stb_o",
          "syscon_wrapper_0/i_wb_stb"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_sys_we_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_sys_we_o",
          "syscon_wrapper_0/i_wb_we"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_uart_adr_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_uart_adr_o",
          "wb_uart_wrapper_0/wb_adr_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_uart_cyc_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_uart_cyc_o",
          "wb_uart_wrapper_0/wb_cyc_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_uart_dat_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_uart_dat_o",
          "wb_uart_wrapper_0/wb_dat_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_uart_sel_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_uart_sel_o",
          "wb_uart_wrapper_0/wb_sel_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_uart_stb_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_uart_stb_o",
          "wb_uart_wrapper_0/wb_stb_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_uart_we_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_uart_we_o",
          "wb_uart_wrapper_0/wb_we_i"
        ]
      },
      "bootrom_wrapper_0_o_wb_ack": {
        "ports": [
          "bootrom_wrapper_0/o_wb_ack",
          "axi2wb_intcon_wrapper_0/wb_rom_ack_i"
        ]
      },
      "bootrom_wrapper_0_o_wb_rdt": {
        "ports": [
          "bootrom_wrapper_0/o_wb_rdt",
          "axi2wb_intcon_wrapper_0/wb_rom_dat_i"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_0",
          "swerv_wrapper_verilog_0/clk",
          "wb_gpio_wrapper_0/wb_clk_i",
          "axi2wb_intcon_wrapper_0/clk_i_wrapper",
          "bootrom_wrapper_0/i_clk",
          "syscon_wrapper_0/i_clk",
          "wb_uart_wrapper_0/wb_clk_i"
        ]
      },
      "dmi_hard_reset_0_1": {
        "ports": [
          "dmi_hard_reset_0",
          "swerv_wrapper_verilog_0/dmi_hard_reset"
        ]
      },
      "dmi_reg_addr_0_1": {
        "ports": [
          "dmi_reg_addr_0",
          "swerv_wrapper_verilog_0/dmi_reg_addr"
        ]
      },
      "dmi_reg_en_0_1": {
        "ports": [
          "dmi_reg_en_0",
          "swerv_wrapper_verilog_0/dmi_reg_en"
        ]
      },
      "dmi_reg_wdata_0_1": {
        "ports": [
          "dmi_reg_wdata_0",
          "swerv_wrapper_verilog_0/dmi_reg_wdata"
        ]
      },
      "dmi_reg_wr_en_0_1": {
        "ports": [
          "dmi_reg_wr_en_0",
          "swerv_wrapper_verilog_0/dmi_reg_wr_en"
        ]
      },
      "extintsrc_req_0_1": {
        "ports": [
          "extintsrc_req_0",
          "swerv_wrapper_verilog_0/extintsrc_req"
        ]
      },
      "i_ram_init_done_0_1": {
        "ports": [
          "i_ram_init_done_0",
          "syscon_wrapper_0/i_ram_init_done"
        ]
      },
      "i_ram_init_error_0_1": {
        "ports": [
          "i_ram_init_error_0",
          "syscon_wrapper_0/i_ram_init_error"
        ]
      },
      "i_uart_rx_0_1": {
        "ports": [
          "i_uart_rx",
          "wb_uart_wrapper_0/i_uart_rx"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst_0",
          "swerv_wrapper_verilog_0/rst",
          "wb_gpio_wrapper_0/wb_rst_i",
          "axi2wb_intcon_wrapper_0/rst_ni_wrapper",
          "bootrom_wrapper_0/i_rst",
          "syscon_wrapper_0/i_rst",
          "wb_uart_wrapper_0/wb_rst_i"
        ]
      },
      "swerv_wrapper_verilog_0_dmi_reg_rdata": {
        "ports": [
          "swerv_wrapper_verilog_0/dmi_reg_rdata",
          "dmi_reg_rdata_0"
        ]
      },
      "syscon_wrapper_0_AN": {
        "ports": [
          "syscon_wrapper_0/AN",
          "AN_0"
        ]
      },
      "syscon_wrapper_0_Digits_Bits": {
        "ports": [
          "syscon_wrapper_0/Digits_Bits",
          "Digits_Bits_0"
        ]
      },
      "syscon_wrapper_0_o_nmi_int": {
        "ports": [
          "syscon_wrapper_0/o_nmi_int",
          "swerv_wrapper_verilog_0/nmi_int"
        ]
      },
      "syscon_wrapper_0_o_nmi_vec": {
        "ports": [
          "syscon_wrapper_0/o_nmi_vec",
          "swerv_wrapper_verilog_0/nmi_vec"
        ]
      },
      "syscon_wrapper_0_o_timer_irq": {
        "ports": [
          "syscon_wrapper_0/o_timer_irq",
          "swerv_wrapper_verilog_0/timer_int"
        ]
      },
      "syscon_wrapper_0_o_wb_ack": {
        "ports": [
          "syscon_wrapper_0/o_wb_ack",
          "axi2wb_intcon_wrapper_0/wb_sys_ack_i"
        ]
      },
      "syscon_wrapper_0_o_wb_rdt": {
        "ports": [
          "syscon_wrapper_0/o_wb_rdt",
          "axi2wb_intcon_wrapper_0/wb_sys_dat_i"
        ]
      },
      "wb_gpio_wrapper_0_bidir": {
        "ports": [
          "wb_gpio_wrapper_0/bidir",
          "bidir"
        ]
      },
      "wb_gpio_wrapper_0_wb_ack_o": {
        "ports": [
          "wb_gpio_wrapper_0/wb_ack_o",
          "axi2wb_intcon_wrapper_0/wb_gpio_ack_i"
        ]
      },
      "wb_gpio_wrapper_0_wb_dat_o": {
        "ports": [
          "wb_gpio_wrapper_0/wb_dat_o",
          "axi2wb_intcon_wrapper_0/wb_gpio_dat_i"
        ]
      },
      "wb_gpio_wrapper_0_wb_err_o": {
        "ports": [
          "wb_gpio_wrapper_0/wb_err_o",
          "axi2wb_intcon_wrapper_0/wb_gpio_err_i"
        ]
      },
      "wb_gpio_wrapper_0_wb_inta_o": {
        "ports": [
          "wb_gpio_wrapper_0/wb_inta_o",
          "syscon_wrapper_0/gpio_irq"
        ]
      },
      "wb_uart_wrapper_0_o_uart_tx": {
        "ports": [
          "wb_uart_wrapper_0/o_uart_tx",
          "o_uart_tx"
        ]
      },
      "wb_uart_wrapper_0_wb_ack_o": {
        "ports": [
          "wb_uart_wrapper_0/wb_ack_o",
          "axi2wb_intcon_wrapper_0/wb_uart_ack_i"
        ]
      },
      "wb_uart_wrapper_0_wb_dat_o": {
        "ports": [
          "wb_uart_wrapper_0/wb_dat_o",
          "axi2wb_intcon_wrapper_0/wb_uart_dat_i"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "ram": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/swerv_wrapper_verilog_0": {
        "address_spaces": {
          "ifu_axi": {
            "segments": {
              "SEG_axi2wb_intcon_wrapper_0_reg0": {
                "address_block": "/axi2wb_intcon_wrapper_0/i_ifu_axi4/reg0",
                "offset": "0x00000000",
                "range": "4G"
              }
            }
          },
          "lsu_axi": {
            "segments": {
              "SEG_axi2wb_intcon_wrapper_0_reg0": {
                "address_block": "/axi2wb_intcon_wrapper_0/i_lsu_axi4/reg0",
                "offset": "0x00000000",
                "range": "4G"
              }
            }
          },
          "sb_axi": {
            "segments": {
              "SEG_axi2wb_intcon_wrapper_0_reg0": {
                "address_block": "/axi2wb_intcon_wrapper_0/i_sb_axi4/reg0",
                "offset": "0x00000000",
                "range": "4G"
              }
            }
          }
        }
      },
      "/axi2wb_intcon_wrapper_0": {
        "address_spaces": {
          "o_ram_axi4": {
            "segments": {
              "SEG_ram_Reg": {
                "address_block": "/ram/Reg",
                "offset": "0x00000000",
                "range": "128M"
              }
            }
          }
        }
      }
    }
  }
}