# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
# Date created = 21:06:31  September 29, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		cmos_fpga_vga_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10F17C8
set_global_assignment -name TOP_LEVEL_ENTITY cmos_fpga_vga
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "11.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:06:31  SEPTEMBER 29, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION "11.0 SP1"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_G1 -to led_data[0]
set_location_assignment PIN_G2 -to led_data[1]
set_location_assignment PIN_F1 -to led_data[2]
set_location_assignment PIN_F2 -to led_data[3]
set_location_assignment PIN_D1 -to led_data[4]
set_location_assignment PIN_C2 -to led_data[5]
set_location_assignment PIN_L3 -to led_data[6]
set_location_assignment PIN_J1 -to led_data[7]
set_location_assignment PIN_R4 -to sdram_clk
set_location_assignment PIN_N15 -to sdram_cke
set_location_assignment PIN_A15 -to sdram_cs_n
set_location_assignment PIN_B14 -to sdram_we_n
set_location_assignment PIN_A14 -to sdram_cas_n
set_location_assignment PIN_C14 -to sdram_ras_n
set_location_assignment PIN_B16 -to sdram_ba[0]
set_location_assignment PIN_C15 -to sdram_ba[1]
set_location_assignment PIN_D15 -to sdram_addr[0]
set_location_assignment PIN_D16 -to sdram_addr[1]
set_location_assignment PIN_F15 -to sdram_addr[2]
set_location_assignment PIN_F16 -to sdram_addr[3]
set_location_assignment PIN_N16 -to sdram_addr[4]
set_location_assignment PIN_L15 -to sdram_addr[5]
set_location_assignment PIN_L16 -to sdram_addr[6]
set_location_assignment PIN_K15 -to sdram_addr[7]
set_location_assignment PIN_K16 -to sdram_addr[8]
set_location_assignment PIN_J15 -to sdram_addr[9]
set_location_assignment PIN_C16 -to sdram_addr[10]
set_location_assignment PIN_J16 -to sdram_addr[11]
set_location_assignment PIN_G16 -to sdram_addr[12]
set_location_assignment PIN_A7 -to sdram_data[0]
set_location_assignment PIN_B10 -to sdram_data[1]
set_location_assignment PIN_A10 -to sdram_data[2]
set_location_assignment PIN_B11 -to sdram_data[3]
set_location_assignment PIN_A11 -to sdram_data[4]
set_location_assignment PIN_B12 -to sdram_data[5]
set_location_assignment PIN_A12 -to sdram_data[6]
set_location_assignment PIN_B13 -to sdram_data[7]
set_location_assignment PIN_B7 -to sdram_data[8]
set_location_assignment PIN_A6 -to sdram_data[9]
set_location_assignment PIN_B6 -to sdram_data[10]
set_location_assignment PIN_A5 -to sdram_data[11]
set_location_assignment PIN_B5 -to sdram_data[12]
set_location_assignment PIN_A4 -to sdram_data[13]
set_location_assignment PIN_B4 -to sdram_data[14]
set_location_assignment PIN_A3 -to sdram_data[15]
set_location_assignment PIN_G15 -to sdram_udqm
set_location_assignment PIN_A13 -to sdram_ldqm
set_location_assignment PIN_B3 -to rst_n
set_location_assignment PIN_N11 -to lcd_hs
set_location_assignment PIN_P11 -to lcd_vs
set_location_assignment PIN_L14 -to lcd_blank
set_location_assignment PIN_M11 -to lcd_red[5]
set_location_assignment PIN_P14 -to lcd_red[6]
set_location_assignment PIN_R16 -to lcd_red[7]
set_location_assignment PIN_N13 -to lcd_red[8]
set_location_assignment PIN_N12 -to lcd_red[9]
set_location_assignment PIN_K10 -to lcd_green[4]
set_location_assignment PIN_J11 -to lcd_green[5]
set_location_assignment PIN_J12 -to lcd_green[6]
set_location_assignment PIN_J13 -to lcd_green[7]
set_location_assignment PIN_J14 -to lcd_green[8]
set_location_assignment PIN_L13 -to lcd_green[9]
set_location_assignment PIN_K12 -to lcd_blue[5]
set_location_assignment PIN_P16 -to lcd_blue[6]
set_location_assignment PIN_P15 -to lcd_blue[7]
set_location_assignment PIN_K11 -to lcd_blue[8]
set_location_assignment PIN_M12 -to lcd_blue[9]
set_location_assignment PIN_N14 -to lcd_dclk
set_location_assignment PIN_L7 -to cmos_vsync
set_location_assignment PIN_P3 -to cmos_pclk
set_location_assignment PIN_N5 -to cmos_xclk
set_location_assignment PIN_M6 -to cmos_data[7]
set_location_assignment PIN_N3 -to cmos_data[6]
set_location_assignment PIN_K2 -to cmos_data[5]
set_location_assignment PIN_L6 -to cmos_data[4]
set_location_assignment PIN_J2 -to cmos_data[3]
set_location_assignment PIN_K1 -to cmos_data[2]
set_location_assignment PIN_N1 -to cmos_data[1]
set_location_assignment PIN_N2 -to cmos_data[0]
set_location_assignment PIN_L1 -to cmos_rst_n
set_location_assignment PIN_L2 -to cmos_pwdn
set_location_assignment PIN_P6 -to i2c_sclk
set_location_assignment PIN_M7 -to i2c_sdat
set_location_assignment PIN_N6 -to cmos_href
set_location_assignment PIN_E1 -to clk_50
set_location_assignment PIN_L4 -to beep
set_location_assignment PIN_T4 -to ds1302_sda
set_location_assignment PIN_T3 -to ds1302_sclk
set_location_assignment PIN_R5 -to ds1302_ce
set_location_assignment PIN_G5 -to rx
set_location_assignment PIN_C3 -to tx
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name VERILOG_FILE ../src/udp_ip/udp_send.v
set_global_assignment -name VERILOG_FILE ../src/udp_ip/udp_receive.v
set_global_assignment -name VERILOG_FILE ../src/udp_ip/udp_para.v
set_global_assignment -name VERILOG_FILE ../src/udp_ip/udp.v
set_global_assignment -name VERILOG_FILE ../src/udp_ip/sys_reset.v
set_global_assignment -name VERILOG_FILE ../src/udp_ip/fifo.v
set_global_assignment -name VERILOG_FILE ../src/udp_ip/crc.v
set_global_assignment -name VERILOG_FILE ../src/udp_ip/check_sum.v
set_global_assignment -name VERILOG_FILE ../core/sdram_pll.v
set_global_assignment -name TCL_SCRIPT_FILE pin_set.tcl
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/wrfifo.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_wr_data.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_top.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_para.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_cmd.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_2fifo_top.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdbank_switch.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/rdfifo.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/dcfifo_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/ov7670_ip/I2C_OV7670_Config.v
set_global_assignment -name VERILOG_FILE ../src/ov7670_ip/I2C_Controller.v
set_global_assignment -name VERILOG_FILE ../src/ov7670_ip/I2C_AV_Config.v
set_global_assignment -name VERILOG_FILE ../src/ov7670_ip/CMOS_Capture.v
set_global_assignment -name VERILOG_FILE ../src/lcd_ip/lcd_top.v
set_global_assignment -name VERILOG_FILE ../src/lcd_ip/lcd_para.v
set_global_assignment -name VERILOG_FILE ../src/lcd_ip/lcd_driver.v
set_global_assignment -name VERILOG_FILE ../src/system_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/cmos_fpga_vga.v
set_global_assignment -name QIP_FILE ../src/sdram_ip/rdfifo.qip
set_global_assignment -name QIP_FILE ../src/sdram_ip/wrfifo.qip
set_location_assignment PIN_R10 -to phy_rst_n
set_location_assignment PIN_T7 -to phy_clk_tx
set_location_assignment PIN_T10 -to tx_en
set_location_assignment PIN_T6 -to tx_data[0]
set_location_assignment PIN_R7 -to tx_data[1]
set_location_assignment PIN_R8 -to tx_data[2]
set_location_assignment PIN_L9 -to tx_data[3]
set_location_assignment PIN_B1 -to key1
set_location_assignment PIN_T15 -to phy_clk_rx
set_location_assignment PIN_R12 -to rx_dv
set_location_assignment PIN_T13 -to rx_data[0]
set_location_assignment PIN_R13 -to rx_data[1]
set_location_assignment PIN_T14 -to rx_data[2]
set_location_assignment PIN_R14 -to rx_data[3]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top