
Irec_tracker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009314  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000554  080094e8  080094e8  000194e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a3c  08009a3c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08009a3c  08009a3c  00019a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a44  08009a44  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a44  08009a44  00019a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a48  08009a48  00019a48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009a4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c34  200001e0  08009c2c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e14  08009c2c  00020e14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a683  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c80  00000000  00000000  0002a893  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000840  00000000  00000000  0002c518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000788  00000000  00000000  0002cd58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002230a  00000000  00000000  0002d4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b27b  00000000  00000000  0004f7ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca736  00000000  00000000  0005aa65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012519b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000388c  00000000  00000000  001251ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080094cc 	.word	0x080094cc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	080094cc 	.word	0x080094cc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <HAL_UART_RxCpltCallback>:
ErrorCode error = NO_ERROR_STATE; // UU

//============================= Callback section

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
    if (huart == &huart4)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4a0d      	ldr	r2, [pc, #52]	; (8001078 <HAL_UART_RxCpltCallback+0x40>)
 8001044:	4293      	cmp	r3, r2
 8001046:	d105      	bne.n	8001054 <HAL_UART_RxCpltCallback+0x1c>
    {
        g_GnssRx_Flag = true;
 8001048:	4b0c      	ldr	r3, [pc, #48]	; (800107c <HAL_UART_RxCpltCallback+0x44>)
 800104a:	2201      	movs	r2, #1
 800104c:	701a      	strb	r2, [r3, #0]
        g_openFixedDataTransmition = true;
 800104e:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <HAL_UART_RxCpltCallback+0x48>)
 8001050:	2201      	movs	r2, #1
 8001052:	701a      	strb	r2, [r3, #0]
    }
    if (huart == &huart4)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	4a08      	ldr	r2, [pc, #32]	; (8001078 <HAL_UART_RxCpltCallback+0x40>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d109      	bne.n	8001070 <HAL_UART_RxCpltCallback+0x38>
    {
        is_updated_uart4 = 1;
 800105c:	4b09      	ldr	r3, [pc, #36]	; (8001084 <HAL_UART_RxCpltCallback+0x4c>)
 800105e:	2201      	movs	r2, #1
 8001060:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_DMA(&huart4, mosfet_buffer, 3);
 8001062:	4b09      	ldr	r3, [pc, #36]	; (8001088 <HAL_UART_RxCpltCallback+0x50>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	2203      	movs	r2, #3
 8001068:	4619      	mov	r1, r3
 800106a:	4803      	ldr	r0, [pc, #12]	; (8001078 <HAL_UART_RxCpltCallback+0x40>)
 800106c:	f002 fbdf 	bl	800382e <HAL_UART_Receive_DMA>
    }
    // HAL_UART_Transmit(&huart1, m_rxData, strlen(m_rxData), 100);
}
 8001070:	bf00      	nop
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	20000b0c 	.word	0x20000b0c
 800107c:	200001fc 	.word	0x200001fc
 8001080:	200001fd 	.word	0x200001fd
 8001084:	20000ccc 	.word	0x20000ccc
 8001088:	20000cd0 	.word	0x20000cd0

0800108c <UsrGpsL86Init>:

//============================= Initial section

void UsrGpsL86Init(UART_HandleTypeDef *huart)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_DMA(huart, (uint8_t *)m_rxData, DMA_READ_DEF_SIZE);
 8001094:	f240 228a 	movw	r2, #650	; 0x28a
 8001098:	4903      	ldr	r1, [pc, #12]	; (80010a8 <UsrGpsL86Init+0x1c>)
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f002 fbc7 	bl	800382e <HAL_UART_Receive_DMA>
}
 80010a0:	bf00      	nop
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	200002d4 	.word	0x200002d4

080010ac <Usr_GpsL86GetValues>:

//============================= public L86 mechanism

void Usr_GpsL86GetValues(S_GPS_L86_DATA *gpsData_)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
    getRmc();
 80010b4:	f000 f83a 	bl	800112c <getRmc>
    getGGA();
 80010b8:	f000 f94e 	bl	8001358 <getGGA>
    if (rmcValidFlag)
 80010bc:	4b18      	ldr	r3, [pc, #96]	; (8001120 <Usr_GpsL86GetValues+0x74>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d002      	beq.n	80010cc <Usr_GpsL86GetValues+0x20>
    {
        rmcValidFlag = false;
 80010c6:	4b16      	ldr	r3, [pc, #88]	; (8001120 <Usr_GpsL86GetValues+0x74>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	701a      	strb	r2, [r3, #0]
    }
    formatLatLong();
 80010cc:	f000 f8d6 	bl	800127c <formatLatLong>

    gpsData_->lat = gpsData.lat;
 80010d0:	4b14      	ldr	r3, [pc, #80]	; (8001124 <Usr_GpsL86GetValues+0x78>)
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	601a      	str	r2, [r3, #0]
    gpsData_->lon = gpsData.lon;
 80010d8:	4b12      	ldr	r3, [pc, #72]	; (8001124 <Usr_GpsL86GetValues+0x78>)
 80010da:	685a      	ldr	r2, [r3, #4]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	605a      	str	r2, [r3, #4]
    gpsData_->hdop = gpsData.hdop;
 80010e0:	4b10      	ldr	r3, [pc, #64]	; (8001124 <Usr_GpsL86GetValues+0x78>)
 80010e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	625a      	str	r2, [r3, #36]	; 0x24
    gpsData_->speedKN = gpsData.speedKN;
 80010e8:	4b0e      	ldr	r3, [pc, #56]	; (8001124 <Usr_GpsL86GetValues+0x78>)
 80010ea:	689a      	ldr	r2, [r3, #8]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	609a      	str	r2, [r3, #8]
    gpsData_->satInUse = gpsData.satInUse;
 80010f0:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <Usr_GpsL86GetValues+0x78>)
 80010f2:	6a1a      	ldr	r2, [r3, #32]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	621a      	str	r2, [r3, #32]
    gpsData_->timeDateBuf = gpsData.timeDateBuf;
 80010f8:	4b0a      	ldr	r3, [pc, #40]	; (8001124 <Usr_GpsL86GetValues+0x78>)
 80010fa:	68da      	ldr	r2, [r3, #12]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	60da      	str	r2, [r3, #12]
    gpsData_->fixQualityID = gpsData.fixQualityID;
 8001100:	4b08      	ldr	r3, [pc, #32]	; (8001124 <Usr_GpsL86GetValues+0x78>)
 8001102:	69da      	ldr	r2, [r3, #28]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	61da      	str	r2, [r3, #28]
    gpsData_->altitudeInMeter = gpsData.altitudeInMeter;
 8001108:	4b06      	ldr	r3, [pc, #24]	; (8001124 <Usr_GpsL86GetValues+0x78>)
 800110a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	629a      	str	r2, [r3, #40]	; 0x28
    UsrGpsL86Init(&huart4);
 8001110:	4805      	ldr	r0, [pc, #20]	; (8001128 <Usr_GpsL86GetValues+0x7c>)
 8001112:	f7ff ffbb 	bl	800108c <UsrGpsL86Init>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	200001fe 	.word	0x200001fe
 8001124:	20000adc 	.word	0x20000adc
 8001128:	20000b0c 	.word	0x20000b0c

0800112c <getRmc>:

//============================= Statics

_io void getRmc(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af02      	add	r7, sp, #8
    if (g_GnssRx_Flag)
 8001132:	4b43      	ldr	r3, [pc, #268]	; (8001240 <getRmc+0x114>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	b2db      	uxtb	r3, r3
 8001138:	2b00      	cmp	r3, #0
 800113a:	d07d      	beq.n	8001238 <getRmc+0x10c>
    {
        MsgIndex = 0;
 800113c:	4b41      	ldr	r3, [pc, #260]	; (8001244 <getRmc+0x118>)
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
        strcpy(m_gpsTransmitBuf, (char *)(m_rxData));
 8001142:	4941      	ldr	r1, [pc, #260]	; (8001248 <getRmc+0x11c>)
 8001144:	4841      	ldr	r0, [pc, #260]	; (800124c <getRmc+0x120>)
 8001146:	f004 f80a 	bl	800515e <strcpy>
        ptr = strstr(m_gpsTransmitBuf, "GNRMC");
 800114a:	4941      	ldr	r1, [pc, #260]	; (8001250 <getRmc+0x124>)
 800114c:	483f      	ldr	r0, [pc, #252]	; (800124c <getRmc+0x120>)
 800114e:	f004 f80e 	bl	800516e <strstr>
 8001152:	4603      	mov	r3, r0
 8001154:	4a3f      	ldr	r2, [pc, #252]	; (8001254 <getRmc+0x128>)
 8001156:	6013      	str	r3, [r2, #0]
        if (*ptr == 'G')
 8001158:	4b3e      	ldr	r3, [pc, #248]	; (8001254 <getRmc+0x128>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b47      	cmp	r3, #71	; 0x47
 8001160:	d167      	bne.n	8001232 <getRmc+0x106>
        {
            while (1)
            {
                gpsPayload[MsgIndex] = *ptr;
 8001162:	4b3c      	ldr	r3, [pc, #240]	; (8001254 <getRmc+0x128>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	4b37      	ldr	r3, [pc, #220]	; (8001244 <getRmc+0x118>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	7811      	ldrb	r1, [r2, #0]
 800116c:	4a3a      	ldr	r2, [pc, #232]	; (8001258 <getRmc+0x12c>)
 800116e:	54d1      	strb	r1, [r2, r3]
                MsgIndex++;
 8001170:	4b34      	ldr	r3, [pc, #208]	; (8001244 <getRmc+0x118>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	3301      	adds	r3, #1
 8001176:	4a33      	ldr	r2, [pc, #204]	; (8001244 <getRmc+0x118>)
 8001178:	6013      	str	r3, [r2, #0]
                *ptr = *(ptr + MsgIndex);
 800117a:	4b36      	ldr	r3, [pc, #216]	; (8001254 <getRmc+0x128>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a31      	ldr	r2, [pc, #196]	; (8001244 <getRmc+0x118>)
 8001180:	6812      	ldr	r2, [r2, #0]
 8001182:	441a      	add	r2, r3
 8001184:	4b33      	ldr	r3, [pc, #204]	; (8001254 <getRmc+0x128>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	7812      	ldrb	r2, [r2, #0]
 800118a:	701a      	strb	r2, [r3, #0]
                if (*ptr == '\n' || MsgIndex > _max_message_size)
 800118c:	4b31      	ldr	r3, [pc, #196]	; (8001254 <getRmc+0x128>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b0a      	cmp	r3, #10
 8001194:	d003      	beq.n	800119e <getRmc+0x72>
 8001196:	4b2b      	ldr	r3, [pc, #172]	; (8001244 <getRmc+0x118>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	2b5a      	cmp	r3, #90	; 0x5a
 800119c:	dde1      	ble.n	8001162 <getRmc+0x36>
                {
                    MsgIndex = 0;
 800119e:	4b29      	ldr	r3, [pc, #164]	; (8001244 <getRmc+0x118>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
                    // memset(m_gpsTransmitBuf, 0, sizeof(m_gpsTransmitBuf));
                    //  memset(m_rxData, 0, sizeof(m_rxData));

                    for (int i = 0; i < 100; i++)
 80011a4:	2300      	movs	r3, #0
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	e014      	b.n	80011d4 <getRmc+0xa8>
                    {
                        if (gpsPayload[i] == 'N')
 80011aa:	4a2b      	ldr	r2, [pc, #172]	; (8001258 <getRmc+0x12c>)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	4413      	add	r3, r2
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b4e      	cmp	r3, #78	; 0x4e
 80011b4:	d102      	bne.n	80011bc <getRmc+0x90>
                            f_northFlag = true;
 80011b6:	4b29      	ldr	r3, [pc, #164]	; (800125c <getRmc+0x130>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	701a      	strb	r2, [r3, #0]
                        if (gpsPayload[i] == 'E')
 80011bc:	4a26      	ldr	r2, [pc, #152]	; (8001258 <getRmc+0x12c>)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4413      	add	r3, r2
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	2b45      	cmp	r3, #69	; 0x45
 80011c6:	d102      	bne.n	80011ce <getRmc+0xa2>
                            f_eastFlag = true;
 80011c8:	4b25      	ldr	r3, [pc, #148]	; (8001260 <getRmc+0x134>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	701a      	strb	r2, [r3, #0]
                    for (int i = 0; i < 100; i++)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	3301      	adds	r3, #1
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2b63      	cmp	r3, #99	; 0x63
 80011d8:	dde7      	ble.n	80011aa <getRmc+0x7e>
                    }
                    if (strlen(gpsPayload) > 10)
 80011da:	481f      	ldr	r0, [pc, #124]	; (8001258 <getRmc+0x12c>)
 80011dc:	f7ff f818 	bl	8000210 <strlen>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b0a      	cmp	r3, #10
 80011e4:	d91f      	bls.n	8001226 <getRmc+0xfa>
                    {
                        if (f_eastFlag && f_northFlag)
 80011e6:	4b1e      	ldr	r3, [pc, #120]	; (8001260 <getRmc+0x134>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d01f      	beq.n	8001230 <getRmc+0x104>
 80011f0:	4b1a      	ldr	r3, [pc, #104]	; (800125c <getRmc+0x130>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d01a      	beq.n	8001230 <getRmc+0x104>
                        {
                            f_northFlag = false;
 80011fa:	4b18      	ldr	r3, [pc, #96]	; (800125c <getRmc+0x130>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	701a      	strb	r2, [r3, #0]
                            f_eastFlag = false;
 8001200:	4b17      	ldr	r3, [pc, #92]	; (8001260 <getRmc+0x134>)
 8001202:	2200      	movs	r2, #0
 8001204:	701a      	strb	r2, [r3, #0]
                            sscanf(gpsPayload, "GNRMC,%f,A,%f,N,%f,E,%f,", &gpsData.timeDateBuf, &m_nonFormattedLat, &m_nonFormattedLon, &gpsData.speedKN);
 8001206:	4b17      	ldr	r3, [pc, #92]	; (8001264 <getRmc+0x138>)
 8001208:	9301      	str	r3, [sp, #4]
 800120a:	4b17      	ldr	r3, [pc, #92]	; (8001268 <getRmc+0x13c>)
 800120c:	9300      	str	r3, [sp, #0]
 800120e:	4b17      	ldr	r3, [pc, #92]	; (800126c <getRmc+0x140>)
 8001210:	4a17      	ldr	r2, [pc, #92]	; (8001270 <getRmc+0x144>)
 8001212:	4918      	ldr	r1, [pc, #96]	; (8001274 <getRmc+0x148>)
 8001214:	4810      	ldr	r0, [pc, #64]	; (8001258 <getRmc+0x12c>)
 8001216:	f003 ff31 	bl	800507c <siscanf>
                            rmcValidFlag = true;
 800121a:	4b17      	ldr	r3, [pc, #92]	; (8001278 <getRmc+0x14c>)
 800121c:	2201      	movs	r2, #1
 800121e:	701a      	strb	r2, [r3, #0]
                            formatLatLong();
 8001220:	f000 f82c 	bl	800127c <formatLatLong>
                    else
                    {
                        // dataErr Log
                        memset(gpsPayload, 0, sizeof(gpsPayload));
                    }
                    break;
 8001224:	e004      	b.n	8001230 <getRmc+0x104>
                        memset(gpsPayload, 0, sizeof(gpsPayload));
 8001226:	2264      	movs	r2, #100	; 0x64
 8001228:	2100      	movs	r1, #0
 800122a:	480b      	ldr	r0, [pc, #44]	; (8001258 <getRmc+0x12c>)
 800122c:	f003 f87e 	bl	800432c <memset>
                    break;
 8001230:	bf00      	nop
                }
            }
        }
        g_GnssRx_Flag = false;
 8001232:	4b03      	ldr	r3, [pc, #12]	; (8001240 <getRmc+0x114>)
 8001234:	2200      	movs	r2, #0
 8001236:	701a      	strb	r2, [r3, #0]
    }
}
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	200001fc 	.word	0x200001fc
 8001244:	20000204 	.word	0x20000204
 8001248:	200002d4 	.word	0x200002d4
 800124c:	200006d4 	.word	0x200006d4
 8001250:	080094e8 	.word	0x080094e8
 8001254:	20000208 	.word	0x20000208
 8001258:	2000020c 	.word	0x2000020c
 800125c:	200001ff 	.word	0x200001ff
 8001260:	20000200 	.word	0x20000200
 8001264:	20000ae4 	.word	0x20000ae4
 8001268:	20000ad8 	.word	0x20000ad8
 800126c:	20000ad4 	.word	0x20000ad4
 8001270:	20000ae8 	.word	0x20000ae8
 8001274:	080094f0 	.word	0x080094f0
 8001278:	200001fe 	.word	0x200001fe

0800127c <formatLatLong>:

_io void formatLatLong(void)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
    int degrees = (int)m_nonFormattedLat / 100;        // dec
 8001282:	4b30      	ldr	r3, [pc, #192]	; (8001344 <formatLatLong+0xc8>)
 8001284:	edd3 7a00 	vldr	s15, [r3]
 8001288:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800128c:	ee17 1a90 	vmov	r1, s15
 8001290:	4b2d      	ldr	r3, [pc, #180]	; (8001348 <formatLatLong+0xcc>)
 8001292:	fb83 2301 	smull	r2, r3, r3, r1
 8001296:	115a      	asrs	r2, r3, #5
 8001298:	17cb      	asrs	r3, r1, #31
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	607b      	str	r3, [r7, #4]
    float minutes = m_nonFormattedLat - degrees * 100; // min
 800129e:	4b29      	ldr	r3, [pc, #164]	; (8001344 <formatLatLong+0xc8>)
 80012a0:	ed93 7a00 	vldr	s14, [r3]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2264      	movs	r2, #100	; 0x64
 80012a8:	fb02 f303 	mul.w	r3, r2, r3
 80012ac:	ee07 3a90 	vmov	s15, r3
 80012b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012b8:	edc7 7a00 	vstr	s15, [r7]
    gpsData.lat = degrees + (minutes / 60);            // dec to deg
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	ee07 3a90 	vmov	s15, r3
 80012c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012c6:	edd7 6a00 	vldr	s13, [r7]
 80012ca:	ed9f 6a20 	vldr	s12, [pc, #128]	; 800134c <formatLatLong+0xd0>
 80012ce:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80012d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012d6:	4b1e      	ldr	r3, [pc, #120]	; (8001350 <formatLatLong+0xd4>)
 80012d8:	edc3 7a00 	vstr	s15, [r3]

    degrees = (int)m_nonFormattedLon / 100;
 80012dc:	4b1d      	ldr	r3, [pc, #116]	; (8001354 <formatLatLong+0xd8>)
 80012de:	edd3 7a00 	vldr	s15, [r3]
 80012e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012e6:	ee17 1a90 	vmov	r1, s15
 80012ea:	4b17      	ldr	r3, [pc, #92]	; (8001348 <formatLatLong+0xcc>)
 80012ec:	fb83 2301 	smull	r2, r3, r3, r1
 80012f0:	115a      	asrs	r2, r3, #5
 80012f2:	17cb      	asrs	r3, r1, #31
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	607b      	str	r3, [r7, #4]
    minutes = m_nonFormattedLon - degrees * 100;
 80012f8:	4b16      	ldr	r3, [pc, #88]	; (8001354 <formatLatLong+0xd8>)
 80012fa:	ed93 7a00 	vldr	s14, [r3]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2264      	movs	r2, #100	; 0x64
 8001302:	fb02 f303 	mul.w	r3, r2, r3
 8001306:	ee07 3a90 	vmov	s15, r3
 800130a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800130e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001312:	edc7 7a00 	vstr	s15, [r7]
    gpsData.lon = degrees + (minutes / 60);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	ee07 3a90 	vmov	s15, r3
 800131c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001320:	edd7 6a00 	vldr	s13, [r7]
 8001324:	ed9f 6a09 	vldr	s12, [pc, #36]	; 800134c <formatLatLong+0xd0>
 8001328:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800132c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001330:	4b07      	ldr	r3, [pc, #28]	; (8001350 <formatLatLong+0xd4>)
 8001332:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8001336:	bf00      	nop
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	20000ad4 	.word	0x20000ad4
 8001348:	51eb851f 	.word	0x51eb851f
 800134c:	42700000 	.word	0x42700000
 8001350:	20000adc 	.word	0x20000adc
 8001354:	20000ad8 	.word	0x20000ad8

08001358 <getGGA>:

_io void getGGA(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b086      	sub	sp, #24
 800135c:	af06      	add	r7, sp, #24
    if (g_openFixedDataTransmition)
 800135e:	4b3a      	ldr	r3, [pc, #232]	; (8001448 <getGGA+0xf0>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	b2db      	uxtb	r3, r3
 8001364:	2b00      	cmp	r3, #0
 8001366:	d06c      	beq.n	8001442 <getGGA+0xea>
    {
        MsgIndex = 0;
 8001368:	4b38      	ldr	r3, [pc, #224]	; (800144c <getGGA+0xf4>)
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
        strcpy(m_gpsTransmitBuf, (char *)(m_rxData));
 800136e:	4938      	ldr	r1, [pc, #224]	; (8001450 <getGGA+0xf8>)
 8001370:	4838      	ldr	r0, [pc, #224]	; (8001454 <getGGA+0xfc>)
 8001372:	f003 fef4 	bl	800515e <strcpy>
        ptr = strstr(m_gpsTransmitBuf, "GPGGA");
 8001376:	4938      	ldr	r1, [pc, #224]	; (8001458 <getGGA+0x100>)
 8001378:	4836      	ldr	r0, [pc, #216]	; (8001454 <getGGA+0xfc>)
 800137a:	f003 fef8 	bl	800516e <strstr>
 800137e:	4603      	mov	r3, r0
 8001380:	4a36      	ldr	r2, [pc, #216]	; (800145c <getGGA+0x104>)
 8001382:	6013      	str	r3, [r2, #0]

        if (*ptr == 'G')
 8001384:	4b35      	ldr	r3, [pc, #212]	; (800145c <getGGA+0x104>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	2b47      	cmp	r3, #71	; 0x47
 800138c:	d14a      	bne.n	8001424 <getGGA+0xcc>
        {
            while (1)
            {
                gpsGGAPayload[MsgIndex] = *ptr;
 800138e:	4b33      	ldr	r3, [pc, #204]	; (800145c <getGGA+0x104>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	4b2e      	ldr	r3, [pc, #184]	; (800144c <getGGA+0xf4>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	7811      	ldrb	r1, [r2, #0]
 8001398:	4a31      	ldr	r2, [pc, #196]	; (8001460 <getGGA+0x108>)
 800139a:	54d1      	strb	r1, [r2, r3]
                MsgIndex++;
 800139c:	4b2b      	ldr	r3, [pc, #172]	; (800144c <getGGA+0xf4>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	3301      	adds	r3, #1
 80013a2:	4a2a      	ldr	r2, [pc, #168]	; (800144c <getGGA+0xf4>)
 80013a4:	6013      	str	r3, [r2, #0]
                *ptr = *(ptr + MsgIndex);
 80013a6:	4b2d      	ldr	r3, [pc, #180]	; (800145c <getGGA+0x104>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a28      	ldr	r2, [pc, #160]	; (800144c <getGGA+0xf4>)
 80013ac:	6812      	ldr	r2, [r2, #0]
 80013ae:	441a      	add	r2, r3
 80013b0:	4b2a      	ldr	r3, [pc, #168]	; (800145c <getGGA+0x104>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	7812      	ldrb	r2, [r2, #0]
 80013b6:	701a      	strb	r2, [r3, #0]
                if (*ptr == '\n' || MsgIndex > _max_message_size)
 80013b8:	4b28      	ldr	r3, [pc, #160]	; (800145c <getGGA+0x104>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b0a      	cmp	r3, #10
 80013c0:	d003      	beq.n	80013ca <getGGA+0x72>
 80013c2:	4b22      	ldr	r3, [pc, #136]	; (800144c <getGGA+0xf4>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2b5a      	cmp	r3, #90	; 0x5a
 80013c8:	dde1      	ble.n	800138e <getGGA+0x36>
                {
                    MsgIndex = 0;
 80013ca:	4b20      	ldr	r3, [pc, #128]	; (800144c <getGGA+0xf4>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
                    memset(m_gpsTransmitBuf, 0, sizeof(m_gpsTransmitBuf));
 80013d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80013d4:	2100      	movs	r1, #0
 80013d6:	481f      	ldr	r0, [pc, #124]	; (8001454 <getGGA+0xfc>)
 80013d8:	f002 ffa8 	bl	800432c <memset>
                    memset(m_rxData, 0, sizeof(m_rxData));
 80013dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80013e0:	2100      	movs	r1, #0
 80013e2:	481b      	ldr	r0, [pc, #108]	; (8001450 <getGGA+0xf8>)
 80013e4:	f002 ffa2 	bl	800432c <memset>

                    if (strlen(gpsGGAPayload) > 10)
 80013e8:	481d      	ldr	r0, [pc, #116]	; (8001460 <getGGA+0x108>)
 80013ea:	f7fe ff11 	bl	8000210 <strlen>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b0a      	cmp	r3, #10
 80013f2:	d912      	bls.n	800141a <getGGA+0xc2>
                    {
                        sscanf(gpsGGAPayload, "GPGGA,%f,%f,N,%f,E,%d,%d,%f,%f,M,%f,M,", &gpsData.fixedTime, &gpsData.fixedLatBaseFormat, &gpsData.fixedLonBaseFormat, &gpsData.fixQualityID, &gpsData.satInUse, &gpsData.hdop, &gpsData.altitudeInMeter, &gpsData.WGS84);
 80013f4:	4b1b      	ldr	r3, [pc, #108]	; (8001464 <getGGA+0x10c>)
 80013f6:	9305      	str	r3, [sp, #20]
 80013f8:	4b1b      	ldr	r3, [pc, #108]	; (8001468 <getGGA+0x110>)
 80013fa:	9304      	str	r3, [sp, #16]
 80013fc:	4b1b      	ldr	r3, [pc, #108]	; (800146c <getGGA+0x114>)
 80013fe:	9303      	str	r3, [sp, #12]
 8001400:	4b1b      	ldr	r3, [pc, #108]	; (8001470 <getGGA+0x118>)
 8001402:	9302      	str	r3, [sp, #8]
 8001404:	4b1b      	ldr	r3, [pc, #108]	; (8001474 <getGGA+0x11c>)
 8001406:	9301      	str	r3, [sp, #4]
 8001408:	4b1b      	ldr	r3, [pc, #108]	; (8001478 <getGGA+0x120>)
 800140a:	9300      	str	r3, [sp, #0]
 800140c:	4b1b      	ldr	r3, [pc, #108]	; (800147c <getGGA+0x124>)
 800140e:	4a1c      	ldr	r2, [pc, #112]	; (8001480 <getGGA+0x128>)
 8001410:	491c      	ldr	r1, [pc, #112]	; (8001484 <getGGA+0x12c>)
 8001412:	4813      	ldr	r0, [pc, #76]	; (8001460 <getGGA+0x108>)
 8001414:	f003 fe32 	bl	800507c <siscanf>
                    }
                    else
                    {
                        memset(gpsPayload, 0, sizeof(gpsPayload));
                    }
                    break;
 8001418:	e004      	b.n	8001424 <getGGA+0xcc>
                        memset(gpsPayload, 0, sizeof(gpsPayload));
 800141a:	2264      	movs	r2, #100	; 0x64
 800141c:	2100      	movs	r1, #0
 800141e:	481a      	ldr	r0, [pc, #104]	; (8001488 <getGGA+0x130>)
 8001420:	f002 ff84 	bl	800432c <memset>
                }
            }
        }
        g_openFixedDataTransmition = false;
 8001424:	4b08      	ldr	r3, [pc, #32]	; (8001448 <getGGA+0xf0>)
 8001426:	2200      	movs	r2, #0
 8001428:	701a      	strb	r2, [r3, #0]
        memset(m_gpsTransmitBuf, 0, sizeof(m_gpsTransmitBuf));
 800142a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800142e:	2100      	movs	r1, #0
 8001430:	4808      	ldr	r0, [pc, #32]	; (8001454 <getGGA+0xfc>)
 8001432:	f002 ff7b 	bl	800432c <memset>
        memset(m_rxData, 0, sizeof(m_rxData));
 8001436:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800143a:	2100      	movs	r1, #0
 800143c:	4804      	ldr	r0, [pc, #16]	; (8001450 <getGGA+0xf8>)
 800143e:	f002 ff75 	bl	800432c <memset>
        // UsrGpsL86Init(&huart2);
    }
}
 8001442:	bf00      	nop
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	200001fd 	.word	0x200001fd
 800144c:	20000204 	.word	0x20000204
 8001450:	200002d4 	.word	0x200002d4
 8001454:	200006d4 	.word	0x200006d4
 8001458:	0800950c 	.word	0x0800950c
 800145c:	20000208 	.word	0x20000208
 8001460:	20000270 	.word	0x20000270
 8001464:	20000b08 	.word	0x20000b08
 8001468:	20000b04 	.word	0x20000b04
 800146c:	20000b00 	.word	0x20000b00
 8001470:	20000afc 	.word	0x20000afc
 8001474:	20000af8 	.word	0x20000af8
 8001478:	20000af4 	.word	0x20000af4
 800147c:	20000af0 	.word	0x20000af0
 8001480:	20000aec 	.word	0x20000aec
 8001484:	08009514 	.word	0x08009514
 8001488:	2000020c 	.word	0x2000020c

0800148c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800148c:	b5b0      	push	{r4, r5, r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001492:	f000 fc3f 	bl	8001d14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001496:	f000 f84b 	bl	8001530 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800149a:	f000 f953 	bl	8001744 <MX_GPIO_Init>
  MX_DMA_Init();
 800149e:	f000 f931 	bl	8001704 <MX_DMA_Init>
  MX_UART4_Init();
 80014a2:	f000 f8b1 	bl	8001608 <MX_UART4_Init>
  MX_UART5_Init();
 80014a6:	f000 f8d9 	bl	800165c <MX_UART5_Init>
  MX_USART1_UART_Init();
 80014aa:	f000 f901 	bl	80016b0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  UsrGpsL86Init(&huart4);
 80014ae:	481a      	ldr	r0, [pc, #104]	; (8001518 <main+0x8c>)
 80014b0:	f7ff fdec 	bl	800108c <UsrGpsL86Init>
  HAL_GPIO_WritePin(RF_M0_GPIO_Port, RF_M0_Pin, GPIO_PIN_RESET);
 80014b4:	2200      	movs	r2, #0
 80014b6:	2108      	movs	r1, #8
 80014b8:	4818      	ldr	r0, [pc, #96]	; (800151c <main+0x90>)
 80014ba:	f001 fad7 	bl	8002a6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_M1_GPIO_Port, RF_M1_Pin, GPIO_PIN_RESET);
 80014be:	2200      	movs	r2, #0
 80014c0:	2104      	movs	r1, #4
 80014c2:	4816      	ldr	r0, [pc, #88]	; (800151c <main+0x90>)
 80014c4:	f001 fad2 	bl	8002a6c <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 Usr_GpsL86GetValues(&gnss_data);
 80014c8:	4815      	ldr	r0, [pc, #84]	; (8001520 <main+0x94>)
 80014ca:	f7ff fdef 	bl	80010ac <Usr_GpsL86GetValues>
	 HAL_Delay(1000);
 80014ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014d2:	f000 fc91 	bl	8001df8 <HAL_Delay>
	 sprintf((char*)data, "lat: %f    Lon: %f \n\r", gnss_data.lat, gnss_data.lon);
 80014d6:	4b12      	ldr	r3, [pc, #72]	; (8001520 <main+0x94>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff f854 	bl	8000588 <__aeabi_f2d>
 80014e0:	4604      	mov	r4, r0
 80014e2:	460d      	mov	r5, r1
 80014e4:	4b0e      	ldr	r3, [pc, #56]	; (8001520 <main+0x94>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff f84d 	bl	8000588 <__aeabi_f2d>
 80014ee:	4602      	mov	r2, r0
 80014f0:	460b      	mov	r3, r1
 80014f2:	e9cd 2300 	strd	r2, r3, [sp]
 80014f6:	4622      	mov	r2, r4
 80014f8:	462b      	mov	r3, r5
 80014fa:	490a      	ldr	r1, [pc, #40]	; (8001524 <main+0x98>)
 80014fc:	480a      	ldr	r0, [pc, #40]	; (8001528 <main+0x9c>)
 80014fe:	f003 fd9d 	bl	800503c <siprintf>
	 HAL_UART_Transmit(&huart1, data, strlen((char*)data), 100);
 8001502:	4809      	ldr	r0, [pc, #36]	; (8001528 <main+0x9c>)
 8001504:	f7fe fe84 	bl	8000210 <strlen>
 8001508:	4603      	mov	r3, r0
 800150a:	b29a      	uxth	r2, r3
 800150c:	2364      	movs	r3, #100	; 0x64
 800150e:	4906      	ldr	r1, [pc, #24]	; (8001528 <main+0x9c>)
 8001510:	4806      	ldr	r0, [pc, #24]	; (800152c <main+0xa0>)
 8001512:	f002 f8fa 	bl	800370a <HAL_UART_Transmit>
	 Usr_GpsL86GetValues(&gnss_data);
 8001516:	e7d7      	b.n	80014c8 <main+0x3c>
 8001518:	20000b0c 	.word	0x20000b0c
 800151c:	40020400 	.word	0x40020400
 8001520:	20000c38 	.word	0x20000c38
 8001524:	0800953c 	.word	0x0800953c
 8001528:	20000c68 	.word	0x20000c68
 800152c:	20000b94 	.word	0x20000b94

08001530 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b094      	sub	sp, #80	; 0x50
 8001534:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001536:	f107 031c 	add.w	r3, r7, #28
 800153a:	2234      	movs	r2, #52	; 0x34
 800153c:	2100      	movs	r1, #0
 800153e:	4618      	mov	r0, r3
 8001540:	f002 fef4 	bl	800432c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001544:	f107 0308 	add.w	r3, r7, #8
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001554:	2300      	movs	r3, #0
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	4b29      	ldr	r3, [pc, #164]	; (8001600 <SystemClock_Config+0xd0>)
 800155a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155c:	4a28      	ldr	r2, [pc, #160]	; (8001600 <SystemClock_Config+0xd0>)
 800155e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001562:	6413      	str	r3, [r2, #64]	; 0x40
 8001564:	4b26      	ldr	r3, [pc, #152]	; (8001600 <SystemClock_Config+0xd0>)
 8001566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001568:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800156c:	607b      	str	r3, [r7, #4]
 800156e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001570:	2300      	movs	r3, #0
 8001572:	603b      	str	r3, [r7, #0]
 8001574:	4b23      	ldr	r3, [pc, #140]	; (8001604 <SystemClock_Config+0xd4>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800157c:	4a21      	ldr	r2, [pc, #132]	; (8001604 <SystemClock_Config+0xd4>)
 800157e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001582:	6013      	str	r3, [r2, #0]
 8001584:	4b1f      	ldr	r3, [pc, #124]	; (8001604 <SystemClock_Config+0xd4>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800158c:	603b      	str	r3, [r7, #0]
 800158e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001590:	2301      	movs	r3, #1
 8001592:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001594:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001598:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800159a:	2302      	movs	r3, #2
 800159c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800159e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80015a2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80015a4:	2304      	movs	r3, #4
 80015a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 90;
 80015a8:	235a      	movs	r3, #90	; 0x5a
 80015aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015ac:	2302      	movs	r3, #2
 80015ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80015b0:	2302      	movs	r3, #2
 80015b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80015b4:	2302      	movs	r3, #2
 80015b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015b8:	f107 031c 	add.w	r3, r7, #28
 80015bc:	4618      	mov	r0, r3
 80015be:	f001 fdb9 	bl	8003134 <HAL_RCC_OscConfig>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80015c8:	f000 f93a 	bl	8001840 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015cc:	230f      	movs	r3, #15
 80015ce:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015d0:	2302      	movs	r3, #2
 80015d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015d4:	2300      	movs	r3, #0
 80015d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015de:	2300      	movs	r3, #0
 80015e0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015e2:	f107 0308 	add.w	r3, r7, #8
 80015e6:	2102      	movs	r1, #2
 80015e8:	4618      	mov	r0, r3
 80015ea:	f001 fa59 	bl	8002aa0 <HAL_RCC_ClockConfig>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80015f4:	f000 f924 	bl	8001840 <Error_Handler>
  }
}
 80015f8:	bf00      	nop
 80015fa:	3750      	adds	r7, #80	; 0x50
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	40023800 	.word	0x40023800
 8001604:	40007000 	.word	0x40007000

08001608 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800160c:	4b11      	ldr	r3, [pc, #68]	; (8001654 <MX_UART4_Init+0x4c>)
 800160e:	4a12      	ldr	r2, [pc, #72]	; (8001658 <MX_UART4_Init+0x50>)
 8001610:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001612:	4b10      	ldr	r3, [pc, #64]	; (8001654 <MX_UART4_Init+0x4c>)
 8001614:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001618:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800161a:	4b0e      	ldr	r3, [pc, #56]	; (8001654 <MX_UART4_Init+0x4c>)
 800161c:	2200      	movs	r2, #0
 800161e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001620:	4b0c      	ldr	r3, [pc, #48]	; (8001654 <MX_UART4_Init+0x4c>)
 8001622:	2200      	movs	r2, #0
 8001624:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001626:	4b0b      	ldr	r3, [pc, #44]	; (8001654 <MX_UART4_Init+0x4c>)
 8001628:	2200      	movs	r2, #0
 800162a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800162c:	4b09      	ldr	r3, [pc, #36]	; (8001654 <MX_UART4_Init+0x4c>)
 800162e:	220c      	movs	r2, #12
 8001630:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001632:	4b08      	ldr	r3, [pc, #32]	; (8001654 <MX_UART4_Init+0x4c>)
 8001634:	2200      	movs	r2, #0
 8001636:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001638:	4b06      	ldr	r3, [pc, #24]	; (8001654 <MX_UART4_Init+0x4c>)
 800163a:	2200      	movs	r2, #0
 800163c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800163e:	4805      	ldr	r0, [pc, #20]	; (8001654 <MX_UART4_Init+0x4c>)
 8001640:	f002 f816 	bl	8003670 <HAL_UART_Init>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800164a:	f000 f8f9 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000b0c 	.word	0x20000b0c
 8001658:	40004c00 	.word	0x40004c00

0800165c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001660:	4b11      	ldr	r3, [pc, #68]	; (80016a8 <MX_UART5_Init+0x4c>)
 8001662:	4a12      	ldr	r2, [pc, #72]	; (80016ac <MX_UART5_Init+0x50>)
 8001664:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001666:	4b10      	ldr	r3, [pc, #64]	; (80016a8 <MX_UART5_Init+0x4c>)
 8001668:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800166c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800166e:	4b0e      	ldr	r3, [pc, #56]	; (80016a8 <MX_UART5_Init+0x4c>)
 8001670:	2200      	movs	r2, #0
 8001672:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001674:	4b0c      	ldr	r3, [pc, #48]	; (80016a8 <MX_UART5_Init+0x4c>)
 8001676:	2200      	movs	r2, #0
 8001678:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800167a:	4b0b      	ldr	r3, [pc, #44]	; (80016a8 <MX_UART5_Init+0x4c>)
 800167c:	2200      	movs	r2, #0
 800167e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001680:	4b09      	ldr	r3, [pc, #36]	; (80016a8 <MX_UART5_Init+0x4c>)
 8001682:	220c      	movs	r2, #12
 8001684:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001686:	4b08      	ldr	r3, [pc, #32]	; (80016a8 <MX_UART5_Init+0x4c>)
 8001688:	2200      	movs	r2, #0
 800168a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800168c:	4b06      	ldr	r3, [pc, #24]	; (80016a8 <MX_UART5_Init+0x4c>)
 800168e:	2200      	movs	r2, #0
 8001690:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001692:	4805      	ldr	r0, [pc, #20]	; (80016a8 <MX_UART5_Init+0x4c>)
 8001694:	f001 ffec 	bl	8003670 <HAL_UART_Init>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800169e:	f000 f8cf 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	20000b50 	.word	0x20000b50
 80016ac:	40005000 	.word	0x40005000

080016b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016b4:	4b11      	ldr	r3, [pc, #68]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016b6:	4a12      	ldr	r2, [pc, #72]	; (8001700 <MX_USART1_UART_Init+0x50>)
 80016b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80016ba:	4b10      	ldr	r3, [pc, #64]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016bc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80016c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016c2:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016c8:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016ce:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016d4:	4b09      	ldr	r3, [pc, #36]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016d6:	220c      	movs	r2, #12
 80016d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016da:	4b08      	ldr	r3, [pc, #32]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016e0:	4b06      	ldr	r3, [pc, #24]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016e6:	4805      	ldr	r0, [pc, #20]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016e8:	f001 ffc2 	bl	8003670 <HAL_UART_Init>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80016f2:	f000 f8a5 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	20000b94 	.word	0x20000b94
 8001700:	40011000 	.word	0x40011000

08001704 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	607b      	str	r3, [r7, #4]
 800170e:	4b0c      	ldr	r3, [pc, #48]	; (8001740 <MX_DMA_Init+0x3c>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	4a0b      	ldr	r2, [pc, #44]	; (8001740 <MX_DMA_Init+0x3c>)
 8001714:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001718:	6313      	str	r3, [r2, #48]	; 0x30
 800171a:	4b09      	ldr	r3, [pc, #36]	; (8001740 <MX_DMA_Init+0x3c>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001722:	607b      	str	r3, [r7, #4]
 8001724:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001726:	2200      	movs	r2, #0
 8001728:	2100      	movs	r1, #0
 800172a:	200d      	movs	r0, #13
 800172c:	f000 fc63 	bl	8001ff6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001730:	200d      	movs	r0, #13
 8001732:	f000 fc7c 	bl	800202e <HAL_NVIC_EnableIRQ>

}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40023800 	.word	0x40023800

08001744 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08a      	sub	sp, #40	; 0x28
 8001748:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174a:	f107 0314 	add.w	r3, r7, #20
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	605a      	str	r2, [r3, #4]
 8001754:	609a      	str	r2, [r3, #8]
 8001756:	60da      	str	r2, [r3, #12]
 8001758:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	613b      	str	r3, [r7, #16]
 800175e:	4b35      	ldr	r3, [pc, #212]	; (8001834 <MX_GPIO_Init+0xf0>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	4a34      	ldr	r2, [pc, #208]	; (8001834 <MX_GPIO_Init+0xf0>)
 8001764:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001768:	6313      	str	r3, [r2, #48]	; 0x30
 800176a:	4b32      	ldr	r3, [pc, #200]	; (8001834 <MX_GPIO_Init+0xf0>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001772:	613b      	str	r3, [r7, #16]
 8001774:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	60fb      	str	r3, [r7, #12]
 800177a:	4b2e      	ldr	r3, [pc, #184]	; (8001834 <MX_GPIO_Init+0xf0>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	4a2d      	ldr	r2, [pc, #180]	; (8001834 <MX_GPIO_Init+0xf0>)
 8001780:	f043 0301 	orr.w	r3, r3, #1
 8001784:	6313      	str	r3, [r2, #48]	; 0x30
 8001786:	4b2b      	ldr	r3, [pc, #172]	; (8001834 <MX_GPIO_Init+0xf0>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	f003 0301 	and.w	r3, r3, #1
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	4b27      	ldr	r3, [pc, #156]	; (8001834 <MX_GPIO_Init+0xf0>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	4a26      	ldr	r2, [pc, #152]	; (8001834 <MX_GPIO_Init+0xf0>)
 800179c:	f043 0302 	orr.w	r3, r3, #2
 80017a0:	6313      	str	r3, [r2, #48]	; 0x30
 80017a2:	4b24      	ldr	r3, [pc, #144]	; (8001834 <MX_GPIO_Init+0xf0>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	60bb      	str	r3, [r7, #8]
 80017ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ae:	2300      	movs	r3, #0
 80017b0:	607b      	str	r3, [r7, #4]
 80017b2:	4b20      	ldr	r3, [pc, #128]	; (8001834 <MX_GPIO_Init+0xf0>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b6:	4a1f      	ldr	r2, [pc, #124]	; (8001834 <MX_GPIO_Init+0xf0>)
 80017b8:	f043 0304 	orr.w	r3, r3, #4
 80017bc:	6313      	str	r3, [r2, #48]	; 0x30
 80017be:	4b1d      	ldr	r3, [pc, #116]	; (8001834 <MX_GPIO_Init+0xf0>)
 80017c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c2:	f003 0304 	and.w	r3, r3, #4
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	603b      	str	r3, [r7, #0]
 80017ce:	4b19      	ldr	r3, [pc, #100]	; (8001834 <MX_GPIO_Init+0xf0>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	4a18      	ldr	r2, [pc, #96]	; (8001834 <MX_GPIO_Init+0xf0>)
 80017d4:	f043 0308 	orr.w	r3, r3, #8
 80017d8:	6313      	str	r3, [r2, #48]	; 0x30
 80017da:	4b16      	ldr	r3, [pc, #88]	; (8001834 <MX_GPIO_Init+0xf0>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	f003 0308 	and.w	r3, r3, #8
 80017e2:	603b      	str	r3, [r7, #0]
 80017e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RF_M1_Pin|LED_Pin|RF_M0_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 80017e6:	2200      	movs	r2, #0
 80017e8:	f240 411c 	movw	r1, #1052	; 0x41c
 80017ec:	4812      	ldr	r0, [pc, #72]	; (8001838 <MX_GPIO_Init+0xf4>)
 80017ee:	f001 f93d 	bl	8002a6c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RF_M1_Pin LED_Pin RF_M0_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = RF_M1_Pin|LED_Pin|RF_M0_Pin|BUZZER_Pin;
 80017f2:	f240 431c 	movw	r3, #1052	; 0x41c
 80017f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f8:	2301      	movs	r3, #1
 80017fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fc:	2300      	movs	r3, #0
 80017fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001800:	2300      	movs	r3, #0
 8001802:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001804:	f107 0314 	add.w	r3, r7, #20
 8001808:	4619      	mov	r1, r3
 800180a:	480b      	ldr	r0, [pc, #44]	; (8001838 <MX_GPIO_Init+0xf4>)
 800180c:	f000 ff9a 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_AUX_Pin */
  GPIO_InitStruct.Pin = RF_AUX_Pin;
 8001810:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001814:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001816:	2300      	movs	r3, #0
 8001818:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RF_AUX_GPIO_Port, &GPIO_InitStruct);
 800181e:	f107 0314 	add.w	r3, r7, #20
 8001822:	4619      	mov	r1, r3
 8001824:	4805      	ldr	r0, [pc, #20]	; (800183c <MX_GPIO_Init+0xf8>)
 8001826:	f000 ff8d 	bl	8002744 <HAL_GPIO_Init>

}
 800182a:	bf00      	nop
 800182c:	3728      	adds	r7, #40	; 0x28
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40023800 	.word	0x40023800
 8001838:	40020400 	.word	0x40020400
 800183c:	40020000 	.word	0x40020000

08001840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001844:	b672      	cpsid	i
}
 8001846:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001848:	e7fe      	b.n	8001848 <Error_Handler+0x8>
	...

0800184c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	607b      	str	r3, [r7, #4]
 8001856:	4b10      	ldr	r3, [pc, #64]	; (8001898 <HAL_MspInit+0x4c>)
 8001858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800185a:	4a0f      	ldr	r2, [pc, #60]	; (8001898 <HAL_MspInit+0x4c>)
 800185c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001860:	6453      	str	r3, [r2, #68]	; 0x44
 8001862:	4b0d      	ldr	r3, [pc, #52]	; (8001898 <HAL_MspInit+0x4c>)
 8001864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001866:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800186a:	607b      	str	r3, [r7, #4]
 800186c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	603b      	str	r3, [r7, #0]
 8001872:	4b09      	ldr	r3, [pc, #36]	; (8001898 <HAL_MspInit+0x4c>)
 8001874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001876:	4a08      	ldr	r2, [pc, #32]	; (8001898 <HAL_MspInit+0x4c>)
 8001878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800187c:	6413      	str	r3, [r2, #64]	; 0x40
 800187e:	4b06      	ldr	r3, [pc, #24]	; (8001898 <HAL_MspInit+0x4c>)
 8001880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001886:	603b      	str	r3, [r7, #0]
 8001888:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800188a:	bf00      	nop
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	40023800 	.word	0x40023800

0800189c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08e      	sub	sp, #56	; 0x38
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a72      	ldr	r2, [pc, #456]	; (8001a84 <HAL_UART_MspInit+0x1e8>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d15a      	bne.n	8001974 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	623b      	str	r3, [r7, #32]
 80018c2:	4b71      	ldr	r3, [pc, #452]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c6:	4a70      	ldr	r2, [pc, #448]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 80018c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80018cc:	6413      	str	r3, [r2, #64]	; 0x40
 80018ce:	4b6e      	ldr	r3, [pc, #440]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 80018d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80018d6:	623b      	str	r3, [r7, #32]
 80018d8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	61fb      	str	r3, [r7, #28]
 80018de:	4b6a      	ldr	r3, [pc, #424]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	4a69      	ldr	r2, [pc, #420]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ea:	4b67      	ldr	r3, [pc, #412]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	61fb      	str	r3, [r7, #28]
 80018f4:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80018f6:	2303      	movs	r3, #3
 80018f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fa:	2302      	movs	r3, #2
 80018fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001902:	2303      	movs	r3, #3
 8001904:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001906:	2308      	movs	r3, #8
 8001908:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800190e:	4619      	mov	r1, r3
 8001910:	485e      	ldr	r0, [pc, #376]	; (8001a8c <HAL_UART_MspInit+0x1f0>)
 8001912:	f000 ff17 	bl	8002744 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8001916:	4b5e      	ldr	r3, [pc, #376]	; (8001a90 <HAL_UART_MspInit+0x1f4>)
 8001918:	4a5e      	ldr	r2, [pc, #376]	; (8001a94 <HAL_UART_MspInit+0x1f8>)
 800191a:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 800191c:	4b5c      	ldr	r3, [pc, #368]	; (8001a90 <HAL_UART_MspInit+0x1f4>)
 800191e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001922:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001924:	4b5a      	ldr	r3, [pc, #360]	; (8001a90 <HAL_UART_MspInit+0x1f4>)
 8001926:	2200      	movs	r2, #0
 8001928:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800192a:	4b59      	ldr	r3, [pc, #356]	; (8001a90 <HAL_UART_MspInit+0x1f4>)
 800192c:	2200      	movs	r2, #0
 800192e:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001930:	4b57      	ldr	r3, [pc, #348]	; (8001a90 <HAL_UART_MspInit+0x1f4>)
 8001932:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001936:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001938:	4b55      	ldr	r3, [pc, #340]	; (8001a90 <HAL_UART_MspInit+0x1f4>)
 800193a:	2200      	movs	r2, #0
 800193c:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800193e:	4b54      	ldr	r3, [pc, #336]	; (8001a90 <HAL_UART_MspInit+0x1f4>)
 8001940:	2200      	movs	r2, #0
 8001942:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8001944:	4b52      	ldr	r3, [pc, #328]	; (8001a90 <HAL_UART_MspInit+0x1f4>)
 8001946:	2200      	movs	r2, #0
 8001948:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800194a:	4b51      	ldr	r3, [pc, #324]	; (8001a90 <HAL_UART_MspInit+0x1f4>)
 800194c:	2200      	movs	r2, #0
 800194e:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001950:	4b4f      	ldr	r3, [pc, #316]	; (8001a90 <HAL_UART_MspInit+0x1f4>)
 8001952:	2200      	movs	r2, #0
 8001954:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001956:	484e      	ldr	r0, [pc, #312]	; (8001a90 <HAL_UART_MspInit+0x1f4>)
 8001958:	f000 fb84 	bl	8002064 <HAL_DMA_Init>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8001962:	f7ff ff6d 	bl	8001840 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4a49      	ldr	r2, [pc, #292]	; (8001a90 <HAL_UART_MspInit+0x1f4>)
 800196a:	639a      	str	r2, [r3, #56]	; 0x38
 800196c:	4a48      	ldr	r2, [pc, #288]	; (8001a90 <HAL_UART_MspInit+0x1f4>)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001972:	e082      	b.n	8001a7a <HAL_UART_MspInit+0x1de>
  else if(huart->Instance==UART5)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a47      	ldr	r2, [pc, #284]	; (8001a98 <HAL_UART_MspInit+0x1fc>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d14b      	bne.n	8001a16 <HAL_UART_MspInit+0x17a>
    __HAL_RCC_UART5_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	61bb      	str	r3, [r7, #24]
 8001982:	4b41      	ldr	r3, [pc, #260]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 8001984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001986:	4a40      	ldr	r2, [pc, #256]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 8001988:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800198c:	6413      	str	r3, [r2, #64]	; 0x40
 800198e:	4b3e      	ldr	r3, [pc, #248]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001992:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001996:	61bb      	str	r3, [r7, #24]
 8001998:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	617b      	str	r3, [r7, #20]
 800199e:	4b3a      	ldr	r3, [pc, #232]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	4a39      	ldr	r2, [pc, #228]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 80019a4:	f043 0304 	orr.w	r3, r3, #4
 80019a8:	6313      	str	r3, [r2, #48]	; 0x30
 80019aa:	4b37      	ldr	r3, [pc, #220]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	f003 0304 	and.w	r3, r3, #4
 80019b2:	617b      	str	r3, [r7, #20]
 80019b4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	613b      	str	r3, [r7, #16]
 80019ba:	4b33      	ldr	r3, [pc, #204]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019be:	4a32      	ldr	r2, [pc, #200]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 80019c0:	f043 0308 	orr.w	r3, r3, #8
 80019c4:	6313      	str	r3, [r2, #48]	; 0x30
 80019c6:	4b30      	ldr	r3, [pc, #192]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	f003 0308 	and.w	r3, r3, #8
 80019ce:	613b      	str	r3, [r7, #16]
 80019d0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80019d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d8:	2302      	movs	r3, #2
 80019da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e0:	2303      	movs	r3, #3
 80019e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80019e4:	2308      	movs	r3, #8
 80019e6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019ec:	4619      	mov	r1, r3
 80019ee:	482b      	ldr	r0, [pc, #172]	; (8001a9c <HAL_UART_MspInit+0x200>)
 80019f0:	f000 fea8 	bl	8002744 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80019f4:	2304      	movs	r3, #4
 80019f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f8:	2302      	movs	r3, #2
 80019fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a00:	2303      	movs	r3, #3
 8001a02:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001a04:	2308      	movs	r3, #8
 8001a06:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4824      	ldr	r0, [pc, #144]	; (8001aa0 <HAL_UART_MspInit+0x204>)
 8001a10:	f000 fe98 	bl	8002744 <HAL_GPIO_Init>
}
 8001a14:	e031      	b.n	8001a7a <HAL_UART_MspInit+0x1de>
  else if(huart->Instance==USART1)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a22      	ldr	r2, [pc, #136]	; (8001aa4 <HAL_UART_MspInit+0x208>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d12c      	bne.n	8001a7a <HAL_UART_MspInit+0x1de>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a20:	2300      	movs	r3, #0
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	4b18      	ldr	r3, [pc, #96]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 8001a26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a28:	4a17      	ldr	r2, [pc, #92]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 8001a2a:	f043 0310 	orr.w	r3, r3, #16
 8001a2e:	6453      	str	r3, [r2, #68]	; 0x44
 8001a30:	4b15      	ldr	r3, [pc, #84]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 8001a32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a34:	f003 0310 	and.w	r3, r3, #16
 8001a38:	60fb      	str	r3, [r7, #12]
 8001a3a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	60bb      	str	r3, [r7, #8]
 8001a40:	4b11      	ldr	r3, [pc, #68]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 8001a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a44:	4a10      	ldr	r2, [pc, #64]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 8001a46:	f043 0301 	orr.w	r3, r3, #1
 8001a4a:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4c:	4b0e      	ldr	r3, [pc, #56]	; (8001a88 <HAL_UART_MspInit+0x1ec>)
 8001a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a50:	f003 0301 	and.w	r3, r3, #1
 8001a54:	60bb      	str	r3, [r7, #8]
 8001a56:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001a58:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001a5c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a62:	2300      	movs	r3, #0
 8001a64:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a66:	2303      	movs	r3, #3
 8001a68:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a6a:	2307      	movs	r3, #7
 8001a6c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a72:	4619      	mov	r1, r3
 8001a74:	4805      	ldr	r0, [pc, #20]	; (8001a8c <HAL_UART_MspInit+0x1f0>)
 8001a76:	f000 fe65 	bl	8002744 <HAL_GPIO_Init>
}
 8001a7a:	bf00      	nop
 8001a7c:	3738      	adds	r7, #56	; 0x38
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40004c00 	.word	0x40004c00
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	40020000 	.word	0x40020000
 8001a90:	20000bd8 	.word	0x20000bd8
 8001a94:	40026040 	.word	0x40026040
 8001a98:	40005000 	.word	0x40005000
 8001a9c:	40020800 	.word	0x40020800
 8001aa0:	40020c00 	.word	0x40020c00
 8001aa4:	40011000 	.word	0x40011000

08001aa8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001aac:	e7fe      	b.n	8001aac <NMI_Handler+0x4>

08001aae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ab2:	e7fe      	b.n	8001ab2 <HardFault_Handler+0x4>

08001ab4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ab8:	e7fe      	b.n	8001ab8 <MemManage_Handler+0x4>

08001aba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aba:	b480      	push	{r7}
 8001abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001abe:	e7fe      	b.n	8001abe <BusFault_Handler+0x4>

08001ac0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ac4:	e7fe      	b.n	8001ac4 <UsageFault_Handler+0x4>

08001ac6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aca:	bf00      	nop
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ad8:	bf00      	nop
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr

08001ae2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001af4:	f000 f960 	bl	8001db8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}

08001afc <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001b00:	4802      	ldr	r0, [pc, #8]	; (8001b0c <DMA1_Stream2_IRQHandler+0x10>)
 8001b02:	f000 fbb5 	bl	8002270 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000bd8 	.word	0x20000bd8

08001b10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
	return 1;
 8001b14:	2301      	movs	r3, #1
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <_kill>:

int _kill(int pid, int sig)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b2a:	f002 fbd5 	bl	80042d8 <__errno>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2216      	movs	r2, #22
 8001b32:	601a      	str	r2, [r3, #0]
	return -1;
 8001b34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <_exit>:

void _exit (int status)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b48:	f04f 31ff 	mov.w	r1, #4294967295
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	f7ff ffe7 	bl	8001b20 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b52:	e7fe      	b.n	8001b52 <_exit+0x12>

08001b54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	e00a      	b.n	8001b7c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b66:	f3af 8000 	nop.w
 8001b6a:	4601      	mov	r1, r0
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	1c5a      	adds	r2, r3, #1
 8001b70:	60ba      	str	r2, [r7, #8]
 8001b72:	b2ca      	uxtb	r2, r1
 8001b74:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	617b      	str	r3, [r7, #20]
 8001b7c:	697a      	ldr	r2, [r7, #20]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	dbf0      	blt.n	8001b66 <_read+0x12>
	}

return len;
 8001b84:	687b      	ldr	r3, [r7, #4]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3718      	adds	r7, #24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b086      	sub	sp, #24
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	60f8      	str	r0, [r7, #12]
 8001b96:	60b9      	str	r1, [r7, #8]
 8001b98:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	617b      	str	r3, [r7, #20]
 8001b9e:	e009      	b.n	8001bb4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	1c5a      	adds	r2, r3, #1
 8001ba4:	60ba      	str	r2, [r7, #8]
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	dbf1      	blt.n	8001ba0 <_write+0x12>
	}
	return len;
 8001bbc:	687b      	ldr	r3, [r7, #4]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <_close>:

int _close(int file)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	b083      	sub	sp, #12
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
	return -1;
 8001bce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bde:	b480      	push	{r7}
 8001be0:	b083      	sub	sp, #12
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
 8001be6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bee:	605a      	str	r2, [r3, #4]
	return 0;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr

08001bfe <_isatty>:

int _isatty(int file)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b083      	sub	sp, #12
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
	return 1;
 8001c06:	2301      	movs	r3, #1
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
	return 0;
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3714      	adds	r7, #20
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
	...

08001c30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c38:	4a14      	ldr	r2, [pc, #80]	; (8001c8c <_sbrk+0x5c>)
 8001c3a:	4b15      	ldr	r3, [pc, #84]	; (8001c90 <_sbrk+0x60>)
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c44:	4b13      	ldr	r3, [pc, #76]	; (8001c94 <_sbrk+0x64>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d102      	bne.n	8001c52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c4c:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <_sbrk+0x64>)
 8001c4e:	4a12      	ldr	r2, [pc, #72]	; (8001c98 <_sbrk+0x68>)
 8001c50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c52:	4b10      	ldr	r3, [pc, #64]	; (8001c94 <_sbrk+0x64>)
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4413      	add	r3, r2
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d207      	bcs.n	8001c70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c60:	f002 fb3a 	bl	80042d8 <__errno>
 8001c64:	4603      	mov	r3, r0
 8001c66:	220c      	movs	r2, #12
 8001c68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c6e:	e009      	b.n	8001c84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c70:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <_sbrk+0x64>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c76:	4b07      	ldr	r3, [pc, #28]	; (8001c94 <_sbrk+0x64>)
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	4a05      	ldr	r2, [pc, #20]	; (8001c94 <_sbrk+0x64>)
 8001c80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c82:	68fb      	ldr	r3, [r7, #12]
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3718      	adds	r7, #24
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	20020000 	.word	0x20020000
 8001c90:	00000400 	.word	0x00000400
 8001c94:	20000dfc 	.word	0x20000dfc
 8001c98:	20000e18 	.word	0x20000e18

08001c9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ca0:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <SystemInit+0x20>)
 8001ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ca6:	4a05      	ldr	r2, [pc, #20]	; (8001cbc <SystemInit+0x20>)
 8001ca8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cb0:	bf00      	nop
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	e000ed00 	.word	0xe000ed00

08001cc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cf8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cc4:	480d      	ldr	r0, [pc, #52]	; (8001cfc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001cc6:	490e      	ldr	r1, [pc, #56]	; (8001d00 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001cc8:	4a0e      	ldr	r2, [pc, #56]	; (8001d04 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ccc:	e002      	b.n	8001cd4 <LoopCopyDataInit>

08001cce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cd2:	3304      	adds	r3, #4

08001cd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cd8:	d3f9      	bcc.n	8001cce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cda:	4a0b      	ldr	r2, [pc, #44]	; (8001d08 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001cdc:	4c0b      	ldr	r4, [pc, #44]	; (8001d0c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001cde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ce0:	e001      	b.n	8001ce6 <LoopFillZerobss>

08001ce2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ce2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ce4:	3204      	adds	r2, #4

08001ce6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ce6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ce8:	d3fb      	bcc.n	8001ce2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001cea:	f7ff ffd7 	bl	8001c9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cee:	f002 faf9 	bl	80042e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cf2:	f7ff fbcb 	bl	800148c <main>
  bx  lr    
 8001cf6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001cf8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d00:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001d04:	08009a4c 	.word	0x08009a4c
  ldr r2, =_sbss
 8001d08:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001d0c:	20000e14 	.word	0x20000e14

08001d10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d10:	e7fe      	b.n	8001d10 <ADC_IRQHandler>
	...

08001d14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d18:	4b0e      	ldr	r3, [pc, #56]	; (8001d54 <HAL_Init+0x40>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a0d      	ldr	r2, [pc, #52]	; (8001d54 <HAL_Init+0x40>)
 8001d1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d24:	4b0b      	ldr	r3, [pc, #44]	; (8001d54 <HAL_Init+0x40>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a0a      	ldr	r2, [pc, #40]	; (8001d54 <HAL_Init+0x40>)
 8001d2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d30:	4b08      	ldr	r3, [pc, #32]	; (8001d54 <HAL_Init+0x40>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a07      	ldr	r2, [pc, #28]	; (8001d54 <HAL_Init+0x40>)
 8001d36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d3c:	2003      	movs	r0, #3
 8001d3e:	f000 f94f 	bl	8001fe0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d42:	200f      	movs	r0, #15
 8001d44:	f000 f808 	bl	8001d58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d48:	f7ff fd80 	bl	800184c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40023c00 	.word	0x40023c00

08001d58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d60:	4b12      	ldr	r3, [pc, #72]	; (8001dac <HAL_InitTick+0x54>)
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	4b12      	ldr	r3, [pc, #72]	; (8001db0 <HAL_InitTick+0x58>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	4619      	mov	r1, r3
 8001d6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d76:	4618      	mov	r0, r3
 8001d78:	f000 f967 	bl	800204a <HAL_SYSTICK_Config>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e00e      	b.n	8001da4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2b0f      	cmp	r3, #15
 8001d8a:	d80a      	bhi.n	8001da2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	6879      	ldr	r1, [r7, #4]
 8001d90:	f04f 30ff 	mov.w	r0, #4294967295
 8001d94:	f000 f92f 	bl	8001ff6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d98:	4a06      	ldr	r2, [pc, #24]	; (8001db4 <HAL_InitTick+0x5c>)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	e000      	b.n	8001da4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20000000 	.word	0x20000000
 8001db0:	20000008 	.word	0x20000008
 8001db4:	20000004 	.word	0x20000004

08001db8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dbc:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <HAL_IncTick+0x20>)
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	4b06      	ldr	r3, [pc, #24]	; (8001ddc <HAL_IncTick+0x24>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	4a04      	ldr	r2, [pc, #16]	; (8001ddc <HAL_IncTick+0x24>)
 8001dca:	6013      	str	r3, [r2, #0]
}
 8001dcc:	bf00      	nop
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	20000008 	.word	0x20000008
 8001ddc:	20000e00 	.word	0x20000e00

08001de0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  return uwTick;
 8001de4:	4b03      	ldr	r3, [pc, #12]	; (8001df4 <HAL_GetTick+0x14>)
 8001de6:	681b      	ldr	r3, [r3, #0]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	20000e00 	.word	0x20000e00

08001df8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e00:	f7ff ffee 	bl	8001de0 <HAL_GetTick>
 8001e04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e10:	d005      	beq.n	8001e1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e12:	4b0a      	ldr	r3, [pc, #40]	; (8001e3c <HAL_Delay+0x44>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	461a      	mov	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e1e:	bf00      	nop
 8001e20:	f7ff ffde 	bl	8001de0 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	68fa      	ldr	r2, [r7, #12]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d8f7      	bhi.n	8001e20 <HAL_Delay+0x28>
  {
  }
}
 8001e30:	bf00      	nop
 8001e32:	bf00      	nop
 8001e34:	3710      	adds	r7, #16
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20000008 	.word	0x20000008

08001e40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f003 0307 	and.w	r3, r3, #7
 8001e4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e50:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <__NVIC_SetPriorityGrouping+0x44>)
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e56:	68ba      	ldr	r2, [r7, #8]
 8001e58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e72:	4a04      	ldr	r2, [pc, #16]	; (8001e84 <__NVIC_SetPriorityGrouping+0x44>)
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	60d3      	str	r3, [r2, #12]
}
 8001e78:	bf00      	nop
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	e000ed00 	.word	0xe000ed00

08001e88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e8c:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <__NVIC_GetPriorityGrouping+0x18>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	0a1b      	lsrs	r3, r3, #8
 8001e92:	f003 0307 	and.w	r3, r3, #7
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr
 8001ea0:	e000ed00 	.word	0xe000ed00

08001ea4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	db0b      	blt.n	8001ece <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eb6:	79fb      	ldrb	r3, [r7, #7]
 8001eb8:	f003 021f 	and.w	r2, r3, #31
 8001ebc:	4907      	ldr	r1, [pc, #28]	; (8001edc <__NVIC_EnableIRQ+0x38>)
 8001ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec2:	095b      	lsrs	r3, r3, #5
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	fa00 f202 	lsl.w	r2, r0, r2
 8001eca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ece:	bf00      	nop
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	e000e100 	.word	0xe000e100

08001ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	6039      	str	r1, [r7, #0]
 8001eea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	db0a      	blt.n	8001f0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	b2da      	uxtb	r2, r3
 8001ef8:	490c      	ldr	r1, [pc, #48]	; (8001f2c <__NVIC_SetPriority+0x4c>)
 8001efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efe:	0112      	lsls	r2, r2, #4
 8001f00:	b2d2      	uxtb	r2, r2
 8001f02:	440b      	add	r3, r1
 8001f04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f08:	e00a      	b.n	8001f20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	b2da      	uxtb	r2, r3
 8001f0e:	4908      	ldr	r1, [pc, #32]	; (8001f30 <__NVIC_SetPriority+0x50>)
 8001f10:	79fb      	ldrb	r3, [r7, #7]
 8001f12:	f003 030f 	and.w	r3, r3, #15
 8001f16:	3b04      	subs	r3, #4
 8001f18:	0112      	lsls	r2, r2, #4
 8001f1a:	b2d2      	uxtb	r2, r2
 8001f1c:	440b      	add	r3, r1
 8001f1e:	761a      	strb	r2, [r3, #24]
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	e000e100 	.word	0xe000e100
 8001f30:	e000ed00 	.word	0xe000ed00

08001f34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b089      	sub	sp, #36	; 0x24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	f1c3 0307 	rsb	r3, r3, #7
 8001f4e:	2b04      	cmp	r3, #4
 8001f50:	bf28      	it	cs
 8001f52:	2304      	movcs	r3, #4
 8001f54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	3304      	adds	r3, #4
 8001f5a:	2b06      	cmp	r3, #6
 8001f5c:	d902      	bls.n	8001f64 <NVIC_EncodePriority+0x30>
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	3b03      	subs	r3, #3
 8001f62:	e000      	b.n	8001f66 <NVIC_EncodePriority+0x32>
 8001f64:	2300      	movs	r3, #0
 8001f66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f68:	f04f 32ff 	mov.w	r2, #4294967295
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f72:	43da      	mvns	r2, r3
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	401a      	ands	r2, r3
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	fa01 f303 	lsl.w	r3, r1, r3
 8001f86:	43d9      	mvns	r1, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f8c:	4313      	orrs	r3, r2
         );
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3724      	adds	r7, #36	; 0x24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
	...

08001f9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fac:	d301      	bcc.n	8001fb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e00f      	b.n	8001fd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fb2:	4a0a      	ldr	r2, [pc, #40]	; (8001fdc <SysTick_Config+0x40>)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fba:	210f      	movs	r1, #15
 8001fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc0:	f7ff ff8e 	bl	8001ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fc4:	4b05      	ldr	r3, [pc, #20]	; (8001fdc <SysTick_Config+0x40>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fca:	4b04      	ldr	r3, [pc, #16]	; (8001fdc <SysTick_Config+0x40>)
 8001fcc:	2207      	movs	r2, #7
 8001fce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	e000e010 	.word	0xe000e010

08001fe0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f7ff ff29 	bl	8001e40 <__NVIC_SetPriorityGrouping>
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b086      	sub	sp, #24
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	60b9      	str	r1, [r7, #8]
 8002000:	607a      	str	r2, [r7, #4]
 8002002:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002004:	2300      	movs	r3, #0
 8002006:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002008:	f7ff ff3e 	bl	8001e88 <__NVIC_GetPriorityGrouping>
 800200c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	68b9      	ldr	r1, [r7, #8]
 8002012:	6978      	ldr	r0, [r7, #20]
 8002014:	f7ff ff8e 	bl	8001f34 <NVIC_EncodePriority>
 8002018:	4602      	mov	r2, r0
 800201a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800201e:	4611      	mov	r1, r2
 8002020:	4618      	mov	r0, r3
 8002022:	f7ff ff5d 	bl	8001ee0 <__NVIC_SetPriority>
}
 8002026:	bf00      	nop
 8002028:	3718      	adds	r7, #24
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b082      	sub	sp, #8
 8002032:	af00      	add	r7, sp, #0
 8002034:	4603      	mov	r3, r0
 8002036:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff ff31 	bl	8001ea4 <__NVIC_EnableIRQ>
}
 8002042:	bf00      	nop
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f7ff ffa2 	bl	8001f9c <SysTick_Config>
 8002058:	4603      	mov	r3, r0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002070:	f7ff feb6 	bl	8001de0 <HAL_GetTick>
 8002074:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d101      	bne.n	8002080 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e099      	b.n	80021b4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2202      	movs	r2, #2
 8002084:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2200      	movs	r2, #0
 800208c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f022 0201 	bic.w	r2, r2, #1
 800209e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020a0:	e00f      	b.n	80020c2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020a2:	f7ff fe9d 	bl	8001de0 <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	2b05      	cmp	r3, #5
 80020ae:	d908      	bls.n	80020c2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2220      	movs	r2, #32
 80020b4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2203      	movs	r2, #3
 80020ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	e078      	b.n	80021b4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0301 	and.w	r3, r3, #1
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1e8      	bne.n	80020a2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80020d8:	697a      	ldr	r2, [r7, #20]
 80020da:	4b38      	ldr	r3, [pc, #224]	; (80021bc <HAL_DMA_Init+0x158>)
 80020dc:	4013      	ands	r3, r2
 80020de:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685a      	ldr	r2, [r3, #4]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80020ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	691b      	ldr	r3, [r3, #16]
 80020f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002106:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6a1b      	ldr	r3, [r3, #32]
 800210c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800210e:	697a      	ldr	r2, [r7, #20]
 8002110:	4313      	orrs	r3, r2
 8002112:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002118:	2b04      	cmp	r3, #4
 800211a:	d107      	bne.n	800212c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002124:	4313      	orrs	r3, r2
 8002126:	697a      	ldr	r2, [r7, #20]
 8002128:	4313      	orrs	r3, r2
 800212a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	697a      	ldr	r2, [r7, #20]
 8002132:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	695b      	ldr	r3, [r3, #20]
 800213a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	f023 0307 	bic.w	r3, r3, #7
 8002142:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002148:	697a      	ldr	r2, [r7, #20]
 800214a:	4313      	orrs	r3, r2
 800214c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002152:	2b04      	cmp	r3, #4
 8002154:	d117      	bne.n	8002186 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215a:	697a      	ldr	r2, [r7, #20]
 800215c:	4313      	orrs	r3, r2
 800215e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002164:	2b00      	cmp	r3, #0
 8002166:	d00e      	beq.n	8002186 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	f000 fa6f 	bl	800264c <DMA_CheckFifoParam>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d008      	beq.n	8002186 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2240      	movs	r2, #64	; 0x40
 8002178:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2201      	movs	r2, #1
 800217e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002182:	2301      	movs	r3, #1
 8002184:	e016      	b.n	80021b4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	697a      	ldr	r2, [r7, #20]
 800218c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f000 fa26 	bl	80025e0 <DMA_CalcBaseAndBitshift>
 8002194:	4603      	mov	r3, r0
 8002196:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800219c:	223f      	movs	r2, #63	; 0x3f
 800219e:	409a      	lsls	r2, r3
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2201      	movs	r2, #1
 80021ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80021b2:	2300      	movs	r3, #0
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3718      	adds	r7, #24
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	f010803f 	.word	0xf010803f

080021c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b086      	sub	sp, #24
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	607a      	str	r2, [r7, #4]
 80021cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021ce:	2300      	movs	r3, #0
 80021d0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021d6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d101      	bne.n	80021e6 <HAL_DMA_Start_IT+0x26>
 80021e2:	2302      	movs	r3, #2
 80021e4:	e040      	b.n	8002268 <HAL_DMA_Start_IT+0xa8>
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2201      	movs	r2, #1
 80021ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d12f      	bne.n	800225a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2202      	movs	r2, #2
 80021fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2200      	movs	r2, #0
 8002206:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	68b9      	ldr	r1, [r7, #8]
 800220e:	68f8      	ldr	r0, [r7, #12]
 8002210:	f000 f9b8 	bl	8002584 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002218:	223f      	movs	r2, #63	; 0x3f
 800221a:	409a      	lsls	r2, r3
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f042 0216 	orr.w	r2, r2, #22
 800222e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002234:	2b00      	cmp	r3, #0
 8002236:	d007      	beq.n	8002248 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f042 0208 	orr.w	r2, r2, #8
 8002246:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f042 0201 	orr.w	r2, r2, #1
 8002256:	601a      	str	r2, [r3, #0]
 8002258:	e005      	b.n	8002266 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002262:	2302      	movs	r3, #2
 8002264:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002266:	7dfb      	ldrb	r3, [r7, #23]
}
 8002268:	4618      	mov	r0, r3
 800226a:	3718      	adds	r7, #24
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002278:	2300      	movs	r3, #0
 800227a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800227c:	4b8e      	ldr	r3, [pc, #568]	; (80024b8 <HAL_DMA_IRQHandler+0x248>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a8e      	ldr	r2, [pc, #568]	; (80024bc <HAL_DMA_IRQHandler+0x24c>)
 8002282:	fba2 2303 	umull	r2, r3, r2, r3
 8002286:	0a9b      	lsrs	r3, r3, #10
 8002288:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800228e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800229a:	2208      	movs	r2, #8
 800229c:	409a      	lsls	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	4013      	ands	r3, r2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d01a      	beq.n	80022dc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d013      	beq.n	80022dc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f022 0204 	bic.w	r2, r2, #4
 80022c2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022c8:	2208      	movs	r2, #8
 80022ca:	409a      	lsls	r2, r3
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022d4:	f043 0201 	orr.w	r2, r3, #1
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022e0:	2201      	movs	r2, #1
 80022e2:	409a      	lsls	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	4013      	ands	r3, r2
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d012      	beq.n	8002312 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	695b      	ldr	r3, [r3, #20]
 80022f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00b      	beq.n	8002312 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022fe:	2201      	movs	r2, #1
 8002300:	409a      	lsls	r2, r3
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800230a:	f043 0202 	orr.w	r2, r3, #2
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002316:	2204      	movs	r2, #4
 8002318:	409a      	lsls	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	4013      	ands	r3, r2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d012      	beq.n	8002348 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	2b00      	cmp	r3, #0
 800232e:	d00b      	beq.n	8002348 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002334:	2204      	movs	r2, #4
 8002336:	409a      	lsls	r2, r3
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002340:	f043 0204 	orr.w	r2, r3, #4
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800234c:	2210      	movs	r2, #16
 800234e:	409a      	lsls	r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	4013      	ands	r3, r2
 8002354:	2b00      	cmp	r3, #0
 8002356:	d043      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0308 	and.w	r3, r3, #8
 8002362:	2b00      	cmp	r3, #0
 8002364:	d03c      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800236a:	2210      	movs	r2, #16
 800236c:	409a      	lsls	r2, r3
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d018      	beq.n	80023b2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d108      	bne.n	80023a0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	2b00      	cmp	r3, #0
 8002394:	d024      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	4798      	blx	r3
 800239e:	e01f      	b.n	80023e0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d01b      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	4798      	blx	r3
 80023b0:	e016      	b.n	80023e0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d107      	bne.n	80023d0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f022 0208 	bic.w	r2, r2, #8
 80023ce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d003      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023e4:	2220      	movs	r2, #32
 80023e6:	409a      	lsls	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	4013      	ands	r3, r2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	f000 808f 	beq.w	8002510 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0310 	and.w	r3, r3, #16
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f000 8087 	beq.w	8002510 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002406:	2220      	movs	r2, #32
 8002408:	409a      	lsls	r2, r3
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002414:	b2db      	uxtb	r3, r3
 8002416:	2b05      	cmp	r3, #5
 8002418:	d136      	bne.n	8002488 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f022 0216 	bic.w	r2, r2, #22
 8002428:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	695a      	ldr	r2, [r3, #20]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002438:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243e:	2b00      	cmp	r3, #0
 8002440:	d103      	bne.n	800244a <HAL_DMA_IRQHandler+0x1da>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002446:	2b00      	cmp	r3, #0
 8002448:	d007      	beq.n	800245a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f022 0208 	bic.w	r2, r2, #8
 8002458:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800245e:	223f      	movs	r2, #63	; 0x3f
 8002460:	409a      	lsls	r2, r3
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2201      	movs	r2, #1
 800246a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800247a:	2b00      	cmp	r3, #0
 800247c:	d07e      	beq.n	800257c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	4798      	blx	r3
        }
        return;
 8002486:	e079      	b.n	800257c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d01d      	beq.n	80024d2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d10d      	bne.n	80024c0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d031      	beq.n	8002510 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	4798      	blx	r3
 80024b4:	e02c      	b.n	8002510 <HAL_DMA_IRQHandler+0x2a0>
 80024b6:	bf00      	nop
 80024b8:	20000000 	.word	0x20000000
 80024bc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d023      	beq.n	8002510 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	4798      	blx	r3
 80024d0:	e01e      	b.n	8002510 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d10f      	bne.n	8002500 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f022 0210 	bic.w	r2, r2, #16
 80024ee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002504:	2b00      	cmp	r3, #0
 8002506:	d003      	beq.n	8002510 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002514:	2b00      	cmp	r3, #0
 8002516:	d032      	beq.n	800257e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	2b00      	cmp	r3, #0
 8002522:	d022      	beq.n	800256a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2205      	movs	r2, #5
 8002528:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f022 0201 	bic.w	r2, r2, #1
 800253a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	3301      	adds	r3, #1
 8002540:	60bb      	str	r3, [r7, #8]
 8002542:	697a      	ldr	r2, [r7, #20]
 8002544:	429a      	cmp	r2, r3
 8002546:	d307      	bcc.n	8002558 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	2b00      	cmp	r3, #0
 8002554:	d1f2      	bne.n	800253c <HAL_DMA_IRQHandler+0x2cc>
 8002556:	e000      	b.n	800255a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002558:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2201      	movs	r2, #1
 800255e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2200      	movs	r2, #0
 8002566:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800256e:	2b00      	cmp	r3, #0
 8002570:	d005      	beq.n	800257e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	4798      	blx	r3
 800257a:	e000      	b.n	800257e <HAL_DMA_IRQHandler+0x30e>
        return;
 800257c:	bf00      	nop
    }
  }
}
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
 8002590:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80025a0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	683a      	ldr	r2, [r7, #0]
 80025a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	2b40      	cmp	r3, #64	; 0x40
 80025b0:	d108      	bne.n	80025c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68ba      	ldr	r2, [r7, #8]
 80025c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80025c2:	e007      	b.n	80025d4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	68ba      	ldr	r2, [r7, #8]
 80025ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	60da      	str	r2, [r3, #12]
}
 80025d4:	bf00      	nop
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr

080025e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	3b10      	subs	r3, #16
 80025f0:	4a14      	ldr	r2, [pc, #80]	; (8002644 <DMA_CalcBaseAndBitshift+0x64>)
 80025f2:	fba2 2303 	umull	r2, r3, r2, r3
 80025f6:	091b      	lsrs	r3, r3, #4
 80025f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80025fa:	4a13      	ldr	r2, [pc, #76]	; (8002648 <DMA_CalcBaseAndBitshift+0x68>)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	4413      	add	r3, r2
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	461a      	mov	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2b03      	cmp	r3, #3
 800260c:	d909      	bls.n	8002622 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002616:	f023 0303 	bic.w	r3, r3, #3
 800261a:	1d1a      	adds	r2, r3, #4
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	659a      	str	r2, [r3, #88]	; 0x58
 8002620:	e007      	b.n	8002632 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800262a:	f023 0303 	bic.w	r3, r3, #3
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002636:	4618      	mov	r0, r3
 8002638:	3714      	adds	r7, #20
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
 8002642:	bf00      	nop
 8002644:	aaaaaaab 	.word	0xaaaaaaab
 8002648:	08009578 	.word	0x08009578

0800264c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002654:	2300      	movs	r3, #0
 8002656:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800265c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d11f      	bne.n	80026a6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	2b03      	cmp	r3, #3
 800266a:	d856      	bhi.n	800271a <DMA_CheckFifoParam+0xce>
 800266c:	a201      	add	r2, pc, #4	; (adr r2, 8002674 <DMA_CheckFifoParam+0x28>)
 800266e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002672:	bf00      	nop
 8002674:	08002685 	.word	0x08002685
 8002678:	08002697 	.word	0x08002697
 800267c:	08002685 	.word	0x08002685
 8002680:	0800271b 	.word	0x0800271b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002688:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d046      	beq.n	800271e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002694:	e043      	b.n	800271e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800269e:	d140      	bne.n	8002722 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026a4:	e03d      	b.n	8002722 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026ae:	d121      	bne.n	80026f4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	2b03      	cmp	r3, #3
 80026b4:	d837      	bhi.n	8002726 <DMA_CheckFifoParam+0xda>
 80026b6:	a201      	add	r2, pc, #4	; (adr r2, 80026bc <DMA_CheckFifoParam+0x70>)
 80026b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026bc:	080026cd 	.word	0x080026cd
 80026c0:	080026d3 	.word	0x080026d3
 80026c4:	080026cd 	.word	0x080026cd
 80026c8:	080026e5 	.word	0x080026e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	73fb      	strb	r3, [r7, #15]
      break;
 80026d0:	e030      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d025      	beq.n	800272a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026e2:	e022      	b.n	800272a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80026ec:	d11f      	bne.n	800272e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80026f2:	e01c      	b.n	800272e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d903      	bls.n	8002702 <DMA_CheckFifoParam+0xb6>
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	2b03      	cmp	r3, #3
 80026fe:	d003      	beq.n	8002708 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002700:	e018      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	73fb      	strb	r3, [r7, #15]
      break;
 8002706:	e015      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800270c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00e      	beq.n	8002732 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	73fb      	strb	r3, [r7, #15]
      break;
 8002718:	e00b      	b.n	8002732 <DMA_CheckFifoParam+0xe6>
      break;
 800271a:	bf00      	nop
 800271c:	e00a      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      break;
 800271e:	bf00      	nop
 8002720:	e008      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      break;
 8002722:	bf00      	nop
 8002724:	e006      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      break;
 8002726:	bf00      	nop
 8002728:	e004      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      break;
 800272a:	bf00      	nop
 800272c:	e002      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      break;   
 800272e:	bf00      	nop
 8002730:	e000      	b.n	8002734 <DMA_CheckFifoParam+0xe8>
      break;
 8002732:	bf00      	nop
    }
  } 
  
  return status; 
 8002734:	7bfb      	ldrb	r3, [r7, #15]
}
 8002736:	4618      	mov	r0, r3
 8002738:	3714      	adds	r7, #20
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop

08002744 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002744:	b480      	push	{r7}
 8002746:	b089      	sub	sp, #36	; 0x24
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800274e:	2300      	movs	r3, #0
 8002750:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002752:	2300      	movs	r3, #0
 8002754:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002756:	2300      	movs	r3, #0
 8002758:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800275a:	2300      	movs	r3, #0
 800275c:	61fb      	str	r3, [r7, #28]
 800275e:	e165      	b.n	8002a2c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002760:	2201      	movs	r2, #1
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	4013      	ands	r3, r2
 8002772:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002774:	693a      	ldr	r2, [r7, #16]
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	429a      	cmp	r2, r3
 800277a:	f040 8154 	bne.w	8002a26 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	2b01      	cmp	r3, #1
 8002788:	d005      	beq.n	8002796 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002792:	2b02      	cmp	r3, #2
 8002794:	d130      	bne.n	80027f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	2203      	movs	r2, #3
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	43db      	mvns	r3, r3
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	4013      	ands	r3, r2
 80027ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	68da      	ldr	r2, [r3, #12]
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	005b      	lsls	r3, r3, #1
 80027b6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ba:	69ba      	ldr	r2, [r7, #24]
 80027bc:	4313      	orrs	r3, r2
 80027be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027cc:	2201      	movs	r2, #1
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	43db      	mvns	r3, r3
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	4013      	ands	r3, r2
 80027da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	091b      	lsrs	r3, r3, #4
 80027e2:	f003 0201 	and.w	r2, r3, #1
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f003 0303 	and.w	r3, r3, #3
 8002800:	2b03      	cmp	r3, #3
 8002802:	d017      	beq.n	8002834 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	2203      	movs	r2, #3
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	43db      	mvns	r3, r3
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4013      	ands	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	689a      	ldr	r2, [r3, #8]
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	4313      	orrs	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f003 0303 	and.w	r3, r3, #3
 800283c:	2b02      	cmp	r3, #2
 800283e:	d123      	bne.n	8002888 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	08da      	lsrs	r2, r3, #3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	3208      	adds	r2, #8
 8002848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800284c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	f003 0307 	and.w	r3, r3, #7
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	220f      	movs	r2, #15
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	43db      	mvns	r3, r3
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	4013      	ands	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	691a      	ldr	r2, [r3, #16]
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	4313      	orrs	r3, r2
 8002878:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	08da      	lsrs	r2, r3, #3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	3208      	adds	r2, #8
 8002882:	69b9      	ldr	r1, [r7, #24]
 8002884:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	2203      	movs	r2, #3
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	43db      	mvns	r3, r3
 800289a:	69ba      	ldr	r2, [r7, #24]
 800289c:	4013      	ands	r3, r2
 800289e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f003 0203 	and.w	r2, r3, #3
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	fa02 f303 	lsl.w	r3, r2, r3
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	f000 80ae 	beq.w	8002a26 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ca:	2300      	movs	r3, #0
 80028cc:	60fb      	str	r3, [r7, #12]
 80028ce:	4b5d      	ldr	r3, [pc, #372]	; (8002a44 <HAL_GPIO_Init+0x300>)
 80028d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d2:	4a5c      	ldr	r2, [pc, #368]	; (8002a44 <HAL_GPIO_Init+0x300>)
 80028d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028d8:	6453      	str	r3, [r2, #68]	; 0x44
 80028da:	4b5a      	ldr	r3, [pc, #360]	; (8002a44 <HAL_GPIO_Init+0x300>)
 80028dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028e6:	4a58      	ldr	r2, [pc, #352]	; (8002a48 <HAL_GPIO_Init+0x304>)
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	089b      	lsrs	r3, r3, #2
 80028ec:	3302      	adds	r3, #2
 80028ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	f003 0303 	and.w	r3, r3, #3
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	220f      	movs	r2, #15
 80028fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002902:	43db      	mvns	r3, r3
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	4013      	ands	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a4f      	ldr	r2, [pc, #316]	; (8002a4c <HAL_GPIO_Init+0x308>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d025      	beq.n	800295e <HAL_GPIO_Init+0x21a>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a4e      	ldr	r2, [pc, #312]	; (8002a50 <HAL_GPIO_Init+0x30c>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d01f      	beq.n	800295a <HAL_GPIO_Init+0x216>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a4d      	ldr	r2, [pc, #308]	; (8002a54 <HAL_GPIO_Init+0x310>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d019      	beq.n	8002956 <HAL_GPIO_Init+0x212>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a4c      	ldr	r2, [pc, #304]	; (8002a58 <HAL_GPIO_Init+0x314>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d013      	beq.n	8002952 <HAL_GPIO_Init+0x20e>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a4b      	ldr	r2, [pc, #300]	; (8002a5c <HAL_GPIO_Init+0x318>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d00d      	beq.n	800294e <HAL_GPIO_Init+0x20a>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a4a      	ldr	r2, [pc, #296]	; (8002a60 <HAL_GPIO_Init+0x31c>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d007      	beq.n	800294a <HAL_GPIO_Init+0x206>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a49      	ldr	r2, [pc, #292]	; (8002a64 <HAL_GPIO_Init+0x320>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d101      	bne.n	8002946 <HAL_GPIO_Init+0x202>
 8002942:	2306      	movs	r3, #6
 8002944:	e00c      	b.n	8002960 <HAL_GPIO_Init+0x21c>
 8002946:	2307      	movs	r3, #7
 8002948:	e00a      	b.n	8002960 <HAL_GPIO_Init+0x21c>
 800294a:	2305      	movs	r3, #5
 800294c:	e008      	b.n	8002960 <HAL_GPIO_Init+0x21c>
 800294e:	2304      	movs	r3, #4
 8002950:	e006      	b.n	8002960 <HAL_GPIO_Init+0x21c>
 8002952:	2303      	movs	r3, #3
 8002954:	e004      	b.n	8002960 <HAL_GPIO_Init+0x21c>
 8002956:	2302      	movs	r3, #2
 8002958:	e002      	b.n	8002960 <HAL_GPIO_Init+0x21c>
 800295a:	2301      	movs	r3, #1
 800295c:	e000      	b.n	8002960 <HAL_GPIO_Init+0x21c>
 800295e:	2300      	movs	r3, #0
 8002960:	69fa      	ldr	r2, [r7, #28]
 8002962:	f002 0203 	and.w	r2, r2, #3
 8002966:	0092      	lsls	r2, r2, #2
 8002968:	4093      	lsls	r3, r2
 800296a:	69ba      	ldr	r2, [r7, #24]
 800296c:	4313      	orrs	r3, r2
 800296e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002970:	4935      	ldr	r1, [pc, #212]	; (8002a48 <HAL_GPIO_Init+0x304>)
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	089b      	lsrs	r3, r3, #2
 8002976:	3302      	adds	r3, #2
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800297e:	4b3a      	ldr	r3, [pc, #232]	; (8002a68 <HAL_GPIO_Init+0x324>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	43db      	mvns	r3, r3
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	4013      	ands	r3, r2
 800298c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800299a:	69ba      	ldr	r2, [r7, #24]
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	4313      	orrs	r3, r2
 80029a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029a2:	4a31      	ldr	r2, [pc, #196]	; (8002a68 <HAL_GPIO_Init+0x324>)
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029a8:	4b2f      	ldr	r3, [pc, #188]	; (8002a68 <HAL_GPIO_Init+0x324>)
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	43db      	mvns	r3, r3
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	4013      	ands	r3, r2
 80029b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d003      	beq.n	80029cc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029cc:	4a26      	ldr	r2, [pc, #152]	; (8002a68 <HAL_GPIO_Init+0x324>)
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029d2:	4b25      	ldr	r3, [pc, #148]	; (8002a68 <HAL_GPIO_Init+0x324>)
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	43db      	mvns	r3, r3
 80029dc:	69ba      	ldr	r2, [r7, #24]
 80029de:	4013      	ands	r3, r2
 80029e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d003      	beq.n	80029f6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80029ee:	69ba      	ldr	r2, [r7, #24]
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029f6:	4a1c      	ldr	r2, [pc, #112]	; (8002a68 <HAL_GPIO_Init+0x324>)
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029fc:	4b1a      	ldr	r3, [pc, #104]	; (8002a68 <HAL_GPIO_Init+0x324>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	43db      	mvns	r3, r3
 8002a06:	69ba      	ldr	r2, [r7, #24]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d003      	beq.n	8002a20 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a20:	4a11      	ldr	r2, [pc, #68]	; (8002a68 <HAL_GPIO_Init+0x324>)
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	3301      	adds	r3, #1
 8002a2a:	61fb      	str	r3, [r7, #28]
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	2b0f      	cmp	r3, #15
 8002a30:	f67f ae96 	bls.w	8002760 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a34:	bf00      	nop
 8002a36:	bf00      	nop
 8002a38:	3724      	adds	r7, #36	; 0x24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	40023800 	.word	0x40023800
 8002a48:	40013800 	.word	0x40013800
 8002a4c:	40020000 	.word	0x40020000
 8002a50:	40020400 	.word	0x40020400
 8002a54:	40020800 	.word	0x40020800
 8002a58:	40020c00 	.word	0x40020c00
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	40021400 	.word	0x40021400
 8002a64:	40021800 	.word	0x40021800
 8002a68:	40013c00 	.word	0x40013c00

08002a6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	460b      	mov	r3, r1
 8002a76:	807b      	strh	r3, [r7, #2]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a7c:	787b      	ldrb	r3, [r7, #1]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d003      	beq.n	8002a8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a82:	887a      	ldrh	r2, [r7, #2]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a88:	e003      	b.n	8002a92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a8a:	887b      	ldrh	r3, [r7, #2]
 8002a8c:	041a      	lsls	r2, r3, #16
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	619a      	str	r2, [r3, #24]
}
 8002a92:	bf00      	nop
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
	...

08002aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d101      	bne.n	8002ab4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e0cc      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ab4:	4b68      	ldr	r3, [pc, #416]	; (8002c58 <HAL_RCC_ClockConfig+0x1b8>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 030f 	and.w	r3, r3, #15
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d90c      	bls.n	8002adc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ac2:	4b65      	ldr	r3, [pc, #404]	; (8002c58 <HAL_RCC_ClockConfig+0x1b8>)
 8002ac4:	683a      	ldr	r2, [r7, #0]
 8002ac6:	b2d2      	uxtb	r2, r2
 8002ac8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aca:	4b63      	ldr	r3, [pc, #396]	; (8002c58 <HAL_RCC_ClockConfig+0x1b8>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 030f 	and.w	r3, r3, #15
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d001      	beq.n	8002adc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e0b8      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0302 	and.w	r3, r3, #2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d020      	beq.n	8002b2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0304 	and.w	r3, r3, #4
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d005      	beq.n	8002b00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002af4:	4b59      	ldr	r3, [pc, #356]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	4a58      	ldr	r2, [pc, #352]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002afa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002afe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0308 	and.w	r3, r3, #8
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d005      	beq.n	8002b18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b0c:	4b53      	ldr	r3, [pc, #332]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	4a52      	ldr	r2, [pc, #328]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002b12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b18:	4b50      	ldr	r3, [pc, #320]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	494d      	ldr	r1, [pc, #308]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0301 	and.w	r3, r3, #1
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d044      	beq.n	8002bc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d107      	bne.n	8002b4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b3e:	4b47      	ldr	r3, [pc, #284]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d119      	bne.n	8002b7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e07f      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d003      	beq.n	8002b5e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b5a:	2b03      	cmp	r3, #3
 8002b5c:	d107      	bne.n	8002b6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b5e:	4b3f      	ldr	r3, [pc, #252]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d109      	bne.n	8002b7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e06f      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b6e:	4b3b      	ldr	r3, [pc, #236]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e067      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b7e:	4b37      	ldr	r3, [pc, #220]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f023 0203 	bic.w	r2, r3, #3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	4934      	ldr	r1, [pc, #208]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b90:	f7ff f926 	bl	8001de0 <HAL_GetTick>
 8002b94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b96:	e00a      	b.n	8002bae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b98:	f7ff f922 	bl	8001de0 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d901      	bls.n	8002bae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e04f      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bae:	4b2b      	ldr	r3, [pc, #172]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	f003 020c 	and.w	r2, r3, #12
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d1eb      	bne.n	8002b98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002bc0:	4b25      	ldr	r3, [pc, #148]	; (8002c58 <HAL_RCC_ClockConfig+0x1b8>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 030f 	and.w	r3, r3, #15
 8002bc8:	683a      	ldr	r2, [r7, #0]
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d20c      	bcs.n	8002be8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bce:	4b22      	ldr	r3, [pc, #136]	; (8002c58 <HAL_RCC_ClockConfig+0x1b8>)
 8002bd0:	683a      	ldr	r2, [r7, #0]
 8002bd2:	b2d2      	uxtb	r2, r2
 8002bd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bd6:	4b20      	ldr	r3, [pc, #128]	; (8002c58 <HAL_RCC_ClockConfig+0x1b8>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 030f 	and.w	r3, r3, #15
 8002bde:	683a      	ldr	r2, [r7, #0]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d001      	beq.n	8002be8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e032      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0304 	and.w	r3, r3, #4
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d008      	beq.n	8002c06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bf4:	4b19      	ldr	r3, [pc, #100]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	4916      	ldr	r1, [pc, #88]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002c02:	4313      	orrs	r3, r2
 8002c04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0308 	and.w	r3, r3, #8
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d009      	beq.n	8002c26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c12:	4b12      	ldr	r3, [pc, #72]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	490e      	ldr	r1, [pc, #56]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002c22:	4313      	orrs	r3, r2
 8002c24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002c26:	f000 f855 	bl	8002cd4 <HAL_RCC_GetSysClockFreq>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	4b0b      	ldr	r3, [pc, #44]	; (8002c5c <HAL_RCC_ClockConfig+0x1bc>)
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	091b      	lsrs	r3, r3, #4
 8002c32:	f003 030f 	and.w	r3, r3, #15
 8002c36:	490a      	ldr	r1, [pc, #40]	; (8002c60 <HAL_RCC_ClockConfig+0x1c0>)
 8002c38:	5ccb      	ldrb	r3, [r1, r3]
 8002c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c3e:	4a09      	ldr	r2, [pc, #36]	; (8002c64 <HAL_RCC_ClockConfig+0x1c4>)
 8002c40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002c42:	4b09      	ldr	r3, [pc, #36]	; (8002c68 <HAL_RCC_ClockConfig+0x1c8>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff f886 	bl	8001d58 <HAL_InitTick>

  return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3710      	adds	r7, #16
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	40023c00 	.word	0x40023c00
 8002c5c:	40023800 	.word	0x40023800
 8002c60:	08009560 	.word	0x08009560
 8002c64:	20000000 	.word	0x20000000
 8002c68:	20000004 	.word	0x20000004

08002c6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c70:	4b03      	ldr	r3, [pc, #12]	; (8002c80 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c72:	681b      	ldr	r3, [r3, #0]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	20000000 	.word	0x20000000

08002c84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c88:	f7ff fff0 	bl	8002c6c <HAL_RCC_GetHCLKFreq>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	4b05      	ldr	r3, [pc, #20]	; (8002ca4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	0a9b      	lsrs	r3, r3, #10
 8002c94:	f003 0307 	and.w	r3, r3, #7
 8002c98:	4903      	ldr	r1, [pc, #12]	; (8002ca8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c9a:	5ccb      	ldrb	r3, [r1, r3]
 8002c9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	40023800 	.word	0x40023800
 8002ca8:	08009570 	.word	0x08009570

08002cac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002cb0:	f7ff ffdc 	bl	8002c6c <HAL_RCC_GetHCLKFreq>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	4b05      	ldr	r3, [pc, #20]	; (8002ccc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	0b5b      	lsrs	r3, r3, #13
 8002cbc:	f003 0307 	and.w	r3, r3, #7
 8002cc0:	4903      	ldr	r1, [pc, #12]	; (8002cd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cc2:	5ccb      	ldrb	r3, [r1, r3]
 8002cc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	40023800 	.word	0x40023800
 8002cd0:	08009570 	.word	0x08009570

08002cd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cd8:	b0ae      	sub	sp, #184	; 0xb8
 8002cda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cfa:	4bcb      	ldr	r3, [pc, #812]	; (8003028 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f003 030c 	and.w	r3, r3, #12
 8002d02:	2b0c      	cmp	r3, #12
 8002d04:	f200 8206 	bhi.w	8003114 <HAL_RCC_GetSysClockFreq+0x440>
 8002d08:	a201      	add	r2, pc, #4	; (adr r2, 8002d10 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d0e:	bf00      	nop
 8002d10:	08002d45 	.word	0x08002d45
 8002d14:	08003115 	.word	0x08003115
 8002d18:	08003115 	.word	0x08003115
 8002d1c:	08003115 	.word	0x08003115
 8002d20:	08002d4d 	.word	0x08002d4d
 8002d24:	08003115 	.word	0x08003115
 8002d28:	08003115 	.word	0x08003115
 8002d2c:	08003115 	.word	0x08003115
 8002d30:	08002d55 	.word	0x08002d55
 8002d34:	08003115 	.word	0x08003115
 8002d38:	08003115 	.word	0x08003115
 8002d3c:	08003115 	.word	0x08003115
 8002d40:	08002f45 	.word	0x08002f45
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d44:	4bb9      	ldr	r3, [pc, #740]	; (800302c <HAL_RCC_GetSysClockFreq+0x358>)
 8002d46:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8002d4a:	e1e7      	b.n	800311c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d4c:	4bb8      	ldr	r3, [pc, #736]	; (8003030 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002d4e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002d52:	e1e3      	b.n	800311c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d54:	4bb4      	ldr	r3, [pc, #720]	; (8003028 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d5c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d60:	4bb1      	ldr	r3, [pc, #708]	; (8003028 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d071      	beq.n	8002e50 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d6c:	4bae      	ldr	r3, [pc, #696]	; (8003028 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	099b      	lsrs	r3, r3, #6
 8002d72:	2200      	movs	r2, #0
 8002d74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002d78:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002d7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002d80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d84:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002d88:	2300      	movs	r3, #0
 8002d8a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002d8e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002d92:	4622      	mov	r2, r4
 8002d94:	462b      	mov	r3, r5
 8002d96:	f04f 0000 	mov.w	r0, #0
 8002d9a:	f04f 0100 	mov.w	r1, #0
 8002d9e:	0159      	lsls	r1, r3, #5
 8002da0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002da4:	0150      	lsls	r0, r2, #5
 8002da6:	4602      	mov	r2, r0
 8002da8:	460b      	mov	r3, r1
 8002daa:	4621      	mov	r1, r4
 8002dac:	1a51      	subs	r1, r2, r1
 8002dae:	6439      	str	r1, [r7, #64]	; 0x40
 8002db0:	4629      	mov	r1, r5
 8002db2:	eb63 0301 	sbc.w	r3, r3, r1
 8002db6:	647b      	str	r3, [r7, #68]	; 0x44
 8002db8:	f04f 0200 	mov.w	r2, #0
 8002dbc:	f04f 0300 	mov.w	r3, #0
 8002dc0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002dc4:	4649      	mov	r1, r9
 8002dc6:	018b      	lsls	r3, r1, #6
 8002dc8:	4641      	mov	r1, r8
 8002dca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002dce:	4641      	mov	r1, r8
 8002dd0:	018a      	lsls	r2, r1, #6
 8002dd2:	4641      	mov	r1, r8
 8002dd4:	1a51      	subs	r1, r2, r1
 8002dd6:	63b9      	str	r1, [r7, #56]	; 0x38
 8002dd8:	4649      	mov	r1, r9
 8002dda:	eb63 0301 	sbc.w	r3, r3, r1
 8002dde:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002de0:	f04f 0200 	mov.w	r2, #0
 8002de4:	f04f 0300 	mov.w	r3, #0
 8002de8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002dec:	4649      	mov	r1, r9
 8002dee:	00cb      	lsls	r3, r1, #3
 8002df0:	4641      	mov	r1, r8
 8002df2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002df6:	4641      	mov	r1, r8
 8002df8:	00ca      	lsls	r2, r1, #3
 8002dfa:	4610      	mov	r0, r2
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4603      	mov	r3, r0
 8002e00:	4622      	mov	r2, r4
 8002e02:	189b      	adds	r3, r3, r2
 8002e04:	633b      	str	r3, [r7, #48]	; 0x30
 8002e06:	462b      	mov	r3, r5
 8002e08:	460a      	mov	r2, r1
 8002e0a:	eb42 0303 	adc.w	r3, r2, r3
 8002e0e:	637b      	str	r3, [r7, #52]	; 0x34
 8002e10:	f04f 0200 	mov.w	r2, #0
 8002e14:	f04f 0300 	mov.w	r3, #0
 8002e18:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002e1c:	4629      	mov	r1, r5
 8002e1e:	024b      	lsls	r3, r1, #9
 8002e20:	4621      	mov	r1, r4
 8002e22:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002e26:	4621      	mov	r1, r4
 8002e28:	024a      	lsls	r2, r1, #9
 8002e2a:	4610      	mov	r0, r2
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e32:	2200      	movs	r2, #0
 8002e34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002e38:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002e3c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002e40:	f7fd ff42 	bl	8000cc8 <__aeabi_uldivmod>
 8002e44:	4602      	mov	r2, r0
 8002e46:	460b      	mov	r3, r1
 8002e48:	4613      	mov	r3, r2
 8002e4a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002e4e:	e067      	b.n	8002f20 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e50:	4b75      	ldr	r3, [pc, #468]	; (8003028 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	099b      	lsrs	r3, r3, #6
 8002e56:	2200      	movs	r2, #0
 8002e58:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002e5c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002e60:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002e64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e68:	67bb      	str	r3, [r7, #120]	; 0x78
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002e6e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002e72:	4622      	mov	r2, r4
 8002e74:	462b      	mov	r3, r5
 8002e76:	f04f 0000 	mov.w	r0, #0
 8002e7a:	f04f 0100 	mov.w	r1, #0
 8002e7e:	0159      	lsls	r1, r3, #5
 8002e80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e84:	0150      	lsls	r0, r2, #5
 8002e86:	4602      	mov	r2, r0
 8002e88:	460b      	mov	r3, r1
 8002e8a:	4621      	mov	r1, r4
 8002e8c:	1a51      	subs	r1, r2, r1
 8002e8e:	62b9      	str	r1, [r7, #40]	; 0x28
 8002e90:	4629      	mov	r1, r5
 8002e92:	eb63 0301 	sbc.w	r3, r3, r1
 8002e96:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e98:	f04f 0200 	mov.w	r2, #0
 8002e9c:	f04f 0300 	mov.w	r3, #0
 8002ea0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002ea4:	4649      	mov	r1, r9
 8002ea6:	018b      	lsls	r3, r1, #6
 8002ea8:	4641      	mov	r1, r8
 8002eaa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002eae:	4641      	mov	r1, r8
 8002eb0:	018a      	lsls	r2, r1, #6
 8002eb2:	4641      	mov	r1, r8
 8002eb4:	ebb2 0a01 	subs.w	sl, r2, r1
 8002eb8:	4649      	mov	r1, r9
 8002eba:	eb63 0b01 	sbc.w	fp, r3, r1
 8002ebe:	f04f 0200 	mov.w	r2, #0
 8002ec2:	f04f 0300 	mov.w	r3, #0
 8002ec6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002eca:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002ece:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ed2:	4692      	mov	sl, r2
 8002ed4:	469b      	mov	fp, r3
 8002ed6:	4623      	mov	r3, r4
 8002ed8:	eb1a 0303 	adds.w	r3, sl, r3
 8002edc:	623b      	str	r3, [r7, #32]
 8002ede:	462b      	mov	r3, r5
 8002ee0:	eb4b 0303 	adc.w	r3, fp, r3
 8002ee4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ee6:	f04f 0200 	mov.w	r2, #0
 8002eea:	f04f 0300 	mov.w	r3, #0
 8002eee:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002ef2:	4629      	mov	r1, r5
 8002ef4:	028b      	lsls	r3, r1, #10
 8002ef6:	4621      	mov	r1, r4
 8002ef8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002efc:	4621      	mov	r1, r4
 8002efe:	028a      	lsls	r2, r1, #10
 8002f00:	4610      	mov	r0, r2
 8002f02:	4619      	mov	r1, r3
 8002f04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f08:	2200      	movs	r2, #0
 8002f0a:	673b      	str	r3, [r7, #112]	; 0x70
 8002f0c:	677a      	str	r2, [r7, #116]	; 0x74
 8002f0e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002f12:	f7fd fed9 	bl	8000cc8 <__aeabi_uldivmod>
 8002f16:	4602      	mov	r2, r0
 8002f18:	460b      	mov	r3, r1
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002f20:	4b41      	ldr	r3, [pc, #260]	; (8003028 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	0c1b      	lsrs	r3, r3, #16
 8002f26:	f003 0303 	and.w	r3, r3, #3
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8002f32:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002f36:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002f3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f3e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002f42:	e0eb      	b.n	800311c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f44:	4b38      	ldr	r3, [pc, #224]	; (8003028 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f4c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f50:	4b35      	ldr	r3, [pc, #212]	; (8003028 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d06b      	beq.n	8003034 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f5c:	4b32      	ldr	r3, [pc, #200]	; (8003028 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	099b      	lsrs	r3, r3, #6
 8002f62:	2200      	movs	r2, #0
 8002f64:	66bb      	str	r3, [r7, #104]	; 0x68
 8002f66:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002f68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002f6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f6e:	663b      	str	r3, [r7, #96]	; 0x60
 8002f70:	2300      	movs	r3, #0
 8002f72:	667b      	str	r3, [r7, #100]	; 0x64
 8002f74:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002f78:	4622      	mov	r2, r4
 8002f7a:	462b      	mov	r3, r5
 8002f7c:	f04f 0000 	mov.w	r0, #0
 8002f80:	f04f 0100 	mov.w	r1, #0
 8002f84:	0159      	lsls	r1, r3, #5
 8002f86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f8a:	0150      	lsls	r0, r2, #5
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	460b      	mov	r3, r1
 8002f90:	4621      	mov	r1, r4
 8002f92:	1a51      	subs	r1, r2, r1
 8002f94:	61b9      	str	r1, [r7, #24]
 8002f96:	4629      	mov	r1, r5
 8002f98:	eb63 0301 	sbc.w	r3, r3, r1
 8002f9c:	61fb      	str	r3, [r7, #28]
 8002f9e:	f04f 0200 	mov.w	r2, #0
 8002fa2:	f04f 0300 	mov.w	r3, #0
 8002fa6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002faa:	4659      	mov	r1, fp
 8002fac:	018b      	lsls	r3, r1, #6
 8002fae:	4651      	mov	r1, sl
 8002fb0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002fb4:	4651      	mov	r1, sl
 8002fb6:	018a      	lsls	r2, r1, #6
 8002fb8:	4651      	mov	r1, sl
 8002fba:	ebb2 0801 	subs.w	r8, r2, r1
 8002fbe:	4659      	mov	r1, fp
 8002fc0:	eb63 0901 	sbc.w	r9, r3, r1
 8002fc4:	f04f 0200 	mov.w	r2, #0
 8002fc8:	f04f 0300 	mov.w	r3, #0
 8002fcc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fd0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fd4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fd8:	4690      	mov	r8, r2
 8002fda:	4699      	mov	r9, r3
 8002fdc:	4623      	mov	r3, r4
 8002fde:	eb18 0303 	adds.w	r3, r8, r3
 8002fe2:	613b      	str	r3, [r7, #16]
 8002fe4:	462b      	mov	r3, r5
 8002fe6:	eb49 0303 	adc.w	r3, r9, r3
 8002fea:	617b      	str	r3, [r7, #20]
 8002fec:	f04f 0200 	mov.w	r2, #0
 8002ff0:	f04f 0300 	mov.w	r3, #0
 8002ff4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002ff8:	4629      	mov	r1, r5
 8002ffa:	024b      	lsls	r3, r1, #9
 8002ffc:	4621      	mov	r1, r4
 8002ffe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003002:	4621      	mov	r1, r4
 8003004:	024a      	lsls	r2, r1, #9
 8003006:	4610      	mov	r0, r2
 8003008:	4619      	mov	r1, r3
 800300a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800300e:	2200      	movs	r2, #0
 8003010:	65bb      	str	r3, [r7, #88]	; 0x58
 8003012:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003014:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003018:	f7fd fe56 	bl	8000cc8 <__aeabi_uldivmod>
 800301c:	4602      	mov	r2, r0
 800301e:	460b      	mov	r3, r1
 8003020:	4613      	mov	r3, r2
 8003022:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003026:	e065      	b.n	80030f4 <HAL_RCC_GetSysClockFreq+0x420>
 8003028:	40023800 	.word	0x40023800
 800302c:	00f42400 	.word	0x00f42400
 8003030:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003034:	4b3d      	ldr	r3, [pc, #244]	; (800312c <HAL_RCC_GetSysClockFreq+0x458>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	099b      	lsrs	r3, r3, #6
 800303a:	2200      	movs	r2, #0
 800303c:	4618      	mov	r0, r3
 800303e:	4611      	mov	r1, r2
 8003040:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003044:	653b      	str	r3, [r7, #80]	; 0x50
 8003046:	2300      	movs	r3, #0
 8003048:	657b      	str	r3, [r7, #84]	; 0x54
 800304a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800304e:	4642      	mov	r2, r8
 8003050:	464b      	mov	r3, r9
 8003052:	f04f 0000 	mov.w	r0, #0
 8003056:	f04f 0100 	mov.w	r1, #0
 800305a:	0159      	lsls	r1, r3, #5
 800305c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003060:	0150      	lsls	r0, r2, #5
 8003062:	4602      	mov	r2, r0
 8003064:	460b      	mov	r3, r1
 8003066:	4641      	mov	r1, r8
 8003068:	1a51      	subs	r1, r2, r1
 800306a:	60b9      	str	r1, [r7, #8]
 800306c:	4649      	mov	r1, r9
 800306e:	eb63 0301 	sbc.w	r3, r3, r1
 8003072:	60fb      	str	r3, [r7, #12]
 8003074:	f04f 0200 	mov.w	r2, #0
 8003078:	f04f 0300 	mov.w	r3, #0
 800307c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003080:	4659      	mov	r1, fp
 8003082:	018b      	lsls	r3, r1, #6
 8003084:	4651      	mov	r1, sl
 8003086:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800308a:	4651      	mov	r1, sl
 800308c:	018a      	lsls	r2, r1, #6
 800308e:	4651      	mov	r1, sl
 8003090:	1a54      	subs	r4, r2, r1
 8003092:	4659      	mov	r1, fp
 8003094:	eb63 0501 	sbc.w	r5, r3, r1
 8003098:	f04f 0200 	mov.w	r2, #0
 800309c:	f04f 0300 	mov.w	r3, #0
 80030a0:	00eb      	lsls	r3, r5, #3
 80030a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030a6:	00e2      	lsls	r2, r4, #3
 80030a8:	4614      	mov	r4, r2
 80030aa:	461d      	mov	r5, r3
 80030ac:	4643      	mov	r3, r8
 80030ae:	18e3      	adds	r3, r4, r3
 80030b0:	603b      	str	r3, [r7, #0]
 80030b2:	464b      	mov	r3, r9
 80030b4:	eb45 0303 	adc.w	r3, r5, r3
 80030b8:	607b      	str	r3, [r7, #4]
 80030ba:	f04f 0200 	mov.w	r2, #0
 80030be:	f04f 0300 	mov.w	r3, #0
 80030c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030c6:	4629      	mov	r1, r5
 80030c8:	028b      	lsls	r3, r1, #10
 80030ca:	4621      	mov	r1, r4
 80030cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030d0:	4621      	mov	r1, r4
 80030d2:	028a      	lsls	r2, r1, #10
 80030d4:	4610      	mov	r0, r2
 80030d6:	4619      	mov	r1, r3
 80030d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80030dc:	2200      	movs	r2, #0
 80030de:	64bb      	str	r3, [r7, #72]	; 0x48
 80030e0:	64fa      	str	r2, [r7, #76]	; 0x4c
 80030e2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80030e6:	f7fd fdef 	bl	8000cc8 <__aeabi_uldivmod>
 80030ea:	4602      	mov	r2, r0
 80030ec:	460b      	mov	r3, r1
 80030ee:	4613      	mov	r3, r2
 80030f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80030f4:	4b0d      	ldr	r3, [pc, #52]	; (800312c <HAL_RCC_GetSysClockFreq+0x458>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	0f1b      	lsrs	r3, r3, #28
 80030fa:	f003 0307 	and.w	r3, r3, #7
 80030fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003102:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003106:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800310a:	fbb2 f3f3 	udiv	r3, r2, r3
 800310e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003112:	e003      	b.n	800311c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003114:	4b06      	ldr	r3, [pc, #24]	; (8003130 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003116:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800311a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800311c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003120:	4618      	mov	r0, r3
 8003122:	37b8      	adds	r7, #184	; 0xb8
 8003124:	46bd      	mov	sp, r7
 8003126:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800312a:	bf00      	nop
 800312c:	40023800 	.word	0x40023800
 8003130:	00f42400 	.word	0x00f42400

08003134 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d101      	bne.n	8003146 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e28d      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0301 	and.w	r3, r3, #1
 800314e:	2b00      	cmp	r3, #0
 8003150:	f000 8083 	beq.w	800325a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003154:	4b94      	ldr	r3, [pc, #592]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 030c 	and.w	r3, r3, #12
 800315c:	2b04      	cmp	r3, #4
 800315e:	d019      	beq.n	8003194 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003160:	4b91      	ldr	r3, [pc, #580]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003168:	2b08      	cmp	r3, #8
 800316a:	d106      	bne.n	800317a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800316c:	4b8e      	ldr	r3, [pc, #568]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003174:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003178:	d00c      	beq.n	8003194 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800317a:	4b8b      	ldr	r3, [pc, #556]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003182:	2b0c      	cmp	r3, #12
 8003184:	d112      	bne.n	80031ac <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003186:	4b88      	ldr	r3, [pc, #544]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800318e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003192:	d10b      	bne.n	80031ac <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003194:	4b84      	ldr	r3, [pc, #528]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d05b      	beq.n	8003258 <HAL_RCC_OscConfig+0x124>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d157      	bne.n	8003258 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e25a      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031b4:	d106      	bne.n	80031c4 <HAL_RCC_OscConfig+0x90>
 80031b6:	4b7c      	ldr	r3, [pc, #496]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a7b      	ldr	r2, [pc, #492]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 80031bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031c0:	6013      	str	r3, [r2, #0]
 80031c2:	e01d      	b.n	8003200 <HAL_RCC_OscConfig+0xcc>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031cc:	d10c      	bne.n	80031e8 <HAL_RCC_OscConfig+0xb4>
 80031ce:	4b76      	ldr	r3, [pc, #472]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a75      	ldr	r2, [pc, #468]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 80031d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031d8:	6013      	str	r3, [r2, #0]
 80031da:	4b73      	ldr	r3, [pc, #460]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a72      	ldr	r2, [pc, #456]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 80031e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031e4:	6013      	str	r3, [r2, #0]
 80031e6:	e00b      	b.n	8003200 <HAL_RCC_OscConfig+0xcc>
 80031e8:	4b6f      	ldr	r3, [pc, #444]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a6e      	ldr	r2, [pc, #440]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 80031ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031f2:	6013      	str	r3, [r2, #0]
 80031f4:	4b6c      	ldr	r3, [pc, #432]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a6b      	ldr	r2, [pc, #428]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 80031fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d013      	beq.n	8003230 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003208:	f7fe fdea 	bl	8001de0 <HAL_GetTick>
 800320c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800320e:	e008      	b.n	8003222 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003210:	f7fe fde6 	bl	8001de0 <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	2b64      	cmp	r3, #100	; 0x64
 800321c:	d901      	bls.n	8003222 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e21f      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003222:	4b61      	ldr	r3, [pc, #388]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d0f0      	beq.n	8003210 <HAL_RCC_OscConfig+0xdc>
 800322e:	e014      	b.n	800325a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003230:	f7fe fdd6 	bl	8001de0 <HAL_GetTick>
 8003234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003236:	e008      	b.n	800324a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003238:	f7fe fdd2 	bl	8001de0 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	2b64      	cmp	r3, #100	; 0x64
 8003244:	d901      	bls.n	800324a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e20b      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800324a:	4b57      	ldr	r3, [pc, #348]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d1f0      	bne.n	8003238 <HAL_RCC_OscConfig+0x104>
 8003256:	e000      	b.n	800325a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003258:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	2b00      	cmp	r3, #0
 8003264:	d06f      	beq.n	8003346 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003266:	4b50      	ldr	r3, [pc, #320]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	f003 030c 	and.w	r3, r3, #12
 800326e:	2b00      	cmp	r3, #0
 8003270:	d017      	beq.n	80032a2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003272:	4b4d      	ldr	r3, [pc, #308]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800327a:	2b08      	cmp	r3, #8
 800327c:	d105      	bne.n	800328a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800327e:	4b4a      	ldr	r3, [pc, #296]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00b      	beq.n	80032a2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800328a:	4b47      	ldr	r3, [pc, #284]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003292:	2b0c      	cmp	r3, #12
 8003294:	d11c      	bne.n	80032d0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003296:	4b44      	ldr	r3, [pc, #272]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d116      	bne.n	80032d0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032a2:	4b41      	ldr	r3, [pc, #260]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0302 	and.w	r3, r3, #2
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d005      	beq.n	80032ba <HAL_RCC_OscConfig+0x186>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d001      	beq.n	80032ba <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e1d3      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ba:	4b3b      	ldr	r3, [pc, #236]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	00db      	lsls	r3, r3, #3
 80032c8:	4937      	ldr	r1, [pc, #220]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032ce:	e03a      	b.n	8003346 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d020      	beq.n	800331a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032d8:	4b34      	ldr	r3, [pc, #208]	; (80033ac <HAL_RCC_OscConfig+0x278>)
 80032da:	2201      	movs	r2, #1
 80032dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032de:	f7fe fd7f 	bl	8001de0 <HAL_GetTick>
 80032e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032e4:	e008      	b.n	80032f8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032e6:	f7fe fd7b 	bl	8001de0 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d901      	bls.n	80032f8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e1b4      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032f8:	4b2b      	ldr	r3, [pc, #172]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0302 	and.w	r3, r3, #2
 8003300:	2b00      	cmp	r3, #0
 8003302:	d0f0      	beq.n	80032e6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003304:	4b28      	ldr	r3, [pc, #160]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	691b      	ldr	r3, [r3, #16]
 8003310:	00db      	lsls	r3, r3, #3
 8003312:	4925      	ldr	r1, [pc, #148]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 8003314:	4313      	orrs	r3, r2
 8003316:	600b      	str	r3, [r1, #0]
 8003318:	e015      	b.n	8003346 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800331a:	4b24      	ldr	r3, [pc, #144]	; (80033ac <HAL_RCC_OscConfig+0x278>)
 800331c:	2200      	movs	r2, #0
 800331e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003320:	f7fe fd5e 	bl	8001de0 <HAL_GetTick>
 8003324:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003326:	e008      	b.n	800333a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003328:	f7fe fd5a 	bl	8001de0 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	2b02      	cmp	r3, #2
 8003334:	d901      	bls.n	800333a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e193      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800333a:	4b1b      	ldr	r3, [pc, #108]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1f0      	bne.n	8003328 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0308 	and.w	r3, r3, #8
 800334e:	2b00      	cmp	r3, #0
 8003350:	d036      	beq.n	80033c0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d016      	beq.n	8003388 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800335a:	4b15      	ldr	r3, [pc, #84]	; (80033b0 <HAL_RCC_OscConfig+0x27c>)
 800335c:	2201      	movs	r2, #1
 800335e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003360:	f7fe fd3e 	bl	8001de0 <HAL_GetTick>
 8003364:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003366:	e008      	b.n	800337a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003368:	f7fe fd3a 	bl	8001de0 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e173      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800337a:	4b0b      	ldr	r3, [pc, #44]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 800337c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800337e:	f003 0302 	and.w	r3, r3, #2
 8003382:	2b00      	cmp	r3, #0
 8003384:	d0f0      	beq.n	8003368 <HAL_RCC_OscConfig+0x234>
 8003386:	e01b      	b.n	80033c0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003388:	4b09      	ldr	r3, [pc, #36]	; (80033b0 <HAL_RCC_OscConfig+0x27c>)
 800338a:	2200      	movs	r2, #0
 800338c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800338e:	f7fe fd27 	bl	8001de0 <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003394:	e00e      	b.n	80033b4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003396:	f7fe fd23 	bl	8001de0 <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d907      	bls.n	80033b4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e15c      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
 80033a8:	40023800 	.word	0x40023800
 80033ac:	42470000 	.word	0x42470000
 80033b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033b4:	4b8a      	ldr	r3, [pc, #552]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 80033b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1ea      	bne.n	8003396 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 8097 	beq.w	80034fc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ce:	2300      	movs	r3, #0
 80033d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033d2:	4b83      	ldr	r3, [pc, #524]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 80033d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10f      	bne.n	80033fe <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033de:	2300      	movs	r3, #0
 80033e0:	60bb      	str	r3, [r7, #8]
 80033e2:	4b7f      	ldr	r3, [pc, #508]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 80033e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e6:	4a7e      	ldr	r2, [pc, #504]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 80033e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033ec:	6413      	str	r3, [r2, #64]	; 0x40
 80033ee:	4b7c      	ldr	r3, [pc, #496]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 80033f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033f6:	60bb      	str	r3, [r7, #8]
 80033f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033fa:	2301      	movs	r3, #1
 80033fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033fe:	4b79      	ldr	r3, [pc, #484]	; (80035e4 <HAL_RCC_OscConfig+0x4b0>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003406:	2b00      	cmp	r3, #0
 8003408:	d118      	bne.n	800343c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800340a:	4b76      	ldr	r3, [pc, #472]	; (80035e4 <HAL_RCC_OscConfig+0x4b0>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a75      	ldr	r2, [pc, #468]	; (80035e4 <HAL_RCC_OscConfig+0x4b0>)
 8003410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003414:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003416:	f7fe fce3 	bl	8001de0 <HAL_GetTick>
 800341a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800341c:	e008      	b.n	8003430 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800341e:	f7fe fcdf 	bl	8001de0 <HAL_GetTick>
 8003422:	4602      	mov	r2, r0
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	2b02      	cmp	r3, #2
 800342a:	d901      	bls.n	8003430 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800342c:	2303      	movs	r3, #3
 800342e:	e118      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003430:	4b6c      	ldr	r3, [pc, #432]	; (80035e4 <HAL_RCC_OscConfig+0x4b0>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003438:	2b00      	cmp	r3, #0
 800343a:	d0f0      	beq.n	800341e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d106      	bne.n	8003452 <HAL_RCC_OscConfig+0x31e>
 8003444:	4b66      	ldr	r3, [pc, #408]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 8003446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003448:	4a65      	ldr	r2, [pc, #404]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 800344a:	f043 0301 	orr.w	r3, r3, #1
 800344e:	6713      	str	r3, [r2, #112]	; 0x70
 8003450:	e01c      	b.n	800348c <HAL_RCC_OscConfig+0x358>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	2b05      	cmp	r3, #5
 8003458:	d10c      	bne.n	8003474 <HAL_RCC_OscConfig+0x340>
 800345a:	4b61      	ldr	r3, [pc, #388]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 800345c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800345e:	4a60      	ldr	r2, [pc, #384]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 8003460:	f043 0304 	orr.w	r3, r3, #4
 8003464:	6713      	str	r3, [r2, #112]	; 0x70
 8003466:	4b5e      	ldr	r3, [pc, #376]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 8003468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800346a:	4a5d      	ldr	r2, [pc, #372]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 800346c:	f043 0301 	orr.w	r3, r3, #1
 8003470:	6713      	str	r3, [r2, #112]	; 0x70
 8003472:	e00b      	b.n	800348c <HAL_RCC_OscConfig+0x358>
 8003474:	4b5a      	ldr	r3, [pc, #360]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 8003476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003478:	4a59      	ldr	r2, [pc, #356]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 800347a:	f023 0301 	bic.w	r3, r3, #1
 800347e:	6713      	str	r3, [r2, #112]	; 0x70
 8003480:	4b57      	ldr	r3, [pc, #348]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 8003482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003484:	4a56      	ldr	r2, [pc, #344]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 8003486:	f023 0304 	bic.w	r3, r3, #4
 800348a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d015      	beq.n	80034c0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003494:	f7fe fca4 	bl	8001de0 <HAL_GetTick>
 8003498:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800349a:	e00a      	b.n	80034b2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800349c:	f7fe fca0 	bl	8001de0 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e0d7      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b2:	4b4b      	ldr	r3, [pc, #300]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 80034b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b6:	f003 0302 	and.w	r3, r3, #2
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d0ee      	beq.n	800349c <HAL_RCC_OscConfig+0x368>
 80034be:	e014      	b.n	80034ea <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c0:	f7fe fc8e 	bl	8001de0 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034c6:	e00a      	b.n	80034de <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034c8:	f7fe fc8a 	bl	8001de0 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d901      	bls.n	80034de <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e0c1      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034de:	4b40      	ldr	r3, [pc, #256]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 80034e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1ee      	bne.n	80034c8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034ea:	7dfb      	ldrb	r3, [r7, #23]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d105      	bne.n	80034fc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034f0:	4b3b      	ldr	r3, [pc, #236]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 80034f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f4:	4a3a      	ldr	r2, [pc, #232]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 80034f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	2b00      	cmp	r3, #0
 8003502:	f000 80ad 	beq.w	8003660 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003506:	4b36      	ldr	r3, [pc, #216]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	f003 030c 	and.w	r3, r3, #12
 800350e:	2b08      	cmp	r3, #8
 8003510:	d060      	beq.n	80035d4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	699b      	ldr	r3, [r3, #24]
 8003516:	2b02      	cmp	r3, #2
 8003518:	d145      	bne.n	80035a6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800351a:	4b33      	ldr	r3, [pc, #204]	; (80035e8 <HAL_RCC_OscConfig+0x4b4>)
 800351c:	2200      	movs	r2, #0
 800351e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003520:	f7fe fc5e 	bl	8001de0 <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003526:	e008      	b.n	800353a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003528:	f7fe fc5a 	bl	8001de0 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b02      	cmp	r3, #2
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e093      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800353a:	4b29      	ldr	r3, [pc, #164]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d1f0      	bne.n	8003528 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	69da      	ldr	r2, [r3, #28]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	431a      	orrs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003554:	019b      	lsls	r3, r3, #6
 8003556:	431a      	orrs	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355c:	085b      	lsrs	r3, r3, #1
 800355e:	3b01      	subs	r3, #1
 8003560:	041b      	lsls	r3, r3, #16
 8003562:	431a      	orrs	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003568:	061b      	lsls	r3, r3, #24
 800356a:	431a      	orrs	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003570:	071b      	lsls	r3, r3, #28
 8003572:	491b      	ldr	r1, [pc, #108]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 8003574:	4313      	orrs	r3, r2
 8003576:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003578:	4b1b      	ldr	r3, [pc, #108]	; (80035e8 <HAL_RCC_OscConfig+0x4b4>)
 800357a:	2201      	movs	r2, #1
 800357c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800357e:	f7fe fc2f 	bl	8001de0 <HAL_GetTick>
 8003582:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003584:	e008      	b.n	8003598 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003586:	f7fe fc2b 	bl	8001de0 <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	2b02      	cmp	r3, #2
 8003592:	d901      	bls.n	8003598 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e064      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003598:	4b11      	ldr	r3, [pc, #68]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d0f0      	beq.n	8003586 <HAL_RCC_OscConfig+0x452>
 80035a4:	e05c      	b.n	8003660 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035a6:	4b10      	ldr	r3, [pc, #64]	; (80035e8 <HAL_RCC_OscConfig+0x4b4>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ac:	f7fe fc18 	bl	8001de0 <HAL_GetTick>
 80035b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035b2:	e008      	b.n	80035c6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035b4:	f7fe fc14 	bl	8001de0 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d901      	bls.n	80035c6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e04d      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035c6:	4b06      	ldr	r3, [pc, #24]	; (80035e0 <HAL_RCC_OscConfig+0x4ac>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d1f0      	bne.n	80035b4 <HAL_RCC_OscConfig+0x480>
 80035d2:	e045      	b.n	8003660 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	699b      	ldr	r3, [r3, #24]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d107      	bne.n	80035ec <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e040      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
 80035e0:	40023800 	.word	0x40023800
 80035e4:	40007000 	.word	0x40007000
 80035e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035ec:	4b1f      	ldr	r3, [pc, #124]	; (800366c <HAL_RCC_OscConfig+0x538>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	699b      	ldr	r3, [r3, #24]
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d030      	beq.n	800365c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003604:	429a      	cmp	r2, r3
 8003606:	d129      	bne.n	800365c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003612:	429a      	cmp	r2, r3
 8003614:	d122      	bne.n	800365c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003616:	68fa      	ldr	r2, [r7, #12]
 8003618:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800361c:	4013      	ands	r3, r2
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003622:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003624:	4293      	cmp	r3, r2
 8003626:	d119      	bne.n	800365c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003632:	085b      	lsrs	r3, r3, #1
 8003634:	3b01      	subs	r3, #1
 8003636:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003638:	429a      	cmp	r2, r3
 800363a:	d10f      	bne.n	800365c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003646:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003648:	429a      	cmp	r2, r3
 800364a:	d107      	bne.n	800365c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003656:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003658:	429a      	cmp	r2, r3
 800365a:	d001      	beq.n	8003660 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e000      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3718      	adds	r7, #24
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	40023800 	.word	0x40023800

08003670 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e03f      	b.n	8003702 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d106      	bne.n	800369c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f7fe f900 	bl	800189c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2224      	movs	r2, #36	; 0x24
 80036a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68da      	ldr	r2, [r3, #12]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f000 fb9b 	bl	8003df0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	691a      	ldr	r2, [r3, #16]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80036c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	695a      	ldr	r2, [r3, #20]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	68da      	ldr	r2, [r3, #12]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80036e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2220      	movs	r2, #32
 80036f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2220      	movs	r2, #32
 80036fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3708      	adds	r7, #8
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800370a:	b580      	push	{r7, lr}
 800370c:	b08a      	sub	sp, #40	; 0x28
 800370e:	af02      	add	r7, sp, #8
 8003710:	60f8      	str	r0, [r7, #12]
 8003712:	60b9      	str	r1, [r7, #8]
 8003714:	603b      	str	r3, [r7, #0]
 8003716:	4613      	mov	r3, r2
 8003718:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800371a:	2300      	movs	r3, #0
 800371c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b20      	cmp	r3, #32
 8003728:	d17c      	bne.n	8003824 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d002      	beq.n	8003736 <HAL_UART_Transmit+0x2c>
 8003730:	88fb      	ldrh	r3, [r7, #6]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d101      	bne.n	800373a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e075      	b.n	8003826 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003740:	2b01      	cmp	r3, #1
 8003742:	d101      	bne.n	8003748 <HAL_UART_Transmit+0x3e>
 8003744:	2302      	movs	r3, #2
 8003746:	e06e      	b.n	8003826 <HAL_UART_Transmit+0x11c>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2200      	movs	r2, #0
 8003754:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2221      	movs	r2, #33	; 0x21
 800375a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800375e:	f7fe fb3f 	bl	8001de0 <HAL_GetTick>
 8003762:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	88fa      	ldrh	r2, [r7, #6]
 8003768:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	88fa      	ldrh	r2, [r7, #6]
 800376e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003778:	d108      	bne.n	800378c <HAL_UART_Transmit+0x82>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d104      	bne.n	800378c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003782:	2300      	movs	r3, #0
 8003784:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	61bb      	str	r3, [r7, #24]
 800378a:	e003      	b.n	8003794 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003790:	2300      	movs	r3, #0
 8003792:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800379c:	e02a      	b.n	80037f4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	9300      	str	r3, [sp, #0]
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	2200      	movs	r2, #0
 80037a6:	2180      	movs	r1, #128	; 0x80
 80037a8:	68f8      	ldr	r0, [r7, #12]
 80037aa:	f000 f988 	bl	8003abe <UART_WaitOnFlagUntilTimeout>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d001      	beq.n	80037b8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80037b4:	2303      	movs	r3, #3
 80037b6:	e036      	b.n	8003826 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d10b      	bne.n	80037d6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	881b      	ldrh	r3, [r3, #0]
 80037c2:	461a      	mov	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	3302      	adds	r3, #2
 80037d2:	61bb      	str	r3, [r7, #24]
 80037d4:	e007      	b.n	80037e6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	781a      	ldrb	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	3301      	adds	r3, #1
 80037e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	3b01      	subs	r3, #1
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d1cf      	bne.n	800379e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	9300      	str	r3, [sp, #0]
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	2200      	movs	r2, #0
 8003806:	2140      	movs	r1, #64	; 0x40
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f000 f958 	bl	8003abe <UART_WaitOnFlagUntilTimeout>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d001      	beq.n	8003818 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	e006      	b.n	8003826 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2220      	movs	r2, #32
 800381c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003820:	2300      	movs	r3, #0
 8003822:	e000      	b.n	8003826 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003824:	2302      	movs	r3, #2
  }
}
 8003826:	4618      	mov	r0, r3
 8003828:	3720      	adds	r7, #32
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}

0800382e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800382e:	b580      	push	{r7, lr}
 8003830:	b084      	sub	sp, #16
 8003832:	af00      	add	r7, sp, #0
 8003834:	60f8      	str	r0, [r7, #12]
 8003836:	60b9      	str	r1, [r7, #8]
 8003838:	4613      	mov	r3, r2
 800383a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003842:	b2db      	uxtb	r3, r3
 8003844:	2b20      	cmp	r3, #32
 8003846:	d11d      	bne.n	8003884 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d002      	beq.n	8003854 <HAL_UART_Receive_DMA+0x26>
 800384e:	88fb      	ldrh	r3, [r7, #6]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d101      	bne.n	8003858 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e016      	b.n	8003886 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800385e:	2b01      	cmp	r3, #1
 8003860:	d101      	bne.n	8003866 <HAL_UART_Receive_DMA+0x38>
 8003862:	2302      	movs	r3, #2
 8003864:	e00f      	b.n	8003886 <HAL_UART_Receive_DMA+0x58>
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003874:	88fb      	ldrh	r3, [r7, #6]
 8003876:	461a      	mov	r2, r3
 8003878:	68b9      	ldr	r1, [r7, #8]
 800387a:	68f8      	ldr	r0, [r7, #12]
 800387c:	f000 f98e 	bl	8003b9c <UART_Start_Receive_DMA>
 8003880:	4603      	mov	r3, r0
 8003882:	e000      	b.n	8003886 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003884:	2302      	movs	r3, #2
  }
}
 8003886:	4618      	mov	r0, r3
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}

0800388e <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800388e:	b480      	push	{r7}
 8003890:	b083      	sub	sp, #12
 8003892:	af00      	add	r7, sp, #0
 8003894:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003896:	bf00      	nop
 8003898:	370c      	adds	r7, #12
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr

080038a2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80038a2:	b480      	push	{r7}
 80038a4:	b083      	sub	sp, #12
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80038aa:	bf00      	nop
 80038ac:	370c      	adds	r7, #12
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr

080038b6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80038b6:	b480      	push	{r7}
 80038b8:	b083      	sub	sp, #12
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
 80038be:	460b      	mov	r3, r1
 80038c0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80038c2:	bf00      	nop
 80038c4:	370c      	adds	r7, #12
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr

080038ce <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80038ce:	b580      	push	{r7, lr}
 80038d0:	b09c      	sub	sp, #112	; 0x70
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038da:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d172      	bne.n	80039d0 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80038ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038ec:	2200      	movs	r2, #0
 80038ee:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	330c      	adds	r3, #12
 80038f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038fa:	e853 3f00 	ldrex	r3, [r3]
 80038fe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003900:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003902:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003906:	66bb      	str	r3, [r7, #104]	; 0x68
 8003908:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	330c      	adds	r3, #12
 800390e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003910:	65ba      	str	r2, [r7, #88]	; 0x58
 8003912:	657b      	str	r3, [r7, #84]	; 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003914:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003916:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003918:	e841 2300 	strex	r3, r2, [r1]
 800391c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800391e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003920:	2b00      	cmp	r3, #0
 8003922:	d1e5      	bne.n	80038f0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003924:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	3314      	adds	r3, #20
 800392a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800392c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800392e:	e853 3f00 	ldrex	r3, [r3]
 8003932:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003934:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003936:	f023 0301 	bic.w	r3, r3, #1
 800393a:	667b      	str	r3, [r7, #100]	; 0x64
 800393c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	3314      	adds	r3, #20
 8003942:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003944:	647a      	str	r2, [r7, #68]	; 0x44
 8003946:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003948:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800394a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800394c:	e841 2300 	strex	r3, r2, [r1]
 8003950:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003952:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003954:	2b00      	cmp	r3, #0
 8003956:	d1e5      	bne.n	8003924 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003958:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	3314      	adds	r3, #20
 800395e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003962:	e853 3f00 	ldrex	r3, [r3]
 8003966:	623b      	str	r3, [r7, #32]
   return(result);
 8003968:	6a3b      	ldr	r3, [r7, #32]
 800396a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800396e:	663b      	str	r3, [r7, #96]	; 0x60
 8003970:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	3314      	adds	r3, #20
 8003976:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003978:	633a      	str	r2, [r7, #48]	; 0x30
 800397a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800397c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800397e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003980:	e841 2300 	strex	r3, r2, [r1]
 8003984:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003988:	2b00      	cmp	r3, #0
 800398a:	d1e5      	bne.n	8003958 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800398c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800398e:	2220      	movs	r2, #32
 8003990:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003994:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003998:	2b01      	cmp	r3, #1
 800399a:	d119      	bne.n	80039d0 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800399c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	330c      	adds	r3, #12
 80039a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	e853 3f00 	ldrex	r3, [r3]
 80039aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f023 0310 	bic.w	r3, r3, #16
 80039b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80039b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	330c      	adds	r3, #12
 80039ba:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80039bc:	61fa      	str	r2, [r7, #28]
 80039be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c0:	69b9      	ldr	r1, [r7, #24]
 80039c2:	69fa      	ldr	r2, [r7, #28]
 80039c4:	e841 2300 	strex	r3, r2, [r1]
 80039c8:	617b      	str	r3, [r7, #20]
   return(result);
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1e5      	bne.n	800399c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d106      	bne.n	80039e6 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80039d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039da:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80039dc:	4619      	mov	r1, r3
 80039de:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80039e0:	f7ff ff69 	bl	80038b6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80039e4:	e002      	b.n	80039ec <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80039e6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80039e8:	f7fd fb26 	bl	8001038 <HAL_UART_RxCpltCallback>
}
 80039ec:	bf00      	nop
 80039ee:	3770      	adds	r7, #112	; 0x70
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a00:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d108      	bne.n	8003a1c <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003a0e:	085b      	lsrs	r3, r3, #1
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	4619      	mov	r1, r3
 8003a14:	68f8      	ldr	r0, [r7, #12]
 8003a16:	f7ff ff4e 	bl	80038b6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003a1a:	e002      	b.n	8003a22 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f7ff ff36 	bl	800388e <HAL_UART_RxHalfCpltCallback>
}
 8003a22:	bf00      	nop
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b084      	sub	sp, #16
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003a32:	2300      	movs	r3, #0
 8003a34:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a3a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a46:	2b80      	cmp	r3, #128	; 0x80
 8003a48:	bf0c      	ite	eq
 8003a4a:	2301      	moveq	r3, #1
 8003a4c:	2300      	movne	r3, #0
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	2b21      	cmp	r3, #33	; 0x21
 8003a5c:	d108      	bne.n	8003a70 <UART_DMAError+0x46>
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d005      	beq.n	8003a70 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	2200      	movs	r2, #0
 8003a68:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003a6a:	68b8      	ldr	r0, [r7, #8]
 8003a6c:	f000 f934 	bl	8003cd8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	695b      	ldr	r3, [r3, #20]
 8003a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a7a:	2b40      	cmp	r3, #64	; 0x40
 8003a7c:	bf0c      	ite	eq
 8003a7e:	2301      	moveq	r3, #1
 8003a80:	2300      	movne	r3, #0
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b22      	cmp	r3, #34	; 0x22
 8003a90:	d108      	bne.n	8003aa4 <UART_DMAError+0x7a>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d005      	beq.n	8003aa4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003a9e:	68b8      	ldr	r0, [r7, #8]
 8003aa0:	f000 f942 	bl	8003d28 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa8:	f043 0210 	orr.w	r2, r3, #16
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ab0:	68b8      	ldr	r0, [r7, #8]
 8003ab2:	f7ff fef6 	bl	80038a2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ab6:	bf00      	nop
 8003ab8:	3710      	adds	r7, #16
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b090      	sub	sp, #64	; 0x40
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	60f8      	str	r0, [r7, #12]
 8003ac6:	60b9      	str	r1, [r7, #8]
 8003ac8:	603b      	str	r3, [r7, #0]
 8003aca:	4613      	mov	r3, r2
 8003acc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ace:	e050      	b.n	8003b72 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ad0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad6:	d04c      	beq.n	8003b72 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003ad8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d007      	beq.n	8003aee <UART_WaitOnFlagUntilTimeout+0x30>
 8003ade:	f7fe f97f 	bl	8001de0 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d241      	bcs.n	8003b72 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	330c      	adds	r3, #12
 8003af4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003af8:	e853 3f00 	ldrex	r3, [r3]
 8003afc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b00:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003b04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	330c      	adds	r3, #12
 8003b0c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003b0e:	637a      	str	r2, [r7, #52]	; 0x34
 8003b10:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b12:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003b14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b16:	e841 2300 	strex	r3, r2, [r1]
 8003b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d1e5      	bne.n	8003aee <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	3314      	adds	r3, #20
 8003b28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	e853 3f00 	ldrex	r3, [r3]
 8003b30:	613b      	str	r3, [r7, #16]
   return(result);
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	f023 0301 	bic.w	r3, r3, #1
 8003b38:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	3314      	adds	r3, #20
 8003b40:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003b42:	623a      	str	r2, [r7, #32]
 8003b44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b46:	69f9      	ldr	r1, [r7, #28]
 8003b48:	6a3a      	ldr	r2, [r7, #32]
 8003b4a:	e841 2300 	strex	r3, r2, [r1]
 8003b4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003b50:	69bb      	ldr	r3, [r7, #24]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d1e5      	bne.n	8003b22 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2220      	movs	r2, #32
 8003b5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2220      	movs	r2, #32
 8003b62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e00f      	b.n	8003b92 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	68ba      	ldr	r2, [r7, #8]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	bf0c      	ite	eq
 8003b82:	2301      	moveq	r3, #1
 8003b84:	2300      	movne	r3, #0
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	461a      	mov	r2, r3
 8003b8a:	79fb      	ldrb	r3, [r7, #7]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d09f      	beq.n	8003ad0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b90:	2300      	movs	r3, #0
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3740      	adds	r7, #64	; 0x40
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
	...

08003b9c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b098      	sub	sp, #96	; 0x60
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003baa:	68ba      	ldr	r2, [r7, #8]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	88fa      	ldrh	r2, [r7, #6]
 8003bb4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2222      	movs	r2, #34	; 0x22
 8003bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc8:	4a40      	ldr	r2, [pc, #256]	; (8003ccc <UART_Start_Receive_DMA+0x130>)
 8003bca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bd0:	4a3f      	ldr	r2, [pc, #252]	; (8003cd0 <UART_Start_Receive_DMA+0x134>)
 8003bd2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bd8:	4a3e      	ldr	r2, [pc, #248]	; (8003cd4 <UART_Start_Receive_DMA+0x138>)
 8003bda:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be0:	2200      	movs	r2, #0
 8003be2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003be4:	f107 0308 	add.w	r3, r7, #8
 8003be8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	3304      	adds	r3, #4
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	88fb      	ldrh	r3, [r7, #6]
 8003bfc:	f7fe fae0 	bl	80021c0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003c00:	2300      	movs	r3, #0
 8003c02:	613b      	str	r3, [r7, #16]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	613b      	str	r3, [r7, #16]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	613b      	str	r3, [r7, #16]
 8003c14:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d019      	beq.n	8003c5a <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	330c      	adds	r3, #12
 8003c2c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c30:	e853 3f00 	ldrex	r3, [r3]
 8003c34:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003c36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c3c:	65bb      	str	r3, [r7, #88]	; 0x58
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	330c      	adds	r3, #12
 8003c44:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003c46:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003c48:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c4a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003c4c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003c4e:	e841 2300 	strex	r3, r2, [r1]
 8003c52:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8003c54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1e5      	bne.n	8003c26 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	3314      	adds	r3, #20
 8003c60:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c64:	e853 3f00 	ldrex	r3, [r3]
 8003c68:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c6c:	f043 0301 	orr.w	r3, r3, #1
 8003c70:	657b      	str	r3, [r7, #84]	; 0x54
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	3314      	adds	r3, #20
 8003c78:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003c7a:	63ba      	str	r2, [r7, #56]	; 0x38
 8003c7c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c7e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003c80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003c82:	e841 2300 	strex	r3, r2, [r1]
 8003c86:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d1e5      	bne.n	8003c5a <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	3314      	adds	r3, #20
 8003c94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	e853 3f00 	ldrex	r3, [r3]
 8003c9c:	617b      	str	r3, [r7, #20]
   return(result);
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ca4:	653b      	str	r3, [r7, #80]	; 0x50
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	3314      	adds	r3, #20
 8003cac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003cae:	627a      	str	r2, [r7, #36]	; 0x24
 8003cb0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb2:	6a39      	ldr	r1, [r7, #32]
 8003cb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cb6:	e841 2300 	strex	r3, r2, [r1]
 8003cba:	61fb      	str	r3, [r7, #28]
   return(result);
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1e5      	bne.n	8003c8e <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3760      	adds	r7, #96	; 0x60
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	080038cf 	.word	0x080038cf
 8003cd0:	080039f5 	.word	0x080039f5
 8003cd4:	08003a2b 	.word	0x08003a2b

08003cd8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b089      	sub	sp, #36	; 0x24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	330c      	adds	r3, #12
 8003ce6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	e853 3f00 	ldrex	r3, [r3]
 8003cee:	60bb      	str	r3, [r7, #8]
   return(result);
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003cf6:	61fb      	str	r3, [r7, #28]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	330c      	adds	r3, #12
 8003cfe:	69fa      	ldr	r2, [r7, #28]
 8003d00:	61ba      	str	r2, [r7, #24]
 8003d02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d04:	6979      	ldr	r1, [r7, #20]
 8003d06:	69ba      	ldr	r2, [r7, #24]
 8003d08:	e841 2300 	strex	r3, r2, [r1]
 8003d0c:	613b      	str	r3, [r7, #16]
   return(result);
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d1e5      	bne.n	8003ce0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2220      	movs	r2, #32
 8003d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8003d1c:	bf00      	nop
 8003d1e:	3724      	adds	r7, #36	; 0x24
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b095      	sub	sp, #84	; 0x54
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	330c      	adds	r3, #12
 8003d36:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d3a:	e853 3f00 	ldrex	r3, [r3]
 8003d3e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d42:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	330c      	adds	r3, #12
 8003d4e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003d50:	643a      	str	r2, [r7, #64]	; 0x40
 8003d52:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d54:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003d56:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003d58:	e841 2300 	strex	r3, r2, [r1]
 8003d5c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d1e5      	bne.n	8003d30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	3314      	adds	r3, #20
 8003d6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d6c:	6a3b      	ldr	r3, [r7, #32]
 8003d6e:	e853 3f00 	ldrex	r3, [r3]
 8003d72:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	f023 0301 	bic.w	r3, r3, #1
 8003d7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	3314      	adds	r3, #20
 8003d82:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d84:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003d86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d8c:	e841 2300 	strex	r3, r2, [r1]
 8003d90:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d1e5      	bne.n	8003d64 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d119      	bne.n	8003dd4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	330c      	adds	r3, #12
 8003da6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	e853 3f00 	ldrex	r3, [r3]
 8003dae:	60bb      	str	r3, [r7, #8]
   return(result);
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	f023 0310 	bic.w	r3, r3, #16
 8003db6:	647b      	str	r3, [r7, #68]	; 0x44
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	330c      	adds	r3, #12
 8003dbe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003dc0:	61ba      	str	r2, [r7, #24]
 8003dc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc4:	6979      	ldr	r1, [r7, #20]
 8003dc6:	69ba      	ldr	r2, [r7, #24]
 8003dc8:	e841 2300 	strex	r3, r2, [r1]
 8003dcc:	613b      	str	r3, [r7, #16]
   return(result);
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d1e5      	bne.n	8003da0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2220      	movs	r2, #32
 8003dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003de2:	bf00      	nop
 8003de4:	3754      	adds	r7, #84	; 0x54
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
	...

08003df0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003df0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003df4:	b0c0      	sub	sp, #256	; 0x100
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	691b      	ldr	r3, [r3, #16]
 8003e04:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e0c:	68d9      	ldr	r1, [r3, #12]
 8003e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	ea40 0301 	orr.w	r3, r0, r1
 8003e18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e1e:	689a      	ldr	r2, [r3, #8]
 8003e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	431a      	orrs	r2, r3
 8003e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	431a      	orrs	r2, r3
 8003e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e34:	69db      	ldr	r3, [r3, #28]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003e48:	f021 010c 	bic.w	r1, r1, #12
 8003e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003e56:	430b      	orrs	r3, r1
 8003e58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e6a:	6999      	ldr	r1, [r3, #24]
 8003e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	ea40 0301 	orr.w	r3, r0, r1
 8003e76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	4b8f      	ldr	r3, [pc, #572]	; (80040bc <UART_SetConfig+0x2cc>)
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d005      	beq.n	8003e90 <UART_SetConfig+0xa0>
 8003e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	4b8d      	ldr	r3, [pc, #564]	; (80040c0 <UART_SetConfig+0x2d0>)
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d104      	bne.n	8003e9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e90:	f7fe ff0c 	bl	8002cac <HAL_RCC_GetPCLK2Freq>
 8003e94:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003e98:	e003      	b.n	8003ea2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e9a:	f7fe fef3 	bl	8002c84 <HAL_RCC_GetPCLK1Freq>
 8003e9e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eac:	f040 810c 	bne.w	80040c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003eb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003eba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003ebe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003ec2:	4622      	mov	r2, r4
 8003ec4:	462b      	mov	r3, r5
 8003ec6:	1891      	adds	r1, r2, r2
 8003ec8:	65b9      	str	r1, [r7, #88]	; 0x58
 8003eca:	415b      	adcs	r3, r3
 8003ecc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ece:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003ed2:	4621      	mov	r1, r4
 8003ed4:	eb12 0801 	adds.w	r8, r2, r1
 8003ed8:	4629      	mov	r1, r5
 8003eda:	eb43 0901 	adc.w	r9, r3, r1
 8003ede:	f04f 0200 	mov.w	r2, #0
 8003ee2:	f04f 0300 	mov.w	r3, #0
 8003ee6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003eea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003eee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ef2:	4690      	mov	r8, r2
 8003ef4:	4699      	mov	r9, r3
 8003ef6:	4623      	mov	r3, r4
 8003ef8:	eb18 0303 	adds.w	r3, r8, r3
 8003efc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003f00:	462b      	mov	r3, r5
 8003f02:	eb49 0303 	adc.w	r3, r9, r3
 8003f06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003f16:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003f1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003f1e:	460b      	mov	r3, r1
 8003f20:	18db      	adds	r3, r3, r3
 8003f22:	653b      	str	r3, [r7, #80]	; 0x50
 8003f24:	4613      	mov	r3, r2
 8003f26:	eb42 0303 	adc.w	r3, r2, r3
 8003f2a:	657b      	str	r3, [r7, #84]	; 0x54
 8003f2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003f30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003f34:	f7fc fec8 	bl	8000cc8 <__aeabi_uldivmod>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	460b      	mov	r3, r1
 8003f3c:	4b61      	ldr	r3, [pc, #388]	; (80040c4 <UART_SetConfig+0x2d4>)
 8003f3e:	fba3 2302 	umull	r2, r3, r3, r2
 8003f42:	095b      	lsrs	r3, r3, #5
 8003f44:	011c      	lsls	r4, r3, #4
 8003f46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f50:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003f54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003f58:	4642      	mov	r2, r8
 8003f5a:	464b      	mov	r3, r9
 8003f5c:	1891      	adds	r1, r2, r2
 8003f5e:	64b9      	str	r1, [r7, #72]	; 0x48
 8003f60:	415b      	adcs	r3, r3
 8003f62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003f68:	4641      	mov	r1, r8
 8003f6a:	eb12 0a01 	adds.w	sl, r2, r1
 8003f6e:	4649      	mov	r1, r9
 8003f70:	eb43 0b01 	adc.w	fp, r3, r1
 8003f74:	f04f 0200 	mov.w	r2, #0
 8003f78:	f04f 0300 	mov.w	r3, #0
 8003f7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003f84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f88:	4692      	mov	sl, r2
 8003f8a:	469b      	mov	fp, r3
 8003f8c:	4643      	mov	r3, r8
 8003f8e:	eb1a 0303 	adds.w	r3, sl, r3
 8003f92:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f96:	464b      	mov	r3, r9
 8003f98:	eb4b 0303 	adc.w	r3, fp, r3
 8003f9c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003fac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003fb0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	18db      	adds	r3, r3, r3
 8003fb8:	643b      	str	r3, [r7, #64]	; 0x40
 8003fba:	4613      	mov	r3, r2
 8003fbc:	eb42 0303 	adc.w	r3, r2, r3
 8003fc0:	647b      	str	r3, [r7, #68]	; 0x44
 8003fc2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003fc6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003fca:	f7fc fe7d 	bl	8000cc8 <__aeabi_uldivmod>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	460b      	mov	r3, r1
 8003fd2:	4611      	mov	r1, r2
 8003fd4:	4b3b      	ldr	r3, [pc, #236]	; (80040c4 <UART_SetConfig+0x2d4>)
 8003fd6:	fba3 2301 	umull	r2, r3, r3, r1
 8003fda:	095b      	lsrs	r3, r3, #5
 8003fdc:	2264      	movs	r2, #100	; 0x64
 8003fde:	fb02 f303 	mul.w	r3, r2, r3
 8003fe2:	1acb      	subs	r3, r1, r3
 8003fe4:	00db      	lsls	r3, r3, #3
 8003fe6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003fea:	4b36      	ldr	r3, [pc, #216]	; (80040c4 <UART_SetConfig+0x2d4>)
 8003fec:	fba3 2302 	umull	r2, r3, r3, r2
 8003ff0:	095b      	lsrs	r3, r3, #5
 8003ff2:	005b      	lsls	r3, r3, #1
 8003ff4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003ff8:	441c      	add	r4, r3
 8003ffa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ffe:	2200      	movs	r2, #0
 8004000:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004004:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004008:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800400c:	4642      	mov	r2, r8
 800400e:	464b      	mov	r3, r9
 8004010:	1891      	adds	r1, r2, r2
 8004012:	63b9      	str	r1, [r7, #56]	; 0x38
 8004014:	415b      	adcs	r3, r3
 8004016:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004018:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800401c:	4641      	mov	r1, r8
 800401e:	1851      	adds	r1, r2, r1
 8004020:	6339      	str	r1, [r7, #48]	; 0x30
 8004022:	4649      	mov	r1, r9
 8004024:	414b      	adcs	r3, r1
 8004026:	637b      	str	r3, [r7, #52]	; 0x34
 8004028:	f04f 0200 	mov.w	r2, #0
 800402c:	f04f 0300 	mov.w	r3, #0
 8004030:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004034:	4659      	mov	r1, fp
 8004036:	00cb      	lsls	r3, r1, #3
 8004038:	4651      	mov	r1, sl
 800403a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800403e:	4651      	mov	r1, sl
 8004040:	00ca      	lsls	r2, r1, #3
 8004042:	4610      	mov	r0, r2
 8004044:	4619      	mov	r1, r3
 8004046:	4603      	mov	r3, r0
 8004048:	4642      	mov	r2, r8
 800404a:	189b      	adds	r3, r3, r2
 800404c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004050:	464b      	mov	r3, r9
 8004052:	460a      	mov	r2, r1
 8004054:	eb42 0303 	adc.w	r3, r2, r3
 8004058:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800405c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004068:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800406c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004070:	460b      	mov	r3, r1
 8004072:	18db      	adds	r3, r3, r3
 8004074:	62bb      	str	r3, [r7, #40]	; 0x28
 8004076:	4613      	mov	r3, r2
 8004078:	eb42 0303 	adc.w	r3, r2, r3
 800407c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800407e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004082:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004086:	f7fc fe1f 	bl	8000cc8 <__aeabi_uldivmod>
 800408a:	4602      	mov	r2, r0
 800408c:	460b      	mov	r3, r1
 800408e:	4b0d      	ldr	r3, [pc, #52]	; (80040c4 <UART_SetConfig+0x2d4>)
 8004090:	fba3 1302 	umull	r1, r3, r3, r2
 8004094:	095b      	lsrs	r3, r3, #5
 8004096:	2164      	movs	r1, #100	; 0x64
 8004098:	fb01 f303 	mul.w	r3, r1, r3
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	00db      	lsls	r3, r3, #3
 80040a0:	3332      	adds	r3, #50	; 0x32
 80040a2:	4a08      	ldr	r2, [pc, #32]	; (80040c4 <UART_SetConfig+0x2d4>)
 80040a4:	fba2 2303 	umull	r2, r3, r2, r3
 80040a8:	095b      	lsrs	r3, r3, #5
 80040aa:	f003 0207 	and.w	r2, r3, #7
 80040ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4422      	add	r2, r4
 80040b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040b8:	e105      	b.n	80042c6 <UART_SetConfig+0x4d6>
 80040ba:	bf00      	nop
 80040bc:	40011000 	.word	0x40011000
 80040c0:	40011400 	.word	0x40011400
 80040c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040cc:	2200      	movs	r2, #0
 80040ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80040d2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80040d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80040da:	4642      	mov	r2, r8
 80040dc:	464b      	mov	r3, r9
 80040de:	1891      	adds	r1, r2, r2
 80040e0:	6239      	str	r1, [r7, #32]
 80040e2:	415b      	adcs	r3, r3
 80040e4:	627b      	str	r3, [r7, #36]	; 0x24
 80040e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80040ea:	4641      	mov	r1, r8
 80040ec:	1854      	adds	r4, r2, r1
 80040ee:	4649      	mov	r1, r9
 80040f0:	eb43 0501 	adc.w	r5, r3, r1
 80040f4:	f04f 0200 	mov.w	r2, #0
 80040f8:	f04f 0300 	mov.w	r3, #0
 80040fc:	00eb      	lsls	r3, r5, #3
 80040fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004102:	00e2      	lsls	r2, r4, #3
 8004104:	4614      	mov	r4, r2
 8004106:	461d      	mov	r5, r3
 8004108:	4643      	mov	r3, r8
 800410a:	18e3      	adds	r3, r4, r3
 800410c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004110:	464b      	mov	r3, r9
 8004112:	eb45 0303 	adc.w	r3, r5, r3
 8004116:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800411a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004126:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800412a:	f04f 0200 	mov.w	r2, #0
 800412e:	f04f 0300 	mov.w	r3, #0
 8004132:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004136:	4629      	mov	r1, r5
 8004138:	008b      	lsls	r3, r1, #2
 800413a:	4621      	mov	r1, r4
 800413c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004140:	4621      	mov	r1, r4
 8004142:	008a      	lsls	r2, r1, #2
 8004144:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004148:	f7fc fdbe 	bl	8000cc8 <__aeabi_uldivmod>
 800414c:	4602      	mov	r2, r0
 800414e:	460b      	mov	r3, r1
 8004150:	4b60      	ldr	r3, [pc, #384]	; (80042d4 <UART_SetConfig+0x4e4>)
 8004152:	fba3 2302 	umull	r2, r3, r3, r2
 8004156:	095b      	lsrs	r3, r3, #5
 8004158:	011c      	lsls	r4, r3, #4
 800415a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800415e:	2200      	movs	r2, #0
 8004160:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004164:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004168:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800416c:	4642      	mov	r2, r8
 800416e:	464b      	mov	r3, r9
 8004170:	1891      	adds	r1, r2, r2
 8004172:	61b9      	str	r1, [r7, #24]
 8004174:	415b      	adcs	r3, r3
 8004176:	61fb      	str	r3, [r7, #28]
 8004178:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800417c:	4641      	mov	r1, r8
 800417e:	1851      	adds	r1, r2, r1
 8004180:	6139      	str	r1, [r7, #16]
 8004182:	4649      	mov	r1, r9
 8004184:	414b      	adcs	r3, r1
 8004186:	617b      	str	r3, [r7, #20]
 8004188:	f04f 0200 	mov.w	r2, #0
 800418c:	f04f 0300 	mov.w	r3, #0
 8004190:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004194:	4659      	mov	r1, fp
 8004196:	00cb      	lsls	r3, r1, #3
 8004198:	4651      	mov	r1, sl
 800419a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800419e:	4651      	mov	r1, sl
 80041a0:	00ca      	lsls	r2, r1, #3
 80041a2:	4610      	mov	r0, r2
 80041a4:	4619      	mov	r1, r3
 80041a6:	4603      	mov	r3, r0
 80041a8:	4642      	mov	r2, r8
 80041aa:	189b      	adds	r3, r3, r2
 80041ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80041b0:	464b      	mov	r3, r9
 80041b2:	460a      	mov	r2, r1
 80041b4:	eb42 0303 	adc.w	r3, r2, r3
 80041b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80041bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80041c6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80041c8:	f04f 0200 	mov.w	r2, #0
 80041cc:	f04f 0300 	mov.w	r3, #0
 80041d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80041d4:	4649      	mov	r1, r9
 80041d6:	008b      	lsls	r3, r1, #2
 80041d8:	4641      	mov	r1, r8
 80041da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041de:	4641      	mov	r1, r8
 80041e0:	008a      	lsls	r2, r1, #2
 80041e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80041e6:	f7fc fd6f 	bl	8000cc8 <__aeabi_uldivmod>
 80041ea:	4602      	mov	r2, r0
 80041ec:	460b      	mov	r3, r1
 80041ee:	4b39      	ldr	r3, [pc, #228]	; (80042d4 <UART_SetConfig+0x4e4>)
 80041f0:	fba3 1302 	umull	r1, r3, r3, r2
 80041f4:	095b      	lsrs	r3, r3, #5
 80041f6:	2164      	movs	r1, #100	; 0x64
 80041f8:	fb01 f303 	mul.w	r3, r1, r3
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	011b      	lsls	r3, r3, #4
 8004200:	3332      	adds	r3, #50	; 0x32
 8004202:	4a34      	ldr	r2, [pc, #208]	; (80042d4 <UART_SetConfig+0x4e4>)
 8004204:	fba2 2303 	umull	r2, r3, r2, r3
 8004208:	095b      	lsrs	r3, r3, #5
 800420a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800420e:	441c      	add	r4, r3
 8004210:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004214:	2200      	movs	r2, #0
 8004216:	673b      	str	r3, [r7, #112]	; 0x70
 8004218:	677a      	str	r2, [r7, #116]	; 0x74
 800421a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800421e:	4642      	mov	r2, r8
 8004220:	464b      	mov	r3, r9
 8004222:	1891      	adds	r1, r2, r2
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	415b      	adcs	r3, r3
 8004228:	60fb      	str	r3, [r7, #12]
 800422a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800422e:	4641      	mov	r1, r8
 8004230:	1851      	adds	r1, r2, r1
 8004232:	6039      	str	r1, [r7, #0]
 8004234:	4649      	mov	r1, r9
 8004236:	414b      	adcs	r3, r1
 8004238:	607b      	str	r3, [r7, #4]
 800423a:	f04f 0200 	mov.w	r2, #0
 800423e:	f04f 0300 	mov.w	r3, #0
 8004242:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004246:	4659      	mov	r1, fp
 8004248:	00cb      	lsls	r3, r1, #3
 800424a:	4651      	mov	r1, sl
 800424c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004250:	4651      	mov	r1, sl
 8004252:	00ca      	lsls	r2, r1, #3
 8004254:	4610      	mov	r0, r2
 8004256:	4619      	mov	r1, r3
 8004258:	4603      	mov	r3, r0
 800425a:	4642      	mov	r2, r8
 800425c:	189b      	adds	r3, r3, r2
 800425e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004260:	464b      	mov	r3, r9
 8004262:	460a      	mov	r2, r1
 8004264:	eb42 0303 	adc.w	r3, r2, r3
 8004268:	66fb      	str	r3, [r7, #108]	; 0x6c
 800426a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	2200      	movs	r2, #0
 8004272:	663b      	str	r3, [r7, #96]	; 0x60
 8004274:	667a      	str	r2, [r7, #100]	; 0x64
 8004276:	f04f 0200 	mov.w	r2, #0
 800427a:	f04f 0300 	mov.w	r3, #0
 800427e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004282:	4649      	mov	r1, r9
 8004284:	008b      	lsls	r3, r1, #2
 8004286:	4641      	mov	r1, r8
 8004288:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800428c:	4641      	mov	r1, r8
 800428e:	008a      	lsls	r2, r1, #2
 8004290:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004294:	f7fc fd18 	bl	8000cc8 <__aeabi_uldivmod>
 8004298:	4602      	mov	r2, r0
 800429a:	460b      	mov	r3, r1
 800429c:	4b0d      	ldr	r3, [pc, #52]	; (80042d4 <UART_SetConfig+0x4e4>)
 800429e:	fba3 1302 	umull	r1, r3, r3, r2
 80042a2:	095b      	lsrs	r3, r3, #5
 80042a4:	2164      	movs	r1, #100	; 0x64
 80042a6:	fb01 f303 	mul.w	r3, r1, r3
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	011b      	lsls	r3, r3, #4
 80042ae:	3332      	adds	r3, #50	; 0x32
 80042b0:	4a08      	ldr	r2, [pc, #32]	; (80042d4 <UART_SetConfig+0x4e4>)
 80042b2:	fba2 2303 	umull	r2, r3, r2, r3
 80042b6:	095b      	lsrs	r3, r3, #5
 80042b8:	f003 020f 	and.w	r2, r3, #15
 80042bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4422      	add	r2, r4
 80042c4:	609a      	str	r2, [r3, #8]
}
 80042c6:	bf00      	nop
 80042c8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80042cc:	46bd      	mov	sp, r7
 80042ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042d2:	bf00      	nop
 80042d4:	51eb851f 	.word	0x51eb851f

080042d8 <__errno>:
 80042d8:	4b01      	ldr	r3, [pc, #4]	; (80042e0 <__errno+0x8>)
 80042da:	6818      	ldr	r0, [r3, #0]
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	2000000c 	.word	0x2000000c

080042e4 <__libc_init_array>:
 80042e4:	b570      	push	{r4, r5, r6, lr}
 80042e6:	4d0d      	ldr	r5, [pc, #52]	; (800431c <__libc_init_array+0x38>)
 80042e8:	4c0d      	ldr	r4, [pc, #52]	; (8004320 <__libc_init_array+0x3c>)
 80042ea:	1b64      	subs	r4, r4, r5
 80042ec:	10a4      	asrs	r4, r4, #2
 80042ee:	2600      	movs	r6, #0
 80042f0:	42a6      	cmp	r6, r4
 80042f2:	d109      	bne.n	8004308 <__libc_init_array+0x24>
 80042f4:	4d0b      	ldr	r5, [pc, #44]	; (8004324 <__libc_init_array+0x40>)
 80042f6:	4c0c      	ldr	r4, [pc, #48]	; (8004328 <__libc_init_array+0x44>)
 80042f8:	f005 f8e8 	bl	80094cc <_init>
 80042fc:	1b64      	subs	r4, r4, r5
 80042fe:	10a4      	asrs	r4, r4, #2
 8004300:	2600      	movs	r6, #0
 8004302:	42a6      	cmp	r6, r4
 8004304:	d105      	bne.n	8004312 <__libc_init_array+0x2e>
 8004306:	bd70      	pop	{r4, r5, r6, pc}
 8004308:	f855 3b04 	ldr.w	r3, [r5], #4
 800430c:	4798      	blx	r3
 800430e:	3601      	adds	r6, #1
 8004310:	e7ee      	b.n	80042f0 <__libc_init_array+0xc>
 8004312:	f855 3b04 	ldr.w	r3, [r5], #4
 8004316:	4798      	blx	r3
 8004318:	3601      	adds	r6, #1
 800431a:	e7f2      	b.n	8004302 <__libc_init_array+0x1e>
 800431c:	08009a44 	.word	0x08009a44
 8004320:	08009a44 	.word	0x08009a44
 8004324:	08009a44 	.word	0x08009a44
 8004328:	08009a48 	.word	0x08009a48

0800432c <memset>:
 800432c:	4402      	add	r2, r0
 800432e:	4603      	mov	r3, r0
 8004330:	4293      	cmp	r3, r2
 8004332:	d100      	bne.n	8004336 <memset+0xa>
 8004334:	4770      	bx	lr
 8004336:	f803 1b01 	strb.w	r1, [r3], #1
 800433a:	e7f9      	b.n	8004330 <memset+0x4>

0800433c <__cvt>:
 800433c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004340:	ec55 4b10 	vmov	r4, r5, d0
 8004344:	2d00      	cmp	r5, #0
 8004346:	460e      	mov	r6, r1
 8004348:	4619      	mov	r1, r3
 800434a:	462b      	mov	r3, r5
 800434c:	bfbb      	ittet	lt
 800434e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004352:	461d      	movlt	r5, r3
 8004354:	2300      	movge	r3, #0
 8004356:	232d      	movlt	r3, #45	; 0x2d
 8004358:	700b      	strb	r3, [r1, #0]
 800435a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800435c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004360:	4691      	mov	r9, r2
 8004362:	f023 0820 	bic.w	r8, r3, #32
 8004366:	bfbc      	itt	lt
 8004368:	4622      	movlt	r2, r4
 800436a:	4614      	movlt	r4, r2
 800436c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004370:	d005      	beq.n	800437e <__cvt+0x42>
 8004372:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004376:	d100      	bne.n	800437a <__cvt+0x3e>
 8004378:	3601      	adds	r6, #1
 800437a:	2102      	movs	r1, #2
 800437c:	e000      	b.n	8004380 <__cvt+0x44>
 800437e:	2103      	movs	r1, #3
 8004380:	ab03      	add	r3, sp, #12
 8004382:	9301      	str	r3, [sp, #4]
 8004384:	ab02      	add	r3, sp, #8
 8004386:	9300      	str	r3, [sp, #0]
 8004388:	ec45 4b10 	vmov	d0, r4, r5
 800438c:	4653      	mov	r3, sl
 800438e:	4632      	mov	r2, r6
 8004390:	f001 fe62 	bl	8006058 <_dtoa_r>
 8004394:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004398:	4607      	mov	r7, r0
 800439a:	d102      	bne.n	80043a2 <__cvt+0x66>
 800439c:	f019 0f01 	tst.w	r9, #1
 80043a0:	d022      	beq.n	80043e8 <__cvt+0xac>
 80043a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80043a6:	eb07 0906 	add.w	r9, r7, r6
 80043aa:	d110      	bne.n	80043ce <__cvt+0x92>
 80043ac:	783b      	ldrb	r3, [r7, #0]
 80043ae:	2b30      	cmp	r3, #48	; 0x30
 80043b0:	d10a      	bne.n	80043c8 <__cvt+0x8c>
 80043b2:	2200      	movs	r2, #0
 80043b4:	2300      	movs	r3, #0
 80043b6:	4620      	mov	r0, r4
 80043b8:	4629      	mov	r1, r5
 80043ba:	f7fc fba5 	bl	8000b08 <__aeabi_dcmpeq>
 80043be:	b918      	cbnz	r0, 80043c8 <__cvt+0x8c>
 80043c0:	f1c6 0601 	rsb	r6, r6, #1
 80043c4:	f8ca 6000 	str.w	r6, [sl]
 80043c8:	f8da 3000 	ldr.w	r3, [sl]
 80043cc:	4499      	add	r9, r3
 80043ce:	2200      	movs	r2, #0
 80043d0:	2300      	movs	r3, #0
 80043d2:	4620      	mov	r0, r4
 80043d4:	4629      	mov	r1, r5
 80043d6:	f7fc fb97 	bl	8000b08 <__aeabi_dcmpeq>
 80043da:	b108      	cbz	r0, 80043e0 <__cvt+0xa4>
 80043dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80043e0:	2230      	movs	r2, #48	; 0x30
 80043e2:	9b03      	ldr	r3, [sp, #12]
 80043e4:	454b      	cmp	r3, r9
 80043e6:	d307      	bcc.n	80043f8 <__cvt+0xbc>
 80043e8:	9b03      	ldr	r3, [sp, #12]
 80043ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80043ec:	1bdb      	subs	r3, r3, r7
 80043ee:	4638      	mov	r0, r7
 80043f0:	6013      	str	r3, [r2, #0]
 80043f2:	b004      	add	sp, #16
 80043f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043f8:	1c59      	adds	r1, r3, #1
 80043fa:	9103      	str	r1, [sp, #12]
 80043fc:	701a      	strb	r2, [r3, #0]
 80043fe:	e7f0      	b.n	80043e2 <__cvt+0xa6>

08004400 <__exponent>:
 8004400:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004402:	4603      	mov	r3, r0
 8004404:	2900      	cmp	r1, #0
 8004406:	bfb8      	it	lt
 8004408:	4249      	neglt	r1, r1
 800440a:	f803 2b02 	strb.w	r2, [r3], #2
 800440e:	bfb4      	ite	lt
 8004410:	222d      	movlt	r2, #45	; 0x2d
 8004412:	222b      	movge	r2, #43	; 0x2b
 8004414:	2909      	cmp	r1, #9
 8004416:	7042      	strb	r2, [r0, #1]
 8004418:	dd2a      	ble.n	8004470 <__exponent+0x70>
 800441a:	f10d 0407 	add.w	r4, sp, #7
 800441e:	46a4      	mov	ip, r4
 8004420:	270a      	movs	r7, #10
 8004422:	46a6      	mov	lr, r4
 8004424:	460a      	mov	r2, r1
 8004426:	fb91 f6f7 	sdiv	r6, r1, r7
 800442a:	fb07 1516 	mls	r5, r7, r6, r1
 800442e:	3530      	adds	r5, #48	; 0x30
 8004430:	2a63      	cmp	r2, #99	; 0x63
 8004432:	f104 34ff 	add.w	r4, r4, #4294967295
 8004436:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800443a:	4631      	mov	r1, r6
 800443c:	dcf1      	bgt.n	8004422 <__exponent+0x22>
 800443e:	3130      	adds	r1, #48	; 0x30
 8004440:	f1ae 0502 	sub.w	r5, lr, #2
 8004444:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004448:	1c44      	adds	r4, r0, #1
 800444a:	4629      	mov	r1, r5
 800444c:	4561      	cmp	r1, ip
 800444e:	d30a      	bcc.n	8004466 <__exponent+0x66>
 8004450:	f10d 0209 	add.w	r2, sp, #9
 8004454:	eba2 020e 	sub.w	r2, r2, lr
 8004458:	4565      	cmp	r5, ip
 800445a:	bf88      	it	hi
 800445c:	2200      	movhi	r2, #0
 800445e:	4413      	add	r3, r2
 8004460:	1a18      	subs	r0, r3, r0
 8004462:	b003      	add	sp, #12
 8004464:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004466:	f811 2b01 	ldrb.w	r2, [r1], #1
 800446a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800446e:	e7ed      	b.n	800444c <__exponent+0x4c>
 8004470:	2330      	movs	r3, #48	; 0x30
 8004472:	3130      	adds	r1, #48	; 0x30
 8004474:	7083      	strb	r3, [r0, #2]
 8004476:	70c1      	strb	r1, [r0, #3]
 8004478:	1d03      	adds	r3, r0, #4
 800447a:	e7f1      	b.n	8004460 <__exponent+0x60>

0800447c <_printf_float>:
 800447c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004480:	ed2d 8b02 	vpush	{d8}
 8004484:	b08d      	sub	sp, #52	; 0x34
 8004486:	460c      	mov	r4, r1
 8004488:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800448c:	4616      	mov	r6, r2
 800448e:	461f      	mov	r7, r3
 8004490:	4605      	mov	r5, r0
 8004492:	f002 ff3f 	bl	8007314 <_localeconv_r>
 8004496:	f8d0 a000 	ldr.w	sl, [r0]
 800449a:	4650      	mov	r0, sl
 800449c:	f7fb feb8 	bl	8000210 <strlen>
 80044a0:	2300      	movs	r3, #0
 80044a2:	930a      	str	r3, [sp, #40]	; 0x28
 80044a4:	6823      	ldr	r3, [r4, #0]
 80044a6:	9305      	str	r3, [sp, #20]
 80044a8:	f8d8 3000 	ldr.w	r3, [r8]
 80044ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 80044b0:	3307      	adds	r3, #7
 80044b2:	f023 0307 	bic.w	r3, r3, #7
 80044b6:	f103 0208 	add.w	r2, r3, #8
 80044ba:	f8c8 2000 	str.w	r2, [r8]
 80044be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80044c6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80044ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80044ce:	9307      	str	r3, [sp, #28]
 80044d0:	f8cd 8018 	str.w	r8, [sp, #24]
 80044d4:	ee08 0a10 	vmov	s16, r0
 80044d8:	4b9f      	ldr	r3, [pc, #636]	; (8004758 <_printf_float+0x2dc>)
 80044da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044de:	f04f 32ff 	mov.w	r2, #4294967295
 80044e2:	f7fc fb43 	bl	8000b6c <__aeabi_dcmpun>
 80044e6:	bb88      	cbnz	r0, 800454c <_printf_float+0xd0>
 80044e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044ec:	4b9a      	ldr	r3, [pc, #616]	; (8004758 <_printf_float+0x2dc>)
 80044ee:	f04f 32ff 	mov.w	r2, #4294967295
 80044f2:	f7fc fb1d 	bl	8000b30 <__aeabi_dcmple>
 80044f6:	bb48      	cbnz	r0, 800454c <_printf_float+0xd0>
 80044f8:	2200      	movs	r2, #0
 80044fa:	2300      	movs	r3, #0
 80044fc:	4640      	mov	r0, r8
 80044fe:	4649      	mov	r1, r9
 8004500:	f7fc fb0c 	bl	8000b1c <__aeabi_dcmplt>
 8004504:	b110      	cbz	r0, 800450c <_printf_float+0x90>
 8004506:	232d      	movs	r3, #45	; 0x2d
 8004508:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800450c:	4b93      	ldr	r3, [pc, #588]	; (800475c <_printf_float+0x2e0>)
 800450e:	4894      	ldr	r0, [pc, #592]	; (8004760 <_printf_float+0x2e4>)
 8004510:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004514:	bf94      	ite	ls
 8004516:	4698      	movls	r8, r3
 8004518:	4680      	movhi	r8, r0
 800451a:	2303      	movs	r3, #3
 800451c:	6123      	str	r3, [r4, #16]
 800451e:	9b05      	ldr	r3, [sp, #20]
 8004520:	f023 0204 	bic.w	r2, r3, #4
 8004524:	6022      	str	r2, [r4, #0]
 8004526:	f04f 0900 	mov.w	r9, #0
 800452a:	9700      	str	r7, [sp, #0]
 800452c:	4633      	mov	r3, r6
 800452e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004530:	4621      	mov	r1, r4
 8004532:	4628      	mov	r0, r5
 8004534:	f000 f9d8 	bl	80048e8 <_printf_common>
 8004538:	3001      	adds	r0, #1
 800453a:	f040 8090 	bne.w	800465e <_printf_float+0x1e2>
 800453e:	f04f 30ff 	mov.w	r0, #4294967295
 8004542:	b00d      	add	sp, #52	; 0x34
 8004544:	ecbd 8b02 	vpop	{d8}
 8004548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800454c:	4642      	mov	r2, r8
 800454e:	464b      	mov	r3, r9
 8004550:	4640      	mov	r0, r8
 8004552:	4649      	mov	r1, r9
 8004554:	f7fc fb0a 	bl	8000b6c <__aeabi_dcmpun>
 8004558:	b140      	cbz	r0, 800456c <_printf_float+0xf0>
 800455a:	464b      	mov	r3, r9
 800455c:	2b00      	cmp	r3, #0
 800455e:	bfbc      	itt	lt
 8004560:	232d      	movlt	r3, #45	; 0x2d
 8004562:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004566:	487f      	ldr	r0, [pc, #508]	; (8004764 <_printf_float+0x2e8>)
 8004568:	4b7f      	ldr	r3, [pc, #508]	; (8004768 <_printf_float+0x2ec>)
 800456a:	e7d1      	b.n	8004510 <_printf_float+0x94>
 800456c:	6863      	ldr	r3, [r4, #4]
 800456e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004572:	9206      	str	r2, [sp, #24]
 8004574:	1c5a      	adds	r2, r3, #1
 8004576:	d13f      	bne.n	80045f8 <_printf_float+0x17c>
 8004578:	2306      	movs	r3, #6
 800457a:	6063      	str	r3, [r4, #4]
 800457c:	9b05      	ldr	r3, [sp, #20]
 800457e:	6861      	ldr	r1, [r4, #4]
 8004580:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004584:	2300      	movs	r3, #0
 8004586:	9303      	str	r3, [sp, #12]
 8004588:	ab0a      	add	r3, sp, #40	; 0x28
 800458a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800458e:	ab09      	add	r3, sp, #36	; 0x24
 8004590:	ec49 8b10 	vmov	d0, r8, r9
 8004594:	9300      	str	r3, [sp, #0]
 8004596:	6022      	str	r2, [r4, #0]
 8004598:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800459c:	4628      	mov	r0, r5
 800459e:	f7ff fecd 	bl	800433c <__cvt>
 80045a2:	9b06      	ldr	r3, [sp, #24]
 80045a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80045a6:	2b47      	cmp	r3, #71	; 0x47
 80045a8:	4680      	mov	r8, r0
 80045aa:	d108      	bne.n	80045be <_printf_float+0x142>
 80045ac:	1cc8      	adds	r0, r1, #3
 80045ae:	db02      	blt.n	80045b6 <_printf_float+0x13a>
 80045b0:	6863      	ldr	r3, [r4, #4]
 80045b2:	4299      	cmp	r1, r3
 80045b4:	dd41      	ble.n	800463a <_printf_float+0x1be>
 80045b6:	f1ab 0b02 	sub.w	fp, fp, #2
 80045ba:	fa5f fb8b 	uxtb.w	fp, fp
 80045be:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80045c2:	d820      	bhi.n	8004606 <_printf_float+0x18a>
 80045c4:	3901      	subs	r1, #1
 80045c6:	465a      	mov	r2, fp
 80045c8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80045cc:	9109      	str	r1, [sp, #36]	; 0x24
 80045ce:	f7ff ff17 	bl	8004400 <__exponent>
 80045d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80045d4:	1813      	adds	r3, r2, r0
 80045d6:	2a01      	cmp	r2, #1
 80045d8:	4681      	mov	r9, r0
 80045da:	6123      	str	r3, [r4, #16]
 80045dc:	dc02      	bgt.n	80045e4 <_printf_float+0x168>
 80045de:	6822      	ldr	r2, [r4, #0]
 80045e0:	07d2      	lsls	r2, r2, #31
 80045e2:	d501      	bpl.n	80045e8 <_printf_float+0x16c>
 80045e4:	3301      	adds	r3, #1
 80045e6:	6123      	str	r3, [r4, #16]
 80045e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d09c      	beq.n	800452a <_printf_float+0xae>
 80045f0:	232d      	movs	r3, #45	; 0x2d
 80045f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045f6:	e798      	b.n	800452a <_printf_float+0xae>
 80045f8:	9a06      	ldr	r2, [sp, #24]
 80045fa:	2a47      	cmp	r2, #71	; 0x47
 80045fc:	d1be      	bne.n	800457c <_printf_float+0x100>
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d1bc      	bne.n	800457c <_printf_float+0x100>
 8004602:	2301      	movs	r3, #1
 8004604:	e7b9      	b.n	800457a <_printf_float+0xfe>
 8004606:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800460a:	d118      	bne.n	800463e <_printf_float+0x1c2>
 800460c:	2900      	cmp	r1, #0
 800460e:	6863      	ldr	r3, [r4, #4]
 8004610:	dd0b      	ble.n	800462a <_printf_float+0x1ae>
 8004612:	6121      	str	r1, [r4, #16]
 8004614:	b913      	cbnz	r3, 800461c <_printf_float+0x1a0>
 8004616:	6822      	ldr	r2, [r4, #0]
 8004618:	07d0      	lsls	r0, r2, #31
 800461a:	d502      	bpl.n	8004622 <_printf_float+0x1a6>
 800461c:	3301      	adds	r3, #1
 800461e:	440b      	add	r3, r1
 8004620:	6123      	str	r3, [r4, #16]
 8004622:	65a1      	str	r1, [r4, #88]	; 0x58
 8004624:	f04f 0900 	mov.w	r9, #0
 8004628:	e7de      	b.n	80045e8 <_printf_float+0x16c>
 800462a:	b913      	cbnz	r3, 8004632 <_printf_float+0x1b6>
 800462c:	6822      	ldr	r2, [r4, #0]
 800462e:	07d2      	lsls	r2, r2, #31
 8004630:	d501      	bpl.n	8004636 <_printf_float+0x1ba>
 8004632:	3302      	adds	r3, #2
 8004634:	e7f4      	b.n	8004620 <_printf_float+0x1a4>
 8004636:	2301      	movs	r3, #1
 8004638:	e7f2      	b.n	8004620 <_printf_float+0x1a4>
 800463a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800463e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004640:	4299      	cmp	r1, r3
 8004642:	db05      	blt.n	8004650 <_printf_float+0x1d4>
 8004644:	6823      	ldr	r3, [r4, #0]
 8004646:	6121      	str	r1, [r4, #16]
 8004648:	07d8      	lsls	r0, r3, #31
 800464a:	d5ea      	bpl.n	8004622 <_printf_float+0x1a6>
 800464c:	1c4b      	adds	r3, r1, #1
 800464e:	e7e7      	b.n	8004620 <_printf_float+0x1a4>
 8004650:	2900      	cmp	r1, #0
 8004652:	bfd4      	ite	le
 8004654:	f1c1 0202 	rsble	r2, r1, #2
 8004658:	2201      	movgt	r2, #1
 800465a:	4413      	add	r3, r2
 800465c:	e7e0      	b.n	8004620 <_printf_float+0x1a4>
 800465e:	6823      	ldr	r3, [r4, #0]
 8004660:	055a      	lsls	r2, r3, #21
 8004662:	d407      	bmi.n	8004674 <_printf_float+0x1f8>
 8004664:	6923      	ldr	r3, [r4, #16]
 8004666:	4642      	mov	r2, r8
 8004668:	4631      	mov	r1, r6
 800466a:	4628      	mov	r0, r5
 800466c:	47b8      	blx	r7
 800466e:	3001      	adds	r0, #1
 8004670:	d12c      	bne.n	80046cc <_printf_float+0x250>
 8004672:	e764      	b.n	800453e <_printf_float+0xc2>
 8004674:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004678:	f240 80e0 	bls.w	800483c <_printf_float+0x3c0>
 800467c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004680:	2200      	movs	r2, #0
 8004682:	2300      	movs	r3, #0
 8004684:	f7fc fa40 	bl	8000b08 <__aeabi_dcmpeq>
 8004688:	2800      	cmp	r0, #0
 800468a:	d034      	beq.n	80046f6 <_printf_float+0x27a>
 800468c:	4a37      	ldr	r2, [pc, #220]	; (800476c <_printf_float+0x2f0>)
 800468e:	2301      	movs	r3, #1
 8004690:	4631      	mov	r1, r6
 8004692:	4628      	mov	r0, r5
 8004694:	47b8      	blx	r7
 8004696:	3001      	adds	r0, #1
 8004698:	f43f af51 	beq.w	800453e <_printf_float+0xc2>
 800469c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80046a0:	429a      	cmp	r2, r3
 80046a2:	db02      	blt.n	80046aa <_printf_float+0x22e>
 80046a4:	6823      	ldr	r3, [r4, #0]
 80046a6:	07d8      	lsls	r0, r3, #31
 80046a8:	d510      	bpl.n	80046cc <_printf_float+0x250>
 80046aa:	ee18 3a10 	vmov	r3, s16
 80046ae:	4652      	mov	r2, sl
 80046b0:	4631      	mov	r1, r6
 80046b2:	4628      	mov	r0, r5
 80046b4:	47b8      	blx	r7
 80046b6:	3001      	adds	r0, #1
 80046b8:	f43f af41 	beq.w	800453e <_printf_float+0xc2>
 80046bc:	f04f 0800 	mov.w	r8, #0
 80046c0:	f104 091a 	add.w	r9, r4, #26
 80046c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046c6:	3b01      	subs	r3, #1
 80046c8:	4543      	cmp	r3, r8
 80046ca:	dc09      	bgt.n	80046e0 <_printf_float+0x264>
 80046cc:	6823      	ldr	r3, [r4, #0]
 80046ce:	079b      	lsls	r3, r3, #30
 80046d0:	f100 8105 	bmi.w	80048de <_printf_float+0x462>
 80046d4:	68e0      	ldr	r0, [r4, #12]
 80046d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80046d8:	4298      	cmp	r0, r3
 80046da:	bfb8      	it	lt
 80046dc:	4618      	movlt	r0, r3
 80046de:	e730      	b.n	8004542 <_printf_float+0xc6>
 80046e0:	2301      	movs	r3, #1
 80046e2:	464a      	mov	r2, r9
 80046e4:	4631      	mov	r1, r6
 80046e6:	4628      	mov	r0, r5
 80046e8:	47b8      	blx	r7
 80046ea:	3001      	adds	r0, #1
 80046ec:	f43f af27 	beq.w	800453e <_printf_float+0xc2>
 80046f0:	f108 0801 	add.w	r8, r8, #1
 80046f4:	e7e6      	b.n	80046c4 <_printf_float+0x248>
 80046f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	dc39      	bgt.n	8004770 <_printf_float+0x2f4>
 80046fc:	4a1b      	ldr	r2, [pc, #108]	; (800476c <_printf_float+0x2f0>)
 80046fe:	2301      	movs	r3, #1
 8004700:	4631      	mov	r1, r6
 8004702:	4628      	mov	r0, r5
 8004704:	47b8      	blx	r7
 8004706:	3001      	adds	r0, #1
 8004708:	f43f af19 	beq.w	800453e <_printf_float+0xc2>
 800470c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004710:	4313      	orrs	r3, r2
 8004712:	d102      	bne.n	800471a <_printf_float+0x29e>
 8004714:	6823      	ldr	r3, [r4, #0]
 8004716:	07d9      	lsls	r1, r3, #31
 8004718:	d5d8      	bpl.n	80046cc <_printf_float+0x250>
 800471a:	ee18 3a10 	vmov	r3, s16
 800471e:	4652      	mov	r2, sl
 8004720:	4631      	mov	r1, r6
 8004722:	4628      	mov	r0, r5
 8004724:	47b8      	blx	r7
 8004726:	3001      	adds	r0, #1
 8004728:	f43f af09 	beq.w	800453e <_printf_float+0xc2>
 800472c:	f04f 0900 	mov.w	r9, #0
 8004730:	f104 0a1a 	add.w	sl, r4, #26
 8004734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004736:	425b      	negs	r3, r3
 8004738:	454b      	cmp	r3, r9
 800473a:	dc01      	bgt.n	8004740 <_printf_float+0x2c4>
 800473c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800473e:	e792      	b.n	8004666 <_printf_float+0x1ea>
 8004740:	2301      	movs	r3, #1
 8004742:	4652      	mov	r2, sl
 8004744:	4631      	mov	r1, r6
 8004746:	4628      	mov	r0, r5
 8004748:	47b8      	blx	r7
 800474a:	3001      	adds	r0, #1
 800474c:	f43f aef7 	beq.w	800453e <_printf_float+0xc2>
 8004750:	f109 0901 	add.w	r9, r9, #1
 8004754:	e7ee      	b.n	8004734 <_printf_float+0x2b8>
 8004756:	bf00      	nop
 8004758:	7fefffff 	.word	0x7fefffff
 800475c:	08009584 	.word	0x08009584
 8004760:	08009588 	.word	0x08009588
 8004764:	08009590 	.word	0x08009590
 8004768:	0800958c 	.word	0x0800958c
 800476c:	08009989 	.word	0x08009989
 8004770:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004772:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004774:	429a      	cmp	r2, r3
 8004776:	bfa8      	it	ge
 8004778:	461a      	movge	r2, r3
 800477a:	2a00      	cmp	r2, #0
 800477c:	4691      	mov	r9, r2
 800477e:	dc37      	bgt.n	80047f0 <_printf_float+0x374>
 8004780:	f04f 0b00 	mov.w	fp, #0
 8004784:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004788:	f104 021a 	add.w	r2, r4, #26
 800478c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800478e:	9305      	str	r3, [sp, #20]
 8004790:	eba3 0309 	sub.w	r3, r3, r9
 8004794:	455b      	cmp	r3, fp
 8004796:	dc33      	bgt.n	8004800 <_printf_float+0x384>
 8004798:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800479c:	429a      	cmp	r2, r3
 800479e:	db3b      	blt.n	8004818 <_printf_float+0x39c>
 80047a0:	6823      	ldr	r3, [r4, #0]
 80047a2:	07da      	lsls	r2, r3, #31
 80047a4:	d438      	bmi.n	8004818 <_printf_float+0x39c>
 80047a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047a8:	9a05      	ldr	r2, [sp, #20]
 80047aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80047ac:	1a9a      	subs	r2, r3, r2
 80047ae:	eba3 0901 	sub.w	r9, r3, r1
 80047b2:	4591      	cmp	r9, r2
 80047b4:	bfa8      	it	ge
 80047b6:	4691      	movge	r9, r2
 80047b8:	f1b9 0f00 	cmp.w	r9, #0
 80047bc:	dc35      	bgt.n	800482a <_printf_float+0x3ae>
 80047be:	f04f 0800 	mov.w	r8, #0
 80047c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80047c6:	f104 0a1a 	add.w	sl, r4, #26
 80047ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80047ce:	1a9b      	subs	r3, r3, r2
 80047d0:	eba3 0309 	sub.w	r3, r3, r9
 80047d4:	4543      	cmp	r3, r8
 80047d6:	f77f af79 	ble.w	80046cc <_printf_float+0x250>
 80047da:	2301      	movs	r3, #1
 80047dc:	4652      	mov	r2, sl
 80047de:	4631      	mov	r1, r6
 80047e0:	4628      	mov	r0, r5
 80047e2:	47b8      	blx	r7
 80047e4:	3001      	adds	r0, #1
 80047e6:	f43f aeaa 	beq.w	800453e <_printf_float+0xc2>
 80047ea:	f108 0801 	add.w	r8, r8, #1
 80047ee:	e7ec      	b.n	80047ca <_printf_float+0x34e>
 80047f0:	4613      	mov	r3, r2
 80047f2:	4631      	mov	r1, r6
 80047f4:	4642      	mov	r2, r8
 80047f6:	4628      	mov	r0, r5
 80047f8:	47b8      	blx	r7
 80047fa:	3001      	adds	r0, #1
 80047fc:	d1c0      	bne.n	8004780 <_printf_float+0x304>
 80047fe:	e69e      	b.n	800453e <_printf_float+0xc2>
 8004800:	2301      	movs	r3, #1
 8004802:	4631      	mov	r1, r6
 8004804:	4628      	mov	r0, r5
 8004806:	9205      	str	r2, [sp, #20]
 8004808:	47b8      	blx	r7
 800480a:	3001      	adds	r0, #1
 800480c:	f43f ae97 	beq.w	800453e <_printf_float+0xc2>
 8004810:	9a05      	ldr	r2, [sp, #20]
 8004812:	f10b 0b01 	add.w	fp, fp, #1
 8004816:	e7b9      	b.n	800478c <_printf_float+0x310>
 8004818:	ee18 3a10 	vmov	r3, s16
 800481c:	4652      	mov	r2, sl
 800481e:	4631      	mov	r1, r6
 8004820:	4628      	mov	r0, r5
 8004822:	47b8      	blx	r7
 8004824:	3001      	adds	r0, #1
 8004826:	d1be      	bne.n	80047a6 <_printf_float+0x32a>
 8004828:	e689      	b.n	800453e <_printf_float+0xc2>
 800482a:	9a05      	ldr	r2, [sp, #20]
 800482c:	464b      	mov	r3, r9
 800482e:	4442      	add	r2, r8
 8004830:	4631      	mov	r1, r6
 8004832:	4628      	mov	r0, r5
 8004834:	47b8      	blx	r7
 8004836:	3001      	adds	r0, #1
 8004838:	d1c1      	bne.n	80047be <_printf_float+0x342>
 800483a:	e680      	b.n	800453e <_printf_float+0xc2>
 800483c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800483e:	2a01      	cmp	r2, #1
 8004840:	dc01      	bgt.n	8004846 <_printf_float+0x3ca>
 8004842:	07db      	lsls	r3, r3, #31
 8004844:	d538      	bpl.n	80048b8 <_printf_float+0x43c>
 8004846:	2301      	movs	r3, #1
 8004848:	4642      	mov	r2, r8
 800484a:	4631      	mov	r1, r6
 800484c:	4628      	mov	r0, r5
 800484e:	47b8      	blx	r7
 8004850:	3001      	adds	r0, #1
 8004852:	f43f ae74 	beq.w	800453e <_printf_float+0xc2>
 8004856:	ee18 3a10 	vmov	r3, s16
 800485a:	4652      	mov	r2, sl
 800485c:	4631      	mov	r1, r6
 800485e:	4628      	mov	r0, r5
 8004860:	47b8      	blx	r7
 8004862:	3001      	adds	r0, #1
 8004864:	f43f ae6b 	beq.w	800453e <_printf_float+0xc2>
 8004868:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800486c:	2200      	movs	r2, #0
 800486e:	2300      	movs	r3, #0
 8004870:	f7fc f94a 	bl	8000b08 <__aeabi_dcmpeq>
 8004874:	b9d8      	cbnz	r0, 80048ae <_printf_float+0x432>
 8004876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004878:	f108 0201 	add.w	r2, r8, #1
 800487c:	3b01      	subs	r3, #1
 800487e:	4631      	mov	r1, r6
 8004880:	4628      	mov	r0, r5
 8004882:	47b8      	blx	r7
 8004884:	3001      	adds	r0, #1
 8004886:	d10e      	bne.n	80048a6 <_printf_float+0x42a>
 8004888:	e659      	b.n	800453e <_printf_float+0xc2>
 800488a:	2301      	movs	r3, #1
 800488c:	4652      	mov	r2, sl
 800488e:	4631      	mov	r1, r6
 8004890:	4628      	mov	r0, r5
 8004892:	47b8      	blx	r7
 8004894:	3001      	adds	r0, #1
 8004896:	f43f ae52 	beq.w	800453e <_printf_float+0xc2>
 800489a:	f108 0801 	add.w	r8, r8, #1
 800489e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048a0:	3b01      	subs	r3, #1
 80048a2:	4543      	cmp	r3, r8
 80048a4:	dcf1      	bgt.n	800488a <_printf_float+0x40e>
 80048a6:	464b      	mov	r3, r9
 80048a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80048ac:	e6dc      	b.n	8004668 <_printf_float+0x1ec>
 80048ae:	f04f 0800 	mov.w	r8, #0
 80048b2:	f104 0a1a 	add.w	sl, r4, #26
 80048b6:	e7f2      	b.n	800489e <_printf_float+0x422>
 80048b8:	2301      	movs	r3, #1
 80048ba:	4642      	mov	r2, r8
 80048bc:	e7df      	b.n	800487e <_printf_float+0x402>
 80048be:	2301      	movs	r3, #1
 80048c0:	464a      	mov	r2, r9
 80048c2:	4631      	mov	r1, r6
 80048c4:	4628      	mov	r0, r5
 80048c6:	47b8      	blx	r7
 80048c8:	3001      	adds	r0, #1
 80048ca:	f43f ae38 	beq.w	800453e <_printf_float+0xc2>
 80048ce:	f108 0801 	add.w	r8, r8, #1
 80048d2:	68e3      	ldr	r3, [r4, #12]
 80048d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80048d6:	1a5b      	subs	r3, r3, r1
 80048d8:	4543      	cmp	r3, r8
 80048da:	dcf0      	bgt.n	80048be <_printf_float+0x442>
 80048dc:	e6fa      	b.n	80046d4 <_printf_float+0x258>
 80048de:	f04f 0800 	mov.w	r8, #0
 80048e2:	f104 0919 	add.w	r9, r4, #25
 80048e6:	e7f4      	b.n	80048d2 <_printf_float+0x456>

080048e8 <_printf_common>:
 80048e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048ec:	4616      	mov	r6, r2
 80048ee:	4699      	mov	r9, r3
 80048f0:	688a      	ldr	r2, [r1, #8]
 80048f2:	690b      	ldr	r3, [r1, #16]
 80048f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80048f8:	4293      	cmp	r3, r2
 80048fa:	bfb8      	it	lt
 80048fc:	4613      	movlt	r3, r2
 80048fe:	6033      	str	r3, [r6, #0]
 8004900:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004904:	4607      	mov	r7, r0
 8004906:	460c      	mov	r4, r1
 8004908:	b10a      	cbz	r2, 800490e <_printf_common+0x26>
 800490a:	3301      	adds	r3, #1
 800490c:	6033      	str	r3, [r6, #0]
 800490e:	6823      	ldr	r3, [r4, #0]
 8004910:	0699      	lsls	r1, r3, #26
 8004912:	bf42      	ittt	mi
 8004914:	6833      	ldrmi	r3, [r6, #0]
 8004916:	3302      	addmi	r3, #2
 8004918:	6033      	strmi	r3, [r6, #0]
 800491a:	6825      	ldr	r5, [r4, #0]
 800491c:	f015 0506 	ands.w	r5, r5, #6
 8004920:	d106      	bne.n	8004930 <_printf_common+0x48>
 8004922:	f104 0a19 	add.w	sl, r4, #25
 8004926:	68e3      	ldr	r3, [r4, #12]
 8004928:	6832      	ldr	r2, [r6, #0]
 800492a:	1a9b      	subs	r3, r3, r2
 800492c:	42ab      	cmp	r3, r5
 800492e:	dc26      	bgt.n	800497e <_printf_common+0x96>
 8004930:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004934:	1e13      	subs	r3, r2, #0
 8004936:	6822      	ldr	r2, [r4, #0]
 8004938:	bf18      	it	ne
 800493a:	2301      	movne	r3, #1
 800493c:	0692      	lsls	r2, r2, #26
 800493e:	d42b      	bmi.n	8004998 <_printf_common+0xb0>
 8004940:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004944:	4649      	mov	r1, r9
 8004946:	4638      	mov	r0, r7
 8004948:	47c0      	blx	r8
 800494a:	3001      	adds	r0, #1
 800494c:	d01e      	beq.n	800498c <_printf_common+0xa4>
 800494e:	6823      	ldr	r3, [r4, #0]
 8004950:	68e5      	ldr	r5, [r4, #12]
 8004952:	6832      	ldr	r2, [r6, #0]
 8004954:	f003 0306 	and.w	r3, r3, #6
 8004958:	2b04      	cmp	r3, #4
 800495a:	bf08      	it	eq
 800495c:	1aad      	subeq	r5, r5, r2
 800495e:	68a3      	ldr	r3, [r4, #8]
 8004960:	6922      	ldr	r2, [r4, #16]
 8004962:	bf0c      	ite	eq
 8004964:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004968:	2500      	movne	r5, #0
 800496a:	4293      	cmp	r3, r2
 800496c:	bfc4      	itt	gt
 800496e:	1a9b      	subgt	r3, r3, r2
 8004970:	18ed      	addgt	r5, r5, r3
 8004972:	2600      	movs	r6, #0
 8004974:	341a      	adds	r4, #26
 8004976:	42b5      	cmp	r5, r6
 8004978:	d11a      	bne.n	80049b0 <_printf_common+0xc8>
 800497a:	2000      	movs	r0, #0
 800497c:	e008      	b.n	8004990 <_printf_common+0xa8>
 800497e:	2301      	movs	r3, #1
 8004980:	4652      	mov	r2, sl
 8004982:	4649      	mov	r1, r9
 8004984:	4638      	mov	r0, r7
 8004986:	47c0      	blx	r8
 8004988:	3001      	adds	r0, #1
 800498a:	d103      	bne.n	8004994 <_printf_common+0xac>
 800498c:	f04f 30ff 	mov.w	r0, #4294967295
 8004990:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004994:	3501      	adds	r5, #1
 8004996:	e7c6      	b.n	8004926 <_printf_common+0x3e>
 8004998:	18e1      	adds	r1, r4, r3
 800499a:	1c5a      	adds	r2, r3, #1
 800499c:	2030      	movs	r0, #48	; 0x30
 800499e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80049a2:	4422      	add	r2, r4
 80049a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80049a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80049ac:	3302      	adds	r3, #2
 80049ae:	e7c7      	b.n	8004940 <_printf_common+0x58>
 80049b0:	2301      	movs	r3, #1
 80049b2:	4622      	mov	r2, r4
 80049b4:	4649      	mov	r1, r9
 80049b6:	4638      	mov	r0, r7
 80049b8:	47c0      	blx	r8
 80049ba:	3001      	adds	r0, #1
 80049bc:	d0e6      	beq.n	800498c <_printf_common+0xa4>
 80049be:	3601      	adds	r6, #1
 80049c0:	e7d9      	b.n	8004976 <_printf_common+0x8e>
	...

080049c4 <_printf_i>:
 80049c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049c8:	7e0f      	ldrb	r7, [r1, #24]
 80049ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80049cc:	2f78      	cmp	r7, #120	; 0x78
 80049ce:	4691      	mov	r9, r2
 80049d0:	4680      	mov	r8, r0
 80049d2:	460c      	mov	r4, r1
 80049d4:	469a      	mov	sl, r3
 80049d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80049da:	d807      	bhi.n	80049ec <_printf_i+0x28>
 80049dc:	2f62      	cmp	r7, #98	; 0x62
 80049de:	d80a      	bhi.n	80049f6 <_printf_i+0x32>
 80049e0:	2f00      	cmp	r7, #0
 80049e2:	f000 80d8 	beq.w	8004b96 <_printf_i+0x1d2>
 80049e6:	2f58      	cmp	r7, #88	; 0x58
 80049e8:	f000 80a3 	beq.w	8004b32 <_printf_i+0x16e>
 80049ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80049f4:	e03a      	b.n	8004a6c <_printf_i+0xa8>
 80049f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80049fa:	2b15      	cmp	r3, #21
 80049fc:	d8f6      	bhi.n	80049ec <_printf_i+0x28>
 80049fe:	a101      	add	r1, pc, #4	; (adr r1, 8004a04 <_printf_i+0x40>)
 8004a00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004a04:	08004a5d 	.word	0x08004a5d
 8004a08:	08004a71 	.word	0x08004a71
 8004a0c:	080049ed 	.word	0x080049ed
 8004a10:	080049ed 	.word	0x080049ed
 8004a14:	080049ed 	.word	0x080049ed
 8004a18:	080049ed 	.word	0x080049ed
 8004a1c:	08004a71 	.word	0x08004a71
 8004a20:	080049ed 	.word	0x080049ed
 8004a24:	080049ed 	.word	0x080049ed
 8004a28:	080049ed 	.word	0x080049ed
 8004a2c:	080049ed 	.word	0x080049ed
 8004a30:	08004b7d 	.word	0x08004b7d
 8004a34:	08004aa1 	.word	0x08004aa1
 8004a38:	08004b5f 	.word	0x08004b5f
 8004a3c:	080049ed 	.word	0x080049ed
 8004a40:	080049ed 	.word	0x080049ed
 8004a44:	08004b9f 	.word	0x08004b9f
 8004a48:	080049ed 	.word	0x080049ed
 8004a4c:	08004aa1 	.word	0x08004aa1
 8004a50:	080049ed 	.word	0x080049ed
 8004a54:	080049ed 	.word	0x080049ed
 8004a58:	08004b67 	.word	0x08004b67
 8004a5c:	682b      	ldr	r3, [r5, #0]
 8004a5e:	1d1a      	adds	r2, r3, #4
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	602a      	str	r2, [r5, #0]
 8004a64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e0a3      	b.n	8004bb8 <_printf_i+0x1f4>
 8004a70:	6820      	ldr	r0, [r4, #0]
 8004a72:	6829      	ldr	r1, [r5, #0]
 8004a74:	0606      	lsls	r6, r0, #24
 8004a76:	f101 0304 	add.w	r3, r1, #4
 8004a7a:	d50a      	bpl.n	8004a92 <_printf_i+0xce>
 8004a7c:	680e      	ldr	r6, [r1, #0]
 8004a7e:	602b      	str	r3, [r5, #0]
 8004a80:	2e00      	cmp	r6, #0
 8004a82:	da03      	bge.n	8004a8c <_printf_i+0xc8>
 8004a84:	232d      	movs	r3, #45	; 0x2d
 8004a86:	4276      	negs	r6, r6
 8004a88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a8c:	485e      	ldr	r0, [pc, #376]	; (8004c08 <_printf_i+0x244>)
 8004a8e:	230a      	movs	r3, #10
 8004a90:	e019      	b.n	8004ac6 <_printf_i+0x102>
 8004a92:	680e      	ldr	r6, [r1, #0]
 8004a94:	602b      	str	r3, [r5, #0]
 8004a96:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004a9a:	bf18      	it	ne
 8004a9c:	b236      	sxthne	r6, r6
 8004a9e:	e7ef      	b.n	8004a80 <_printf_i+0xbc>
 8004aa0:	682b      	ldr	r3, [r5, #0]
 8004aa2:	6820      	ldr	r0, [r4, #0]
 8004aa4:	1d19      	adds	r1, r3, #4
 8004aa6:	6029      	str	r1, [r5, #0]
 8004aa8:	0601      	lsls	r1, r0, #24
 8004aaa:	d501      	bpl.n	8004ab0 <_printf_i+0xec>
 8004aac:	681e      	ldr	r6, [r3, #0]
 8004aae:	e002      	b.n	8004ab6 <_printf_i+0xf2>
 8004ab0:	0646      	lsls	r6, r0, #25
 8004ab2:	d5fb      	bpl.n	8004aac <_printf_i+0xe8>
 8004ab4:	881e      	ldrh	r6, [r3, #0]
 8004ab6:	4854      	ldr	r0, [pc, #336]	; (8004c08 <_printf_i+0x244>)
 8004ab8:	2f6f      	cmp	r7, #111	; 0x6f
 8004aba:	bf0c      	ite	eq
 8004abc:	2308      	moveq	r3, #8
 8004abe:	230a      	movne	r3, #10
 8004ac0:	2100      	movs	r1, #0
 8004ac2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ac6:	6865      	ldr	r5, [r4, #4]
 8004ac8:	60a5      	str	r5, [r4, #8]
 8004aca:	2d00      	cmp	r5, #0
 8004acc:	bfa2      	ittt	ge
 8004ace:	6821      	ldrge	r1, [r4, #0]
 8004ad0:	f021 0104 	bicge.w	r1, r1, #4
 8004ad4:	6021      	strge	r1, [r4, #0]
 8004ad6:	b90e      	cbnz	r6, 8004adc <_printf_i+0x118>
 8004ad8:	2d00      	cmp	r5, #0
 8004ada:	d04d      	beq.n	8004b78 <_printf_i+0x1b4>
 8004adc:	4615      	mov	r5, r2
 8004ade:	fbb6 f1f3 	udiv	r1, r6, r3
 8004ae2:	fb03 6711 	mls	r7, r3, r1, r6
 8004ae6:	5dc7      	ldrb	r7, [r0, r7]
 8004ae8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004aec:	4637      	mov	r7, r6
 8004aee:	42bb      	cmp	r3, r7
 8004af0:	460e      	mov	r6, r1
 8004af2:	d9f4      	bls.n	8004ade <_printf_i+0x11a>
 8004af4:	2b08      	cmp	r3, #8
 8004af6:	d10b      	bne.n	8004b10 <_printf_i+0x14c>
 8004af8:	6823      	ldr	r3, [r4, #0]
 8004afa:	07de      	lsls	r6, r3, #31
 8004afc:	d508      	bpl.n	8004b10 <_printf_i+0x14c>
 8004afe:	6923      	ldr	r3, [r4, #16]
 8004b00:	6861      	ldr	r1, [r4, #4]
 8004b02:	4299      	cmp	r1, r3
 8004b04:	bfde      	ittt	le
 8004b06:	2330      	movle	r3, #48	; 0x30
 8004b08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004b0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004b10:	1b52      	subs	r2, r2, r5
 8004b12:	6122      	str	r2, [r4, #16]
 8004b14:	f8cd a000 	str.w	sl, [sp]
 8004b18:	464b      	mov	r3, r9
 8004b1a:	aa03      	add	r2, sp, #12
 8004b1c:	4621      	mov	r1, r4
 8004b1e:	4640      	mov	r0, r8
 8004b20:	f7ff fee2 	bl	80048e8 <_printf_common>
 8004b24:	3001      	adds	r0, #1
 8004b26:	d14c      	bne.n	8004bc2 <_printf_i+0x1fe>
 8004b28:	f04f 30ff 	mov.w	r0, #4294967295
 8004b2c:	b004      	add	sp, #16
 8004b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b32:	4835      	ldr	r0, [pc, #212]	; (8004c08 <_printf_i+0x244>)
 8004b34:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004b38:	6829      	ldr	r1, [r5, #0]
 8004b3a:	6823      	ldr	r3, [r4, #0]
 8004b3c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004b40:	6029      	str	r1, [r5, #0]
 8004b42:	061d      	lsls	r5, r3, #24
 8004b44:	d514      	bpl.n	8004b70 <_printf_i+0x1ac>
 8004b46:	07df      	lsls	r7, r3, #31
 8004b48:	bf44      	itt	mi
 8004b4a:	f043 0320 	orrmi.w	r3, r3, #32
 8004b4e:	6023      	strmi	r3, [r4, #0]
 8004b50:	b91e      	cbnz	r6, 8004b5a <_printf_i+0x196>
 8004b52:	6823      	ldr	r3, [r4, #0]
 8004b54:	f023 0320 	bic.w	r3, r3, #32
 8004b58:	6023      	str	r3, [r4, #0]
 8004b5a:	2310      	movs	r3, #16
 8004b5c:	e7b0      	b.n	8004ac0 <_printf_i+0xfc>
 8004b5e:	6823      	ldr	r3, [r4, #0]
 8004b60:	f043 0320 	orr.w	r3, r3, #32
 8004b64:	6023      	str	r3, [r4, #0]
 8004b66:	2378      	movs	r3, #120	; 0x78
 8004b68:	4828      	ldr	r0, [pc, #160]	; (8004c0c <_printf_i+0x248>)
 8004b6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004b6e:	e7e3      	b.n	8004b38 <_printf_i+0x174>
 8004b70:	0659      	lsls	r1, r3, #25
 8004b72:	bf48      	it	mi
 8004b74:	b2b6      	uxthmi	r6, r6
 8004b76:	e7e6      	b.n	8004b46 <_printf_i+0x182>
 8004b78:	4615      	mov	r5, r2
 8004b7a:	e7bb      	b.n	8004af4 <_printf_i+0x130>
 8004b7c:	682b      	ldr	r3, [r5, #0]
 8004b7e:	6826      	ldr	r6, [r4, #0]
 8004b80:	6961      	ldr	r1, [r4, #20]
 8004b82:	1d18      	adds	r0, r3, #4
 8004b84:	6028      	str	r0, [r5, #0]
 8004b86:	0635      	lsls	r5, r6, #24
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	d501      	bpl.n	8004b90 <_printf_i+0x1cc>
 8004b8c:	6019      	str	r1, [r3, #0]
 8004b8e:	e002      	b.n	8004b96 <_printf_i+0x1d2>
 8004b90:	0670      	lsls	r0, r6, #25
 8004b92:	d5fb      	bpl.n	8004b8c <_printf_i+0x1c8>
 8004b94:	8019      	strh	r1, [r3, #0]
 8004b96:	2300      	movs	r3, #0
 8004b98:	6123      	str	r3, [r4, #16]
 8004b9a:	4615      	mov	r5, r2
 8004b9c:	e7ba      	b.n	8004b14 <_printf_i+0x150>
 8004b9e:	682b      	ldr	r3, [r5, #0]
 8004ba0:	1d1a      	adds	r2, r3, #4
 8004ba2:	602a      	str	r2, [r5, #0]
 8004ba4:	681d      	ldr	r5, [r3, #0]
 8004ba6:	6862      	ldr	r2, [r4, #4]
 8004ba8:	2100      	movs	r1, #0
 8004baa:	4628      	mov	r0, r5
 8004bac:	f7fb fb38 	bl	8000220 <memchr>
 8004bb0:	b108      	cbz	r0, 8004bb6 <_printf_i+0x1f2>
 8004bb2:	1b40      	subs	r0, r0, r5
 8004bb4:	6060      	str	r0, [r4, #4]
 8004bb6:	6863      	ldr	r3, [r4, #4]
 8004bb8:	6123      	str	r3, [r4, #16]
 8004bba:	2300      	movs	r3, #0
 8004bbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bc0:	e7a8      	b.n	8004b14 <_printf_i+0x150>
 8004bc2:	6923      	ldr	r3, [r4, #16]
 8004bc4:	462a      	mov	r2, r5
 8004bc6:	4649      	mov	r1, r9
 8004bc8:	4640      	mov	r0, r8
 8004bca:	47d0      	blx	sl
 8004bcc:	3001      	adds	r0, #1
 8004bce:	d0ab      	beq.n	8004b28 <_printf_i+0x164>
 8004bd0:	6823      	ldr	r3, [r4, #0]
 8004bd2:	079b      	lsls	r3, r3, #30
 8004bd4:	d413      	bmi.n	8004bfe <_printf_i+0x23a>
 8004bd6:	68e0      	ldr	r0, [r4, #12]
 8004bd8:	9b03      	ldr	r3, [sp, #12]
 8004bda:	4298      	cmp	r0, r3
 8004bdc:	bfb8      	it	lt
 8004bde:	4618      	movlt	r0, r3
 8004be0:	e7a4      	b.n	8004b2c <_printf_i+0x168>
 8004be2:	2301      	movs	r3, #1
 8004be4:	4632      	mov	r2, r6
 8004be6:	4649      	mov	r1, r9
 8004be8:	4640      	mov	r0, r8
 8004bea:	47d0      	blx	sl
 8004bec:	3001      	adds	r0, #1
 8004bee:	d09b      	beq.n	8004b28 <_printf_i+0x164>
 8004bf0:	3501      	adds	r5, #1
 8004bf2:	68e3      	ldr	r3, [r4, #12]
 8004bf4:	9903      	ldr	r1, [sp, #12]
 8004bf6:	1a5b      	subs	r3, r3, r1
 8004bf8:	42ab      	cmp	r3, r5
 8004bfa:	dcf2      	bgt.n	8004be2 <_printf_i+0x21e>
 8004bfc:	e7eb      	b.n	8004bd6 <_printf_i+0x212>
 8004bfe:	2500      	movs	r5, #0
 8004c00:	f104 0619 	add.w	r6, r4, #25
 8004c04:	e7f5      	b.n	8004bf2 <_printf_i+0x22e>
 8004c06:	bf00      	nop
 8004c08:	08009594 	.word	0x08009594
 8004c0c:	080095a5 	.word	0x080095a5

08004c10 <_scanf_float>:
 8004c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c14:	b087      	sub	sp, #28
 8004c16:	4617      	mov	r7, r2
 8004c18:	9303      	str	r3, [sp, #12]
 8004c1a:	688b      	ldr	r3, [r1, #8]
 8004c1c:	1e5a      	subs	r2, r3, #1
 8004c1e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004c22:	bf83      	ittte	hi
 8004c24:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004c28:	195b      	addhi	r3, r3, r5
 8004c2a:	9302      	strhi	r3, [sp, #8]
 8004c2c:	2300      	movls	r3, #0
 8004c2e:	bf86      	itte	hi
 8004c30:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004c34:	608b      	strhi	r3, [r1, #8]
 8004c36:	9302      	strls	r3, [sp, #8]
 8004c38:	680b      	ldr	r3, [r1, #0]
 8004c3a:	468b      	mov	fp, r1
 8004c3c:	2500      	movs	r5, #0
 8004c3e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004c42:	f84b 3b1c 	str.w	r3, [fp], #28
 8004c46:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004c4a:	4680      	mov	r8, r0
 8004c4c:	460c      	mov	r4, r1
 8004c4e:	465e      	mov	r6, fp
 8004c50:	46aa      	mov	sl, r5
 8004c52:	46a9      	mov	r9, r5
 8004c54:	9501      	str	r5, [sp, #4]
 8004c56:	68a2      	ldr	r2, [r4, #8]
 8004c58:	b152      	cbz	r2, 8004c70 <_scanf_float+0x60>
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	781b      	ldrb	r3, [r3, #0]
 8004c5e:	2b4e      	cmp	r3, #78	; 0x4e
 8004c60:	d864      	bhi.n	8004d2c <_scanf_float+0x11c>
 8004c62:	2b40      	cmp	r3, #64	; 0x40
 8004c64:	d83c      	bhi.n	8004ce0 <_scanf_float+0xd0>
 8004c66:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004c6a:	b2c8      	uxtb	r0, r1
 8004c6c:	280e      	cmp	r0, #14
 8004c6e:	d93a      	bls.n	8004ce6 <_scanf_float+0xd6>
 8004c70:	f1b9 0f00 	cmp.w	r9, #0
 8004c74:	d003      	beq.n	8004c7e <_scanf_float+0x6e>
 8004c76:	6823      	ldr	r3, [r4, #0]
 8004c78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c7c:	6023      	str	r3, [r4, #0]
 8004c7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c82:	f1ba 0f01 	cmp.w	sl, #1
 8004c86:	f200 8113 	bhi.w	8004eb0 <_scanf_float+0x2a0>
 8004c8a:	455e      	cmp	r6, fp
 8004c8c:	f200 8105 	bhi.w	8004e9a <_scanf_float+0x28a>
 8004c90:	2501      	movs	r5, #1
 8004c92:	4628      	mov	r0, r5
 8004c94:	b007      	add	sp, #28
 8004c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c9a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004c9e:	2a0d      	cmp	r2, #13
 8004ca0:	d8e6      	bhi.n	8004c70 <_scanf_float+0x60>
 8004ca2:	a101      	add	r1, pc, #4	; (adr r1, 8004ca8 <_scanf_float+0x98>)
 8004ca4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004ca8:	08004de7 	.word	0x08004de7
 8004cac:	08004c71 	.word	0x08004c71
 8004cb0:	08004c71 	.word	0x08004c71
 8004cb4:	08004c71 	.word	0x08004c71
 8004cb8:	08004e47 	.word	0x08004e47
 8004cbc:	08004e1f 	.word	0x08004e1f
 8004cc0:	08004c71 	.word	0x08004c71
 8004cc4:	08004c71 	.word	0x08004c71
 8004cc8:	08004df5 	.word	0x08004df5
 8004ccc:	08004c71 	.word	0x08004c71
 8004cd0:	08004c71 	.word	0x08004c71
 8004cd4:	08004c71 	.word	0x08004c71
 8004cd8:	08004c71 	.word	0x08004c71
 8004cdc:	08004dad 	.word	0x08004dad
 8004ce0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004ce4:	e7db      	b.n	8004c9e <_scanf_float+0x8e>
 8004ce6:	290e      	cmp	r1, #14
 8004ce8:	d8c2      	bhi.n	8004c70 <_scanf_float+0x60>
 8004cea:	a001      	add	r0, pc, #4	; (adr r0, 8004cf0 <_scanf_float+0xe0>)
 8004cec:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004cf0:	08004d9f 	.word	0x08004d9f
 8004cf4:	08004c71 	.word	0x08004c71
 8004cf8:	08004d9f 	.word	0x08004d9f
 8004cfc:	08004e33 	.word	0x08004e33
 8004d00:	08004c71 	.word	0x08004c71
 8004d04:	08004d4d 	.word	0x08004d4d
 8004d08:	08004d89 	.word	0x08004d89
 8004d0c:	08004d89 	.word	0x08004d89
 8004d10:	08004d89 	.word	0x08004d89
 8004d14:	08004d89 	.word	0x08004d89
 8004d18:	08004d89 	.word	0x08004d89
 8004d1c:	08004d89 	.word	0x08004d89
 8004d20:	08004d89 	.word	0x08004d89
 8004d24:	08004d89 	.word	0x08004d89
 8004d28:	08004d89 	.word	0x08004d89
 8004d2c:	2b6e      	cmp	r3, #110	; 0x6e
 8004d2e:	d809      	bhi.n	8004d44 <_scanf_float+0x134>
 8004d30:	2b60      	cmp	r3, #96	; 0x60
 8004d32:	d8b2      	bhi.n	8004c9a <_scanf_float+0x8a>
 8004d34:	2b54      	cmp	r3, #84	; 0x54
 8004d36:	d077      	beq.n	8004e28 <_scanf_float+0x218>
 8004d38:	2b59      	cmp	r3, #89	; 0x59
 8004d3a:	d199      	bne.n	8004c70 <_scanf_float+0x60>
 8004d3c:	2d07      	cmp	r5, #7
 8004d3e:	d197      	bne.n	8004c70 <_scanf_float+0x60>
 8004d40:	2508      	movs	r5, #8
 8004d42:	e029      	b.n	8004d98 <_scanf_float+0x188>
 8004d44:	2b74      	cmp	r3, #116	; 0x74
 8004d46:	d06f      	beq.n	8004e28 <_scanf_float+0x218>
 8004d48:	2b79      	cmp	r3, #121	; 0x79
 8004d4a:	e7f6      	b.n	8004d3a <_scanf_float+0x12a>
 8004d4c:	6821      	ldr	r1, [r4, #0]
 8004d4e:	05c8      	lsls	r0, r1, #23
 8004d50:	d51a      	bpl.n	8004d88 <_scanf_float+0x178>
 8004d52:	9b02      	ldr	r3, [sp, #8]
 8004d54:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004d58:	6021      	str	r1, [r4, #0]
 8004d5a:	f109 0901 	add.w	r9, r9, #1
 8004d5e:	b11b      	cbz	r3, 8004d68 <_scanf_float+0x158>
 8004d60:	3b01      	subs	r3, #1
 8004d62:	3201      	adds	r2, #1
 8004d64:	9302      	str	r3, [sp, #8]
 8004d66:	60a2      	str	r2, [r4, #8]
 8004d68:	68a3      	ldr	r3, [r4, #8]
 8004d6a:	3b01      	subs	r3, #1
 8004d6c:	60a3      	str	r3, [r4, #8]
 8004d6e:	6923      	ldr	r3, [r4, #16]
 8004d70:	3301      	adds	r3, #1
 8004d72:	6123      	str	r3, [r4, #16]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	3b01      	subs	r3, #1
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	607b      	str	r3, [r7, #4]
 8004d7c:	f340 8084 	ble.w	8004e88 <_scanf_float+0x278>
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	3301      	adds	r3, #1
 8004d84:	603b      	str	r3, [r7, #0]
 8004d86:	e766      	b.n	8004c56 <_scanf_float+0x46>
 8004d88:	eb1a 0f05 	cmn.w	sl, r5
 8004d8c:	f47f af70 	bne.w	8004c70 <_scanf_float+0x60>
 8004d90:	6822      	ldr	r2, [r4, #0]
 8004d92:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004d96:	6022      	str	r2, [r4, #0]
 8004d98:	f806 3b01 	strb.w	r3, [r6], #1
 8004d9c:	e7e4      	b.n	8004d68 <_scanf_float+0x158>
 8004d9e:	6822      	ldr	r2, [r4, #0]
 8004da0:	0610      	lsls	r0, r2, #24
 8004da2:	f57f af65 	bpl.w	8004c70 <_scanf_float+0x60>
 8004da6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004daa:	e7f4      	b.n	8004d96 <_scanf_float+0x186>
 8004dac:	f1ba 0f00 	cmp.w	sl, #0
 8004db0:	d10e      	bne.n	8004dd0 <_scanf_float+0x1c0>
 8004db2:	f1b9 0f00 	cmp.w	r9, #0
 8004db6:	d10e      	bne.n	8004dd6 <_scanf_float+0x1c6>
 8004db8:	6822      	ldr	r2, [r4, #0]
 8004dba:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004dbe:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004dc2:	d108      	bne.n	8004dd6 <_scanf_float+0x1c6>
 8004dc4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004dc8:	6022      	str	r2, [r4, #0]
 8004dca:	f04f 0a01 	mov.w	sl, #1
 8004dce:	e7e3      	b.n	8004d98 <_scanf_float+0x188>
 8004dd0:	f1ba 0f02 	cmp.w	sl, #2
 8004dd4:	d055      	beq.n	8004e82 <_scanf_float+0x272>
 8004dd6:	2d01      	cmp	r5, #1
 8004dd8:	d002      	beq.n	8004de0 <_scanf_float+0x1d0>
 8004dda:	2d04      	cmp	r5, #4
 8004ddc:	f47f af48 	bne.w	8004c70 <_scanf_float+0x60>
 8004de0:	3501      	adds	r5, #1
 8004de2:	b2ed      	uxtb	r5, r5
 8004de4:	e7d8      	b.n	8004d98 <_scanf_float+0x188>
 8004de6:	f1ba 0f01 	cmp.w	sl, #1
 8004dea:	f47f af41 	bne.w	8004c70 <_scanf_float+0x60>
 8004dee:	f04f 0a02 	mov.w	sl, #2
 8004df2:	e7d1      	b.n	8004d98 <_scanf_float+0x188>
 8004df4:	b97d      	cbnz	r5, 8004e16 <_scanf_float+0x206>
 8004df6:	f1b9 0f00 	cmp.w	r9, #0
 8004dfa:	f47f af3c 	bne.w	8004c76 <_scanf_float+0x66>
 8004dfe:	6822      	ldr	r2, [r4, #0]
 8004e00:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004e04:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004e08:	f47f af39 	bne.w	8004c7e <_scanf_float+0x6e>
 8004e0c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004e10:	6022      	str	r2, [r4, #0]
 8004e12:	2501      	movs	r5, #1
 8004e14:	e7c0      	b.n	8004d98 <_scanf_float+0x188>
 8004e16:	2d03      	cmp	r5, #3
 8004e18:	d0e2      	beq.n	8004de0 <_scanf_float+0x1d0>
 8004e1a:	2d05      	cmp	r5, #5
 8004e1c:	e7de      	b.n	8004ddc <_scanf_float+0x1cc>
 8004e1e:	2d02      	cmp	r5, #2
 8004e20:	f47f af26 	bne.w	8004c70 <_scanf_float+0x60>
 8004e24:	2503      	movs	r5, #3
 8004e26:	e7b7      	b.n	8004d98 <_scanf_float+0x188>
 8004e28:	2d06      	cmp	r5, #6
 8004e2a:	f47f af21 	bne.w	8004c70 <_scanf_float+0x60>
 8004e2e:	2507      	movs	r5, #7
 8004e30:	e7b2      	b.n	8004d98 <_scanf_float+0x188>
 8004e32:	6822      	ldr	r2, [r4, #0]
 8004e34:	0591      	lsls	r1, r2, #22
 8004e36:	f57f af1b 	bpl.w	8004c70 <_scanf_float+0x60>
 8004e3a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004e3e:	6022      	str	r2, [r4, #0]
 8004e40:	f8cd 9004 	str.w	r9, [sp, #4]
 8004e44:	e7a8      	b.n	8004d98 <_scanf_float+0x188>
 8004e46:	6822      	ldr	r2, [r4, #0]
 8004e48:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004e4c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004e50:	d006      	beq.n	8004e60 <_scanf_float+0x250>
 8004e52:	0550      	lsls	r0, r2, #21
 8004e54:	f57f af0c 	bpl.w	8004c70 <_scanf_float+0x60>
 8004e58:	f1b9 0f00 	cmp.w	r9, #0
 8004e5c:	f43f af0f 	beq.w	8004c7e <_scanf_float+0x6e>
 8004e60:	0591      	lsls	r1, r2, #22
 8004e62:	bf58      	it	pl
 8004e64:	9901      	ldrpl	r1, [sp, #4]
 8004e66:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004e6a:	bf58      	it	pl
 8004e6c:	eba9 0101 	subpl.w	r1, r9, r1
 8004e70:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004e74:	bf58      	it	pl
 8004e76:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004e7a:	6022      	str	r2, [r4, #0]
 8004e7c:	f04f 0900 	mov.w	r9, #0
 8004e80:	e78a      	b.n	8004d98 <_scanf_float+0x188>
 8004e82:	f04f 0a03 	mov.w	sl, #3
 8004e86:	e787      	b.n	8004d98 <_scanf_float+0x188>
 8004e88:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004e8c:	4639      	mov	r1, r7
 8004e8e:	4640      	mov	r0, r8
 8004e90:	4798      	blx	r3
 8004e92:	2800      	cmp	r0, #0
 8004e94:	f43f aedf 	beq.w	8004c56 <_scanf_float+0x46>
 8004e98:	e6ea      	b.n	8004c70 <_scanf_float+0x60>
 8004e9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004e9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004ea2:	463a      	mov	r2, r7
 8004ea4:	4640      	mov	r0, r8
 8004ea6:	4798      	blx	r3
 8004ea8:	6923      	ldr	r3, [r4, #16]
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	6123      	str	r3, [r4, #16]
 8004eae:	e6ec      	b.n	8004c8a <_scanf_float+0x7a>
 8004eb0:	1e6b      	subs	r3, r5, #1
 8004eb2:	2b06      	cmp	r3, #6
 8004eb4:	d825      	bhi.n	8004f02 <_scanf_float+0x2f2>
 8004eb6:	2d02      	cmp	r5, #2
 8004eb8:	d836      	bhi.n	8004f28 <_scanf_float+0x318>
 8004eba:	455e      	cmp	r6, fp
 8004ebc:	f67f aee8 	bls.w	8004c90 <_scanf_float+0x80>
 8004ec0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004ec4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004ec8:	463a      	mov	r2, r7
 8004eca:	4640      	mov	r0, r8
 8004ecc:	4798      	blx	r3
 8004ece:	6923      	ldr	r3, [r4, #16]
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	6123      	str	r3, [r4, #16]
 8004ed4:	e7f1      	b.n	8004eba <_scanf_float+0x2aa>
 8004ed6:	9802      	ldr	r0, [sp, #8]
 8004ed8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004edc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004ee0:	9002      	str	r0, [sp, #8]
 8004ee2:	463a      	mov	r2, r7
 8004ee4:	4640      	mov	r0, r8
 8004ee6:	4798      	blx	r3
 8004ee8:	6923      	ldr	r3, [r4, #16]
 8004eea:	3b01      	subs	r3, #1
 8004eec:	6123      	str	r3, [r4, #16]
 8004eee:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ef2:	fa5f fa8a 	uxtb.w	sl, sl
 8004ef6:	f1ba 0f02 	cmp.w	sl, #2
 8004efa:	d1ec      	bne.n	8004ed6 <_scanf_float+0x2c6>
 8004efc:	3d03      	subs	r5, #3
 8004efe:	b2ed      	uxtb	r5, r5
 8004f00:	1b76      	subs	r6, r6, r5
 8004f02:	6823      	ldr	r3, [r4, #0]
 8004f04:	05da      	lsls	r2, r3, #23
 8004f06:	d52f      	bpl.n	8004f68 <_scanf_float+0x358>
 8004f08:	055b      	lsls	r3, r3, #21
 8004f0a:	d510      	bpl.n	8004f2e <_scanf_float+0x31e>
 8004f0c:	455e      	cmp	r6, fp
 8004f0e:	f67f aebf 	bls.w	8004c90 <_scanf_float+0x80>
 8004f12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004f1a:	463a      	mov	r2, r7
 8004f1c:	4640      	mov	r0, r8
 8004f1e:	4798      	blx	r3
 8004f20:	6923      	ldr	r3, [r4, #16]
 8004f22:	3b01      	subs	r3, #1
 8004f24:	6123      	str	r3, [r4, #16]
 8004f26:	e7f1      	b.n	8004f0c <_scanf_float+0x2fc>
 8004f28:	46aa      	mov	sl, r5
 8004f2a:	9602      	str	r6, [sp, #8]
 8004f2c:	e7df      	b.n	8004eee <_scanf_float+0x2de>
 8004f2e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004f32:	6923      	ldr	r3, [r4, #16]
 8004f34:	2965      	cmp	r1, #101	; 0x65
 8004f36:	f103 33ff 	add.w	r3, r3, #4294967295
 8004f3a:	f106 35ff 	add.w	r5, r6, #4294967295
 8004f3e:	6123      	str	r3, [r4, #16]
 8004f40:	d00c      	beq.n	8004f5c <_scanf_float+0x34c>
 8004f42:	2945      	cmp	r1, #69	; 0x45
 8004f44:	d00a      	beq.n	8004f5c <_scanf_float+0x34c>
 8004f46:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f4a:	463a      	mov	r2, r7
 8004f4c:	4640      	mov	r0, r8
 8004f4e:	4798      	blx	r3
 8004f50:	6923      	ldr	r3, [r4, #16]
 8004f52:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004f56:	3b01      	subs	r3, #1
 8004f58:	1eb5      	subs	r5, r6, #2
 8004f5a:	6123      	str	r3, [r4, #16]
 8004f5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f60:	463a      	mov	r2, r7
 8004f62:	4640      	mov	r0, r8
 8004f64:	4798      	blx	r3
 8004f66:	462e      	mov	r6, r5
 8004f68:	6825      	ldr	r5, [r4, #0]
 8004f6a:	f015 0510 	ands.w	r5, r5, #16
 8004f6e:	d159      	bne.n	8005024 <_scanf_float+0x414>
 8004f70:	7035      	strb	r5, [r6, #0]
 8004f72:	6823      	ldr	r3, [r4, #0]
 8004f74:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004f78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f7c:	d11b      	bne.n	8004fb6 <_scanf_float+0x3a6>
 8004f7e:	9b01      	ldr	r3, [sp, #4]
 8004f80:	454b      	cmp	r3, r9
 8004f82:	eba3 0209 	sub.w	r2, r3, r9
 8004f86:	d123      	bne.n	8004fd0 <_scanf_float+0x3c0>
 8004f88:	2200      	movs	r2, #0
 8004f8a:	4659      	mov	r1, fp
 8004f8c:	4640      	mov	r0, r8
 8004f8e:	f000 ff29 	bl	8005de4 <_strtod_r>
 8004f92:	6822      	ldr	r2, [r4, #0]
 8004f94:	9b03      	ldr	r3, [sp, #12]
 8004f96:	f012 0f02 	tst.w	r2, #2
 8004f9a:	ec57 6b10 	vmov	r6, r7, d0
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	d021      	beq.n	8004fe6 <_scanf_float+0x3d6>
 8004fa2:	9903      	ldr	r1, [sp, #12]
 8004fa4:	1d1a      	adds	r2, r3, #4
 8004fa6:	600a      	str	r2, [r1, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	e9c3 6700 	strd	r6, r7, [r3]
 8004fae:	68e3      	ldr	r3, [r4, #12]
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	60e3      	str	r3, [r4, #12]
 8004fb4:	e66d      	b.n	8004c92 <_scanf_float+0x82>
 8004fb6:	9b04      	ldr	r3, [sp, #16]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d0e5      	beq.n	8004f88 <_scanf_float+0x378>
 8004fbc:	9905      	ldr	r1, [sp, #20]
 8004fbe:	230a      	movs	r3, #10
 8004fc0:	462a      	mov	r2, r5
 8004fc2:	3101      	adds	r1, #1
 8004fc4:	4640      	mov	r0, r8
 8004fc6:	f000 ff95 	bl	8005ef4 <_strtol_r>
 8004fca:	9b04      	ldr	r3, [sp, #16]
 8004fcc:	9e05      	ldr	r6, [sp, #20]
 8004fce:	1ac2      	subs	r2, r0, r3
 8004fd0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004fd4:	429e      	cmp	r6, r3
 8004fd6:	bf28      	it	cs
 8004fd8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004fdc:	4912      	ldr	r1, [pc, #72]	; (8005028 <_scanf_float+0x418>)
 8004fde:	4630      	mov	r0, r6
 8004fe0:	f000 f82c 	bl	800503c <siprintf>
 8004fe4:	e7d0      	b.n	8004f88 <_scanf_float+0x378>
 8004fe6:	9903      	ldr	r1, [sp, #12]
 8004fe8:	f012 0f04 	tst.w	r2, #4
 8004fec:	f103 0204 	add.w	r2, r3, #4
 8004ff0:	600a      	str	r2, [r1, #0]
 8004ff2:	d1d9      	bne.n	8004fa8 <_scanf_float+0x398>
 8004ff4:	f8d3 8000 	ldr.w	r8, [r3]
 8004ff8:	ee10 2a10 	vmov	r2, s0
 8004ffc:	ee10 0a10 	vmov	r0, s0
 8005000:	463b      	mov	r3, r7
 8005002:	4639      	mov	r1, r7
 8005004:	f7fb fdb2 	bl	8000b6c <__aeabi_dcmpun>
 8005008:	b128      	cbz	r0, 8005016 <_scanf_float+0x406>
 800500a:	4808      	ldr	r0, [pc, #32]	; (800502c <_scanf_float+0x41c>)
 800500c:	f000 f810 	bl	8005030 <nanf>
 8005010:	ed88 0a00 	vstr	s0, [r8]
 8005014:	e7cb      	b.n	8004fae <_scanf_float+0x39e>
 8005016:	4630      	mov	r0, r6
 8005018:	4639      	mov	r1, r7
 800501a:	f7fb fe05 	bl	8000c28 <__aeabi_d2f>
 800501e:	f8c8 0000 	str.w	r0, [r8]
 8005022:	e7c4      	b.n	8004fae <_scanf_float+0x39e>
 8005024:	2500      	movs	r5, #0
 8005026:	e634      	b.n	8004c92 <_scanf_float+0x82>
 8005028:	080095b6 	.word	0x080095b6
 800502c:	080099db 	.word	0x080099db

08005030 <nanf>:
 8005030:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005038 <nanf+0x8>
 8005034:	4770      	bx	lr
 8005036:	bf00      	nop
 8005038:	7fc00000 	.word	0x7fc00000

0800503c <siprintf>:
 800503c:	b40e      	push	{r1, r2, r3}
 800503e:	b500      	push	{lr}
 8005040:	b09c      	sub	sp, #112	; 0x70
 8005042:	ab1d      	add	r3, sp, #116	; 0x74
 8005044:	9002      	str	r0, [sp, #8]
 8005046:	9006      	str	r0, [sp, #24]
 8005048:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800504c:	4809      	ldr	r0, [pc, #36]	; (8005074 <siprintf+0x38>)
 800504e:	9107      	str	r1, [sp, #28]
 8005050:	9104      	str	r1, [sp, #16]
 8005052:	4909      	ldr	r1, [pc, #36]	; (8005078 <siprintf+0x3c>)
 8005054:	f853 2b04 	ldr.w	r2, [r3], #4
 8005058:	9105      	str	r1, [sp, #20]
 800505a:	6800      	ldr	r0, [r0, #0]
 800505c:	9301      	str	r3, [sp, #4]
 800505e:	a902      	add	r1, sp, #8
 8005060:	f002 ffaa 	bl	8007fb8 <_svfiprintf_r>
 8005064:	9b02      	ldr	r3, [sp, #8]
 8005066:	2200      	movs	r2, #0
 8005068:	701a      	strb	r2, [r3, #0]
 800506a:	b01c      	add	sp, #112	; 0x70
 800506c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005070:	b003      	add	sp, #12
 8005072:	4770      	bx	lr
 8005074:	2000000c 	.word	0x2000000c
 8005078:	ffff0208 	.word	0xffff0208

0800507c <siscanf>:
 800507c:	b40e      	push	{r1, r2, r3}
 800507e:	b510      	push	{r4, lr}
 8005080:	b09f      	sub	sp, #124	; 0x7c
 8005082:	ac21      	add	r4, sp, #132	; 0x84
 8005084:	f44f 7101 	mov.w	r1, #516	; 0x204
 8005088:	f854 2b04 	ldr.w	r2, [r4], #4
 800508c:	9201      	str	r2, [sp, #4]
 800508e:	f8ad 101c 	strh.w	r1, [sp, #28]
 8005092:	9004      	str	r0, [sp, #16]
 8005094:	9008      	str	r0, [sp, #32]
 8005096:	f7fb f8bb 	bl	8000210 <strlen>
 800509a:	4b0c      	ldr	r3, [pc, #48]	; (80050cc <siscanf+0x50>)
 800509c:	9005      	str	r0, [sp, #20]
 800509e:	9009      	str	r0, [sp, #36]	; 0x24
 80050a0:	930d      	str	r3, [sp, #52]	; 0x34
 80050a2:	480b      	ldr	r0, [pc, #44]	; (80050d0 <siscanf+0x54>)
 80050a4:	9a01      	ldr	r2, [sp, #4]
 80050a6:	6800      	ldr	r0, [r0, #0]
 80050a8:	9403      	str	r4, [sp, #12]
 80050aa:	2300      	movs	r3, #0
 80050ac:	9311      	str	r3, [sp, #68]	; 0x44
 80050ae:	9316      	str	r3, [sp, #88]	; 0x58
 80050b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80050b4:	f8ad 301e 	strh.w	r3, [sp, #30]
 80050b8:	a904      	add	r1, sp, #16
 80050ba:	4623      	mov	r3, r4
 80050bc:	f003 f8d6 	bl	800826c <__ssvfiscanf_r>
 80050c0:	b01f      	add	sp, #124	; 0x7c
 80050c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050c6:	b003      	add	sp, #12
 80050c8:	4770      	bx	lr
 80050ca:	bf00      	nop
 80050cc:	080050f7 	.word	0x080050f7
 80050d0:	2000000c 	.word	0x2000000c

080050d4 <__sread>:
 80050d4:	b510      	push	{r4, lr}
 80050d6:	460c      	mov	r4, r1
 80050d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050dc:	f003 fb90 	bl	8008800 <_read_r>
 80050e0:	2800      	cmp	r0, #0
 80050e2:	bfab      	itete	ge
 80050e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80050e6:	89a3      	ldrhlt	r3, [r4, #12]
 80050e8:	181b      	addge	r3, r3, r0
 80050ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80050ee:	bfac      	ite	ge
 80050f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80050f2:	81a3      	strhlt	r3, [r4, #12]
 80050f4:	bd10      	pop	{r4, pc}

080050f6 <__seofread>:
 80050f6:	2000      	movs	r0, #0
 80050f8:	4770      	bx	lr

080050fa <__swrite>:
 80050fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050fe:	461f      	mov	r7, r3
 8005100:	898b      	ldrh	r3, [r1, #12]
 8005102:	05db      	lsls	r3, r3, #23
 8005104:	4605      	mov	r5, r0
 8005106:	460c      	mov	r4, r1
 8005108:	4616      	mov	r6, r2
 800510a:	d505      	bpl.n	8005118 <__swrite+0x1e>
 800510c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005110:	2302      	movs	r3, #2
 8005112:	2200      	movs	r2, #0
 8005114:	f002 f902 	bl	800731c <_lseek_r>
 8005118:	89a3      	ldrh	r3, [r4, #12]
 800511a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800511e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005122:	81a3      	strh	r3, [r4, #12]
 8005124:	4632      	mov	r2, r6
 8005126:	463b      	mov	r3, r7
 8005128:	4628      	mov	r0, r5
 800512a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800512e:	f000 bee3 	b.w	8005ef8 <_write_r>

08005132 <__sseek>:
 8005132:	b510      	push	{r4, lr}
 8005134:	460c      	mov	r4, r1
 8005136:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800513a:	f002 f8ef 	bl	800731c <_lseek_r>
 800513e:	1c43      	adds	r3, r0, #1
 8005140:	89a3      	ldrh	r3, [r4, #12]
 8005142:	bf15      	itete	ne
 8005144:	6560      	strne	r0, [r4, #84]	; 0x54
 8005146:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800514a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800514e:	81a3      	strheq	r3, [r4, #12]
 8005150:	bf18      	it	ne
 8005152:	81a3      	strhne	r3, [r4, #12]
 8005154:	bd10      	pop	{r4, pc}

08005156 <__sclose>:
 8005156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800515a:	f000 bedf 	b.w	8005f1c <_close_r>

0800515e <strcpy>:
 800515e:	4603      	mov	r3, r0
 8005160:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005164:	f803 2b01 	strb.w	r2, [r3], #1
 8005168:	2a00      	cmp	r2, #0
 800516a:	d1f9      	bne.n	8005160 <strcpy+0x2>
 800516c:	4770      	bx	lr

0800516e <strstr>:
 800516e:	780a      	ldrb	r2, [r1, #0]
 8005170:	b570      	push	{r4, r5, r6, lr}
 8005172:	b96a      	cbnz	r2, 8005190 <strstr+0x22>
 8005174:	bd70      	pop	{r4, r5, r6, pc}
 8005176:	429a      	cmp	r2, r3
 8005178:	d109      	bne.n	800518e <strstr+0x20>
 800517a:	460c      	mov	r4, r1
 800517c:	4605      	mov	r5, r0
 800517e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005182:	2b00      	cmp	r3, #0
 8005184:	d0f6      	beq.n	8005174 <strstr+0x6>
 8005186:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800518a:	429e      	cmp	r6, r3
 800518c:	d0f7      	beq.n	800517e <strstr+0x10>
 800518e:	3001      	adds	r0, #1
 8005190:	7803      	ldrb	r3, [r0, #0]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1ef      	bne.n	8005176 <strstr+0x8>
 8005196:	4618      	mov	r0, r3
 8005198:	e7ec      	b.n	8005174 <strstr+0x6>

0800519a <sulp>:
 800519a:	b570      	push	{r4, r5, r6, lr}
 800519c:	4604      	mov	r4, r0
 800519e:	460d      	mov	r5, r1
 80051a0:	ec45 4b10 	vmov	d0, r4, r5
 80051a4:	4616      	mov	r6, r2
 80051a6:	f002 fc65 	bl	8007a74 <__ulp>
 80051aa:	ec51 0b10 	vmov	r0, r1, d0
 80051ae:	b17e      	cbz	r6, 80051d0 <sulp+0x36>
 80051b0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80051b4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	dd09      	ble.n	80051d0 <sulp+0x36>
 80051bc:	051b      	lsls	r3, r3, #20
 80051be:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80051c2:	2400      	movs	r4, #0
 80051c4:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80051c8:	4622      	mov	r2, r4
 80051ca:	462b      	mov	r3, r5
 80051cc:	f7fb fa34 	bl	8000638 <__aeabi_dmul>
 80051d0:	bd70      	pop	{r4, r5, r6, pc}
 80051d2:	0000      	movs	r0, r0
 80051d4:	0000      	movs	r0, r0
	...

080051d8 <_strtod_l>:
 80051d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051dc:	ed2d 8b02 	vpush	{d8}
 80051e0:	b09d      	sub	sp, #116	; 0x74
 80051e2:	461f      	mov	r7, r3
 80051e4:	2300      	movs	r3, #0
 80051e6:	9318      	str	r3, [sp, #96]	; 0x60
 80051e8:	4ba2      	ldr	r3, [pc, #648]	; (8005474 <_strtod_l+0x29c>)
 80051ea:	9213      	str	r2, [sp, #76]	; 0x4c
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	9305      	str	r3, [sp, #20]
 80051f0:	4604      	mov	r4, r0
 80051f2:	4618      	mov	r0, r3
 80051f4:	4688      	mov	r8, r1
 80051f6:	f7fb f80b 	bl	8000210 <strlen>
 80051fa:	f04f 0a00 	mov.w	sl, #0
 80051fe:	4605      	mov	r5, r0
 8005200:	f04f 0b00 	mov.w	fp, #0
 8005204:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005208:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800520a:	781a      	ldrb	r2, [r3, #0]
 800520c:	2a2b      	cmp	r2, #43	; 0x2b
 800520e:	d04e      	beq.n	80052ae <_strtod_l+0xd6>
 8005210:	d83b      	bhi.n	800528a <_strtod_l+0xb2>
 8005212:	2a0d      	cmp	r2, #13
 8005214:	d834      	bhi.n	8005280 <_strtod_l+0xa8>
 8005216:	2a08      	cmp	r2, #8
 8005218:	d834      	bhi.n	8005284 <_strtod_l+0xac>
 800521a:	2a00      	cmp	r2, #0
 800521c:	d03e      	beq.n	800529c <_strtod_l+0xc4>
 800521e:	2300      	movs	r3, #0
 8005220:	930a      	str	r3, [sp, #40]	; 0x28
 8005222:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8005224:	7833      	ldrb	r3, [r6, #0]
 8005226:	2b30      	cmp	r3, #48	; 0x30
 8005228:	f040 80b0 	bne.w	800538c <_strtod_l+0x1b4>
 800522c:	7873      	ldrb	r3, [r6, #1]
 800522e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005232:	2b58      	cmp	r3, #88	; 0x58
 8005234:	d168      	bne.n	8005308 <_strtod_l+0x130>
 8005236:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005238:	9301      	str	r3, [sp, #4]
 800523a:	ab18      	add	r3, sp, #96	; 0x60
 800523c:	9702      	str	r7, [sp, #8]
 800523e:	9300      	str	r3, [sp, #0]
 8005240:	4a8d      	ldr	r2, [pc, #564]	; (8005478 <_strtod_l+0x2a0>)
 8005242:	ab19      	add	r3, sp, #100	; 0x64
 8005244:	a917      	add	r1, sp, #92	; 0x5c
 8005246:	4620      	mov	r0, r4
 8005248:	f001 fd5c 	bl	8006d04 <__gethex>
 800524c:	f010 0707 	ands.w	r7, r0, #7
 8005250:	4605      	mov	r5, r0
 8005252:	d005      	beq.n	8005260 <_strtod_l+0x88>
 8005254:	2f06      	cmp	r7, #6
 8005256:	d12c      	bne.n	80052b2 <_strtod_l+0xda>
 8005258:	3601      	adds	r6, #1
 800525a:	2300      	movs	r3, #0
 800525c:	9617      	str	r6, [sp, #92]	; 0x5c
 800525e:	930a      	str	r3, [sp, #40]	; 0x28
 8005260:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005262:	2b00      	cmp	r3, #0
 8005264:	f040 8590 	bne.w	8005d88 <_strtod_l+0xbb0>
 8005268:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800526a:	b1eb      	cbz	r3, 80052a8 <_strtod_l+0xd0>
 800526c:	4652      	mov	r2, sl
 800526e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005272:	ec43 2b10 	vmov	d0, r2, r3
 8005276:	b01d      	add	sp, #116	; 0x74
 8005278:	ecbd 8b02 	vpop	{d8}
 800527c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005280:	2a20      	cmp	r2, #32
 8005282:	d1cc      	bne.n	800521e <_strtod_l+0x46>
 8005284:	3301      	adds	r3, #1
 8005286:	9317      	str	r3, [sp, #92]	; 0x5c
 8005288:	e7be      	b.n	8005208 <_strtod_l+0x30>
 800528a:	2a2d      	cmp	r2, #45	; 0x2d
 800528c:	d1c7      	bne.n	800521e <_strtod_l+0x46>
 800528e:	2201      	movs	r2, #1
 8005290:	920a      	str	r2, [sp, #40]	; 0x28
 8005292:	1c5a      	adds	r2, r3, #1
 8005294:	9217      	str	r2, [sp, #92]	; 0x5c
 8005296:	785b      	ldrb	r3, [r3, #1]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1c2      	bne.n	8005222 <_strtod_l+0x4a>
 800529c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800529e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	f040 856e 	bne.w	8005d84 <_strtod_l+0xbac>
 80052a8:	4652      	mov	r2, sl
 80052aa:	465b      	mov	r3, fp
 80052ac:	e7e1      	b.n	8005272 <_strtod_l+0x9a>
 80052ae:	2200      	movs	r2, #0
 80052b0:	e7ee      	b.n	8005290 <_strtod_l+0xb8>
 80052b2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80052b4:	b13a      	cbz	r2, 80052c6 <_strtod_l+0xee>
 80052b6:	2135      	movs	r1, #53	; 0x35
 80052b8:	a81a      	add	r0, sp, #104	; 0x68
 80052ba:	f002 fce6 	bl	8007c8a <__copybits>
 80052be:	9918      	ldr	r1, [sp, #96]	; 0x60
 80052c0:	4620      	mov	r0, r4
 80052c2:	f002 f8a5 	bl	8007410 <_Bfree>
 80052c6:	3f01      	subs	r7, #1
 80052c8:	2f04      	cmp	r7, #4
 80052ca:	d806      	bhi.n	80052da <_strtod_l+0x102>
 80052cc:	e8df f007 	tbb	[pc, r7]
 80052d0:	1714030a 	.word	0x1714030a
 80052d4:	0a          	.byte	0x0a
 80052d5:	00          	.byte	0x00
 80052d6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80052da:	0728      	lsls	r0, r5, #28
 80052dc:	d5c0      	bpl.n	8005260 <_strtod_l+0x88>
 80052de:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80052e2:	e7bd      	b.n	8005260 <_strtod_l+0x88>
 80052e4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80052e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80052ea:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80052ee:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80052f2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80052f6:	e7f0      	b.n	80052da <_strtod_l+0x102>
 80052f8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800547c <_strtod_l+0x2a4>
 80052fc:	e7ed      	b.n	80052da <_strtod_l+0x102>
 80052fe:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005302:	f04f 3aff 	mov.w	sl, #4294967295
 8005306:	e7e8      	b.n	80052da <_strtod_l+0x102>
 8005308:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800530a:	1c5a      	adds	r2, r3, #1
 800530c:	9217      	str	r2, [sp, #92]	; 0x5c
 800530e:	785b      	ldrb	r3, [r3, #1]
 8005310:	2b30      	cmp	r3, #48	; 0x30
 8005312:	d0f9      	beq.n	8005308 <_strtod_l+0x130>
 8005314:	2b00      	cmp	r3, #0
 8005316:	d0a3      	beq.n	8005260 <_strtod_l+0x88>
 8005318:	2301      	movs	r3, #1
 800531a:	f04f 0900 	mov.w	r9, #0
 800531e:	9304      	str	r3, [sp, #16]
 8005320:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005322:	9308      	str	r3, [sp, #32]
 8005324:	f8cd 901c 	str.w	r9, [sp, #28]
 8005328:	464f      	mov	r7, r9
 800532a:	220a      	movs	r2, #10
 800532c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800532e:	7806      	ldrb	r6, [r0, #0]
 8005330:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8005334:	b2d9      	uxtb	r1, r3
 8005336:	2909      	cmp	r1, #9
 8005338:	d92a      	bls.n	8005390 <_strtod_l+0x1b8>
 800533a:	9905      	ldr	r1, [sp, #20]
 800533c:	462a      	mov	r2, r5
 800533e:	f003 fac3 	bl	80088c8 <strncmp>
 8005342:	b398      	cbz	r0, 80053ac <_strtod_l+0x1d4>
 8005344:	2000      	movs	r0, #0
 8005346:	4632      	mov	r2, r6
 8005348:	463d      	mov	r5, r7
 800534a:	9005      	str	r0, [sp, #20]
 800534c:	4603      	mov	r3, r0
 800534e:	2a65      	cmp	r2, #101	; 0x65
 8005350:	d001      	beq.n	8005356 <_strtod_l+0x17e>
 8005352:	2a45      	cmp	r2, #69	; 0x45
 8005354:	d118      	bne.n	8005388 <_strtod_l+0x1b0>
 8005356:	b91d      	cbnz	r5, 8005360 <_strtod_l+0x188>
 8005358:	9a04      	ldr	r2, [sp, #16]
 800535a:	4302      	orrs	r2, r0
 800535c:	d09e      	beq.n	800529c <_strtod_l+0xc4>
 800535e:	2500      	movs	r5, #0
 8005360:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8005364:	f108 0201 	add.w	r2, r8, #1
 8005368:	9217      	str	r2, [sp, #92]	; 0x5c
 800536a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800536e:	2a2b      	cmp	r2, #43	; 0x2b
 8005370:	d075      	beq.n	800545e <_strtod_l+0x286>
 8005372:	2a2d      	cmp	r2, #45	; 0x2d
 8005374:	d07b      	beq.n	800546e <_strtod_l+0x296>
 8005376:	f04f 0c00 	mov.w	ip, #0
 800537a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800537e:	2909      	cmp	r1, #9
 8005380:	f240 8082 	bls.w	8005488 <_strtod_l+0x2b0>
 8005384:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005388:	2600      	movs	r6, #0
 800538a:	e09d      	b.n	80054c8 <_strtod_l+0x2f0>
 800538c:	2300      	movs	r3, #0
 800538e:	e7c4      	b.n	800531a <_strtod_l+0x142>
 8005390:	2f08      	cmp	r7, #8
 8005392:	bfd8      	it	le
 8005394:	9907      	ldrle	r1, [sp, #28]
 8005396:	f100 0001 	add.w	r0, r0, #1
 800539a:	bfda      	itte	le
 800539c:	fb02 3301 	mlale	r3, r2, r1, r3
 80053a0:	9307      	strle	r3, [sp, #28]
 80053a2:	fb02 3909 	mlagt	r9, r2, r9, r3
 80053a6:	3701      	adds	r7, #1
 80053a8:	9017      	str	r0, [sp, #92]	; 0x5c
 80053aa:	e7bf      	b.n	800532c <_strtod_l+0x154>
 80053ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80053ae:	195a      	adds	r2, r3, r5
 80053b0:	9217      	str	r2, [sp, #92]	; 0x5c
 80053b2:	5d5a      	ldrb	r2, [r3, r5]
 80053b4:	2f00      	cmp	r7, #0
 80053b6:	d037      	beq.n	8005428 <_strtod_l+0x250>
 80053b8:	9005      	str	r0, [sp, #20]
 80053ba:	463d      	mov	r5, r7
 80053bc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80053c0:	2b09      	cmp	r3, #9
 80053c2:	d912      	bls.n	80053ea <_strtod_l+0x212>
 80053c4:	2301      	movs	r3, #1
 80053c6:	e7c2      	b.n	800534e <_strtod_l+0x176>
 80053c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80053ca:	1c5a      	adds	r2, r3, #1
 80053cc:	9217      	str	r2, [sp, #92]	; 0x5c
 80053ce:	785a      	ldrb	r2, [r3, #1]
 80053d0:	3001      	adds	r0, #1
 80053d2:	2a30      	cmp	r2, #48	; 0x30
 80053d4:	d0f8      	beq.n	80053c8 <_strtod_l+0x1f0>
 80053d6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80053da:	2b08      	cmp	r3, #8
 80053dc:	f200 84d9 	bhi.w	8005d92 <_strtod_l+0xbba>
 80053e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80053e2:	9005      	str	r0, [sp, #20]
 80053e4:	2000      	movs	r0, #0
 80053e6:	9308      	str	r3, [sp, #32]
 80053e8:	4605      	mov	r5, r0
 80053ea:	3a30      	subs	r2, #48	; 0x30
 80053ec:	f100 0301 	add.w	r3, r0, #1
 80053f0:	d014      	beq.n	800541c <_strtod_l+0x244>
 80053f2:	9905      	ldr	r1, [sp, #20]
 80053f4:	4419      	add	r1, r3
 80053f6:	9105      	str	r1, [sp, #20]
 80053f8:	462b      	mov	r3, r5
 80053fa:	eb00 0e05 	add.w	lr, r0, r5
 80053fe:	210a      	movs	r1, #10
 8005400:	4573      	cmp	r3, lr
 8005402:	d113      	bne.n	800542c <_strtod_l+0x254>
 8005404:	182b      	adds	r3, r5, r0
 8005406:	2b08      	cmp	r3, #8
 8005408:	f105 0501 	add.w	r5, r5, #1
 800540c:	4405      	add	r5, r0
 800540e:	dc1c      	bgt.n	800544a <_strtod_l+0x272>
 8005410:	9907      	ldr	r1, [sp, #28]
 8005412:	230a      	movs	r3, #10
 8005414:	fb03 2301 	mla	r3, r3, r1, r2
 8005418:	9307      	str	r3, [sp, #28]
 800541a:	2300      	movs	r3, #0
 800541c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800541e:	1c51      	adds	r1, r2, #1
 8005420:	9117      	str	r1, [sp, #92]	; 0x5c
 8005422:	7852      	ldrb	r2, [r2, #1]
 8005424:	4618      	mov	r0, r3
 8005426:	e7c9      	b.n	80053bc <_strtod_l+0x1e4>
 8005428:	4638      	mov	r0, r7
 800542a:	e7d2      	b.n	80053d2 <_strtod_l+0x1fa>
 800542c:	2b08      	cmp	r3, #8
 800542e:	dc04      	bgt.n	800543a <_strtod_l+0x262>
 8005430:	9e07      	ldr	r6, [sp, #28]
 8005432:	434e      	muls	r6, r1
 8005434:	9607      	str	r6, [sp, #28]
 8005436:	3301      	adds	r3, #1
 8005438:	e7e2      	b.n	8005400 <_strtod_l+0x228>
 800543a:	f103 0c01 	add.w	ip, r3, #1
 800543e:	f1bc 0f10 	cmp.w	ip, #16
 8005442:	bfd8      	it	le
 8005444:	fb01 f909 	mulle.w	r9, r1, r9
 8005448:	e7f5      	b.n	8005436 <_strtod_l+0x25e>
 800544a:	2d10      	cmp	r5, #16
 800544c:	bfdc      	itt	le
 800544e:	230a      	movle	r3, #10
 8005450:	fb03 2909 	mlale	r9, r3, r9, r2
 8005454:	e7e1      	b.n	800541a <_strtod_l+0x242>
 8005456:	2300      	movs	r3, #0
 8005458:	9305      	str	r3, [sp, #20]
 800545a:	2301      	movs	r3, #1
 800545c:	e77c      	b.n	8005358 <_strtod_l+0x180>
 800545e:	f04f 0c00 	mov.w	ip, #0
 8005462:	f108 0202 	add.w	r2, r8, #2
 8005466:	9217      	str	r2, [sp, #92]	; 0x5c
 8005468:	f898 2002 	ldrb.w	r2, [r8, #2]
 800546c:	e785      	b.n	800537a <_strtod_l+0x1a2>
 800546e:	f04f 0c01 	mov.w	ip, #1
 8005472:	e7f6      	b.n	8005462 <_strtod_l+0x28a>
 8005474:	08009808 	.word	0x08009808
 8005478:	080095bc 	.word	0x080095bc
 800547c:	7ff00000 	.word	0x7ff00000
 8005480:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005482:	1c51      	adds	r1, r2, #1
 8005484:	9117      	str	r1, [sp, #92]	; 0x5c
 8005486:	7852      	ldrb	r2, [r2, #1]
 8005488:	2a30      	cmp	r2, #48	; 0x30
 800548a:	d0f9      	beq.n	8005480 <_strtod_l+0x2a8>
 800548c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005490:	2908      	cmp	r1, #8
 8005492:	f63f af79 	bhi.w	8005388 <_strtod_l+0x1b0>
 8005496:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800549a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800549c:	9206      	str	r2, [sp, #24]
 800549e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80054a0:	1c51      	adds	r1, r2, #1
 80054a2:	9117      	str	r1, [sp, #92]	; 0x5c
 80054a4:	7852      	ldrb	r2, [r2, #1]
 80054a6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80054aa:	2e09      	cmp	r6, #9
 80054ac:	d937      	bls.n	800551e <_strtod_l+0x346>
 80054ae:	9e06      	ldr	r6, [sp, #24]
 80054b0:	1b89      	subs	r1, r1, r6
 80054b2:	2908      	cmp	r1, #8
 80054b4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80054b8:	dc02      	bgt.n	80054c0 <_strtod_l+0x2e8>
 80054ba:	4576      	cmp	r6, lr
 80054bc:	bfa8      	it	ge
 80054be:	4676      	movge	r6, lr
 80054c0:	f1bc 0f00 	cmp.w	ip, #0
 80054c4:	d000      	beq.n	80054c8 <_strtod_l+0x2f0>
 80054c6:	4276      	negs	r6, r6
 80054c8:	2d00      	cmp	r5, #0
 80054ca:	d14d      	bne.n	8005568 <_strtod_l+0x390>
 80054cc:	9904      	ldr	r1, [sp, #16]
 80054ce:	4301      	orrs	r1, r0
 80054d0:	f47f aec6 	bne.w	8005260 <_strtod_l+0x88>
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	f47f aee1 	bne.w	800529c <_strtod_l+0xc4>
 80054da:	2a69      	cmp	r2, #105	; 0x69
 80054dc:	d027      	beq.n	800552e <_strtod_l+0x356>
 80054de:	dc24      	bgt.n	800552a <_strtod_l+0x352>
 80054e0:	2a49      	cmp	r2, #73	; 0x49
 80054e2:	d024      	beq.n	800552e <_strtod_l+0x356>
 80054e4:	2a4e      	cmp	r2, #78	; 0x4e
 80054e6:	f47f aed9 	bne.w	800529c <_strtod_l+0xc4>
 80054ea:	499f      	ldr	r1, [pc, #636]	; (8005768 <_strtod_l+0x590>)
 80054ec:	a817      	add	r0, sp, #92	; 0x5c
 80054ee:	f001 fe61 	bl	80071b4 <__match>
 80054f2:	2800      	cmp	r0, #0
 80054f4:	f43f aed2 	beq.w	800529c <_strtod_l+0xc4>
 80054f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80054fa:	781b      	ldrb	r3, [r3, #0]
 80054fc:	2b28      	cmp	r3, #40	; 0x28
 80054fe:	d12d      	bne.n	800555c <_strtod_l+0x384>
 8005500:	499a      	ldr	r1, [pc, #616]	; (800576c <_strtod_l+0x594>)
 8005502:	aa1a      	add	r2, sp, #104	; 0x68
 8005504:	a817      	add	r0, sp, #92	; 0x5c
 8005506:	f001 fe69 	bl	80071dc <__hexnan>
 800550a:	2805      	cmp	r0, #5
 800550c:	d126      	bne.n	800555c <_strtod_l+0x384>
 800550e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005510:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8005514:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005518:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800551c:	e6a0      	b.n	8005260 <_strtod_l+0x88>
 800551e:	210a      	movs	r1, #10
 8005520:	fb01 2e0e 	mla	lr, r1, lr, r2
 8005524:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005528:	e7b9      	b.n	800549e <_strtod_l+0x2c6>
 800552a:	2a6e      	cmp	r2, #110	; 0x6e
 800552c:	e7db      	b.n	80054e6 <_strtod_l+0x30e>
 800552e:	4990      	ldr	r1, [pc, #576]	; (8005770 <_strtod_l+0x598>)
 8005530:	a817      	add	r0, sp, #92	; 0x5c
 8005532:	f001 fe3f 	bl	80071b4 <__match>
 8005536:	2800      	cmp	r0, #0
 8005538:	f43f aeb0 	beq.w	800529c <_strtod_l+0xc4>
 800553c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800553e:	498d      	ldr	r1, [pc, #564]	; (8005774 <_strtod_l+0x59c>)
 8005540:	3b01      	subs	r3, #1
 8005542:	a817      	add	r0, sp, #92	; 0x5c
 8005544:	9317      	str	r3, [sp, #92]	; 0x5c
 8005546:	f001 fe35 	bl	80071b4 <__match>
 800554a:	b910      	cbnz	r0, 8005552 <_strtod_l+0x37a>
 800554c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800554e:	3301      	adds	r3, #1
 8005550:	9317      	str	r3, [sp, #92]	; 0x5c
 8005552:	f8df b230 	ldr.w	fp, [pc, #560]	; 8005784 <_strtod_l+0x5ac>
 8005556:	f04f 0a00 	mov.w	sl, #0
 800555a:	e681      	b.n	8005260 <_strtod_l+0x88>
 800555c:	4886      	ldr	r0, [pc, #536]	; (8005778 <_strtod_l+0x5a0>)
 800555e:	f003 f963 	bl	8008828 <nan>
 8005562:	ec5b ab10 	vmov	sl, fp, d0
 8005566:	e67b      	b.n	8005260 <_strtod_l+0x88>
 8005568:	9b05      	ldr	r3, [sp, #20]
 800556a:	9807      	ldr	r0, [sp, #28]
 800556c:	1af3      	subs	r3, r6, r3
 800556e:	2f00      	cmp	r7, #0
 8005570:	bf08      	it	eq
 8005572:	462f      	moveq	r7, r5
 8005574:	2d10      	cmp	r5, #16
 8005576:	9306      	str	r3, [sp, #24]
 8005578:	46a8      	mov	r8, r5
 800557a:	bfa8      	it	ge
 800557c:	f04f 0810 	movge.w	r8, #16
 8005580:	f7fa ffe0 	bl	8000544 <__aeabi_ui2d>
 8005584:	2d09      	cmp	r5, #9
 8005586:	4682      	mov	sl, r0
 8005588:	468b      	mov	fp, r1
 800558a:	dd13      	ble.n	80055b4 <_strtod_l+0x3dc>
 800558c:	4b7b      	ldr	r3, [pc, #492]	; (800577c <_strtod_l+0x5a4>)
 800558e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005592:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005596:	f7fb f84f 	bl	8000638 <__aeabi_dmul>
 800559a:	4682      	mov	sl, r0
 800559c:	4648      	mov	r0, r9
 800559e:	468b      	mov	fp, r1
 80055a0:	f7fa ffd0 	bl	8000544 <__aeabi_ui2d>
 80055a4:	4602      	mov	r2, r0
 80055a6:	460b      	mov	r3, r1
 80055a8:	4650      	mov	r0, sl
 80055aa:	4659      	mov	r1, fp
 80055ac:	f7fa fe8e 	bl	80002cc <__adddf3>
 80055b0:	4682      	mov	sl, r0
 80055b2:	468b      	mov	fp, r1
 80055b4:	2d0f      	cmp	r5, #15
 80055b6:	dc38      	bgt.n	800562a <_strtod_l+0x452>
 80055b8:	9b06      	ldr	r3, [sp, #24]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	f43f ae50 	beq.w	8005260 <_strtod_l+0x88>
 80055c0:	dd24      	ble.n	800560c <_strtod_l+0x434>
 80055c2:	2b16      	cmp	r3, #22
 80055c4:	dc0b      	bgt.n	80055de <_strtod_l+0x406>
 80055c6:	496d      	ldr	r1, [pc, #436]	; (800577c <_strtod_l+0x5a4>)
 80055c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80055cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055d0:	4652      	mov	r2, sl
 80055d2:	465b      	mov	r3, fp
 80055d4:	f7fb f830 	bl	8000638 <__aeabi_dmul>
 80055d8:	4682      	mov	sl, r0
 80055da:	468b      	mov	fp, r1
 80055dc:	e640      	b.n	8005260 <_strtod_l+0x88>
 80055de:	9a06      	ldr	r2, [sp, #24]
 80055e0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80055e4:	4293      	cmp	r3, r2
 80055e6:	db20      	blt.n	800562a <_strtod_l+0x452>
 80055e8:	4c64      	ldr	r4, [pc, #400]	; (800577c <_strtod_l+0x5a4>)
 80055ea:	f1c5 050f 	rsb	r5, r5, #15
 80055ee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80055f2:	4652      	mov	r2, sl
 80055f4:	465b      	mov	r3, fp
 80055f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055fa:	f7fb f81d 	bl	8000638 <__aeabi_dmul>
 80055fe:	9b06      	ldr	r3, [sp, #24]
 8005600:	1b5d      	subs	r5, r3, r5
 8005602:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005606:	e9d4 2300 	ldrd	r2, r3, [r4]
 800560a:	e7e3      	b.n	80055d4 <_strtod_l+0x3fc>
 800560c:	9b06      	ldr	r3, [sp, #24]
 800560e:	3316      	adds	r3, #22
 8005610:	db0b      	blt.n	800562a <_strtod_l+0x452>
 8005612:	9b05      	ldr	r3, [sp, #20]
 8005614:	1b9e      	subs	r6, r3, r6
 8005616:	4b59      	ldr	r3, [pc, #356]	; (800577c <_strtod_l+0x5a4>)
 8005618:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800561c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005620:	4650      	mov	r0, sl
 8005622:	4659      	mov	r1, fp
 8005624:	f7fb f932 	bl	800088c <__aeabi_ddiv>
 8005628:	e7d6      	b.n	80055d8 <_strtod_l+0x400>
 800562a:	9b06      	ldr	r3, [sp, #24]
 800562c:	eba5 0808 	sub.w	r8, r5, r8
 8005630:	4498      	add	r8, r3
 8005632:	f1b8 0f00 	cmp.w	r8, #0
 8005636:	dd74      	ble.n	8005722 <_strtod_l+0x54a>
 8005638:	f018 030f 	ands.w	r3, r8, #15
 800563c:	d00a      	beq.n	8005654 <_strtod_l+0x47c>
 800563e:	494f      	ldr	r1, [pc, #316]	; (800577c <_strtod_l+0x5a4>)
 8005640:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005644:	4652      	mov	r2, sl
 8005646:	465b      	mov	r3, fp
 8005648:	e9d1 0100 	ldrd	r0, r1, [r1]
 800564c:	f7fa fff4 	bl	8000638 <__aeabi_dmul>
 8005650:	4682      	mov	sl, r0
 8005652:	468b      	mov	fp, r1
 8005654:	f038 080f 	bics.w	r8, r8, #15
 8005658:	d04f      	beq.n	80056fa <_strtod_l+0x522>
 800565a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800565e:	dd22      	ble.n	80056a6 <_strtod_l+0x4ce>
 8005660:	2500      	movs	r5, #0
 8005662:	462e      	mov	r6, r5
 8005664:	9507      	str	r5, [sp, #28]
 8005666:	9505      	str	r5, [sp, #20]
 8005668:	2322      	movs	r3, #34	; 0x22
 800566a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8005784 <_strtod_l+0x5ac>
 800566e:	6023      	str	r3, [r4, #0]
 8005670:	f04f 0a00 	mov.w	sl, #0
 8005674:	9b07      	ldr	r3, [sp, #28]
 8005676:	2b00      	cmp	r3, #0
 8005678:	f43f adf2 	beq.w	8005260 <_strtod_l+0x88>
 800567c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800567e:	4620      	mov	r0, r4
 8005680:	f001 fec6 	bl	8007410 <_Bfree>
 8005684:	9905      	ldr	r1, [sp, #20]
 8005686:	4620      	mov	r0, r4
 8005688:	f001 fec2 	bl	8007410 <_Bfree>
 800568c:	4631      	mov	r1, r6
 800568e:	4620      	mov	r0, r4
 8005690:	f001 febe 	bl	8007410 <_Bfree>
 8005694:	9907      	ldr	r1, [sp, #28]
 8005696:	4620      	mov	r0, r4
 8005698:	f001 feba 	bl	8007410 <_Bfree>
 800569c:	4629      	mov	r1, r5
 800569e:	4620      	mov	r0, r4
 80056a0:	f001 feb6 	bl	8007410 <_Bfree>
 80056a4:	e5dc      	b.n	8005260 <_strtod_l+0x88>
 80056a6:	4b36      	ldr	r3, [pc, #216]	; (8005780 <_strtod_l+0x5a8>)
 80056a8:	9304      	str	r3, [sp, #16]
 80056aa:	2300      	movs	r3, #0
 80056ac:	ea4f 1828 	mov.w	r8, r8, asr #4
 80056b0:	4650      	mov	r0, sl
 80056b2:	4659      	mov	r1, fp
 80056b4:	4699      	mov	r9, r3
 80056b6:	f1b8 0f01 	cmp.w	r8, #1
 80056ba:	dc21      	bgt.n	8005700 <_strtod_l+0x528>
 80056bc:	b10b      	cbz	r3, 80056c2 <_strtod_l+0x4ea>
 80056be:	4682      	mov	sl, r0
 80056c0:	468b      	mov	fp, r1
 80056c2:	4b2f      	ldr	r3, [pc, #188]	; (8005780 <_strtod_l+0x5a8>)
 80056c4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80056c8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80056cc:	4652      	mov	r2, sl
 80056ce:	465b      	mov	r3, fp
 80056d0:	e9d9 0100 	ldrd	r0, r1, [r9]
 80056d4:	f7fa ffb0 	bl	8000638 <__aeabi_dmul>
 80056d8:	4b2a      	ldr	r3, [pc, #168]	; (8005784 <_strtod_l+0x5ac>)
 80056da:	460a      	mov	r2, r1
 80056dc:	400b      	ands	r3, r1
 80056de:	492a      	ldr	r1, [pc, #168]	; (8005788 <_strtod_l+0x5b0>)
 80056e0:	428b      	cmp	r3, r1
 80056e2:	4682      	mov	sl, r0
 80056e4:	d8bc      	bhi.n	8005660 <_strtod_l+0x488>
 80056e6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80056ea:	428b      	cmp	r3, r1
 80056ec:	bf86      	itte	hi
 80056ee:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800578c <_strtod_l+0x5b4>
 80056f2:	f04f 3aff 	movhi.w	sl, #4294967295
 80056f6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80056fa:	2300      	movs	r3, #0
 80056fc:	9304      	str	r3, [sp, #16]
 80056fe:	e084      	b.n	800580a <_strtod_l+0x632>
 8005700:	f018 0f01 	tst.w	r8, #1
 8005704:	d005      	beq.n	8005712 <_strtod_l+0x53a>
 8005706:	9b04      	ldr	r3, [sp, #16]
 8005708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800570c:	f7fa ff94 	bl	8000638 <__aeabi_dmul>
 8005710:	2301      	movs	r3, #1
 8005712:	9a04      	ldr	r2, [sp, #16]
 8005714:	3208      	adds	r2, #8
 8005716:	f109 0901 	add.w	r9, r9, #1
 800571a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800571e:	9204      	str	r2, [sp, #16]
 8005720:	e7c9      	b.n	80056b6 <_strtod_l+0x4de>
 8005722:	d0ea      	beq.n	80056fa <_strtod_l+0x522>
 8005724:	f1c8 0800 	rsb	r8, r8, #0
 8005728:	f018 020f 	ands.w	r2, r8, #15
 800572c:	d00a      	beq.n	8005744 <_strtod_l+0x56c>
 800572e:	4b13      	ldr	r3, [pc, #76]	; (800577c <_strtod_l+0x5a4>)
 8005730:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005734:	4650      	mov	r0, sl
 8005736:	4659      	mov	r1, fp
 8005738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800573c:	f7fb f8a6 	bl	800088c <__aeabi_ddiv>
 8005740:	4682      	mov	sl, r0
 8005742:	468b      	mov	fp, r1
 8005744:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005748:	d0d7      	beq.n	80056fa <_strtod_l+0x522>
 800574a:	f1b8 0f1f 	cmp.w	r8, #31
 800574e:	dd1f      	ble.n	8005790 <_strtod_l+0x5b8>
 8005750:	2500      	movs	r5, #0
 8005752:	462e      	mov	r6, r5
 8005754:	9507      	str	r5, [sp, #28]
 8005756:	9505      	str	r5, [sp, #20]
 8005758:	2322      	movs	r3, #34	; 0x22
 800575a:	f04f 0a00 	mov.w	sl, #0
 800575e:	f04f 0b00 	mov.w	fp, #0
 8005762:	6023      	str	r3, [r4, #0]
 8005764:	e786      	b.n	8005674 <_strtod_l+0x49c>
 8005766:	bf00      	nop
 8005768:	08009591 	.word	0x08009591
 800576c:	080095d0 	.word	0x080095d0
 8005770:	08009589 	.word	0x08009589
 8005774:	08009714 	.word	0x08009714
 8005778:	080099db 	.word	0x080099db
 800577c:	080098a0 	.word	0x080098a0
 8005780:	08009878 	.word	0x08009878
 8005784:	7ff00000 	.word	0x7ff00000
 8005788:	7ca00000 	.word	0x7ca00000
 800578c:	7fefffff 	.word	0x7fefffff
 8005790:	f018 0310 	ands.w	r3, r8, #16
 8005794:	bf18      	it	ne
 8005796:	236a      	movne	r3, #106	; 0x6a
 8005798:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8005b48 <_strtod_l+0x970>
 800579c:	9304      	str	r3, [sp, #16]
 800579e:	4650      	mov	r0, sl
 80057a0:	4659      	mov	r1, fp
 80057a2:	2300      	movs	r3, #0
 80057a4:	f018 0f01 	tst.w	r8, #1
 80057a8:	d004      	beq.n	80057b4 <_strtod_l+0x5dc>
 80057aa:	e9d9 2300 	ldrd	r2, r3, [r9]
 80057ae:	f7fa ff43 	bl	8000638 <__aeabi_dmul>
 80057b2:	2301      	movs	r3, #1
 80057b4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80057b8:	f109 0908 	add.w	r9, r9, #8
 80057bc:	d1f2      	bne.n	80057a4 <_strtod_l+0x5cc>
 80057be:	b10b      	cbz	r3, 80057c4 <_strtod_l+0x5ec>
 80057c0:	4682      	mov	sl, r0
 80057c2:	468b      	mov	fp, r1
 80057c4:	9b04      	ldr	r3, [sp, #16]
 80057c6:	b1c3      	cbz	r3, 80057fa <_strtod_l+0x622>
 80057c8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80057cc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	4659      	mov	r1, fp
 80057d4:	dd11      	ble.n	80057fa <_strtod_l+0x622>
 80057d6:	2b1f      	cmp	r3, #31
 80057d8:	f340 8124 	ble.w	8005a24 <_strtod_l+0x84c>
 80057dc:	2b34      	cmp	r3, #52	; 0x34
 80057de:	bfde      	ittt	le
 80057e0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80057e4:	f04f 33ff 	movle.w	r3, #4294967295
 80057e8:	fa03 f202 	lslle.w	r2, r3, r2
 80057ec:	f04f 0a00 	mov.w	sl, #0
 80057f0:	bfcc      	ite	gt
 80057f2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80057f6:	ea02 0b01 	andle.w	fp, r2, r1
 80057fa:	2200      	movs	r2, #0
 80057fc:	2300      	movs	r3, #0
 80057fe:	4650      	mov	r0, sl
 8005800:	4659      	mov	r1, fp
 8005802:	f7fb f981 	bl	8000b08 <__aeabi_dcmpeq>
 8005806:	2800      	cmp	r0, #0
 8005808:	d1a2      	bne.n	8005750 <_strtod_l+0x578>
 800580a:	9b07      	ldr	r3, [sp, #28]
 800580c:	9300      	str	r3, [sp, #0]
 800580e:	9908      	ldr	r1, [sp, #32]
 8005810:	462b      	mov	r3, r5
 8005812:	463a      	mov	r2, r7
 8005814:	4620      	mov	r0, r4
 8005816:	f001 fe63 	bl	80074e0 <__s2b>
 800581a:	9007      	str	r0, [sp, #28]
 800581c:	2800      	cmp	r0, #0
 800581e:	f43f af1f 	beq.w	8005660 <_strtod_l+0x488>
 8005822:	9b05      	ldr	r3, [sp, #20]
 8005824:	1b9e      	subs	r6, r3, r6
 8005826:	9b06      	ldr	r3, [sp, #24]
 8005828:	2b00      	cmp	r3, #0
 800582a:	bfb4      	ite	lt
 800582c:	4633      	movlt	r3, r6
 800582e:	2300      	movge	r3, #0
 8005830:	930c      	str	r3, [sp, #48]	; 0x30
 8005832:	9b06      	ldr	r3, [sp, #24]
 8005834:	2500      	movs	r5, #0
 8005836:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800583a:	9312      	str	r3, [sp, #72]	; 0x48
 800583c:	462e      	mov	r6, r5
 800583e:	9b07      	ldr	r3, [sp, #28]
 8005840:	4620      	mov	r0, r4
 8005842:	6859      	ldr	r1, [r3, #4]
 8005844:	f001 fda4 	bl	8007390 <_Balloc>
 8005848:	9005      	str	r0, [sp, #20]
 800584a:	2800      	cmp	r0, #0
 800584c:	f43f af0c 	beq.w	8005668 <_strtod_l+0x490>
 8005850:	9b07      	ldr	r3, [sp, #28]
 8005852:	691a      	ldr	r2, [r3, #16]
 8005854:	3202      	adds	r2, #2
 8005856:	f103 010c 	add.w	r1, r3, #12
 800585a:	0092      	lsls	r2, r2, #2
 800585c:	300c      	adds	r0, #12
 800585e:	f001 fd89 	bl	8007374 <memcpy>
 8005862:	ec4b ab10 	vmov	d0, sl, fp
 8005866:	aa1a      	add	r2, sp, #104	; 0x68
 8005868:	a919      	add	r1, sp, #100	; 0x64
 800586a:	4620      	mov	r0, r4
 800586c:	f002 f97e 	bl	8007b6c <__d2b>
 8005870:	ec4b ab18 	vmov	d8, sl, fp
 8005874:	9018      	str	r0, [sp, #96]	; 0x60
 8005876:	2800      	cmp	r0, #0
 8005878:	f43f aef6 	beq.w	8005668 <_strtod_l+0x490>
 800587c:	2101      	movs	r1, #1
 800587e:	4620      	mov	r0, r4
 8005880:	f001 fec8 	bl	8007614 <__i2b>
 8005884:	4606      	mov	r6, r0
 8005886:	2800      	cmp	r0, #0
 8005888:	f43f aeee 	beq.w	8005668 <_strtod_l+0x490>
 800588c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800588e:	9904      	ldr	r1, [sp, #16]
 8005890:	2b00      	cmp	r3, #0
 8005892:	bfab      	itete	ge
 8005894:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8005896:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8005898:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800589a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800589e:	bfac      	ite	ge
 80058a0:	eb03 0902 	addge.w	r9, r3, r2
 80058a4:	1ad7      	sublt	r7, r2, r3
 80058a6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80058a8:	eba3 0801 	sub.w	r8, r3, r1
 80058ac:	4490      	add	r8, r2
 80058ae:	4ba1      	ldr	r3, [pc, #644]	; (8005b34 <_strtod_l+0x95c>)
 80058b0:	f108 38ff 	add.w	r8, r8, #4294967295
 80058b4:	4598      	cmp	r8, r3
 80058b6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80058ba:	f280 80c7 	bge.w	8005a4c <_strtod_l+0x874>
 80058be:	eba3 0308 	sub.w	r3, r3, r8
 80058c2:	2b1f      	cmp	r3, #31
 80058c4:	eba2 0203 	sub.w	r2, r2, r3
 80058c8:	f04f 0101 	mov.w	r1, #1
 80058cc:	f300 80b1 	bgt.w	8005a32 <_strtod_l+0x85a>
 80058d0:	fa01 f303 	lsl.w	r3, r1, r3
 80058d4:	930d      	str	r3, [sp, #52]	; 0x34
 80058d6:	2300      	movs	r3, #0
 80058d8:	9308      	str	r3, [sp, #32]
 80058da:	eb09 0802 	add.w	r8, r9, r2
 80058de:	9b04      	ldr	r3, [sp, #16]
 80058e0:	45c1      	cmp	r9, r8
 80058e2:	4417      	add	r7, r2
 80058e4:	441f      	add	r7, r3
 80058e6:	464b      	mov	r3, r9
 80058e8:	bfa8      	it	ge
 80058ea:	4643      	movge	r3, r8
 80058ec:	42bb      	cmp	r3, r7
 80058ee:	bfa8      	it	ge
 80058f0:	463b      	movge	r3, r7
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	bfc2      	ittt	gt
 80058f6:	eba8 0803 	subgt.w	r8, r8, r3
 80058fa:	1aff      	subgt	r7, r7, r3
 80058fc:	eba9 0903 	subgt.w	r9, r9, r3
 8005900:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005902:	2b00      	cmp	r3, #0
 8005904:	dd17      	ble.n	8005936 <_strtod_l+0x75e>
 8005906:	4631      	mov	r1, r6
 8005908:	461a      	mov	r2, r3
 800590a:	4620      	mov	r0, r4
 800590c:	f001 ff42 	bl	8007794 <__pow5mult>
 8005910:	4606      	mov	r6, r0
 8005912:	2800      	cmp	r0, #0
 8005914:	f43f aea8 	beq.w	8005668 <_strtod_l+0x490>
 8005918:	4601      	mov	r1, r0
 800591a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800591c:	4620      	mov	r0, r4
 800591e:	f001 fe8f 	bl	8007640 <__multiply>
 8005922:	900b      	str	r0, [sp, #44]	; 0x2c
 8005924:	2800      	cmp	r0, #0
 8005926:	f43f ae9f 	beq.w	8005668 <_strtod_l+0x490>
 800592a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800592c:	4620      	mov	r0, r4
 800592e:	f001 fd6f 	bl	8007410 <_Bfree>
 8005932:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005934:	9318      	str	r3, [sp, #96]	; 0x60
 8005936:	f1b8 0f00 	cmp.w	r8, #0
 800593a:	f300 808c 	bgt.w	8005a56 <_strtod_l+0x87e>
 800593e:	9b06      	ldr	r3, [sp, #24]
 8005940:	2b00      	cmp	r3, #0
 8005942:	dd08      	ble.n	8005956 <_strtod_l+0x77e>
 8005944:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005946:	9905      	ldr	r1, [sp, #20]
 8005948:	4620      	mov	r0, r4
 800594a:	f001 ff23 	bl	8007794 <__pow5mult>
 800594e:	9005      	str	r0, [sp, #20]
 8005950:	2800      	cmp	r0, #0
 8005952:	f43f ae89 	beq.w	8005668 <_strtod_l+0x490>
 8005956:	2f00      	cmp	r7, #0
 8005958:	dd08      	ble.n	800596c <_strtod_l+0x794>
 800595a:	9905      	ldr	r1, [sp, #20]
 800595c:	463a      	mov	r2, r7
 800595e:	4620      	mov	r0, r4
 8005960:	f001 ff72 	bl	8007848 <__lshift>
 8005964:	9005      	str	r0, [sp, #20]
 8005966:	2800      	cmp	r0, #0
 8005968:	f43f ae7e 	beq.w	8005668 <_strtod_l+0x490>
 800596c:	f1b9 0f00 	cmp.w	r9, #0
 8005970:	dd08      	ble.n	8005984 <_strtod_l+0x7ac>
 8005972:	4631      	mov	r1, r6
 8005974:	464a      	mov	r2, r9
 8005976:	4620      	mov	r0, r4
 8005978:	f001 ff66 	bl	8007848 <__lshift>
 800597c:	4606      	mov	r6, r0
 800597e:	2800      	cmp	r0, #0
 8005980:	f43f ae72 	beq.w	8005668 <_strtod_l+0x490>
 8005984:	9a05      	ldr	r2, [sp, #20]
 8005986:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005988:	4620      	mov	r0, r4
 800598a:	f001 ffe9 	bl	8007960 <__mdiff>
 800598e:	4605      	mov	r5, r0
 8005990:	2800      	cmp	r0, #0
 8005992:	f43f ae69 	beq.w	8005668 <_strtod_l+0x490>
 8005996:	68c3      	ldr	r3, [r0, #12]
 8005998:	930b      	str	r3, [sp, #44]	; 0x2c
 800599a:	2300      	movs	r3, #0
 800599c:	60c3      	str	r3, [r0, #12]
 800599e:	4631      	mov	r1, r6
 80059a0:	f001 ffc2 	bl	8007928 <__mcmp>
 80059a4:	2800      	cmp	r0, #0
 80059a6:	da60      	bge.n	8005a6a <_strtod_l+0x892>
 80059a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059aa:	ea53 030a 	orrs.w	r3, r3, sl
 80059ae:	f040 8082 	bne.w	8005ab6 <_strtod_l+0x8de>
 80059b2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d17d      	bne.n	8005ab6 <_strtod_l+0x8de>
 80059ba:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80059be:	0d1b      	lsrs	r3, r3, #20
 80059c0:	051b      	lsls	r3, r3, #20
 80059c2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80059c6:	d976      	bls.n	8005ab6 <_strtod_l+0x8de>
 80059c8:	696b      	ldr	r3, [r5, #20]
 80059ca:	b913      	cbnz	r3, 80059d2 <_strtod_l+0x7fa>
 80059cc:	692b      	ldr	r3, [r5, #16]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	dd71      	ble.n	8005ab6 <_strtod_l+0x8de>
 80059d2:	4629      	mov	r1, r5
 80059d4:	2201      	movs	r2, #1
 80059d6:	4620      	mov	r0, r4
 80059d8:	f001 ff36 	bl	8007848 <__lshift>
 80059dc:	4631      	mov	r1, r6
 80059de:	4605      	mov	r5, r0
 80059e0:	f001 ffa2 	bl	8007928 <__mcmp>
 80059e4:	2800      	cmp	r0, #0
 80059e6:	dd66      	ble.n	8005ab6 <_strtod_l+0x8de>
 80059e8:	9904      	ldr	r1, [sp, #16]
 80059ea:	4a53      	ldr	r2, [pc, #332]	; (8005b38 <_strtod_l+0x960>)
 80059ec:	465b      	mov	r3, fp
 80059ee:	2900      	cmp	r1, #0
 80059f0:	f000 8081 	beq.w	8005af6 <_strtod_l+0x91e>
 80059f4:	ea02 010b 	and.w	r1, r2, fp
 80059f8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80059fc:	dc7b      	bgt.n	8005af6 <_strtod_l+0x91e>
 80059fe:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005a02:	f77f aea9 	ble.w	8005758 <_strtod_l+0x580>
 8005a06:	4b4d      	ldr	r3, [pc, #308]	; (8005b3c <_strtod_l+0x964>)
 8005a08:	4650      	mov	r0, sl
 8005a0a:	4659      	mov	r1, fp
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	f7fa fe13 	bl	8000638 <__aeabi_dmul>
 8005a12:	460b      	mov	r3, r1
 8005a14:	4303      	orrs	r3, r0
 8005a16:	bf08      	it	eq
 8005a18:	2322      	moveq	r3, #34	; 0x22
 8005a1a:	4682      	mov	sl, r0
 8005a1c:	468b      	mov	fp, r1
 8005a1e:	bf08      	it	eq
 8005a20:	6023      	streq	r3, [r4, #0]
 8005a22:	e62b      	b.n	800567c <_strtod_l+0x4a4>
 8005a24:	f04f 32ff 	mov.w	r2, #4294967295
 8005a28:	fa02 f303 	lsl.w	r3, r2, r3
 8005a2c:	ea03 0a0a 	and.w	sl, r3, sl
 8005a30:	e6e3      	b.n	80057fa <_strtod_l+0x622>
 8005a32:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8005a36:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8005a3a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8005a3e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8005a42:	fa01 f308 	lsl.w	r3, r1, r8
 8005a46:	9308      	str	r3, [sp, #32]
 8005a48:	910d      	str	r1, [sp, #52]	; 0x34
 8005a4a:	e746      	b.n	80058da <_strtod_l+0x702>
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	9308      	str	r3, [sp, #32]
 8005a50:	2301      	movs	r3, #1
 8005a52:	930d      	str	r3, [sp, #52]	; 0x34
 8005a54:	e741      	b.n	80058da <_strtod_l+0x702>
 8005a56:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005a58:	4642      	mov	r2, r8
 8005a5a:	4620      	mov	r0, r4
 8005a5c:	f001 fef4 	bl	8007848 <__lshift>
 8005a60:	9018      	str	r0, [sp, #96]	; 0x60
 8005a62:	2800      	cmp	r0, #0
 8005a64:	f47f af6b 	bne.w	800593e <_strtod_l+0x766>
 8005a68:	e5fe      	b.n	8005668 <_strtod_l+0x490>
 8005a6a:	465f      	mov	r7, fp
 8005a6c:	d16e      	bne.n	8005b4c <_strtod_l+0x974>
 8005a6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005a70:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005a74:	b342      	cbz	r2, 8005ac8 <_strtod_l+0x8f0>
 8005a76:	4a32      	ldr	r2, [pc, #200]	; (8005b40 <_strtod_l+0x968>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d128      	bne.n	8005ace <_strtod_l+0x8f6>
 8005a7c:	9b04      	ldr	r3, [sp, #16]
 8005a7e:	4651      	mov	r1, sl
 8005a80:	b1eb      	cbz	r3, 8005abe <_strtod_l+0x8e6>
 8005a82:	4b2d      	ldr	r3, [pc, #180]	; (8005b38 <_strtod_l+0x960>)
 8005a84:	403b      	ands	r3, r7
 8005a86:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005a8a:	f04f 32ff 	mov.w	r2, #4294967295
 8005a8e:	d819      	bhi.n	8005ac4 <_strtod_l+0x8ec>
 8005a90:	0d1b      	lsrs	r3, r3, #20
 8005a92:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005a96:	fa02 f303 	lsl.w	r3, r2, r3
 8005a9a:	4299      	cmp	r1, r3
 8005a9c:	d117      	bne.n	8005ace <_strtod_l+0x8f6>
 8005a9e:	4b29      	ldr	r3, [pc, #164]	; (8005b44 <_strtod_l+0x96c>)
 8005aa0:	429f      	cmp	r7, r3
 8005aa2:	d102      	bne.n	8005aaa <_strtod_l+0x8d2>
 8005aa4:	3101      	adds	r1, #1
 8005aa6:	f43f addf 	beq.w	8005668 <_strtod_l+0x490>
 8005aaa:	4b23      	ldr	r3, [pc, #140]	; (8005b38 <_strtod_l+0x960>)
 8005aac:	403b      	ands	r3, r7
 8005aae:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005ab2:	f04f 0a00 	mov.w	sl, #0
 8005ab6:	9b04      	ldr	r3, [sp, #16]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1a4      	bne.n	8005a06 <_strtod_l+0x82e>
 8005abc:	e5de      	b.n	800567c <_strtod_l+0x4a4>
 8005abe:	f04f 33ff 	mov.w	r3, #4294967295
 8005ac2:	e7ea      	b.n	8005a9a <_strtod_l+0x8c2>
 8005ac4:	4613      	mov	r3, r2
 8005ac6:	e7e8      	b.n	8005a9a <_strtod_l+0x8c2>
 8005ac8:	ea53 030a 	orrs.w	r3, r3, sl
 8005acc:	d08c      	beq.n	80059e8 <_strtod_l+0x810>
 8005ace:	9b08      	ldr	r3, [sp, #32]
 8005ad0:	b1db      	cbz	r3, 8005b0a <_strtod_l+0x932>
 8005ad2:	423b      	tst	r3, r7
 8005ad4:	d0ef      	beq.n	8005ab6 <_strtod_l+0x8de>
 8005ad6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ad8:	9a04      	ldr	r2, [sp, #16]
 8005ada:	4650      	mov	r0, sl
 8005adc:	4659      	mov	r1, fp
 8005ade:	b1c3      	cbz	r3, 8005b12 <_strtod_l+0x93a>
 8005ae0:	f7ff fb5b 	bl	800519a <sulp>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	ec51 0b18 	vmov	r0, r1, d8
 8005aec:	f7fa fbee 	bl	80002cc <__adddf3>
 8005af0:	4682      	mov	sl, r0
 8005af2:	468b      	mov	fp, r1
 8005af4:	e7df      	b.n	8005ab6 <_strtod_l+0x8de>
 8005af6:	4013      	ands	r3, r2
 8005af8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005afc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005b00:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005b04:	f04f 3aff 	mov.w	sl, #4294967295
 8005b08:	e7d5      	b.n	8005ab6 <_strtod_l+0x8de>
 8005b0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b0c:	ea13 0f0a 	tst.w	r3, sl
 8005b10:	e7e0      	b.n	8005ad4 <_strtod_l+0x8fc>
 8005b12:	f7ff fb42 	bl	800519a <sulp>
 8005b16:	4602      	mov	r2, r0
 8005b18:	460b      	mov	r3, r1
 8005b1a:	ec51 0b18 	vmov	r0, r1, d8
 8005b1e:	f7fa fbd3 	bl	80002c8 <__aeabi_dsub>
 8005b22:	2200      	movs	r2, #0
 8005b24:	2300      	movs	r3, #0
 8005b26:	4682      	mov	sl, r0
 8005b28:	468b      	mov	fp, r1
 8005b2a:	f7fa ffed 	bl	8000b08 <__aeabi_dcmpeq>
 8005b2e:	2800      	cmp	r0, #0
 8005b30:	d0c1      	beq.n	8005ab6 <_strtod_l+0x8de>
 8005b32:	e611      	b.n	8005758 <_strtod_l+0x580>
 8005b34:	fffffc02 	.word	0xfffffc02
 8005b38:	7ff00000 	.word	0x7ff00000
 8005b3c:	39500000 	.word	0x39500000
 8005b40:	000fffff 	.word	0x000fffff
 8005b44:	7fefffff 	.word	0x7fefffff
 8005b48:	080095e8 	.word	0x080095e8
 8005b4c:	4631      	mov	r1, r6
 8005b4e:	4628      	mov	r0, r5
 8005b50:	f002 f868 	bl	8007c24 <__ratio>
 8005b54:	ec59 8b10 	vmov	r8, r9, d0
 8005b58:	ee10 0a10 	vmov	r0, s0
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005b62:	4649      	mov	r1, r9
 8005b64:	f7fa ffe4 	bl	8000b30 <__aeabi_dcmple>
 8005b68:	2800      	cmp	r0, #0
 8005b6a:	d07a      	beq.n	8005c62 <_strtod_l+0xa8a>
 8005b6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d04a      	beq.n	8005c08 <_strtod_l+0xa30>
 8005b72:	4b95      	ldr	r3, [pc, #596]	; (8005dc8 <_strtod_l+0xbf0>)
 8005b74:	2200      	movs	r2, #0
 8005b76:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005b7a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8005dc8 <_strtod_l+0xbf0>
 8005b7e:	f04f 0800 	mov.w	r8, #0
 8005b82:	4b92      	ldr	r3, [pc, #584]	; (8005dcc <_strtod_l+0xbf4>)
 8005b84:	403b      	ands	r3, r7
 8005b86:	930d      	str	r3, [sp, #52]	; 0x34
 8005b88:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005b8a:	4b91      	ldr	r3, [pc, #580]	; (8005dd0 <_strtod_l+0xbf8>)
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	f040 80b0 	bne.w	8005cf2 <_strtod_l+0xb1a>
 8005b92:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005b96:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8005b9a:	ec4b ab10 	vmov	d0, sl, fp
 8005b9e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005ba2:	f001 ff67 	bl	8007a74 <__ulp>
 8005ba6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005baa:	ec53 2b10 	vmov	r2, r3, d0
 8005bae:	f7fa fd43 	bl	8000638 <__aeabi_dmul>
 8005bb2:	4652      	mov	r2, sl
 8005bb4:	465b      	mov	r3, fp
 8005bb6:	f7fa fb89 	bl	80002cc <__adddf3>
 8005bba:	460b      	mov	r3, r1
 8005bbc:	4983      	ldr	r1, [pc, #524]	; (8005dcc <_strtod_l+0xbf4>)
 8005bbe:	4a85      	ldr	r2, [pc, #532]	; (8005dd4 <_strtod_l+0xbfc>)
 8005bc0:	4019      	ands	r1, r3
 8005bc2:	4291      	cmp	r1, r2
 8005bc4:	4682      	mov	sl, r0
 8005bc6:	d960      	bls.n	8005c8a <_strtod_l+0xab2>
 8005bc8:	ee18 3a90 	vmov	r3, s17
 8005bcc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d104      	bne.n	8005bde <_strtod_l+0xa06>
 8005bd4:	ee18 3a10 	vmov	r3, s16
 8005bd8:	3301      	adds	r3, #1
 8005bda:	f43f ad45 	beq.w	8005668 <_strtod_l+0x490>
 8005bde:	f8df b200 	ldr.w	fp, [pc, #512]	; 8005de0 <_strtod_l+0xc08>
 8005be2:	f04f 3aff 	mov.w	sl, #4294967295
 8005be6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005be8:	4620      	mov	r0, r4
 8005bea:	f001 fc11 	bl	8007410 <_Bfree>
 8005bee:	9905      	ldr	r1, [sp, #20]
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	f001 fc0d 	bl	8007410 <_Bfree>
 8005bf6:	4631      	mov	r1, r6
 8005bf8:	4620      	mov	r0, r4
 8005bfa:	f001 fc09 	bl	8007410 <_Bfree>
 8005bfe:	4629      	mov	r1, r5
 8005c00:	4620      	mov	r0, r4
 8005c02:	f001 fc05 	bl	8007410 <_Bfree>
 8005c06:	e61a      	b.n	800583e <_strtod_l+0x666>
 8005c08:	f1ba 0f00 	cmp.w	sl, #0
 8005c0c:	d11b      	bne.n	8005c46 <_strtod_l+0xa6e>
 8005c0e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005c12:	b9f3      	cbnz	r3, 8005c52 <_strtod_l+0xa7a>
 8005c14:	4b6c      	ldr	r3, [pc, #432]	; (8005dc8 <_strtod_l+0xbf0>)
 8005c16:	2200      	movs	r2, #0
 8005c18:	4640      	mov	r0, r8
 8005c1a:	4649      	mov	r1, r9
 8005c1c:	f7fa ff7e 	bl	8000b1c <__aeabi_dcmplt>
 8005c20:	b9d0      	cbnz	r0, 8005c58 <_strtod_l+0xa80>
 8005c22:	4640      	mov	r0, r8
 8005c24:	4649      	mov	r1, r9
 8005c26:	4b6c      	ldr	r3, [pc, #432]	; (8005dd8 <_strtod_l+0xc00>)
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f7fa fd05 	bl	8000638 <__aeabi_dmul>
 8005c2e:	4680      	mov	r8, r0
 8005c30:	4689      	mov	r9, r1
 8005c32:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005c36:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8005c3a:	9315      	str	r3, [sp, #84]	; 0x54
 8005c3c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005c40:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005c44:	e79d      	b.n	8005b82 <_strtod_l+0x9aa>
 8005c46:	f1ba 0f01 	cmp.w	sl, #1
 8005c4a:	d102      	bne.n	8005c52 <_strtod_l+0xa7a>
 8005c4c:	2f00      	cmp	r7, #0
 8005c4e:	f43f ad83 	beq.w	8005758 <_strtod_l+0x580>
 8005c52:	4b62      	ldr	r3, [pc, #392]	; (8005ddc <_strtod_l+0xc04>)
 8005c54:	2200      	movs	r2, #0
 8005c56:	e78e      	b.n	8005b76 <_strtod_l+0x99e>
 8005c58:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8005dd8 <_strtod_l+0xc00>
 8005c5c:	f04f 0800 	mov.w	r8, #0
 8005c60:	e7e7      	b.n	8005c32 <_strtod_l+0xa5a>
 8005c62:	4b5d      	ldr	r3, [pc, #372]	; (8005dd8 <_strtod_l+0xc00>)
 8005c64:	4640      	mov	r0, r8
 8005c66:	4649      	mov	r1, r9
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f7fa fce5 	bl	8000638 <__aeabi_dmul>
 8005c6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c70:	4680      	mov	r8, r0
 8005c72:	4689      	mov	r9, r1
 8005c74:	b933      	cbnz	r3, 8005c84 <_strtod_l+0xaac>
 8005c76:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005c7a:	900e      	str	r0, [sp, #56]	; 0x38
 8005c7c:	930f      	str	r3, [sp, #60]	; 0x3c
 8005c7e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005c82:	e7dd      	b.n	8005c40 <_strtod_l+0xa68>
 8005c84:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8005c88:	e7f9      	b.n	8005c7e <_strtod_l+0xaa6>
 8005c8a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8005c8e:	9b04      	ldr	r3, [sp, #16]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d1a8      	bne.n	8005be6 <_strtod_l+0xa0e>
 8005c94:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005c98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005c9a:	0d1b      	lsrs	r3, r3, #20
 8005c9c:	051b      	lsls	r3, r3, #20
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	d1a1      	bne.n	8005be6 <_strtod_l+0xa0e>
 8005ca2:	4640      	mov	r0, r8
 8005ca4:	4649      	mov	r1, r9
 8005ca6:	f7fb f827 	bl	8000cf8 <__aeabi_d2lz>
 8005caa:	f7fa fc97 	bl	80005dc <__aeabi_l2d>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	4640      	mov	r0, r8
 8005cb4:	4649      	mov	r1, r9
 8005cb6:	f7fa fb07 	bl	80002c8 <__aeabi_dsub>
 8005cba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005cbc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005cc0:	ea43 030a 	orr.w	r3, r3, sl
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	4680      	mov	r8, r0
 8005cc8:	4689      	mov	r9, r1
 8005cca:	d055      	beq.n	8005d78 <_strtod_l+0xba0>
 8005ccc:	a336      	add	r3, pc, #216	; (adr r3, 8005da8 <_strtod_l+0xbd0>)
 8005cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd2:	f7fa ff23 	bl	8000b1c <__aeabi_dcmplt>
 8005cd6:	2800      	cmp	r0, #0
 8005cd8:	f47f acd0 	bne.w	800567c <_strtod_l+0x4a4>
 8005cdc:	a334      	add	r3, pc, #208	; (adr r3, 8005db0 <_strtod_l+0xbd8>)
 8005cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce2:	4640      	mov	r0, r8
 8005ce4:	4649      	mov	r1, r9
 8005ce6:	f7fa ff37 	bl	8000b58 <__aeabi_dcmpgt>
 8005cea:	2800      	cmp	r0, #0
 8005cec:	f43f af7b 	beq.w	8005be6 <_strtod_l+0xa0e>
 8005cf0:	e4c4      	b.n	800567c <_strtod_l+0x4a4>
 8005cf2:	9b04      	ldr	r3, [sp, #16]
 8005cf4:	b333      	cbz	r3, 8005d44 <_strtod_l+0xb6c>
 8005cf6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cf8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005cfc:	d822      	bhi.n	8005d44 <_strtod_l+0xb6c>
 8005cfe:	a32e      	add	r3, pc, #184	; (adr r3, 8005db8 <_strtod_l+0xbe0>)
 8005d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d04:	4640      	mov	r0, r8
 8005d06:	4649      	mov	r1, r9
 8005d08:	f7fa ff12 	bl	8000b30 <__aeabi_dcmple>
 8005d0c:	b1a0      	cbz	r0, 8005d38 <_strtod_l+0xb60>
 8005d0e:	4649      	mov	r1, r9
 8005d10:	4640      	mov	r0, r8
 8005d12:	f7fa ff69 	bl	8000be8 <__aeabi_d2uiz>
 8005d16:	2801      	cmp	r0, #1
 8005d18:	bf38      	it	cc
 8005d1a:	2001      	movcc	r0, #1
 8005d1c:	f7fa fc12 	bl	8000544 <__aeabi_ui2d>
 8005d20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d22:	4680      	mov	r8, r0
 8005d24:	4689      	mov	r9, r1
 8005d26:	bb23      	cbnz	r3, 8005d72 <_strtod_l+0xb9a>
 8005d28:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005d2c:	9010      	str	r0, [sp, #64]	; 0x40
 8005d2e:	9311      	str	r3, [sp, #68]	; 0x44
 8005d30:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005d34:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005d38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d3a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005d3c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005d40:	1a9b      	subs	r3, r3, r2
 8005d42:	9309      	str	r3, [sp, #36]	; 0x24
 8005d44:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005d48:	eeb0 0a48 	vmov.f32	s0, s16
 8005d4c:	eef0 0a68 	vmov.f32	s1, s17
 8005d50:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005d54:	f001 fe8e 	bl	8007a74 <__ulp>
 8005d58:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005d5c:	ec53 2b10 	vmov	r2, r3, d0
 8005d60:	f7fa fc6a 	bl	8000638 <__aeabi_dmul>
 8005d64:	ec53 2b18 	vmov	r2, r3, d8
 8005d68:	f7fa fab0 	bl	80002cc <__adddf3>
 8005d6c:	4682      	mov	sl, r0
 8005d6e:	468b      	mov	fp, r1
 8005d70:	e78d      	b.n	8005c8e <_strtod_l+0xab6>
 8005d72:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8005d76:	e7db      	b.n	8005d30 <_strtod_l+0xb58>
 8005d78:	a311      	add	r3, pc, #68	; (adr r3, 8005dc0 <_strtod_l+0xbe8>)
 8005d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d7e:	f7fa fecd 	bl	8000b1c <__aeabi_dcmplt>
 8005d82:	e7b2      	b.n	8005cea <_strtod_l+0xb12>
 8005d84:	2300      	movs	r3, #0
 8005d86:	930a      	str	r3, [sp, #40]	; 0x28
 8005d88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005d8a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005d8c:	6013      	str	r3, [r2, #0]
 8005d8e:	f7ff ba6b 	b.w	8005268 <_strtod_l+0x90>
 8005d92:	2a65      	cmp	r2, #101	; 0x65
 8005d94:	f43f ab5f 	beq.w	8005456 <_strtod_l+0x27e>
 8005d98:	2a45      	cmp	r2, #69	; 0x45
 8005d9a:	f43f ab5c 	beq.w	8005456 <_strtod_l+0x27e>
 8005d9e:	2301      	movs	r3, #1
 8005da0:	f7ff bb94 	b.w	80054cc <_strtod_l+0x2f4>
 8005da4:	f3af 8000 	nop.w
 8005da8:	94a03595 	.word	0x94a03595
 8005dac:	3fdfffff 	.word	0x3fdfffff
 8005db0:	35afe535 	.word	0x35afe535
 8005db4:	3fe00000 	.word	0x3fe00000
 8005db8:	ffc00000 	.word	0xffc00000
 8005dbc:	41dfffff 	.word	0x41dfffff
 8005dc0:	94a03595 	.word	0x94a03595
 8005dc4:	3fcfffff 	.word	0x3fcfffff
 8005dc8:	3ff00000 	.word	0x3ff00000
 8005dcc:	7ff00000 	.word	0x7ff00000
 8005dd0:	7fe00000 	.word	0x7fe00000
 8005dd4:	7c9fffff 	.word	0x7c9fffff
 8005dd8:	3fe00000 	.word	0x3fe00000
 8005ddc:	bff00000 	.word	0xbff00000
 8005de0:	7fefffff 	.word	0x7fefffff

08005de4 <_strtod_r>:
 8005de4:	4b01      	ldr	r3, [pc, #4]	; (8005dec <_strtod_r+0x8>)
 8005de6:	f7ff b9f7 	b.w	80051d8 <_strtod_l>
 8005dea:	bf00      	nop
 8005dec:	20000074 	.word	0x20000074

08005df0 <_strtol_l.constprop.0>:
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005df6:	d001      	beq.n	8005dfc <_strtol_l.constprop.0+0xc>
 8005df8:	2b24      	cmp	r3, #36	; 0x24
 8005dfa:	d906      	bls.n	8005e0a <_strtol_l.constprop.0+0x1a>
 8005dfc:	f7fe fa6c 	bl	80042d8 <__errno>
 8005e00:	2316      	movs	r3, #22
 8005e02:	6003      	str	r3, [r0, #0]
 8005e04:	2000      	movs	r0, #0
 8005e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e0a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005ef0 <_strtol_l.constprop.0+0x100>
 8005e0e:	460d      	mov	r5, r1
 8005e10:	462e      	mov	r6, r5
 8005e12:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005e16:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005e1a:	f017 0708 	ands.w	r7, r7, #8
 8005e1e:	d1f7      	bne.n	8005e10 <_strtol_l.constprop.0+0x20>
 8005e20:	2c2d      	cmp	r4, #45	; 0x2d
 8005e22:	d132      	bne.n	8005e8a <_strtol_l.constprop.0+0x9a>
 8005e24:	782c      	ldrb	r4, [r5, #0]
 8005e26:	2701      	movs	r7, #1
 8005e28:	1cb5      	adds	r5, r6, #2
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d05b      	beq.n	8005ee6 <_strtol_l.constprop.0+0xf6>
 8005e2e:	2b10      	cmp	r3, #16
 8005e30:	d109      	bne.n	8005e46 <_strtol_l.constprop.0+0x56>
 8005e32:	2c30      	cmp	r4, #48	; 0x30
 8005e34:	d107      	bne.n	8005e46 <_strtol_l.constprop.0+0x56>
 8005e36:	782c      	ldrb	r4, [r5, #0]
 8005e38:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005e3c:	2c58      	cmp	r4, #88	; 0x58
 8005e3e:	d14d      	bne.n	8005edc <_strtol_l.constprop.0+0xec>
 8005e40:	786c      	ldrb	r4, [r5, #1]
 8005e42:	2310      	movs	r3, #16
 8005e44:	3502      	adds	r5, #2
 8005e46:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005e4a:	f108 38ff 	add.w	r8, r8, #4294967295
 8005e4e:	f04f 0c00 	mov.w	ip, #0
 8005e52:	fbb8 f9f3 	udiv	r9, r8, r3
 8005e56:	4666      	mov	r6, ip
 8005e58:	fb03 8a19 	mls	sl, r3, r9, r8
 8005e5c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005e60:	f1be 0f09 	cmp.w	lr, #9
 8005e64:	d816      	bhi.n	8005e94 <_strtol_l.constprop.0+0xa4>
 8005e66:	4674      	mov	r4, lr
 8005e68:	42a3      	cmp	r3, r4
 8005e6a:	dd24      	ble.n	8005eb6 <_strtol_l.constprop.0+0xc6>
 8005e6c:	f1bc 0f00 	cmp.w	ip, #0
 8005e70:	db1e      	blt.n	8005eb0 <_strtol_l.constprop.0+0xc0>
 8005e72:	45b1      	cmp	r9, r6
 8005e74:	d31c      	bcc.n	8005eb0 <_strtol_l.constprop.0+0xc0>
 8005e76:	d101      	bne.n	8005e7c <_strtol_l.constprop.0+0x8c>
 8005e78:	45a2      	cmp	sl, r4
 8005e7a:	db19      	blt.n	8005eb0 <_strtol_l.constprop.0+0xc0>
 8005e7c:	fb06 4603 	mla	r6, r6, r3, r4
 8005e80:	f04f 0c01 	mov.w	ip, #1
 8005e84:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005e88:	e7e8      	b.n	8005e5c <_strtol_l.constprop.0+0x6c>
 8005e8a:	2c2b      	cmp	r4, #43	; 0x2b
 8005e8c:	bf04      	itt	eq
 8005e8e:	782c      	ldrbeq	r4, [r5, #0]
 8005e90:	1cb5      	addeq	r5, r6, #2
 8005e92:	e7ca      	b.n	8005e2a <_strtol_l.constprop.0+0x3a>
 8005e94:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8005e98:	f1be 0f19 	cmp.w	lr, #25
 8005e9c:	d801      	bhi.n	8005ea2 <_strtol_l.constprop.0+0xb2>
 8005e9e:	3c37      	subs	r4, #55	; 0x37
 8005ea0:	e7e2      	b.n	8005e68 <_strtol_l.constprop.0+0x78>
 8005ea2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8005ea6:	f1be 0f19 	cmp.w	lr, #25
 8005eaa:	d804      	bhi.n	8005eb6 <_strtol_l.constprop.0+0xc6>
 8005eac:	3c57      	subs	r4, #87	; 0x57
 8005eae:	e7db      	b.n	8005e68 <_strtol_l.constprop.0+0x78>
 8005eb0:	f04f 3cff 	mov.w	ip, #4294967295
 8005eb4:	e7e6      	b.n	8005e84 <_strtol_l.constprop.0+0x94>
 8005eb6:	f1bc 0f00 	cmp.w	ip, #0
 8005eba:	da05      	bge.n	8005ec8 <_strtol_l.constprop.0+0xd8>
 8005ebc:	2322      	movs	r3, #34	; 0x22
 8005ebe:	6003      	str	r3, [r0, #0]
 8005ec0:	4646      	mov	r6, r8
 8005ec2:	b942      	cbnz	r2, 8005ed6 <_strtol_l.constprop.0+0xe6>
 8005ec4:	4630      	mov	r0, r6
 8005ec6:	e79e      	b.n	8005e06 <_strtol_l.constprop.0+0x16>
 8005ec8:	b107      	cbz	r7, 8005ecc <_strtol_l.constprop.0+0xdc>
 8005eca:	4276      	negs	r6, r6
 8005ecc:	2a00      	cmp	r2, #0
 8005ece:	d0f9      	beq.n	8005ec4 <_strtol_l.constprop.0+0xd4>
 8005ed0:	f1bc 0f00 	cmp.w	ip, #0
 8005ed4:	d000      	beq.n	8005ed8 <_strtol_l.constprop.0+0xe8>
 8005ed6:	1e69      	subs	r1, r5, #1
 8005ed8:	6011      	str	r1, [r2, #0]
 8005eda:	e7f3      	b.n	8005ec4 <_strtol_l.constprop.0+0xd4>
 8005edc:	2430      	movs	r4, #48	; 0x30
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d1b1      	bne.n	8005e46 <_strtol_l.constprop.0+0x56>
 8005ee2:	2308      	movs	r3, #8
 8005ee4:	e7af      	b.n	8005e46 <_strtol_l.constprop.0+0x56>
 8005ee6:	2c30      	cmp	r4, #48	; 0x30
 8005ee8:	d0a5      	beq.n	8005e36 <_strtol_l.constprop.0+0x46>
 8005eea:	230a      	movs	r3, #10
 8005eec:	e7ab      	b.n	8005e46 <_strtol_l.constprop.0+0x56>
 8005eee:	bf00      	nop
 8005ef0:	08009611 	.word	0x08009611

08005ef4 <_strtol_r>:
 8005ef4:	f7ff bf7c 	b.w	8005df0 <_strtol_l.constprop.0>

08005ef8 <_write_r>:
 8005ef8:	b538      	push	{r3, r4, r5, lr}
 8005efa:	4d07      	ldr	r5, [pc, #28]	; (8005f18 <_write_r+0x20>)
 8005efc:	4604      	mov	r4, r0
 8005efe:	4608      	mov	r0, r1
 8005f00:	4611      	mov	r1, r2
 8005f02:	2200      	movs	r2, #0
 8005f04:	602a      	str	r2, [r5, #0]
 8005f06:	461a      	mov	r2, r3
 8005f08:	f7fb fe41 	bl	8001b8e <_write>
 8005f0c:	1c43      	adds	r3, r0, #1
 8005f0e:	d102      	bne.n	8005f16 <_write_r+0x1e>
 8005f10:	682b      	ldr	r3, [r5, #0]
 8005f12:	b103      	cbz	r3, 8005f16 <_write_r+0x1e>
 8005f14:	6023      	str	r3, [r4, #0]
 8005f16:	bd38      	pop	{r3, r4, r5, pc}
 8005f18:	20000e0c 	.word	0x20000e0c

08005f1c <_close_r>:
 8005f1c:	b538      	push	{r3, r4, r5, lr}
 8005f1e:	4d06      	ldr	r5, [pc, #24]	; (8005f38 <_close_r+0x1c>)
 8005f20:	2300      	movs	r3, #0
 8005f22:	4604      	mov	r4, r0
 8005f24:	4608      	mov	r0, r1
 8005f26:	602b      	str	r3, [r5, #0]
 8005f28:	f7fb fe4d 	bl	8001bc6 <_close>
 8005f2c:	1c43      	adds	r3, r0, #1
 8005f2e:	d102      	bne.n	8005f36 <_close_r+0x1a>
 8005f30:	682b      	ldr	r3, [r5, #0]
 8005f32:	b103      	cbz	r3, 8005f36 <_close_r+0x1a>
 8005f34:	6023      	str	r3, [r4, #0]
 8005f36:	bd38      	pop	{r3, r4, r5, pc}
 8005f38:	20000e0c 	.word	0x20000e0c

08005f3c <quorem>:
 8005f3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f40:	6903      	ldr	r3, [r0, #16]
 8005f42:	690c      	ldr	r4, [r1, #16]
 8005f44:	42a3      	cmp	r3, r4
 8005f46:	4607      	mov	r7, r0
 8005f48:	f2c0 8081 	blt.w	800604e <quorem+0x112>
 8005f4c:	3c01      	subs	r4, #1
 8005f4e:	f101 0814 	add.w	r8, r1, #20
 8005f52:	f100 0514 	add.w	r5, r0, #20
 8005f56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f5a:	9301      	str	r3, [sp, #4]
 8005f5c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f64:	3301      	adds	r3, #1
 8005f66:	429a      	cmp	r2, r3
 8005f68:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005f6c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f70:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f74:	d331      	bcc.n	8005fda <quorem+0x9e>
 8005f76:	f04f 0e00 	mov.w	lr, #0
 8005f7a:	4640      	mov	r0, r8
 8005f7c:	46ac      	mov	ip, r5
 8005f7e:	46f2      	mov	sl, lr
 8005f80:	f850 2b04 	ldr.w	r2, [r0], #4
 8005f84:	b293      	uxth	r3, r2
 8005f86:	fb06 e303 	mla	r3, r6, r3, lr
 8005f8a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	ebaa 0303 	sub.w	r3, sl, r3
 8005f94:	f8dc a000 	ldr.w	sl, [ip]
 8005f98:	0c12      	lsrs	r2, r2, #16
 8005f9a:	fa13 f38a 	uxtah	r3, r3, sl
 8005f9e:	fb06 e202 	mla	r2, r6, r2, lr
 8005fa2:	9300      	str	r3, [sp, #0]
 8005fa4:	9b00      	ldr	r3, [sp, #0]
 8005fa6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005faa:	b292      	uxth	r2, r2
 8005fac:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005fb0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005fb4:	f8bd 3000 	ldrh.w	r3, [sp]
 8005fb8:	4581      	cmp	r9, r0
 8005fba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005fbe:	f84c 3b04 	str.w	r3, [ip], #4
 8005fc2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005fc6:	d2db      	bcs.n	8005f80 <quorem+0x44>
 8005fc8:	f855 300b 	ldr.w	r3, [r5, fp]
 8005fcc:	b92b      	cbnz	r3, 8005fda <quorem+0x9e>
 8005fce:	9b01      	ldr	r3, [sp, #4]
 8005fd0:	3b04      	subs	r3, #4
 8005fd2:	429d      	cmp	r5, r3
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	d32e      	bcc.n	8006036 <quorem+0xfa>
 8005fd8:	613c      	str	r4, [r7, #16]
 8005fda:	4638      	mov	r0, r7
 8005fdc:	f001 fca4 	bl	8007928 <__mcmp>
 8005fe0:	2800      	cmp	r0, #0
 8005fe2:	db24      	blt.n	800602e <quorem+0xf2>
 8005fe4:	3601      	adds	r6, #1
 8005fe6:	4628      	mov	r0, r5
 8005fe8:	f04f 0c00 	mov.w	ip, #0
 8005fec:	f858 2b04 	ldr.w	r2, [r8], #4
 8005ff0:	f8d0 e000 	ldr.w	lr, [r0]
 8005ff4:	b293      	uxth	r3, r2
 8005ff6:	ebac 0303 	sub.w	r3, ip, r3
 8005ffa:	0c12      	lsrs	r2, r2, #16
 8005ffc:	fa13 f38e 	uxtah	r3, r3, lr
 8006000:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006004:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006008:	b29b      	uxth	r3, r3
 800600a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800600e:	45c1      	cmp	r9, r8
 8006010:	f840 3b04 	str.w	r3, [r0], #4
 8006014:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006018:	d2e8      	bcs.n	8005fec <quorem+0xb0>
 800601a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800601e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006022:	b922      	cbnz	r2, 800602e <quorem+0xf2>
 8006024:	3b04      	subs	r3, #4
 8006026:	429d      	cmp	r5, r3
 8006028:	461a      	mov	r2, r3
 800602a:	d30a      	bcc.n	8006042 <quorem+0x106>
 800602c:	613c      	str	r4, [r7, #16]
 800602e:	4630      	mov	r0, r6
 8006030:	b003      	add	sp, #12
 8006032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006036:	6812      	ldr	r2, [r2, #0]
 8006038:	3b04      	subs	r3, #4
 800603a:	2a00      	cmp	r2, #0
 800603c:	d1cc      	bne.n	8005fd8 <quorem+0x9c>
 800603e:	3c01      	subs	r4, #1
 8006040:	e7c7      	b.n	8005fd2 <quorem+0x96>
 8006042:	6812      	ldr	r2, [r2, #0]
 8006044:	3b04      	subs	r3, #4
 8006046:	2a00      	cmp	r2, #0
 8006048:	d1f0      	bne.n	800602c <quorem+0xf0>
 800604a:	3c01      	subs	r4, #1
 800604c:	e7eb      	b.n	8006026 <quorem+0xea>
 800604e:	2000      	movs	r0, #0
 8006050:	e7ee      	b.n	8006030 <quorem+0xf4>
 8006052:	0000      	movs	r0, r0
 8006054:	0000      	movs	r0, r0
	...

08006058 <_dtoa_r>:
 8006058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800605c:	ed2d 8b04 	vpush	{d8-d9}
 8006060:	ec57 6b10 	vmov	r6, r7, d0
 8006064:	b093      	sub	sp, #76	; 0x4c
 8006066:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006068:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800606c:	9106      	str	r1, [sp, #24]
 800606e:	ee10 aa10 	vmov	sl, s0
 8006072:	4604      	mov	r4, r0
 8006074:	9209      	str	r2, [sp, #36]	; 0x24
 8006076:	930c      	str	r3, [sp, #48]	; 0x30
 8006078:	46bb      	mov	fp, r7
 800607a:	b975      	cbnz	r5, 800609a <_dtoa_r+0x42>
 800607c:	2010      	movs	r0, #16
 800607e:	f001 f95f 	bl	8007340 <malloc>
 8006082:	4602      	mov	r2, r0
 8006084:	6260      	str	r0, [r4, #36]	; 0x24
 8006086:	b920      	cbnz	r0, 8006092 <_dtoa_r+0x3a>
 8006088:	4ba7      	ldr	r3, [pc, #668]	; (8006328 <_dtoa_r+0x2d0>)
 800608a:	21ea      	movs	r1, #234	; 0xea
 800608c:	48a7      	ldr	r0, [pc, #668]	; (800632c <_dtoa_r+0x2d4>)
 800608e:	f002 fceb 	bl	8008a68 <__assert_func>
 8006092:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006096:	6005      	str	r5, [r0, #0]
 8006098:	60c5      	str	r5, [r0, #12]
 800609a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800609c:	6819      	ldr	r1, [r3, #0]
 800609e:	b151      	cbz	r1, 80060b6 <_dtoa_r+0x5e>
 80060a0:	685a      	ldr	r2, [r3, #4]
 80060a2:	604a      	str	r2, [r1, #4]
 80060a4:	2301      	movs	r3, #1
 80060a6:	4093      	lsls	r3, r2
 80060a8:	608b      	str	r3, [r1, #8]
 80060aa:	4620      	mov	r0, r4
 80060ac:	f001 f9b0 	bl	8007410 <_Bfree>
 80060b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060b2:	2200      	movs	r2, #0
 80060b4:	601a      	str	r2, [r3, #0]
 80060b6:	1e3b      	subs	r3, r7, #0
 80060b8:	bfaa      	itet	ge
 80060ba:	2300      	movge	r3, #0
 80060bc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80060c0:	f8c8 3000 	strge.w	r3, [r8]
 80060c4:	4b9a      	ldr	r3, [pc, #616]	; (8006330 <_dtoa_r+0x2d8>)
 80060c6:	bfbc      	itt	lt
 80060c8:	2201      	movlt	r2, #1
 80060ca:	f8c8 2000 	strlt.w	r2, [r8]
 80060ce:	ea33 030b 	bics.w	r3, r3, fp
 80060d2:	d11b      	bne.n	800610c <_dtoa_r+0xb4>
 80060d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80060d6:	f242 730f 	movw	r3, #9999	; 0x270f
 80060da:	6013      	str	r3, [r2, #0]
 80060dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80060e0:	4333      	orrs	r3, r6
 80060e2:	f000 8592 	beq.w	8006c0a <_dtoa_r+0xbb2>
 80060e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060e8:	b963      	cbnz	r3, 8006104 <_dtoa_r+0xac>
 80060ea:	4b92      	ldr	r3, [pc, #584]	; (8006334 <_dtoa_r+0x2dc>)
 80060ec:	e022      	b.n	8006134 <_dtoa_r+0xdc>
 80060ee:	4b92      	ldr	r3, [pc, #584]	; (8006338 <_dtoa_r+0x2e0>)
 80060f0:	9301      	str	r3, [sp, #4]
 80060f2:	3308      	adds	r3, #8
 80060f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80060f6:	6013      	str	r3, [r2, #0]
 80060f8:	9801      	ldr	r0, [sp, #4]
 80060fa:	b013      	add	sp, #76	; 0x4c
 80060fc:	ecbd 8b04 	vpop	{d8-d9}
 8006100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006104:	4b8b      	ldr	r3, [pc, #556]	; (8006334 <_dtoa_r+0x2dc>)
 8006106:	9301      	str	r3, [sp, #4]
 8006108:	3303      	adds	r3, #3
 800610a:	e7f3      	b.n	80060f4 <_dtoa_r+0x9c>
 800610c:	2200      	movs	r2, #0
 800610e:	2300      	movs	r3, #0
 8006110:	4650      	mov	r0, sl
 8006112:	4659      	mov	r1, fp
 8006114:	f7fa fcf8 	bl	8000b08 <__aeabi_dcmpeq>
 8006118:	ec4b ab19 	vmov	d9, sl, fp
 800611c:	4680      	mov	r8, r0
 800611e:	b158      	cbz	r0, 8006138 <_dtoa_r+0xe0>
 8006120:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006122:	2301      	movs	r3, #1
 8006124:	6013      	str	r3, [r2, #0]
 8006126:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006128:	2b00      	cmp	r3, #0
 800612a:	f000 856b 	beq.w	8006c04 <_dtoa_r+0xbac>
 800612e:	4883      	ldr	r0, [pc, #524]	; (800633c <_dtoa_r+0x2e4>)
 8006130:	6018      	str	r0, [r3, #0]
 8006132:	1e43      	subs	r3, r0, #1
 8006134:	9301      	str	r3, [sp, #4]
 8006136:	e7df      	b.n	80060f8 <_dtoa_r+0xa0>
 8006138:	ec4b ab10 	vmov	d0, sl, fp
 800613c:	aa10      	add	r2, sp, #64	; 0x40
 800613e:	a911      	add	r1, sp, #68	; 0x44
 8006140:	4620      	mov	r0, r4
 8006142:	f001 fd13 	bl	8007b6c <__d2b>
 8006146:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800614a:	ee08 0a10 	vmov	s16, r0
 800614e:	2d00      	cmp	r5, #0
 8006150:	f000 8084 	beq.w	800625c <_dtoa_r+0x204>
 8006154:	ee19 3a90 	vmov	r3, s19
 8006158:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800615c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006160:	4656      	mov	r6, sl
 8006162:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006166:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800616a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800616e:	4b74      	ldr	r3, [pc, #464]	; (8006340 <_dtoa_r+0x2e8>)
 8006170:	2200      	movs	r2, #0
 8006172:	4630      	mov	r0, r6
 8006174:	4639      	mov	r1, r7
 8006176:	f7fa f8a7 	bl	80002c8 <__aeabi_dsub>
 800617a:	a365      	add	r3, pc, #404	; (adr r3, 8006310 <_dtoa_r+0x2b8>)
 800617c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006180:	f7fa fa5a 	bl	8000638 <__aeabi_dmul>
 8006184:	a364      	add	r3, pc, #400	; (adr r3, 8006318 <_dtoa_r+0x2c0>)
 8006186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618a:	f7fa f89f 	bl	80002cc <__adddf3>
 800618e:	4606      	mov	r6, r0
 8006190:	4628      	mov	r0, r5
 8006192:	460f      	mov	r7, r1
 8006194:	f7fa f9e6 	bl	8000564 <__aeabi_i2d>
 8006198:	a361      	add	r3, pc, #388	; (adr r3, 8006320 <_dtoa_r+0x2c8>)
 800619a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800619e:	f7fa fa4b 	bl	8000638 <__aeabi_dmul>
 80061a2:	4602      	mov	r2, r0
 80061a4:	460b      	mov	r3, r1
 80061a6:	4630      	mov	r0, r6
 80061a8:	4639      	mov	r1, r7
 80061aa:	f7fa f88f 	bl	80002cc <__adddf3>
 80061ae:	4606      	mov	r6, r0
 80061b0:	460f      	mov	r7, r1
 80061b2:	f7fa fcf1 	bl	8000b98 <__aeabi_d2iz>
 80061b6:	2200      	movs	r2, #0
 80061b8:	9000      	str	r0, [sp, #0]
 80061ba:	2300      	movs	r3, #0
 80061bc:	4630      	mov	r0, r6
 80061be:	4639      	mov	r1, r7
 80061c0:	f7fa fcac 	bl	8000b1c <__aeabi_dcmplt>
 80061c4:	b150      	cbz	r0, 80061dc <_dtoa_r+0x184>
 80061c6:	9800      	ldr	r0, [sp, #0]
 80061c8:	f7fa f9cc 	bl	8000564 <__aeabi_i2d>
 80061cc:	4632      	mov	r2, r6
 80061ce:	463b      	mov	r3, r7
 80061d0:	f7fa fc9a 	bl	8000b08 <__aeabi_dcmpeq>
 80061d4:	b910      	cbnz	r0, 80061dc <_dtoa_r+0x184>
 80061d6:	9b00      	ldr	r3, [sp, #0]
 80061d8:	3b01      	subs	r3, #1
 80061da:	9300      	str	r3, [sp, #0]
 80061dc:	9b00      	ldr	r3, [sp, #0]
 80061de:	2b16      	cmp	r3, #22
 80061e0:	d85a      	bhi.n	8006298 <_dtoa_r+0x240>
 80061e2:	9a00      	ldr	r2, [sp, #0]
 80061e4:	4b57      	ldr	r3, [pc, #348]	; (8006344 <_dtoa_r+0x2ec>)
 80061e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ee:	ec51 0b19 	vmov	r0, r1, d9
 80061f2:	f7fa fc93 	bl	8000b1c <__aeabi_dcmplt>
 80061f6:	2800      	cmp	r0, #0
 80061f8:	d050      	beq.n	800629c <_dtoa_r+0x244>
 80061fa:	9b00      	ldr	r3, [sp, #0]
 80061fc:	3b01      	subs	r3, #1
 80061fe:	9300      	str	r3, [sp, #0]
 8006200:	2300      	movs	r3, #0
 8006202:	930b      	str	r3, [sp, #44]	; 0x2c
 8006204:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006206:	1b5d      	subs	r5, r3, r5
 8006208:	1e6b      	subs	r3, r5, #1
 800620a:	9305      	str	r3, [sp, #20]
 800620c:	bf45      	ittet	mi
 800620e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006212:	9304      	strmi	r3, [sp, #16]
 8006214:	2300      	movpl	r3, #0
 8006216:	2300      	movmi	r3, #0
 8006218:	bf4c      	ite	mi
 800621a:	9305      	strmi	r3, [sp, #20]
 800621c:	9304      	strpl	r3, [sp, #16]
 800621e:	9b00      	ldr	r3, [sp, #0]
 8006220:	2b00      	cmp	r3, #0
 8006222:	db3d      	blt.n	80062a0 <_dtoa_r+0x248>
 8006224:	9b05      	ldr	r3, [sp, #20]
 8006226:	9a00      	ldr	r2, [sp, #0]
 8006228:	920a      	str	r2, [sp, #40]	; 0x28
 800622a:	4413      	add	r3, r2
 800622c:	9305      	str	r3, [sp, #20]
 800622e:	2300      	movs	r3, #0
 8006230:	9307      	str	r3, [sp, #28]
 8006232:	9b06      	ldr	r3, [sp, #24]
 8006234:	2b09      	cmp	r3, #9
 8006236:	f200 8089 	bhi.w	800634c <_dtoa_r+0x2f4>
 800623a:	2b05      	cmp	r3, #5
 800623c:	bfc4      	itt	gt
 800623e:	3b04      	subgt	r3, #4
 8006240:	9306      	strgt	r3, [sp, #24]
 8006242:	9b06      	ldr	r3, [sp, #24]
 8006244:	f1a3 0302 	sub.w	r3, r3, #2
 8006248:	bfcc      	ite	gt
 800624a:	2500      	movgt	r5, #0
 800624c:	2501      	movle	r5, #1
 800624e:	2b03      	cmp	r3, #3
 8006250:	f200 8087 	bhi.w	8006362 <_dtoa_r+0x30a>
 8006254:	e8df f003 	tbb	[pc, r3]
 8006258:	59383a2d 	.word	0x59383a2d
 800625c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006260:	441d      	add	r5, r3
 8006262:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006266:	2b20      	cmp	r3, #32
 8006268:	bfc1      	itttt	gt
 800626a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800626e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006272:	fa0b f303 	lslgt.w	r3, fp, r3
 8006276:	fa26 f000 	lsrgt.w	r0, r6, r0
 800627a:	bfda      	itte	le
 800627c:	f1c3 0320 	rsble	r3, r3, #32
 8006280:	fa06 f003 	lslle.w	r0, r6, r3
 8006284:	4318      	orrgt	r0, r3
 8006286:	f7fa f95d 	bl	8000544 <__aeabi_ui2d>
 800628a:	2301      	movs	r3, #1
 800628c:	4606      	mov	r6, r0
 800628e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006292:	3d01      	subs	r5, #1
 8006294:	930e      	str	r3, [sp, #56]	; 0x38
 8006296:	e76a      	b.n	800616e <_dtoa_r+0x116>
 8006298:	2301      	movs	r3, #1
 800629a:	e7b2      	b.n	8006202 <_dtoa_r+0x1aa>
 800629c:	900b      	str	r0, [sp, #44]	; 0x2c
 800629e:	e7b1      	b.n	8006204 <_dtoa_r+0x1ac>
 80062a0:	9b04      	ldr	r3, [sp, #16]
 80062a2:	9a00      	ldr	r2, [sp, #0]
 80062a4:	1a9b      	subs	r3, r3, r2
 80062a6:	9304      	str	r3, [sp, #16]
 80062a8:	4253      	negs	r3, r2
 80062aa:	9307      	str	r3, [sp, #28]
 80062ac:	2300      	movs	r3, #0
 80062ae:	930a      	str	r3, [sp, #40]	; 0x28
 80062b0:	e7bf      	b.n	8006232 <_dtoa_r+0x1da>
 80062b2:	2300      	movs	r3, #0
 80062b4:	9308      	str	r3, [sp, #32]
 80062b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	dc55      	bgt.n	8006368 <_dtoa_r+0x310>
 80062bc:	2301      	movs	r3, #1
 80062be:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80062c2:	461a      	mov	r2, r3
 80062c4:	9209      	str	r2, [sp, #36]	; 0x24
 80062c6:	e00c      	b.n	80062e2 <_dtoa_r+0x28a>
 80062c8:	2301      	movs	r3, #1
 80062ca:	e7f3      	b.n	80062b4 <_dtoa_r+0x25c>
 80062cc:	2300      	movs	r3, #0
 80062ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062d0:	9308      	str	r3, [sp, #32]
 80062d2:	9b00      	ldr	r3, [sp, #0]
 80062d4:	4413      	add	r3, r2
 80062d6:	9302      	str	r3, [sp, #8]
 80062d8:	3301      	adds	r3, #1
 80062da:	2b01      	cmp	r3, #1
 80062dc:	9303      	str	r3, [sp, #12]
 80062de:	bfb8      	it	lt
 80062e0:	2301      	movlt	r3, #1
 80062e2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80062e4:	2200      	movs	r2, #0
 80062e6:	6042      	str	r2, [r0, #4]
 80062e8:	2204      	movs	r2, #4
 80062ea:	f102 0614 	add.w	r6, r2, #20
 80062ee:	429e      	cmp	r6, r3
 80062f0:	6841      	ldr	r1, [r0, #4]
 80062f2:	d93d      	bls.n	8006370 <_dtoa_r+0x318>
 80062f4:	4620      	mov	r0, r4
 80062f6:	f001 f84b 	bl	8007390 <_Balloc>
 80062fa:	9001      	str	r0, [sp, #4]
 80062fc:	2800      	cmp	r0, #0
 80062fe:	d13b      	bne.n	8006378 <_dtoa_r+0x320>
 8006300:	4b11      	ldr	r3, [pc, #68]	; (8006348 <_dtoa_r+0x2f0>)
 8006302:	4602      	mov	r2, r0
 8006304:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006308:	e6c0      	b.n	800608c <_dtoa_r+0x34>
 800630a:	2301      	movs	r3, #1
 800630c:	e7df      	b.n	80062ce <_dtoa_r+0x276>
 800630e:	bf00      	nop
 8006310:	636f4361 	.word	0x636f4361
 8006314:	3fd287a7 	.word	0x3fd287a7
 8006318:	8b60c8b3 	.word	0x8b60c8b3
 800631c:	3fc68a28 	.word	0x3fc68a28
 8006320:	509f79fb 	.word	0x509f79fb
 8006324:	3fd34413 	.word	0x3fd34413
 8006328:	0800971e 	.word	0x0800971e
 800632c:	08009735 	.word	0x08009735
 8006330:	7ff00000 	.word	0x7ff00000
 8006334:	0800971a 	.word	0x0800971a
 8006338:	08009711 	.word	0x08009711
 800633c:	0800998a 	.word	0x0800998a
 8006340:	3ff80000 	.word	0x3ff80000
 8006344:	080098a0 	.word	0x080098a0
 8006348:	08009790 	.word	0x08009790
 800634c:	2501      	movs	r5, #1
 800634e:	2300      	movs	r3, #0
 8006350:	9306      	str	r3, [sp, #24]
 8006352:	9508      	str	r5, [sp, #32]
 8006354:	f04f 33ff 	mov.w	r3, #4294967295
 8006358:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800635c:	2200      	movs	r2, #0
 800635e:	2312      	movs	r3, #18
 8006360:	e7b0      	b.n	80062c4 <_dtoa_r+0x26c>
 8006362:	2301      	movs	r3, #1
 8006364:	9308      	str	r3, [sp, #32]
 8006366:	e7f5      	b.n	8006354 <_dtoa_r+0x2fc>
 8006368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800636a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800636e:	e7b8      	b.n	80062e2 <_dtoa_r+0x28a>
 8006370:	3101      	adds	r1, #1
 8006372:	6041      	str	r1, [r0, #4]
 8006374:	0052      	lsls	r2, r2, #1
 8006376:	e7b8      	b.n	80062ea <_dtoa_r+0x292>
 8006378:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800637a:	9a01      	ldr	r2, [sp, #4]
 800637c:	601a      	str	r2, [r3, #0]
 800637e:	9b03      	ldr	r3, [sp, #12]
 8006380:	2b0e      	cmp	r3, #14
 8006382:	f200 809d 	bhi.w	80064c0 <_dtoa_r+0x468>
 8006386:	2d00      	cmp	r5, #0
 8006388:	f000 809a 	beq.w	80064c0 <_dtoa_r+0x468>
 800638c:	9b00      	ldr	r3, [sp, #0]
 800638e:	2b00      	cmp	r3, #0
 8006390:	dd32      	ble.n	80063f8 <_dtoa_r+0x3a0>
 8006392:	4ab7      	ldr	r2, [pc, #732]	; (8006670 <_dtoa_r+0x618>)
 8006394:	f003 030f 	and.w	r3, r3, #15
 8006398:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800639c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80063a0:	9b00      	ldr	r3, [sp, #0]
 80063a2:	05d8      	lsls	r0, r3, #23
 80063a4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80063a8:	d516      	bpl.n	80063d8 <_dtoa_r+0x380>
 80063aa:	4bb2      	ldr	r3, [pc, #712]	; (8006674 <_dtoa_r+0x61c>)
 80063ac:	ec51 0b19 	vmov	r0, r1, d9
 80063b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80063b4:	f7fa fa6a 	bl	800088c <__aeabi_ddiv>
 80063b8:	f007 070f 	and.w	r7, r7, #15
 80063bc:	4682      	mov	sl, r0
 80063be:	468b      	mov	fp, r1
 80063c0:	2503      	movs	r5, #3
 80063c2:	4eac      	ldr	r6, [pc, #688]	; (8006674 <_dtoa_r+0x61c>)
 80063c4:	b957      	cbnz	r7, 80063dc <_dtoa_r+0x384>
 80063c6:	4642      	mov	r2, r8
 80063c8:	464b      	mov	r3, r9
 80063ca:	4650      	mov	r0, sl
 80063cc:	4659      	mov	r1, fp
 80063ce:	f7fa fa5d 	bl	800088c <__aeabi_ddiv>
 80063d2:	4682      	mov	sl, r0
 80063d4:	468b      	mov	fp, r1
 80063d6:	e028      	b.n	800642a <_dtoa_r+0x3d2>
 80063d8:	2502      	movs	r5, #2
 80063da:	e7f2      	b.n	80063c2 <_dtoa_r+0x36a>
 80063dc:	07f9      	lsls	r1, r7, #31
 80063de:	d508      	bpl.n	80063f2 <_dtoa_r+0x39a>
 80063e0:	4640      	mov	r0, r8
 80063e2:	4649      	mov	r1, r9
 80063e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80063e8:	f7fa f926 	bl	8000638 <__aeabi_dmul>
 80063ec:	3501      	adds	r5, #1
 80063ee:	4680      	mov	r8, r0
 80063f0:	4689      	mov	r9, r1
 80063f2:	107f      	asrs	r7, r7, #1
 80063f4:	3608      	adds	r6, #8
 80063f6:	e7e5      	b.n	80063c4 <_dtoa_r+0x36c>
 80063f8:	f000 809b 	beq.w	8006532 <_dtoa_r+0x4da>
 80063fc:	9b00      	ldr	r3, [sp, #0]
 80063fe:	4f9d      	ldr	r7, [pc, #628]	; (8006674 <_dtoa_r+0x61c>)
 8006400:	425e      	negs	r6, r3
 8006402:	4b9b      	ldr	r3, [pc, #620]	; (8006670 <_dtoa_r+0x618>)
 8006404:	f006 020f 	and.w	r2, r6, #15
 8006408:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800640c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006410:	ec51 0b19 	vmov	r0, r1, d9
 8006414:	f7fa f910 	bl	8000638 <__aeabi_dmul>
 8006418:	1136      	asrs	r6, r6, #4
 800641a:	4682      	mov	sl, r0
 800641c:	468b      	mov	fp, r1
 800641e:	2300      	movs	r3, #0
 8006420:	2502      	movs	r5, #2
 8006422:	2e00      	cmp	r6, #0
 8006424:	d17a      	bne.n	800651c <_dtoa_r+0x4c4>
 8006426:	2b00      	cmp	r3, #0
 8006428:	d1d3      	bne.n	80063d2 <_dtoa_r+0x37a>
 800642a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800642c:	2b00      	cmp	r3, #0
 800642e:	f000 8082 	beq.w	8006536 <_dtoa_r+0x4de>
 8006432:	4b91      	ldr	r3, [pc, #580]	; (8006678 <_dtoa_r+0x620>)
 8006434:	2200      	movs	r2, #0
 8006436:	4650      	mov	r0, sl
 8006438:	4659      	mov	r1, fp
 800643a:	f7fa fb6f 	bl	8000b1c <__aeabi_dcmplt>
 800643e:	2800      	cmp	r0, #0
 8006440:	d079      	beq.n	8006536 <_dtoa_r+0x4de>
 8006442:	9b03      	ldr	r3, [sp, #12]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d076      	beq.n	8006536 <_dtoa_r+0x4de>
 8006448:	9b02      	ldr	r3, [sp, #8]
 800644a:	2b00      	cmp	r3, #0
 800644c:	dd36      	ble.n	80064bc <_dtoa_r+0x464>
 800644e:	9b00      	ldr	r3, [sp, #0]
 8006450:	4650      	mov	r0, sl
 8006452:	4659      	mov	r1, fp
 8006454:	1e5f      	subs	r7, r3, #1
 8006456:	2200      	movs	r2, #0
 8006458:	4b88      	ldr	r3, [pc, #544]	; (800667c <_dtoa_r+0x624>)
 800645a:	f7fa f8ed 	bl	8000638 <__aeabi_dmul>
 800645e:	9e02      	ldr	r6, [sp, #8]
 8006460:	4682      	mov	sl, r0
 8006462:	468b      	mov	fp, r1
 8006464:	3501      	adds	r5, #1
 8006466:	4628      	mov	r0, r5
 8006468:	f7fa f87c 	bl	8000564 <__aeabi_i2d>
 800646c:	4652      	mov	r2, sl
 800646e:	465b      	mov	r3, fp
 8006470:	f7fa f8e2 	bl	8000638 <__aeabi_dmul>
 8006474:	4b82      	ldr	r3, [pc, #520]	; (8006680 <_dtoa_r+0x628>)
 8006476:	2200      	movs	r2, #0
 8006478:	f7f9 ff28 	bl	80002cc <__adddf3>
 800647c:	46d0      	mov	r8, sl
 800647e:	46d9      	mov	r9, fp
 8006480:	4682      	mov	sl, r0
 8006482:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006486:	2e00      	cmp	r6, #0
 8006488:	d158      	bne.n	800653c <_dtoa_r+0x4e4>
 800648a:	4b7e      	ldr	r3, [pc, #504]	; (8006684 <_dtoa_r+0x62c>)
 800648c:	2200      	movs	r2, #0
 800648e:	4640      	mov	r0, r8
 8006490:	4649      	mov	r1, r9
 8006492:	f7f9 ff19 	bl	80002c8 <__aeabi_dsub>
 8006496:	4652      	mov	r2, sl
 8006498:	465b      	mov	r3, fp
 800649a:	4680      	mov	r8, r0
 800649c:	4689      	mov	r9, r1
 800649e:	f7fa fb5b 	bl	8000b58 <__aeabi_dcmpgt>
 80064a2:	2800      	cmp	r0, #0
 80064a4:	f040 8295 	bne.w	80069d2 <_dtoa_r+0x97a>
 80064a8:	4652      	mov	r2, sl
 80064aa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80064ae:	4640      	mov	r0, r8
 80064b0:	4649      	mov	r1, r9
 80064b2:	f7fa fb33 	bl	8000b1c <__aeabi_dcmplt>
 80064b6:	2800      	cmp	r0, #0
 80064b8:	f040 8289 	bne.w	80069ce <_dtoa_r+0x976>
 80064bc:	ec5b ab19 	vmov	sl, fp, d9
 80064c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	f2c0 8148 	blt.w	8006758 <_dtoa_r+0x700>
 80064c8:	9a00      	ldr	r2, [sp, #0]
 80064ca:	2a0e      	cmp	r2, #14
 80064cc:	f300 8144 	bgt.w	8006758 <_dtoa_r+0x700>
 80064d0:	4b67      	ldr	r3, [pc, #412]	; (8006670 <_dtoa_r+0x618>)
 80064d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80064da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f280 80d5 	bge.w	800668c <_dtoa_r+0x634>
 80064e2:	9b03      	ldr	r3, [sp, #12]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f300 80d1 	bgt.w	800668c <_dtoa_r+0x634>
 80064ea:	f040 826f 	bne.w	80069cc <_dtoa_r+0x974>
 80064ee:	4b65      	ldr	r3, [pc, #404]	; (8006684 <_dtoa_r+0x62c>)
 80064f0:	2200      	movs	r2, #0
 80064f2:	4640      	mov	r0, r8
 80064f4:	4649      	mov	r1, r9
 80064f6:	f7fa f89f 	bl	8000638 <__aeabi_dmul>
 80064fa:	4652      	mov	r2, sl
 80064fc:	465b      	mov	r3, fp
 80064fe:	f7fa fb21 	bl	8000b44 <__aeabi_dcmpge>
 8006502:	9e03      	ldr	r6, [sp, #12]
 8006504:	4637      	mov	r7, r6
 8006506:	2800      	cmp	r0, #0
 8006508:	f040 8245 	bne.w	8006996 <_dtoa_r+0x93e>
 800650c:	9d01      	ldr	r5, [sp, #4]
 800650e:	2331      	movs	r3, #49	; 0x31
 8006510:	f805 3b01 	strb.w	r3, [r5], #1
 8006514:	9b00      	ldr	r3, [sp, #0]
 8006516:	3301      	adds	r3, #1
 8006518:	9300      	str	r3, [sp, #0]
 800651a:	e240      	b.n	800699e <_dtoa_r+0x946>
 800651c:	07f2      	lsls	r2, r6, #31
 800651e:	d505      	bpl.n	800652c <_dtoa_r+0x4d4>
 8006520:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006524:	f7fa f888 	bl	8000638 <__aeabi_dmul>
 8006528:	3501      	adds	r5, #1
 800652a:	2301      	movs	r3, #1
 800652c:	1076      	asrs	r6, r6, #1
 800652e:	3708      	adds	r7, #8
 8006530:	e777      	b.n	8006422 <_dtoa_r+0x3ca>
 8006532:	2502      	movs	r5, #2
 8006534:	e779      	b.n	800642a <_dtoa_r+0x3d2>
 8006536:	9f00      	ldr	r7, [sp, #0]
 8006538:	9e03      	ldr	r6, [sp, #12]
 800653a:	e794      	b.n	8006466 <_dtoa_r+0x40e>
 800653c:	9901      	ldr	r1, [sp, #4]
 800653e:	4b4c      	ldr	r3, [pc, #304]	; (8006670 <_dtoa_r+0x618>)
 8006540:	4431      	add	r1, r6
 8006542:	910d      	str	r1, [sp, #52]	; 0x34
 8006544:	9908      	ldr	r1, [sp, #32]
 8006546:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800654a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800654e:	2900      	cmp	r1, #0
 8006550:	d043      	beq.n	80065da <_dtoa_r+0x582>
 8006552:	494d      	ldr	r1, [pc, #308]	; (8006688 <_dtoa_r+0x630>)
 8006554:	2000      	movs	r0, #0
 8006556:	f7fa f999 	bl	800088c <__aeabi_ddiv>
 800655a:	4652      	mov	r2, sl
 800655c:	465b      	mov	r3, fp
 800655e:	f7f9 feb3 	bl	80002c8 <__aeabi_dsub>
 8006562:	9d01      	ldr	r5, [sp, #4]
 8006564:	4682      	mov	sl, r0
 8006566:	468b      	mov	fp, r1
 8006568:	4649      	mov	r1, r9
 800656a:	4640      	mov	r0, r8
 800656c:	f7fa fb14 	bl	8000b98 <__aeabi_d2iz>
 8006570:	4606      	mov	r6, r0
 8006572:	f7f9 fff7 	bl	8000564 <__aeabi_i2d>
 8006576:	4602      	mov	r2, r0
 8006578:	460b      	mov	r3, r1
 800657a:	4640      	mov	r0, r8
 800657c:	4649      	mov	r1, r9
 800657e:	f7f9 fea3 	bl	80002c8 <__aeabi_dsub>
 8006582:	3630      	adds	r6, #48	; 0x30
 8006584:	f805 6b01 	strb.w	r6, [r5], #1
 8006588:	4652      	mov	r2, sl
 800658a:	465b      	mov	r3, fp
 800658c:	4680      	mov	r8, r0
 800658e:	4689      	mov	r9, r1
 8006590:	f7fa fac4 	bl	8000b1c <__aeabi_dcmplt>
 8006594:	2800      	cmp	r0, #0
 8006596:	d163      	bne.n	8006660 <_dtoa_r+0x608>
 8006598:	4642      	mov	r2, r8
 800659a:	464b      	mov	r3, r9
 800659c:	4936      	ldr	r1, [pc, #216]	; (8006678 <_dtoa_r+0x620>)
 800659e:	2000      	movs	r0, #0
 80065a0:	f7f9 fe92 	bl	80002c8 <__aeabi_dsub>
 80065a4:	4652      	mov	r2, sl
 80065a6:	465b      	mov	r3, fp
 80065a8:	f7fa fab8 	bl	8000b1c <__aeabi_dcmplt>
 80065ac:	2800      	cmp	r0, #0
 80065ae:	f040 80b5 	bne.w	800671c <_dtoa_r+0x6c4>
 80065b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065b4:	429d      	cmp	r5, r3
 80065b6:	d081      	beq.n	80064bc <_dtoa_r+0x464>
 80065b8:	4b30      	ldr	r3, [pc, #192]	; (800667c <_dtoa_r+0x624>)
 80065ba:	2200      	movs	r2, #0
 80065bc:	4650      	mov	r0, sl
 80065be:	4659      	mov	r1, fp
 80065c0:	f7fa f83a 	bl	8000638 <__aeabi_dmul>
 80065c4:	4b2d      	ldr	r3, [pc, #180]	; (800667c <_dtoa_r+0x624>)
 80065c6:	4682      	mov	sl, r0
 80065c8:	468b      	mov	fp, r1
 80065ca:	4640      	mov	r0, r8
 80065cc:	4649      	mov	r1, r9
 80065ce:	2200      	movs	r2, #0
 80065d0:	f7fa f832 	bl	8000638 <__aeabi_dmul>
 80065d4:	4680      	mov	r8, r0
 80065d6:	4689      	mov	r9, r1
 80065d8:	e7c6      	b.n	8006568 <_dtoa_r+0x510>
 80065da:	4650      	mov	r0, sl
 80065dc:	4659      	mov	r1, fp
 80065de:	f7fa f82b 	bl	8000638 <__aeabi_dmul>
 80065e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065e4:	9d01      	ldr	r5, [sp, #4]
 80065e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80065e8:	4682      	mov	sl, r0
 80065ea:	468b      	mov	fp, r1
 80065ec:	4649      	mov	r1, r9
 80065ee:	4640      	mov	r0, r8
 80065f0:	f7fa fad2 	bl	8000b98 <__aeabi_d2iz>
 80065f4:	4606      	mov	r6, r0
 80065f6:	f7f9 ffb5 	bl	8000564 <__aeabi_i2d>
 80065fa:	3630      	adds	r6, #48	; 0x30
 80065fc:	4602      	mov	r2, r0
 80065fe:	460b      	mov	r3, r1
 8006600:	4640      	mov	r0, r8
 8006602:	4649      	mov	r1, r9
 8006604:	f7f9 fe60 	bl	80002c8 <__aeabi_dsub>
 8006608:	f805 6b01 	strb.w	r6, [r5], #1
 800660c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800660e:	429d      	cmp	r5, r3
 8006610:	4680      	mov	r8, r0
 8006612:	4689      	mov	r9, r1
 8006614:	f04f 0200 	mov.w	r2, #0
 8006618:	d124      	bne.n	8006664 <_dtoa_r+0x60c>
 800661a:	4b1b      	ldr	r3, [pc, #108]	; (8006688 <_dtoa_r+0x630>)
 800661c:	4650      	mov	r0, sl
 800661e:	4659      	mov	r1, fp
 8006620:	f7f9 fe54 	bl	80002cc <__adddf3>
 8006624:	4602      	mov	r2, r0
 8006626:	460b      	mov	r3, r1
 8006628:	4640      	mov	r0, r8
 800662a:	4649      	mov	r1, r9
 800662c:	f7fa fa94 	bl	8000b58 <__aeabi_dcmpgt>
 8006630:	2800      	cmp	r0, #0
 8006632:	d173      	bne.n	800671c <_dtoa_r+0x6c4>
 8006634:	4652      	mov	r2, sl
 8006636:	465b      	mov	r3, fp
 8006638:	4913      	ldr	r1, [pc, #76]	; (8006688 <_dtoa_r+0x630>)
 800663a:	2000      	movs	r0, #0
 800663c:	f7f9 fe44 	bl	80002c8 <__aeabi_dsub>
 8006640:	4602      	mov	r2, r0
 8006642:	460b      	mov	r3, r1
 8006644:	4640      	mov	r0, r8
 8006646:	4649      	mov	r1, r9
 8006648:	f7fa fa68 	bl	8000b1c <__aeabi_dcmplt>
 800664c:	2800      	cmp	r0, #0
 800664e:	f43f af35 	beq.w	80064bc <_dtoa_r+0x464>
 8006652:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006654:	1e6b      	subs	r3, r5, #1
 8006656:	930f      	str	r3, [sp, #60]	; 0x3c
 8006658:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800665c:	2b30      	cmp	r3, #48	; 0x30
 800665e:	d0f8      	beq.n	8006652 <_dtoa_r+0x5fa>
 8006660:	9700      	str	r7, [sp, #0]
 8006662:	e049      	b.n	80066f8 <_dtoa_r+0x6a0>
 8006664:	4b05      	ldr	r3, [pc, #20]	; (800667c <_dtoa_r+0x624>)
 8006666:	f7f9 ffe7 	bl	8000638 <__aeabi_dmul>
 800666a:	4680      	mov	r8, r0
 800666c:	4689      	mov	r9, r1
 800666e:	e7bd      	b.n	80065ec <_dtoa_r+0x594>
 8006670:	080098a0 	.word	0x080098a0
 8006674:	08009878 	.word	0x08009878
 8006678:	3ff00000 	.word	0x3ff00000
 800667c:	40240000 	.word	0x40240000
 8006680:	401c0000 	.word	0x401c0000
 8006684:	40140000 	.word	0x40140000
 8006688:	3fe00000 	.word	0x3fe00000
 800668c:	9d01      	ldr	r5, [sp, #4]
 800668e:	4656      	mov	r6, sl
 8006690:	465f      	mov	r7, fp
 8006692:	4642      	mov	r2, r8
 8006694:	464b      	mov	r3, r9
 8006696:	4630      	mov	r0, r6
 8006698:	4639      	mov	r1, r7
 800669a:	f7fa f8f7 	bl	800088c <__aeabi_ddiv>
 800669e:	f7fa fa7b 	bl	8000b98 <__aeabi_d2iz>
 80066a2:	4682      	mov	sl, r0
 80066a4:	f7f9 ff5e 	bl	8000564 <__aeabi_i2d>
 80066a8:	4642      	mov	r2, r8
 80066aa:	464b      	mov	r3, r9
 80066ac:	f7f9 ffc4 	bl	8000638 <__aeabi_dmul>
 80066b0:	4602      	mov	r2, r0
 80066b2:	460b      	mov	r3, r1
 80066b4:	4630      	mov	r0, r6
 80066b6:	4639      	mov	r1, r7
 80066b8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80066bc:	f7f9 fe04 	bl	80002c8 <__aeabi_dsub>
 80066c0:	f805 6b01 	strb.w	r6, [r5], #1
 80066c4:	9e01      	ldr	r6, [sp, #4]
 80066c6:	9f03      	ldr	r7, [sp, #12]
 80066c8:	1bae      	subs	r6, r5, r6
 80066ca:	42b7      	cmp	r7, r6
 80066cc:	4602      	mov	r2, r0
 80066ce:	460b      	mov	r3, r1
 80066d0:	d135      	bne.n	800673e <_dtoa_r+0x6e6>
 80066d2:	f7f9 fdfb 	bl	80002cc <__adddf3>
 80066d6:	4642      	mov	r2, r8
 80066d8:	464b      	mov	r3, r9
 80066da:	4606      	mov	r6, r0
 80066dc:	460f      	mov	r7, r1
 80066de:	f7fa fa3b 	bl	8000b58 <__aeabi_dcmpgt>
 80066e2:	b9d0      	cbnz	r0, 800671a <_dtoa_r+0x6c2>
 80066e4:	4642      	mov	r2, r8
 80066e6:	464b      	mov	r3, r9
 80066e8:	4630      	mov	r0, r6
 80066ea:	4639      	mov	r1, r7
 80066ec:	f7fa fa0c 	bl	8000b08 <__aeabi_dcmpeq>
 80066f0:	b110      	cbz	r0, 80066f8 <_dtoa_r+0x6a0>
 80066f2:	f01a 0f01 	tst.w	sl, #1
 80066f6:	d110      	bne.n	800671a <_dtoa_r+0x6c2>
 80066f8:	4620      	mov	r0, r4
 80066fa:	ee18 1a10 	vmov	r1, s16
 80066fe:	f000 fe87 	bl	8007410 <_Bfree>
 8006702:	2300      	movs	r3, #0
 8006704:	9800      	ldr	r0, [sp, #0]
 8006706:	702b      	strb	r3, [r5, #0]
 8006708:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800670a:	3001      	adds	r0, #1
 800670c:	6018      	str	r0, [r3, #0]
 800670e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006710:	2b00      	cmp	r3, #0
 8006712:	f43f acf1 	beq.w	80060f8 <_dtoa_r+0xa0>
 8006716:	601d      	str	r5, [r3, #0]
 8006718:	e4ee      	b.n	80060f8 <_dtoa_r+0xa0>
 800671a:	9f00      	ldr	r7, [sp, #0]
 800671c:	462b      	mov	r3, r5
 800671e:	461d      	mov	r5, r3
 8006720:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006724:	2a39      	cmp	r2, #57	; 0x39
 8006726:	d106      	bne.n	8006736 <_dtoa_r+0x6de>
 8006728:	9a01      	ldr	r2, [sp, #4]
 800672a:	429a      	cmp	r2, r3
 800672c:	d1f7      	bne.n	800671e <_dtoa_r+0x6c6>
 800672e:	9901      	ldr	r1, [sp, #4]
 8006730:	2230      	movs	r2, #48	; 0x30
 8006732:	3701      	adds	r7, #1
 8006734:	700a      	strb	r2, [r1, #0]
 8006736:	781a      	ldrb	r2, [r3, #0]
 8006738:	3201      	adds	r2, #1
 800673a:	701a      	strb	r2, [r3, #0]
 800673c:	e790      	b.n	8006660 <_dtoa_r+0x608>
 800673e:	4ba6      	ldr	r3, [pc, #664]	; (80069d8 <_dtoa_r+0x980>)
 8006740:	2200      	movs	r2, #0
 8006742:	f7f9 ff79 	bl	8000638 <__aeabi_dmul>
 8006746:	2200      	movs	r2, #0
 8006748:	2300      	movs	r3, #0
 800674a:	4606      	mov	r6, r0
 800674c:	460f      	mov	r7, r1
 800674e:	f7fa f9db 	bl	8000b08 <__aeabi_dcmpeq>
 8006752:	2800      	cmp	r0, #0
 8006754:	d09d      	beq.n	8006692 <_dtoa_r+0x63a>
 8006756:	e7cf      	b.n	80066f8 <_dtoa_r+0x6a0>
 8006758:	9a08      	ldr	r2, [sp, #32]
 800675a:	2a00      	cmp	r2, #0
 800675c:	f000 80d7 	beq.w	800690e <_dtoa_r+0x8b6>
 8006760:	9a06      	ldr	r2, [sp, #24]
 8006762:	2a01      	cmp	r2, #1
 8006764:	f300 80ba 	bgt.w	80068dc <_dtoa_r+0x884>
 8006768:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800676a:	2a00      	cmp	r2, #0
 800676c:	f000 80b2 	beq.w	80068d4 <_dtoa_r+0x87c>
 8006770:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006774:	9e07      	ldr	r6, [sp, #28]
 8006776:	9d04      	ldr	r5, [sp, #16]
 8006778:	9a04      	ldr	r2, [sp, #16]
 800677a:	441a      	add	r2, r3
 800677c:	9204      	str	r2, [sp, #16]
 800677e:	9a05      	ldr	r2, [sp, #20]
 8006780:	2101      	movs	r1, #1
 8006782:	441a      	add	r2, r3
 8006784:	4620      	mov	r0, r4
 8006786:	9205      	str	r2, [sp, #20]
 8006788:	f000 ff44 	bl	8007614 <__i2b>
 800678c:	4607      	mov	r7, r0
 800678e:	2d00      	cmp	r5, #0
 8006790:	dd0c      	ble.n	80067ac <_dtoa_r+0x754>
 8006792:	9b05      	ldr	r3, [sp, #20]
 8006794:	2b00      	cmp	r3, #0
 8006796:	dd09      	ble.n	80067ac <_dtoa_r+0x754>
 8006798:	42ab      	cmp	r3, r5
 800679a:	9a04      	ldr	r2, [sp, #16]
 800679c:	bfa8      	it	ge
 800679e:	462b      	movge	r3, r5
 80067a0:	1ad2      	subs	r2, r2, r3
 80067a2:	9204      	str	r2, [sp, #16]
 80067a4:	9a05      	ldr	r2, [sp, #20]
 80067a6:	1aed      	subs	r5, r5, r3
 80067a8:	1ad3      	subs	r3, r2, r3
 80067aa:	9305      	str	r3, [sp, #20]
 80067ac:	9b07      	ldr	r3, [sp, #28]
 80067ae:	b31b      	cbz	r3, 80067f8 <_dtoa_r+0x7a0>
 80067b0:	9b08      	ldr	r3, [sp, #32]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	f000 80af 	beq.w	8006916 <_dtoa_r+0x8be>
 80067b8:	2e00      	cmp	r6, #0
 80067ba:	dd13      	ble.n	80067e4 <_dtoa_r+0x78c>
 80067bc:	4639      	mov	r1, r7
 80067be:	4632      	mov	r2, r6
 80067c0:	4620      	mov	r0, r4
 80067c2:	f000 ffe7 	bl	8007794 <__pow5mult>
 80067c6:	ee18 2a10 	vmov	r2, s16
 80067ca:	4601      	mov	r1, r0
 80067cc:	4607      	mov	r7, r0
 80067ce:	4620      	mov	r0, r4
 80067d0:	f000 ff36 	bl	8007640 <__multiply>
 80067d4:	ee18 1a10 	vmov	r1, s16
 80067d8:	4680      	mov	r8, r0
 80067da:	4620      	mov	r0, r4
 80067dc:	f000 fe18 	bl	8007410 <_Bfree>
 80067e0:	ee08 8a10 	vmov	s16, r8
 80067e4:	9b07      	ldr	r3, [sp, #28]
 80067e6:	1b9a      	subs	r2, r3, r6
 80067e8:	d006      	beq.n	80067f8 <_dtoa_r+0x7a0>
 80067ea:	ee18 1a10 	vmov	r1, s16
 80067ee:	4620      	mov	r0, r4
 80067f0:	f000 ffd0 	bl	8007794 <__pow5mult>
 80067f4:	ee08 0a10 	vmov	s16, r0
 80067f8:	2101      	movs	r1, #1
 80067fa:	4620      	mov	r0, r4
 80067fc:	f000 ff0a 	bl	8007614 <__i2b>
 8006800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006802:	2b00      	cmp	r3, #0
 8006804:	4606      	mov	r6, r0
 8006806:	f340 8088 	ble.w	800691a <_dtoa_r+0x8c2>
 800680a:	461a      	mov	r2, r3
 800680c:	4601      	mov	r1, r0
 800680e:	4620      	mov	r0, r4
 8006810:	f000 ffc0 	bl	8007794 <__pow5mult>
 8006814:	9b06      	ldr	r3, [sp, #24]
 8006816:	2b01      	cmp	r3, #1
 8006818:	4606      	mov	r6, r0
 800681a:	f340 8081 	ble.w	8006920 <_dtoa_r+0x8c8>
 800681e:	f04f 0800 	mov.w	r8, #0
 8006822:	6933      	ldr	r3, [r6, #16]
 8006824:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006828:	6918      	ldr	r0, [r3, #16]
 800682a:	f000 fea3 	bl	8007574 <__hi0bits>
 800682e:	f1c0 0020 	rsb	r0, r0, #32
 8006832:	9b05      	ldr	r3, [sp, #20]
 8006834:	4418      	add	r0, r3
 8006836:	f010 001f 	ands.w	r0, r0, #31
 800683a:	f000 8092 	beq.w	8006962 <_dtoa_r+0x90a>
 800683e:	f1c0 0320 	rsb	r3, r0, #32
 8006842:	2b04      	cmp	r3, #4
 8006844:	f340 808a 	ble.w	800695c <_dtoa_r+0x904>
 8006848:	f1c0 001c 	rsb	r0, r0, #28
 800684c:	9b04      	ldr	r3, [sp, #16]
 800684e:	4403      	add	r3, r0
 8006850:	9304      	str	r3, [sp, #16]
 8006852:	9b05      	ldr	r3, [sp, #20]
 8006854:	4403      	add	r3, r0
 8006856:	4405      	add	r5, r0
 8006858:	9305      	str	r3, [sp, #20]
 800685a:	9b04      	ldr	r3, [sp, #16]
 800685c:	2b00      	cmp	r3, #0
 800685e:	dd07      	ble.n	8006870 <_dtoa_r+0x818>
 8006860:	ee18 1a10 	vmov	r1, s16
 8006864:	461a      	mov	r2, r3
 8006866:	4620      	mov	r0, r4
 8006868:	f000 ffee 	bl	8007848 <__lshift>
 800686c:	ee08 0a10 	vmov	s16, r0
 8006870:	9b05      	ldr	r3, [sp, #20]
 8006872:	2b00      	cmp	r3, #0
 8006874:	dd05      	ble.n	8006882 <_dtoa_r+0x82a>
 8006876:	4631      	mov	r1, r6
 8006878:	461a      	mov	r2, r3
 800687a:	4620      	mov	r0, r4
 800687c:	f000 ffe4 	bl	8007848 <__lshift>
 8006880:	4606      	mov	r6, r0
 8006882:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006884:	2b00      	cmp	r3, #0
 8006886:	d06e      	beq.n	8006966 <_dtoa_r+0x90e>
 8006888:	ee18 0a10 	vmov	r0, s16
 800688c:	4631      	mov	r1, r6
 800688e:	f001 f84b 	bl	8007928 <__mcmp>
 8006892:	2800      	cmp	r0, #0
 8006894:	da67      	bge.n	8006966 <_dtoa_r+0x90e>
 8006896:	9b00      	ldr	r3, [sp, #0]
 8006898:	3b01      	subs	r3, #1
 800689a:	ee18 1a10 	vmov	r1, s16
 800689e:	9300      	str	r3, [sp, #0]
 80068a0:	220a      	movs	r2, #10
 80068a2:	2300      	movs	r3, #0
 80068a4:	4620      	mov	r0, r4
 80068a6:	f000 fdd5 	bl	8007454 <__multadd>
 80068aa:	9b08      	ldr	r3, [sp, #32]
 80068ac:	ee08 0a10 	vmov	s16, r0
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	f000 81b1 	beq.w	8006c18 <_dtoa_r+0xbc0>
 80068b6:	2300      	movs	r3, #0
 80068b8:	4639      	mov	r1, r7
 80068ba:	220a      	movs	r2, #10
 80068bc:	4620      	mov	r0, r4
 80068be:	f000 fdc9 	bl	8007454 <__multadd>
 80068c2:	9b02      	ldr	r3, [sp, #8]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	4607      	mov	r7, r0
 80068c8:	f300 808e 	bgt.w	80069e8 <_dtoa_r+0x990>
 80068cc:	9b06      	ldr	r3, [sp, #24]
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	dc51      	bgt.n	8006976 <_dtoa_r+0x91e>
 80068d2:	e089      	b.n	80069e8 <_dtoa_r+0x990>
 80068d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80068d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80068da:	e74b      	b.n	8006774 <_dtoa_r+0x71c>
 80068dc:	9b03      	ldr	r3, [sp, #12]
 80068de:	1e5e      	subs	r6, r3, #1
 80068e0:	9b07      	ldr	r3, [sp, #28]
 80068e2:	42b3      	cmp	r3, r6
 80068e4:	bfbf      	itttt	lt
 80068e6:	9b07      	ldrlt	r3, [sp, #28]
 80068e8:	9607      	strlt	r6, [sp, #28]
 80068ea:	1af2      	sublt	r2, r6, r3
 80068ec:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80068ee:	bfb6      	itet	lt
 80068f0:	189b      	addlt	r3, r3, r2
 80068f2:	1b9e      	subge	r6, r3, r6
 80068f4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80068f6:	9b03      	ldr	r3, [sp, #12]
 80068f8:	bfb8      	it	lt
 80068fa:	2600      	movlt	r6, #0
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	bfb7      	itett	lt
 8006900:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006904:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006908:	1a9d      	sublt	r5, r3, r2
 800690a:	2300      	movlt	r3, #0
 800690c:	e734      	b.n	8006778 <_dtoa_r+0x720>
 800690e:	9e07      	ldr	r6, [sp, #28]
 8006910:	9d04      	ldr	r5, [sp, #16]
 8006912:	9f08      	ldr	r7, [sp, #32]
 8006914:	e73b      	b.n	800678e <_dtoa_r+0x736>
 8006916:	9a07      	ldr	r2, [sp, #28]
 8006918:	e767      	b.n	80067ea <_dtoa_r+0x792>
 800691a:	9b06      	ldr	r3, [sp, #24]
 800691c:	2b01      	cmp	r3, #1
 800691e:	dc18      	bgt.n	8006952 <_dtoa_r+0x8fa>
 8006920:	f1ba 0f00 	cmp.w	sl, #0
 8006924:	d115      	bne.n	8006952 <_dtoa_r+0x8fa>
 8006926:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800692a:	b993      	cbnz	r3, 8006952 <_dtoa_r+0x8fa>
 800692c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006930:	0d1b      	lsrs	r3, r3, #20
 8006932:	051b      	lsls	r3, r3, #20
 8006934:	b183      	cbz	r3, 8006958 <_dtoa_r+0x900>
 8006936:	9b04      	ldr	r3, [sp, #16]
 8006938:	3301      	adds	r3, #1
 800693a:	9304      	str	r3, [sp, #16]
 800693c:	9b05      	ldr	r3, [sp, #20]
 800693e:	3301      	adds	r3, #1
 8006940:	9305      	str	r3, [sp, #20]
 8006942:	f04f 0801 	mov.w	r8, #1
 8006946:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006948:	2b00      	cmp	r3, #0
 800694a:	f47f af6a 	bne.w	8006822 <_dtoa_r+0x7ca>
 800694e:	2001      	movs	r0, #1
 8006950:	e76f      	b.n	8006832 <_dtoa_r+0x7da>
 8006952:	f04f 0800 	mov.w	r8, #0
 8006956:	e7f6      	b.n	8006946 <_dtoa_r+0x8ee>
 8006958:	4698      	mov	r8, r3
 800695a:	e7f4      	b.n	8006946 <_dtoa_r+0x8ee>
 800695c:	f43f af7d 	beq.w	800685a <_dtoa_r+0x802>
 8006960:	4618      	mov	r0, r3
 8006962:	301c      	adds	r0, #28
 8006964:	e772      	b.n	800684c <_dtoa_r+0x7f4>
 8006966:	9b03      	ldr	r3, [sp, #12]
 8006968:	2b00      	cmp	r3, #0
 800696a:	dc37      	bgt.n	80069dc <_dtoa_r+0x984>
 800696c:	9b06      	ldr	r3, [sp, #24]
 800696e:	2b02      	cmp	r3, #2
 8006970:	dd34      	ble.n	80069dc <_dtoa_r+0x984>
 8006972:	9b03      	ldr	r3, [sp, #12]
 8006974:	9302      	str	r3, [sp, #8]
 8006976:	9b02      	ldr	r3, [sp, #8]
 8006978:	b96b      	cbnz	r3, 8006996 <_dtoa_r+0x93e>
 800697a:	4631      	mov	r1, r6
 800697c:	2205      	movs	r2, #5
 800697e:	4620      	mov	r0, r4
 8006980:	f000 fd68 	bl	8007454 <__multadd>
 8006984:	4601      	mov	r1, r0
 8006986:	4606      	mov	r6, r0
 8006988:	ee18 0a10 	vmov	r0, s16
 800698c:	f000 ffcc 	bl	8007928 <__mcmp>
 8006990:	2800      	cmp	r0, #0
 8006992:	f73f adbb 	bgt.w	800650c <_dtoa_r+0x4b4>
 8006996:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006998:	9d01      	ldr	r5, [sp, #4]
 800699a:	43db      	mvns	r3, r3
 800699c:	9300      	str	r3, [sp, #0]
 800699e:	f04f 0800 	mov.w	r8, #0
 80069a2:	4631      	mov	r1, r6
 80069a4:	4620      	mov	r0, r4
 80069a6:	f000 fd33 	bl	8007410 <_Bfree>
 80069aa:	2f00      	cmp	r7, #0
 80069ac:	f43f aea4 	beq.w	80066f8 <_dtoa_r+0x6a0>
 80069b0:	f1b8 0f00 	cmp.w	r8, #0
 80069b4:	d005      	beq.n	80069c2 <_dtoa_r+0x96a>
 80069b6:	45b8      	cmp	r8, r7
 80069b8:	d003      	beq.n	80069c2 <_dtoa_r+0x96a>
 80069ba:	4641      	mov	r1, r8
 80069bc:	4620      	mov	r0, r4
 80069be:	f000 fd27 	bl	8007410 <_Bfree>
 80069c2:	4639      	mov	r1, r7
 80069c4:	4620      	mov	r0, r4
 80069c6:	f000 fd23 	bl	8007410 <_Bfree>
 80069ca:	e695      	b.n	80066f8 <_dtoa_r+0x6a0>
 80069cc:	2600      	movs	r6, #0
 80069ce:	4637      	mov	r7, r6
 80069d0:	e7e1      	b.n	8006996 <_dtoa_r+0x93e>
 80069d2:	9700      	str	r7, [sp, #0]
 80069d4:	4637      	mov	r7, r6
 80069d6:	e599      	b.n	800650c <_dtoa_r+0x4b4>
 80069d8:	40240000 	.word	0x40240000
 80069dc:	9b08      	ldr	r3, [sp, #32]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	f000 80ca 	beq.w	8006b78 <_dtoa_r+0xb20>
 80069e4:	9b03      	ldr	r3, [sp, #12]
 80069e6:	9302      	str	r3, [sp, #8]
 80069e8:	2d00      	cmp	r5, #0
 80069ea:	dd05      	ble.n	80069f8 <_dtoa_r+0x9a0>
 80069ec:	4639      	mov	r1, r7
 80069ee:	462a      	mov	r2, r5
 80069f0:	4620      	mov	r0, r4
 80069f2:	f000 ff29 	bl	8007848 <__lshift>
 80069f6:	4607      	mov	r7, r0
 80069f8:	f1b8 0f00 	cmp.w	r8, #0
 80069fc:	d05b      	beq.n	8006ab6 <_dtoa_r+0xa5e>
 80069fe:	6879      	ldr	r1, [r7, #4]
 8006a00:	4620      	mov	r0, r4
 8006a02:	f000 fcc5 	bl	8007390 <_Balloc>
 8006a06:	4605      	mov	r5, r0
 8006a08:	b928      	cbnz	r0, 8006a16 <_dtoa_r+0x9be>
 8006a0a:	4b87      	ldr	r3, [pc, #540]	; (8006c28 <_dtoa_r+0xbd0>)
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006a12:	f7ff bb3b 	b.w	800608c <_dtoa_r+0x34>
 8006a16:	693a      	ldr	r2, [r7, #16]
 8006a18:	3202      	adds	r2, #2
 8006a1a:	0092      	lsls	r2, r2, #2
 8006a1c:	f107 010c 	add.w	r1, r7, #12
 8006a20:	300c      	adds	r0, #12
 8006a22:	f000 fca7 	bl	8007374 <memcpy>
 8006a26:	2201      	movs	r2, #1
 8006a28:	4629      	mov	r1, r5
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	f000 ff0c 	bl	8007848 <__lshift>
 8006a30:	9b01      	ldr	r3, [sp, #4]
 8006a32:	f103 0901 	add.w	r9, r3, #1
 8006a36:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006a3a:	4413      	add	r3, r2
 8006a3c:	9305      	str	r3, [sp, #20]
 8006a3e:	f00a 0301 	and.w	r3, sl, #1
 8006a42:	46b8      	mov	r8, r7
 8006a44:	9304      	str	r3, [sp, #16]
 8006a46:	4607      	mov	r7, r0
 8006a48:	4631      	mov	r1, r6
 8006a4a:	ee18 0a10 	vmov	r0, s16
 8006a4e:	f7ff fa75 	bl	8005f3c <quorem>
 8006a52:	4641      	mov	r1, r8
 8006a54:	9002      	str	r0, [sp, #8]
 8006a56:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006a5a:	ee18 0a10 	vmov	r0, s16
 8006a5e:	f000 ff63 	bl	8007928 <__mcmp>
 8006a62:	463a      	mov	r2, r7
 8006a64:	9003      	str	r0, [sp, #12]
 8006a66:	4631      	mov	r1, r6
 8006a68:	4620      	mov	r0, r4
 8006a6a:	f000 ff79 	bl	8007960 <__mdiff>
 8006a6e:	68c2      	ldr	r2, [r0, #12]
 8006a70:	f109 3bff 	add.w	fp, r9, #4294967295
 8006a74:	4605      	mov	r5, r0
 8006a76:	bb02      	cbnz	r2, 8006aba <_dtoa_r+0xa62>
 8006a78:	4601      	mov	r1, r0
 8006a7a:	ee18 0a10 	vmov	r0, s16
 8006a7e:	f000 ff53 	bl	8007928 <__mcmp>
 8006a82:	4602      	mov	r2, r0
 8006a84:	4629      	mov	r1, r5
 8006a86:	4620      	mov	r0, r4
 8006a88:	9207      	str	r2, [sp, #28]
 8006a8a:	f000 fcc1 	bl	8007410 <_Bfree>
 8006a8e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006a92:	ea43 0102 	orr.w	r1, r3, r2
 8006a96:	9b04      	ldr	r3, [sp, #16]
 8006a98:	430b      	orrs	r3, r1
 8006a9a:	464d      	mov	r5, r9
 8006a9c:	d10f      	bne.n	8006abe <_dtoa_r+0xa66>
 8006a9e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006aa2:	d02a      	beq.n	8006afa <_dtoa_r+0xaa2>
 8006aa4:	9b03      	ldr	r3, [sp, #12]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	dd02      	ble.n	8006ab0 <_dtoa_r+0xa58>
 8006aaa:	9b02      	ldr	r3, [sp, #8]
 8006aac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006ab0:	f88b a000 	strb.w	sl, [fp]
 8006ab4:	e775      	b.n	80069a2 <_dtoa_r+0x94a>
 8006ab6:	4638      	mov	r0, r7
 8006ab8:	e7ba      	b.n	8006a30 <_dtoa_r+0x9d8>
 8006aba:	2201      	movs	r2, #1
 8006abc:	e7e2      	b.n	8006a84 <_dtoa_r+0xa2c>
 8006abe:	9b03      	ldr	r3, [sp, #12]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	db04      	blt.n	8006ace <_dtoa_r+0xa76>
 8006ac4:	9906      	ldr	r1, [sp, #24]
 8006ac6:	430b      	orrs	r3, r1
 8006ac8:	9904      	ldr	r1, [sp, #16]
 8006aca:	430b      	orrs	r3, r1
 8006acc:	d122      	bne.n	8006b14 <_dtoa_r+0xabc>
 8006ace:	2a00      	cmp	r2, #0
 8006ad0:	ddee      	ble.n	8006ab0 <_dtoa_r+0xa58>
 8006ad2:	ee18 1a10 	vmov	r1, s16
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	4620      	mov	r0, r4
 8006ada:	f000 feb5 	bl	8007848 <__lshift>
 8006ade:	4631      	mov	r1, r6
 8006ae0:	ee08 0a10 	vmov	s16, r0
 8006ae4:	f000 ff20 	bl	8007928 <__mcmp>
 8006ae8:	2800      	cmp	r0, #0
 8006aea:	dc03      	bgt.n	8006af4 <_dtoa_r+0xa9c>
 8006aec:	d1e0      	bne.n	8006ab0 <_dtoa_r+0xa58>
 8006aee:	f01a 0f01 	tst.w	sl, #1
 8006af2:	d0dd      	beq.n	8006ab0 <_dtoa_r+0xa58>
 8006af4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006af8:	d1d7      	bne.n	8006aaa <_dtoa_r+0xa52>
 8006afa:	2339      	movs	r3, #57	; 0x39
 8006afc:	f88b 3000 	strb.w	r3, [fp]
 8006b00:	462b      	mov	r3, r5
 8006b02:	461d      	mov	r5, r3
 8006b04:	3b01      	subs	r3, #1
 8006b06:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006b0a:	2a39      	cmp	r2, #57	; 0x39
 8006b0c:	d071      	beq.n	8006bf2 <_dtoa_r+0xb9a>
 8006b0e:	3201      	adds	r2, #1
 8006b10:	701a      	strb	r2, [r3, #0]
 8006b12:	e746      	b.n	80069a2 <_dtoa_r+0x94a>
 8006b14:	2a00      	cmp	r2, #0
 8006b16:	dd07      	ble.n	8006b28 <_dtoa_r+0xad0>
 8006b18:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006b1c:	d0ed      	beq.n	8006afa <_dtoa_r+0xaa2>
 8006b1e:	f10a 0301 	add.w	r3, sl, #1
 8006b22:	f88b 3000 	strb.w	r3, [fp]
 8006b26:	e73c      	b.n	80069a2 <_dtoa_r+0x94a>
 8006b28:	9b05      	ldr	r3, [sp, #20]
 8006b2a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006b2e:	4599      	cmp	r9, r3
 8006b30:	d047      	beq.n	8006bc2 <_dtoa_r+0xb6a>
 8006b32:	ee18 1a10 	vmov	r1, s16
 8006b36:	2300      	movs	r3, #0
 8006b38:	220a      	movs	r2, #10
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	f000 fc8a 	bl	8007454 <__multadd>
 8006b40:	45b8      	cmp	r8, r7
 8006b42:	ee08 0a10 	vmov	s16, r0
 8006b46:	f04f 0300 	mov.w	r3, #0
 8006b4a:	f04f 020a 	mov.w	r2, #10
 8006b4e:	4641      	mov	r1, r8
 8006b50:	4620      	mov	r0, r4
 8006b52:	d106      	bne.n	8006b62 <_dtoa_r+0xb0a>
 8006b54:	f000 fc7e 	bl	8007454 <__multadd>
 8006b58:	4680      	mov	r8, r0
 8006b5a:	4607      	mov	r7, r0
 8006b5c:	f109 0901 	add.w	r9, r9, #1
 8006b60:	e772      	b.n	8006a48 <_dtoa_r+0x9f0>
 8006b62:	f000 fc77 	bl	8007454 <__multadd>
 8006b66:	4639      	mov	r1, r7
 8006b68:	4680      	mov	r8, r0
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	220a      	movs	r2, #10
 8006b6e:	4620      	mov	r0, r4
 8006b70:	f000 fc70 	bl	8007454 <__multadd>
 8006b74:	4607      	mov	r7, r0
 8006b76:	e7f1      	b.n	8006b5c <_dtoa_r+0xb04>
 8006b78:	9b03      	ldr	r3, [sp, #12]
 8006b7a:	9302      	str	r3, [sp, #8]
 8006b7c:	9d01      	ldr	r5, [sp, #4]
 8006b7e:	ee18 0a10 	vmov	r0, s16
 8006b82:	4631      	mov	r1, r6
 8006b84:	f7ff f9da 	bl	8005f3c <quorem>
 8006b88:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006b8c:	9b01      	ldr	r3, [sp, #4]
 8006b8e:	f805 ab01 	strb.w	sl, [r5], #1
 8006b92:	1aea      	subs	r2, r5, r3
 8006b94:	9b02      	ldr	r3, [sp, #8]
 8006b96:	4293      	cmp	r3, r2
 8006b98:	dd09      	ble.n	8006bae <_dtoa_r+0xb56>
 8006b9a:	ee18 1a10 	vmov	r1, s16
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	220a      	movs	r2, #10
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	f000 fc56 	bl	8007454 <__multadd>
 8006ba8:	ee08 0a10 	vmov	s16, r0
 8006bac:	e7e7      	b.n	8006b7e <_dtoa_r+0xb26>
 8006bae:	9b02      	ldr	r3, [sp, #8]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	bfc8      	it	gt
 8006bb4:	461d      	movgt	r5, r3
 8006bb6:	9b01      	ldr	r3, [sp, #4]
 8006bb8:	bfd8      	it	le
 8006bba:	2501      	movle	r5, #1
 8006bbc:	441d      	add	r5, r3
 8006bbe:	f04f 0800 	mov.w	r8, #0
 8006bc2:	ee18 1a10 	vmov	r1, s16
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	4620      	mov	r0, r4
 8006bca:	f000 fe3d 	bl	8007848 <__lshift>
 8006bce:	4631      	mov	r1, r6
 8006bd0:	ee08 0a10 	vmov	s16, r0
 8006bd4:	f000 fea8 	bl	8007928 <__mcmp>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	dc91      	bgt.n	8006b00 <_dtoa_r+0xaa8>
 8006bdc:	d102      	bne.n	8006be4 <_dtoa_r+0xb8c>
 8006bde:	f01a 0f01 	tst.w	sl, #1
 8006be2:	d18d      	bne.n	8006b00 <_dtoa_r+0xaa8>
 8006be4:	462b      	mov	r3, r5
 8006be6:	461d      	mov	r5, r3
 8006be8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006bec:	2a30      	cmp	r2, #48	; 0x30
 8006bee:	d0fa      	beq.n	8006be6 <_dtoa_r+0xb8e>
 8006bf0:	e6d7      	b.n	80069a2 <_dtoa_r+0x94a>
 8006bf2:	9a01      	ldr	r2, [sp, #4]
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d184      	bne.n	8006b02 <_dtoa_r+0xaaa>
 8006bf8:	9b00      	ldr	r3, [sp, #0]
 8006bfa:	3301      	adds	r3, #1
 8006bfc:	9300      	str	r3, [sp, #0]
 8006bfe:	2331      	movs	r3, #49	; 0x31
 8006c00:	7013      	strb	r3, [r2, #0]
 8006c02:	e6ce      	b.n	80069a2 <_dtoa_r+0x94a>
 8006c04:	4b09      	ldr	r3, [pc, #36]	; (8006c2c <_dtoa_r+0xbd4>)
 8006c06:	f7ff ba95 	b.w	8006134 <_dtoa_r+0xdc>
 8006c0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	f47f aa6e 	bne.w	80060ee <_dtoa_r+0x96>
 8006c12:	4b07      	ldr	r3, [pc, #28]	; (8006c30 <_dtoa_r+0xbd8>)
 8006c14:	f7ff ba8e 	b.w	8006134 <_dtoa_r+0xdc>
 8006c18:	9b02      	ldr	r3, [sp, #8]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	dcae      	bgt.n	8006b7c <_dtoa_r+0xb24>
 8006c1e:	9b06      	ldr	r3, [sp, #24]
 8006c20:	2b02      	cmp	r3, #2
 8006c22:	f73f aea8 	bgt.w	8006976 <_dtoa_r+0x91e>
 8006c26:	e7a9      	b.n	8006b7c <_dtoa_r+0xb24>
 8006c28:	08009790 	.word	0x08009790
 8006c2c:	08009989 	.word	0x08009989
 8006c30:	08009711 	.word	0x08009711

08006c34 <rshift>:
 8006c34:	6903      	ldr	r3, [r0, #16]
 8006c36:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006c3a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006c3e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006c42:	f100 0414 	add.w	r4, r0, #20
 8006c46:	dd45      	ble.n	8006cd4 <rshift+0xa0>
 8006c48:	f011 011f 	ands.w	r1, r1, #31
 8006c4c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006c50:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006c54:	d10c      	bne.n	8006c70 <rshift+0x3c>
 8006c56:	f100 0710 	add.w	r7, r0, #16
 8006c5a:	4629      	mov	r1, r5
 8006c5c:	42b1      	cmp	r1, r6
 8006c5e:	d334      	bcc.n	8006cca <rshift+0x96>
 8006c60:	1a9b      	subs	r3, r3, r2
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	1eea      	subs	r2, r5, #3
 8006c66:	4296      	cmp	r6, r2
 8006c68:	bf38      	it	cc
 8006c6a:	2300      	movcc	r3, #0
 8006c6c:	4423      	add	r3, r4
 8006c6e:	e015      	b.n	8006c9c <rshift+0x68>
 8006c70:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006c74:	f1c1 0820 	rsb	r8, r1, #32
 8006c78:	40cf      	lsrs	r7, r1
 8006c7a:	f105 0e04 	add.w	lr, r5, #4
 8006c7e:	46a1      	mov	r9, r4
 8006c80:	4576      	cmp	r6, lr
 8006c82:	46f4      	mov	ip, lr
 8006c84:	d815      	bhi.n	8006cb2 <rshift+0x7e>
 8006c86:	1a9a      	subs	r2, r3, r2
 8006c88:	0092      	lsls	r2, r2, #2
 8006c8a:	3a04      	subs	r2, #4
 8006c8c:	3501      	adds	r5, #1
 8006c8e:	42ae      	cmp	r6, r5
 8006c90:	bf38      	it	cc
 8006c92:	2200      	movcc	r2, #0
 8006c94:	18a3      	adds	r3, r4, r2
 8006c96:	50a7      	str	r7, [r4, r2]
 8006c98:	b107      	cbz	r7, 8006c9c <rshift+0x68>
 8006c9a:	3304      	adds	r3, #4
 8006c9c:	1b1a      	subs	r2, r3, r4
 8006c9e:	42a3      	cmp	r3, r4
 8006ca0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006ca4:	bf08      	it	eq
 8006ca6:	2300      	moveq	r3, #0
 8006ca8:	6102      	str	r2, [r0, #16]
 8006caa:	bf08      	it	eq
 8006cac:	6143      	streq	r3, [r0, #20]
 8006cae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006cb2:	f8dc c000 	ldr.w	ip, [ip]
 8006cb6:	fa0c fc08 	lsl.w	ip, ip, r8
 8006cba:	ea4c 0707 	orr.w	r7, ip, r7
 8006cbe:	f849 7b04 	str.w	r7, [r9], #4
 8006cc2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006cc6:	40cf      	lsrs	r7, r1
 8006cc8:	e7da      	b.n	8006c80 <rshift+0x4c>
 8006cca:	f851 cb04 	ldr.w	ip, [r1], #4
 8006cce:	f847 cf04 	str.w	ip, [r7, #4]!
 8006cd2:	e7c3      	b.n	8006c5c <rshift+0x28>
 8006cd4:	4623      	mov	r3, r4
 8006cd6:	e7e1      	b.n	8006c9c <rshift+0x68>

08006cd8 <__hexdig_fun>:
 8006cd8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006cdc:	2b09      	cmp	r3, #9
 8006cde:	d802      	bhi.n	8006ce6 <__hexdig_fun+0xe>
 8006ce0:	3820      	subs	r0, #32
 8006ce2:	b2c0      	uxtb	r0, r0
 8006ce4:	4770      	bx	lr
 8006ce6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006cea:	2b05      	cmp	r3, #5
 8006cec:	d801      	bhi.n	8006cf2 <__hexdig_fun+0x1a>
 8006cee:	3847      	subs	r0, #71	; 0x47
 8006cf0:	e7f7      	b.n	8006ce2 <__hexdig_fun+0xa>
 8006cf2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006cf6:	2b05      	cmp	r3, #5
 8006cf8:	d801      	bhi.n	8006cfe <__hexdig_fun+0x26>
 8006cfa:	3827      	subs	r0, #39	; 0x27
 8006cfc:	e7f1      	b.n	8006ce2 <__hexdig_fun+0xa>
 8006cfe:	2000      	movs	r0, #0
 8006d00:	4770      	bx	lr
	...

08006d04 <__gethex>:
 8006d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d08:	ed2d 8b02 	vpush	{d8}
 8006d0c:	b089      	sub	sp, #36	; 0x24
 8006d0e:	ee08 0a10 	vmov	s16, r0
 8006d12:	9304      	str	r3, [sp, #16]
 8006d14:	4bb4      	ldr	r3, [pc, #720]	; (8006fe8 <__gethex+0x2e4>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	9301      	str	r3, [sp, #4]
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	468b      	mov	fp, r1
 8006d1e:	4690      	mov	r8, r2
 8006d20:	f7f9 fa76 	bl	8000210 <strlen>
 8006d24:	9b01      	ldr	r3, [sp, #4]
 8006d26:	f8db 2000 	ldr.w	r2, [fp]
 8006d2a:	4403      	add	r3, r0
 8006d2c:	4682      	mov	sl, r0
 8006d2e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006d32:	9305      	str	r3, [sp, #20]
 8006d34:	1c93      	adds	r3, r2, #2
 8006d36:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006d3a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006d3e:	32fe      	adds	r2, #254	; 0xfe
 8006d40:	18d1      	adds	r1, r2, r3
 8006d42:	461f      	mov	r7, r3
 8006d44:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006d48:	9100      	str	r1, [sp, #0]
 8006d4a:	2830      	cmp	r0, #48	; 0x30
 8006d4c:	d0f8      	beq.n	8006d40 <__gethex+0x3c>
 8006d4e:	f7ff ffc3 	bl	8006cd8 <__hexdig_fun>
 8006d52:	4604      	mov	r4, r0
 8006d54:	2800      	cmp	r0, #0
 8006d56:	d13a      	bne.n	8006dce <__gethex+0xca>
 8006d58:	9901      	ldr	r1, [sp, #4]
 8006d5a:	4652      	mov	r2, sl
 8006d5c:	4638      	mov	r0, r7
 8006d5e:	f001 fdb3 	bl	80088c8 <strncmp>
 8006d62:	4605      	mov	r5, r0
 8006d64:	2800      	cmp	r0, #0
 8006d66:	d168      	bne.n	8006e3a <__gethex+0x136>
 8006d68:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006d6c:	eb07 060a 	add.w	r6, r7, sl
 8006d70:	f7ff ffb2 	bl	8006cd8 <__hexdig_fun>
 8006d74:	2800      	cmp	r0, #0
 8006d76:	d062      	beq.n	8006e3e <__gethex+0x13a>
 8006d78:	4633      	mov	r3, r6
 8006d7a:	7818      	ldrb	r0, [r3, #0]
 8006d7c:	2830      	cmp	r0, #48	; 0x30
 8006d7e:	461f      	mov	r7, r3
 8006d80:	f103 0301 	add.w	r3, r3, #1
 8006d84:	d0f9      	beq.n	8006d7a <__gethex+0x76>
 8006d86:	f7ff ffa7 	bl	8006cd8 <__hexdig_fun>
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	fab0 f480 	clz	r4, r0
 8006d90:	0964      	lsrs	r4, r4, #5
 8006d92:	4635      	mov	r5, r6
 8006d94:	9300      	str	r3, [sp, #0]
 8006d96:	463a      	mov	r2, r7
 8006d98:	4616      	mov	r6, r2
 8006d9a:	3201      	adds	r2, #1
 8006d9c:	7830      	ldrb	r0, [r6, #0]
 8006d9e:	f7ff ff9b 	bl	8006cd8 <__hexdig_fun>
 8006da2:	2800      	cmp	r0, #0
 8006da4:	d1f8      	bne.n	8006d98 <__gethex+0x94>
 8006da6:	9901      	ldr	r1, [sp, #4]
 8006da8:	4652      	mov	r2, sl
 8006daa:	4630      	mov	r0, r6
 8006dac:	f001 fd8c 	bl	80088c8 <strncmp>
 8006db0:	b980      	cbnz	r0, 8006dd4 <__gethex+0xd0>
 8006db2:	b94d      	cbnz	r5, 8006dc8 <__gethex+0xc4>
 8006db4:	eb06 050a 	add.w	r5, r6, sl
 8006db8:	462a      	mov	r2, r5
 8006dba:	4616      	mov	r6, r2
 8006dbc:	3201      	adds	r2, #1
 8006dbe:	7830      	ldrb	r0, [r6, #0]
 8006dc0:	f7ff ff8a 	bl	8006cd8 <__hexdig_fun>
 8006dc4:	2800      	cmp	r0, #0
 8006dc6:	d1f8      	bne.n	8006dba <__gethex+0xb6>
 8006dc8:	1bad      	subs	r5, r5, r6
 8006dca:	00ad      	lsls	r5, r5, #2
 8006dcc:	e004      	b.n	8006dd8 <__gethex+0xd4>
 8006dce:	2400      	movs	r4, #0
 8006dd0:	4625      	mov	r5, r4
 8006dd2:	e7e0      	b.n	8006d96 <__gethex+0x92>
 8006dd4:	2d00      	cmp	r5, #0
 8006dd6:	d1f7      	bne.n	8006dc8 <__gethex+0xc4>
 8006dd8:	7833      	ldrb	r3, [r6, #0]
 8006dda:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006dde:	2b50      	cmp	r3, #80	; 0x50
 8006de0:	d13b      	bne.n	8006e5a <__gethex+0x156>
 8006de2:	7873      	ldrb	r3, [r6, #1]
 8006de4:	2b2b      	cmp	r3, #43	; 0x2b
 8006de6:	d02c      	beq.n	8006e42 <__gethex+0x13e>
 8006de8:	2b2d      	cmp	r3, #45	; 0x2d
 8006dea:	d02e      	beq.n	8006e4a <__gethex+0x146>
 8006dec:	1c71      	adds	r1, r6, #1
 8006dee:	f04f 0900 	mov.w	r9, #0
 8006df2:	7808      	ldrb	r0, [r1, #0]
 8006df4:	f7ff ff70 	bl	8006cd8 <__hexdig_fun>
 8006df8:	1e43      	subs	r3, r0, #1
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	2b18      	cmp	r3, #24
 8006dfe:	d82c      	bhi.n	8006e5a <__gethex+0x156>
 8006e00:	f1a0 0210 	sub.w	r2, r0, #16
 8006e04:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006e08:	f7ff ff66 	bl	8006cd8 <__hexdig_fun>
 8006e0c:	1e43      	subs	r3, r0, #1
 8006e0e:	b2db      	uxtb	r3, r3
 8006e10:	2b18      	cmp	r3, #24
 8006e12:	d91d      	bls.n	8006e50 <__gethex+0x14c>
 8006e14:	f1b9 0f00 	cmp.w	r9, #0
 8006e18:	d000      	beq.n	8006e1c <__gethex+0x118>
 8006e1a:	4252      	negs	r2, r2
 8006e1c:	4415      	add	r5, r2
 8006e1e:	f8cb 1000 	str.w	r1, [fp]
 8006e22:	b1e4      	cbz	r4, 8006e5e <__gethex+0x15a>
 8006e24:	9b00      	ldr	r3, [sp, #0]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	bf14      	ite	ne
 8006e2a:	2700      	movne	r7, #0
 8006e2c:	2706      	moveq	r7, #6
 8006e2e:	4638      	mov	r0, r7
 8006e30:	b009      	add	sp, #36	; 0x24
 8006e32:	ecbd 8b02 	vpop	{d8}
 8006e36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e3a:	463e      	mov	r6, r7
 8006e3c:	4625      	mov	r5, r4
 8006e3e:	2401      	movs	r4, #1
 8006e40:	e7ca      	b.n	8006dd8 <__gethex+0xd4>
 8006e42:	f04f 0900 	mov.w	r9, #0
 8006e46:	1cb1      	adds	r1, r6, #2
 8006e48:	e7d3      	b.n	8006df2 <__gethex+0xee>
 8006e4a:	f04f 0901 	mov.w	r9, #1
 8006e4e:	e7fa      	b.n	8006e46 <__gethex+0x142>
 8006e50:	230a      	movs	r3, #10
 8006e52:	fb03 0202 	mla	r2, r3, r2, r0
 8006e56:	3a10      	subs	r2, #16
 8006e58:	e7d4      	b.n	8006e04 <__gethex+0x100>
 8006e5a:	4631      	mov	r1, r6
 8006e5c:	e7df      	b.n	8006e1e <__gethex+0x11a>
 8006e5e:	1bf3      	subs	r3, r6, r7
 8006e60:	3b01      	subs	r3, #1
 8006e62:	4621      	mov	r1, r4
 8006e64:	2b07      	cmp	r3, #7
 8006e66:	dc0b      	bgt.n	8006e80 <__gethex+0x17c>
 8006e68:	ee18 0a10 	vmov	r0, s16
 8006e6c:	f000 fa90 	bl	8007390 <_Balloc>
 8006e70:	4604      	mov	r4, r0
 8006e72:	b940      	cbnz	r0, 8006e86 <__gethex+0x182>
 8006e74:	4b5d      	ldr	r3, [pc, #372]	; (8006fec <__gethex+0x2e8>)
 8006e76:	4602      	mov	r2, r0
 8006e78:	21de      	movs	r1, #222	; 0xde
 8006e7a:	485d      	ldr	r0, [pc, #372]	; (8006ff0 <__gethex+0x2ec>)
 8006e7c:	f001 fdf4 	bl	8008a68 <__assert_func>
 8006e80:	3101      	adds	r1, #1
 8006e82:	105b      	asrs	r3, r3, #1
 8006e84:	e7ee      	b.n	8006e64 <__gethex+0x160>
 8006e86:	f100 0914 	add.w	r9, r0, #20
 8006e8a:	f04f 0b00 	mov.w	fp, #0
 8006e8e:	f1ca 0301 	rsb	r3, sl, #1
 8006e92:	f8cd 9008 	str.w	r9, [sp, #8]
 8006e96:	f8cd b000 	str.w	fp, [sp]
 8006e9a:	9306      	str	r3, [sp, #24]
 8006e9c:	42b7      	cmp	r7, r6
 8006e9e:	d340      	bcc.n	8006f22 <__gethex+0x21e>
 8006ea0:	9802      	ldr	r0, [sp, #8]
 8006ea2:	9b00      	ldr	r3, [sp, #0]
 8006ea4:	f840 3b04 	str.w	r3, [r0], #4
 8006ea8:	eba0 0009 	sub.w	r0, r0, r9
 8006eac:	1080      	asrs	r0, r0, #2
 8006eae:	0146      	lsls	r6, r0, #5
 8006eb0:	6120      	str	r0, [r4, #16]
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f000 fb5e 	bl	8007574 <__hi0bits>
 8006eb8:	1a30      	subs	r0, r6, r0
 8006eba:	f8d8 6000 	ldr.w	r6, [r8]
 8006ebe:	42b0      	cmp	r0, r6
 8006ec0:	dd63      	ble.n	8006f8a <__gethex+0x286>
 8006ec2:	1b87      	subs	r7, r0, r6
 8006ec4:	4639      	mov	r1, r7
 8006ec6:	4620      	mov	r0, r4
 8006ec8:	f000 ff02 	bl	8007cd0 <__any_on>
 8006ecc:	4682      	mov	sl, r0
 8006ece:	b1a8      	cbz	r0, 8006efc <__gethex+0x1f8>
 8006ed0:	1e7b      	subs	r3, r7, #1
 8006ed2:	1159      	asrs	r1, r3, #5
 8006ed4:	f003 021f 	and.w	r2, r3, #31
 8006ed8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006edc:	f04f 0a01 	mov.w	sl, #1
 8006ee0:	fa0a f202 	lsl.w	r2, sl, r2
 8006ee4:	420a      	tst	r2, r1
 8006ee6:	d009      	beq.n	8006efc <__gethex+0x1f8>
 8006ee8:	4553      	cmp	r3, sl
 8006eea:	dd05      	ble.n	8006ef8 <__gethex+0x1f4>
 8006eec:	1eb9      	subs	r1, r7, #2
 8006eee:	4620      	mov	r0, r4
 8006ef0:	f000 feee 	bl	8007cd0 <__any_on>
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	d145      	bne.n	8006f84 <__gethex+0x280>
 8006ef8:	f04f 0a02 	mov.w	sl, #2
 8006efc:	4639      	mov	r1, r7
 8006efe:	4620      	mov	r0, r4
 8006f00:	f7ff fe98 	bl	8006c34 <rshift>
 8006f04:	443d      	add	r5, r7
 8006f06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006f0a:	42ab      	cmp	r3, r5
 8006f0c:	da4c      	bge.n	8006fa8 <__gethex+0x2a4>
 8006f0e:	ee18 0a10 	vmov	r0, s16
 8006f12:	4621      	mov	r1, r4
 8006f14:	f000 fa7c 	bl	8007410 <_Bfree>
 8006f18:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	6013      	str	r3, [r2, #0]
 8006f1e:	27a3      	movs	r7, #163	; 0xa3
 8006f20:	e785      	b.n	8006e2e <__gethex+0x12a>
 8006f22:	1e73      	subs	r3, r6, #1
 8006f24:	9a05      	ldr	r2, [sp, #20]
 8006f26:	9303      	str	r3, [sp, #12]
 8006f28:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d019      	beq.n	8006f64 <__gethex+0x260>
 8006f30:	f1bb 0f20 	cmp.w	fp, #32
 8006f34:	d107      	bne.n	8006f46 <__gethex+0x242>
 8006f36:	9b02      	ldr	r3, [sp, #8]
 8006f38:	9a00      	ldr	r2, [sp, #0]
 8006f3a:	f843 2b04 	str.w	r2, [r3], #4
 8006f3e:	9302      	str	r3, [sp, #8]
 8006f40:	2300      	movs	r3, #0
 8006f42:	9300      	str	r3, [sp, #0]
 8006f44:	469b      	mov	fp, r3
 8006f46:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006f4a:	f7ff fec5 	bl	8006cd8 <__hexdig_fun>
 8006f4e:	9b00      	ldr	r3, [sp, #0]
 8006f50:	f000 000f 	and.w	r0, r0, #15
 8006f54:	fa00 f00b 	lsl.w	r0, r0, fp
 8006f58:	4303      	orrs	r3, r0
 8006f5a:	9300      	str	r3, [sp, #0]
 8006f5c:	f10b 0b04 	add.w	fp, fp, #4
 8006f60:	9b03      	ldr	r3, [sp, #12]
 8006f62:	e00d      	b.n	8006f80 <__gethex+0x27c>
 8006f64:	9b03      	ldr	r3, [sp, #12]
 8006f66:	9a06      	ldr	r2, [sp, #24]
 8006f68:	4413      	add	r3, r2
 8006f6a:	42bb      	cmp	r3, r7
 8006f6c:	d3e0      	bcc.n	8006f30 <__gethex+0x22c>
 8006f6e:	4618      	mov	r0, r3
 8006f70:	9901      	ldr	r1, [sp, #4]
 8006f72:	9307      	str	r3, [sp, #28]
 8006f74:	4652      	mov	r2, sl
 8006f76:	f001 fca7 	bl	80088c8 <strncmp>
 8006f7a:	9b07      	ldr	r3, [sp, #28]
 8006f7c:	2800      	cmp	r0, #0
 8006f7e:	d1d7      	bne.n	8006f30 <__gethex+0x22c>
 8006f80:	461e      	mov	r6, r3
 8006f82:	e78b      	b.n	8006e9c <__gethex+0x198>
 8006f84:	f04f 0a03 	mov.w	sl, #3
 8006f88:	e7b8      	b.n	8006efc <__gethex+0x1f8>
 8006f8a:	da0a      	bge.n	8006fa2 <__gethex+0x29e>
 8006f8c:	1a37      	subs	r7, r6, r0
 8006f8e:	4621      	mov	r1, r4
 8006f90:	ee18 0a10 	vmov	r0, s16
 8006f94:	463a      	mov	r2, r7
 8006f96:	f000 fc57 	bl	8007848 <__lshift>
 8006f9a:	1bed      	subs	r5, r5, r7
 8006f9c:	4604      	mov	r4, r0
 8006f9e:	f100 0914 	add.w	r9, r0, #20
 8006fa2:	f04f 0a00 	mov.w	sl, #0
 8006fa6:	e7ae      	b.n	8006f06 <__gethex+0x202>
 8006fa8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006fac:	42a8      	cmp	r0, r5
 8006fae:	dd72      	ble.n	8007096 <__gethex+0x392>
 8006fb0:	1b45      	subs	r5, r0, r5
 8006fb2:	42ae      	cmp	r6, r5
 8006fb4:	dc36      	bgt.n	8007024 <__gethex+0x320>
 8006fb6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006fba:	2b02      	cmp	r3, #2
 8006fbc:	d02a      	beq.n	8007014 <__gethex+0x310>
 8006fbe:	2b03      	cmp	r3, #3
 8006fc0:	d02c      	beq.n	800701c <__gethex+0x318>
 8006fc2:	2b01      	cmp	r3, #1
 8006fc4:	d11c      	bne.n	8007000 <__gethex+0x2fc>
 8006fc6:	42ae      	cmp	r6, r5
 8006fc8:	d11a      	bne.n	8007000 <__gethex+0x2fc>
 8006fca:	2e01      	cmp	r6, #1
 8006fcc:	d112      	bne.n	8006ff4 <__gethex+0x2f0>
 8006fce:	9a04      	ldr	r2, [sp, #16]
 8006fd0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006fd4:	6013      	str	r3, [r2, #0]
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	6123      	str	r3, [r4, #16]
 8006fda:	f8c9 3000 	str.w	r3, [r9]
 8006fde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006fe0:	2762      	movs	r7, #98	; 0x62
 8006fe2:	601c      	str	r4, [r3, #0]
 8006fe4:	e723      	b.n	8006e2e <__gethex+0x12a>
 8006fe6:	bf00      	nop
 8006fe8:	08009808 	.word	0x08009808
 8006fec:	08009790 	.word	0x08009790
 8006ff0:	080097a1 	.word	0x080097a1
 8006ff4:	1e71      	subs	r1, r6, #1
 8006ff6:	4620      	mov	r0, r4
 8006ff8:	f000 fe6a 	bl	8007cd0 <__any_on>
 8006ffc:	2800      	cmp	r0, #0
 8006ffe:	d1e6      	bne.n	8006fce <__gethex+0x2ca>
 8007000:	ee18 0a10 	vmov	r0, s16
 8007004:	4621      	mov	r1, r4
 8007006:	f000 fa03 	bl	8007410 <_Bfree>
 800700a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800700c:	2300      	movs	r3, #0
 800700e:	6013      	str	r3, [r2, #0]
 8007010:	2750      	movs	r7, #80	; 0x50
 8007012:	e70c      	b.n	8006e2e <__gethex+0x12a>
 8007014:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007016:	2b00      	cmp	r3, #0
 8007018:	d1f2      	bne.n	8007000 <__gethex+0x2fc>
 800701a:	e7d8      	b.n	8006fce <__gethex+0x2ca>
 800701c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800701e:	2b00      	cmp	r3, #0
 8007020:	d1d5      	bne.n	8006fce <__gethex+0x2ca>
 8007022:	e7ed      	b.n	8007000 <__gethex+0x2fc>
 8007024:	1e6f      	subs	r7, r5, #1
 8007026:	f1ba 0f00 	cmp.w	sl, #0
 800702a:	d131      	bne.n	8007090 <__gethex+0x38c>
 800702c:	b127      	cbz	r7, 8007038 <__gethex+0x334>
 800702e:	4639      	mov	r1, r7
 8007030:	4620      	mov	r0, r4
 8007032:	f000 fe4d 	bl	8007cd0 <__any_on>
 8007036:	4682      	mov	sl, r0
 8007038:	117b      	asrs	r3, r7, #5
 800703a:	2101      	movs	r1, #1
 800703c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007040:	f007 071f 	and.w	r7, r7, #31
 8007044:	fa01 f707 	lsl.w	r7, r1, r7
 8007048:	421f      	tst	r7, r3
 800704a:	4629      	mov	r1, r5
 800704c:	4620      	mov	r0, r4
 800704e:	bf18      	it	ne
 8007050:	f04a 0a02 	orrne.w	sl, sl, #2
 8007054:	1b76      	subs	r6, r6, r5
 8007056:	f7ff fded 	bl	8006c34 <rshift>
 800705a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800705e:	2702      	movs	r7, #2
 8007060:	f1ba 0f00 	cmp.w	sl, #0
 8007064:	d048      	beq.n	80070f8 <__gethex+0x3f4>
 8007066:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800706a:	2b02      	cmp	r3, #2
 800706c:	d015      	beq.n	800709a <__gethex+0x396>
 800706e:	2b03      	cmp	r3, #3
 8007070:	d017      	beq.n	80070a2 <__gethex+0x39e>
 8007072:	2b01      	cmp	r3, #1
 8007074:	d109      	bne.n	800708a <__gethex+0x386>
 8007076:	f01a 0f02 	tst.w	sl, #2
 800707a:	d006      	beq.n	800708a <__gethex+0x386>
 800707c:	f8d9 0000 	ldr.w	r0, [r9]
 8007080:	ea4a 0a00 	orr.w	sl, sl, r0
 8007084:	f01a 0f01 	tst.w	sl, #1
 8007088:	d10e      	bne.n	80070a8 <__gethex+0x3a4>
 800708a:	f047 0710 	orr.w	r7, r7, #16
 800708e:	e033      	b.n	80070f8 <__gethex+0x3f4>
 8007090:	f04f 0a01 	mov.w	sl, #1
 8007094:	e7d0      	b.n	8007038 <__gethex+0x334>
 8007096:	2701      	movs	r7, #1
 8007098:	e7e2      	b.n	8007060 <__gethex+0x35c>
 800709a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800709c:	f1c3 0301 	rsb	r3, r3, #1
 80070a0:	9315      	str	r3, [sp, #84]	; 0x54
 80070a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d0f0      	beq.n	800708a <__gethex+0x386>
 80070a8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80070ac:	f104 0314 	add.w	r3, r4, #20
 80070b0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80070b4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80070b8:	f04f 0c00 	mov.w	ip, #0
 80070bc:	4618      	mov	r0, r3
 80070be:	f853 2b04 	ldr.w	r2, [r3], #4
 80070c2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80070c6:	d01c      	beq.n	8007102 <__gethex+0x3fe>
 80070c8:	3201      	adds	r2, #1
 80070ca:	6002      	str	r2, [r0, #0]
 80070cc:	2f02      	cmp	r7, #2
 80070ce:	f104 0314 	add.w	r3, r4, #20
 80070d2:	d13f      	bne.n	8007154 <__gethex+0x450>
 80070d4:	f8d8 2000 	ldr.w	r2, [r8]
 80070d8:	3a01      	subs	r2, #1
 80070da:	42b2      	cmp	r2, r6
 80070dc:	d10a      	bne.n	80070f4 <__gethex+0x3f0>
 80070de:	1171      	asrs	r1, r6, #5
 80070e0:	2201      	movs	r2, #1
 80070e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80070e6:	f006 061f 	and.w	r6, r6, #31
 80070ea:	fa02 f606 	lsl.w	r6, r2, r6
 80070ee:	421e      	tst	r6, r3
 80070f0:	bf18      	it	ne
 80070f2:	4617      	movne	r7, r2
 80070f4:	f047 0720 	orr.w	r7, r7, #32
 80070f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80070fa:	601c      	str	r4, [r3, #0]
 80070fc:	9b04      	ldr	r3, [sp, #16]
 80070fe:	601d      	str	r5, [r3, #0]
 8007100:	e695      	b.n	8006e2e <__gethex+0x12a>
 8007102:	4299      	cmp	r1, r3
 8007104:	f843 cc04 	str.w	ip, [r3, #-4]
 8007108:	d8d8      	bhi.n	80070bc <__gethex+0x3b8>
 800710a:	68a3      	ldr	r3, [r4, #8]
 800710c:	459b      	cmp	fp, r3
 800710e:	db19      	blt.n	8007144 <__gethex+0x440>
 8007110:	6861      	ldr	r1, [r4, #4]
 8007112:	ee18 0a10 	vmov	r0, s16
 8007116:	3101      	adds	r1, #1
 8007118:	f000 f93a 	bl	8007390 <_Balloc>
 800711c:	4681      	mov	r9, r0
 800711e:	b918      	cbnz	r0, 8007128 <__gethex+0x424>
 8007120:	4b1a      	ldr	r3, [pc, #104]	; (800718c <__gethex+0x488>)
 8007122:	4602      	mov	r2, r0
 8007124:	2184      	movs	r1, #132	; 0x84
 8007126:	e6a8      	b.n	8006e7a <__gethex+0x176>
 8007128:	6922      	ldr	r2, [r4, #16]
 800712a:	3202      	adds	r2, #2
 800712c:	f104 010c 	add.w	r1, r4, #12
 8007130:	0092      	lsls	r2, r2, #2
 8007132:	300c      	adds	r0, #12
 8007134:	f000 f91e 	bl	8007374 <memcpy>
 8007138:	4621      	mov	r1, r4
 800713a:	ee18 0a10 	vmov	r0, s16
 800713e:	f000 f967 	bl	8007410 <_Bfree>
 8007142:	464c      	mov	r4, r9
 8007144:	6923      	ldr	r3, [r4, #16]
 8007146:	1c5a      	adds	r2, r3, #1
 8007148:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800714c:	6122      	str	r2, [r4, #16]
 800714e:	2201      	movs	r2, #1
 8007150:	615a      	str	r2, [r3, #20]
 8007152:	e7bb      	b.n	80070cc <__gethex+0x3c8>
 8007154:	6922      	ldr	r2, [r4, #16]
 8007156:	455a      	cmp	r2, fp
 8007158:	dd0b      	ble.n	8007172 <__gethex+0x46e>
 800715a:	2101      	movs	r1, #1
 800715c:	4620      	mov	r0, r4
 800715e:	f7ff fd69 	bl	8006c34 <rshift>
 8007162:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007166:	3501      	adds	r5, #1
 8007168:	42ab      	cmp	r3, r5
 800716a:	f6ff aed0 	blt.w	8006f0e <__gethex+0x20a>
 800716e:	2701      	movs	r7, #1
 8007170:	e7c0      	b.n	80070f4 <__gethex+0x3f0>
 8007172:	f016 061f 	ands.w	r6, r6, #31
 8007176:	d0fa      	beq.n	800716e <__gethex+0x46a>
 8007178:	4453      	add	r3, sl
 800717a:	f1c6 0620 	rsb	r6, r6, #32
 800717e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007182:	f000 f9f7 	bl	8007574 <__hi0bits>
 8007186:	42b0      	cmp	r0, r6
 8007188:	dbe7      	blt.n	800715a <__gethex+0x456>
 800718a:	e7f0      	b.n	800716e <__gethex+0x46a>
 800718c:	08009790 	.word	0x08009790

08007190 <L_shift>:
 8007190:	f1c2 0208 	rsb	r2, r2, #8
 8007194:	0092      	lsls	r2, r2, #2
 8007196:	b570      	push	{r4, r5, r6, lr}
 8007198:	f1c2 0620 	rsb	r6, r2, #32
 800719c:	6843      	ldr	r3, [r0, #4]
 800719e:	6804      	ldr	r4, [r0, #0]
 80071a0:	fa03 f506 	lsl.w	r5, r3, r6
 80071a4:	432c      	orrs	r4, r5
 80071a6:	40d3      	lsrs	r3, r2
 80071a8:	6004      	str	r4, [r0, #0]
 80071aa:	f840 3f04 	str.w	r3, [r0, #4]!
 80071ae:	4288      	cmp	r0, r1
 80071b0:	d3f4      	bcc.n	800719c <L_shift+0xc>
 80071b2:	bd70      	pop	{r4, r5, r6, pc}

080071b4 <__match>:
 80071b4:	b530      	push	{r4, r5, lr}
 80071b6:	6803      	ldr	r3, [r0, #0]
 80071b8:	3301      	adds	r3, #1
 80071ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071be:	b914      	cbnz	r4, 80071c6 <__match+0x12>
 80071c0:	6003      	str	r3, [r0, #0]
 80071c2:	2001      	movs	r0, #1
 80071c4:	bd30      	pop	{r4, r5, pc}
 80071c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071ca:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80071ce:	2d19      	cmp	r5, #25
 80071d0:	bf98      	it	ls
 80071d2:	3220      	addls	r2, #32
 80071d4:	42a2      	cmp	r2, r4
 80071d6:	d0f0      	beq.n	80071ba <__match+0x6>
 80071d8:	2000      	movs	r0, #0
 80071da:	e7f3      	b.n	80071c4 <__match+0x10>

080071dc <__hexnan>:
 80071dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071e0:	680b      	ldr	r3, [r1, #0]
 80071e2:	115e      	asrs	r6, r3, #5
 80071e4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80071e8:	f013 031f 	ands.w	r3, r3, #31
 80071ec:	b087      	sub	sp, #28
 80071ee:	bf18      	it	ne
 80071f0:	3604      	addne	r6, #4
 80071f2:	2500      	movs	r5, #0
 80071f4:	1f37      	subs	r7, r6, #4
 80071f6:	4690      	mov	r8, r2
 80071f8:	6802      	ldr	r2, [r0, #0]
 80071fa:	9301      	str	r3, [sp, #4]
 80071fc:	4682      	mov	sl, r0
 80071fe:	f846 5c04 	str.w	r5, [r6, #-4]
 8007202:	46b9      	mov	r9, r7
 8007204:	463c      	mov	r4, r7
 8007206:	9502      	str	r5, [sp, #8]
 8007208:	46ab      	mov	fp, r5
 800720a:	7851      	ldrb	r1, [r2, #1]
 800720c:	1c53      	adds	r3, r2, #1
 800720e:	9303      	str	r3, [sp, #12]
 8007210:	b341      	cbz	r1, 8007264 <__hexnan+0x88>
 8007212:	4608      	mov	r0, r1
 8007214:	9205      	str	r2, [sp, #20]
 8007216:	9104      	str	r1, [sp, #16]
 8007218:	f7ff fd5e 	bl	8006cd8 <__hexdig_fun>
 800721c:	2800      	cmp	r0, #0
 800721e:	d14f      	bne.n	80072c0 <__hexnan+0xe4>
 8007220:	9904      	ldr	r1, [sp, #16]
 8007222:	9a05      	ldr	r2, [sp, #20]
 8007224:	2920      	cmp	r1, #32
 8007226:	d818      	bhi.n	800725a <__hexnan+0x7e>
 8007228:	9b02      	ldr	r3, [sp, #8]
 800722a:	459b      	cmp	fp, r3
 800722c:	dd13      	ble.n	8007256 <__hexnan+0x7a>
 800722e:	454c      	cmp	r4, r9
 8007230:	d206      	bcs.n	8007240 <__hexnan+0x64>
 8007232:	2d07      	cmp	r5, #7
 8007234:	dc04      	bgt.n	8007240 <__hexnan+0x64>
 8007236:	462a      	mov	r2, r5
 8007238:	4649      	mov	r1, r9
 800723a:	4620      	mov	r0, r4
 800723c:	f7ff ffa8 	bl	8007190 <L_shift>
 8007240:	4544      	cmp	r4, r8
 8007242:	d950      	bls.n	80072e6 <__hexnan+0x10a>
 8007244:	2300      	movs	r3, #0
 8007246:	f1a4 0904 	sub.w	r9, r4, #4
 800724a:	f844 3c04 	str.w	r3, [r4, #-4]
 800724e:	f8cd b008 	str.w	fp, [sp, #8]
 8007252:	464c      	mov	r4, r9
 8007254:	461d      	mov	r5, r3
 8007256:	9a03      	ldr	r2, [sp, #12]
 8007258:	e7d7      	b.n	800720a <__hexnan+0x2e>
 800725a:	2929      	cmp	r1, #41	; 0x29
 800725c:	d156      	bne.n	800730c <__hexnan+0x130>
 800725e:	3202      	adds	r2, #2
 8007260:	f8ca 2000 	str.w	r2, [sl]
 8007264:	f1bb 0f00 	cmp.w	fp, #0
 8007268:	d050      	beq.n	800730c <__hexnan+0x130>
 800726a:	454c      	cmp	r4, r9
 800726c:	d206      	bcs.n	800727c <__hexnan+0xa0>
 800726e:	2d07      	cmp	r5, #7
 8007270:	dc04      	bgt.n	800727c <__hexnan+0xa0>
 8007272:	462a      	mov	r2, r5
 8007274:	4649      	mov	r1, r9
 8007276:	4620      	mov	r0, r4
 8007278:	f7ff ff8a 	bl	8007190 <L_shift>
 800727c:	4544      	cmp	r4, r8
 800727e:	d934      	bls.n	80072ea <__hexnan+0x10e>
 8007280:	f1a8 0204 	sub.w	r2, r8, #4
 8007284:	4623      	mov	r3, r4
 8007286:	f853 1b04 	ldr.w	r1, [r3], #4
 800728a:	f842 1f04 	str.w	r1, [r2, #4]!
 800728e:	429f      	cmp	r7, r3
 8007290:	d2f9      	bcs.n	8007286 <__hexnan+0xaa>
 8007292:	1b3b      	subs	r3, r7, r4
 8007294:	f023 0303 	bic.w	r3, r3, #3
 8007298:	3304      	adds	r3, #4
 800729a:	3401      	adds	r4, #1
 800729c:	3e03      	subs	r6, #3
 800729e:	42b4      	cmp	r4, r6
 80072a0:	bf88      	it	hi
 80072a2:	2304      	movhi	r3, #4
 80072a4:	4443      	add	r3, r8
 80072a6:	2200      	movs	r2, #0
 80072a8:	f843 2b04 	str.w	r2, [r3], #4
 80072ac:	429f      	cmp	r7, r3
 80072ae:	d2fb      	bcs.n	80072a8 <__hexnan+0xcc>
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	b91b      	cbnz	r3, 80072bc <__hexnan+0xe0>
 80072b4:	4547      	cmp	r7, r8
 80072b6:	d127      	bne.n	8007308 <__hexnan+0x12c>
 80072b8:	2301      	movs	r3, #1
 80072ba:	603b      	str	r3, [r7, #0]
 80072bc:	2005      	movs	r0, #5
 80072be:	e026      	b.n	800730e <__hexnan+0x132>
 80072c0:	3501      	adds	r5, #1
 80072c2:	2d08      	cmp	r5, #8
 80072c4:	f10b 0b01 	add.w	fp, fp, #1
 80072c8:	dd06      	ble.n	80072d8 <__hexnan+0xfc>
 80072ca:	4544      	cmp	r4, r8
 80072cc:	d9c3      	bls.n	8007256 <__hexnan+0x7a>
 80072ce:	2300      	movs	r3, #0
 80072d0:	f844 3c04 	str.w	r3, [r4, #-4]
 80072d4:	2501      	movs	r5, #1
 80072d6:	3c04      	subs	r4, #4
 80072d8:	6822      	ldr	r2, [r4, #0]
 80072da:	f000 000f 	and.w	r0, r0, #15
 80072de:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80072e2:	6022      	str	r2, [r4, #0]
 80072e4:	e7b7      	b.n	8007256 <__hexnan+0x7a>
 80072e6:	2508      	movs	r5, #8
 80072e8:	e7b5      	b.n	8007256 <__hexnan+0x7a>
 80072ea:	9b01      	ldr	r3, [sp, #4]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d0df      	beq.n	80072b0 <__hexnan+0xd4>
 80072f0:	f04f 32ff 	mov.w	r2, #4294967295
 80072f4:	f1c3 0320 	rsb	r3, r3, #32
 80072f8:	fa22 f303 	lsr.w	r3, r2, r3
 80072fc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007300:	401a      	ands	r2, r3
 8007302:	f846 2c04 	str.w	r2, [r6, #-4]
 8007306:	e7d3      	b.n	80072b0 <__hexnan+0xd4>
 8007308:	3f04      	subs	r7, #4
 800730a:	e7d1      	b.n	80072b0 <__hexnan+0xd4>
 800730c:	2004      	movs	r0, #4
 800730e:	b007      	add	sp, #28
 8007310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007314 <_localeconv_r>:
 8007314:	4800      	ldr	r0, [pc, #0]	; (8007318 <_localeconv_r+0x4>)
 8007316:	4770      	bx	lr
 8007318:	20000164 	.word	0x20000164

0800731c <_lseek_r>:
 800731c:	b538      	push	{r3, r4, r5, lr}
 800731e:	4d07      	ldr	r5, [pc, #28]	; (800733c <_lseek_r+0x20>)
 8007320:	4604      	mov	r4, r0
 8007322:	4608      	mov	r0, r1
 8007324:	4611      	mov	r1, r2
 8007326:	2200      	movs	r2, #0
 8007328:	602a      	str	r2, [r5, #0]
 800732a:	461a      	mov	r2, r3
 800732c:	f7fa fc72 	bl	8001c14 <_lseek>
 8007330:	1c43      	adds	r3, r0, #1
 8007332:	d102      	bne.n	800733a <_lseek_r+0x1e>
 8007334:	682b      	ldr	r3, [r5, #0]
 8007336:	b103      	cbz	r3, 800733a <_lseek_r+0x1e>
 8007338:	6023      	str	r3, [r4, #0]
 800733a:	bd38      	pop	{r3, r4, r5, pc}
 800733c:	20000e0c 	.word	0x20000e0c

08007340 <malloc>:
 8007340:	4b02      	ldr	r3, [pc, #8]	; (800734c <malloc+0xc>)
 8007342:	4601      	mov	r1, r0
 8007344:	6818      	ldr	r0, [r3, #0]
 8007346:	f000 bd67 	b.w	8007e18 <_malloc_r>
 800734a:	bf00      	nop
 800734c:	2000000c 	.word	0x2000000c

08007350 <__ascii_mbtowc>:
 8007350:	b082      	sub	sp, #8
 8007352:	b901      	cbnz	r1, 8007356 <__ascii_mbtowc+0x6>
 8007354:	a901      	add	r1, sp, #4
 8007356:	b142      	cbz	r2, 800736a <__ascii_mbtowc+0x1a>
 8007358:	b14b      	cbz	r3, 800736e <__ascii_mbtowc+0x1e>
 800735a:	7813      	ldrb	r3, [r2, #0]
 800735c:	600b      	str	r3, [r1, #0]
 800735e:	7812      	ldrb	r2, [r2, #0]
 8007360:	1e10      	subs	r0, r2, #0
 8007362:	bf18      	it	ne
 8007364:	2001      	movne	r0, #1
 8007366:	b002      	add	sp, #8
 8007368:	4770      	bx	lr
 800736a:	4610      	mov	r0, r2
 800736c:	e7fb      	b.n	8007366 <__ascii_mbtowc+0x16>
 800736e:	f06f 0001 	mvn.w	r0, #1
 8007372:	e7f8      	b.n	8007366 <__ascii_mbtowc+0x16>

08007374 <memcpy>:
 8007374:	440a      	add	r2, r1
 8007376:	4291      	cmp	r1, r2
 8007378:	f100 33ff 	add.w	r3, r0, #4294967295
 800737c:	d100      	bne.n	8007380 <memcpy+0xc>
 800737e:	4770      	bx	lr
 8007380:	b510      	push	{r4, lr}
 8007382:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007386:	f803 4f01 	strb.w	r4, [r3, #1]!
 800738a:	4291      	cmp	r1, r2
 800738c:	d1f9      	bne.n	8007382 <memcpy+0xe>
 800738e:	bd10      	pop	{r4, pc}

08007390 <_Balloc>:
 8007390:	b570      	push	{r4, r5, r6, lr}
 8007392:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007394:	4604      	mov	r4, r0
 8007396:	460d      	mov	r5, r1
 8007398:	b976      	cbnz	r6, 80073b8 <_Balloc+0x28>
 800739a:	2010      	movs	r0, #16
 800739c:	f7ff ffd0 	bl	8007340 <malloc>
 80073a0:	4602      	mov	r2, r0
 80073a2:	6260      	str	r0, [r4, #36]	; 0x24
 80073a4:	b920      	cbnz	r0, 80073b0 <_Balloc+0x20>
 80073a6:	4b18      	ldr	r3, [pc, #96]	; (8007408 <_Balloc+0x78>)
 80073a8:	4818      	ldr	r0, [pc, #96]	; (800740c <_Balloc+0x7c>)
 80073aa:	2166      	movs	r1, #102	; 0x66
 80073ac:	f001 fb5c 	bl	8008a68 <__assert_func>
 80073b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073b4:	6006      	str	r6, [r0, #0]
 80073b6:	60c6      	str	r6, [r0, #12]
 80073b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80073ba:	68f3      	ldr	r3, [r6, #12]
 80073bc:	b183      	cbz	r3, 80073e0 <_Balloc+0x50>
 80073be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073c0:	68db      	ldr	r3, [r3, #12]
 80073c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80073c6:	b9b8      	cbnz	r0, 80073f8 <_Balloc+0x68>
 80073c8:	2101      	movs	r1, #1
 80073ca:	fa01 f605 	lsl.w	r6, r1, r5
 80073ce:	1d72      	adds	r2, r6, #5
 80073d0:	0092      	lsls	r2, r2, #2
 80073d2:	4620      	mov	r0, r4
 80073d4:	f000 fc9d 	bl	8007d12 <_calloc_r>
 80073d8:	b160      	cbz	r0, 80073f4 <_Balloc+0x64>
 80073da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80073de:	e00e      	b.n	80073fe <_Balloc+0x6e>
 80073e0:	2221      	movs	r2, #33	; 0x21
 80073e2:	2104      	movs	r1, #4
 80073e4:	4620      	mov	r0, r4
 80073e6:	f000 fc94 	bl	8007d12 <_calloc_r>
 80073ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073ec:	60f0      	str	r0, [r6, #12]
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d1e4      	bne.n	80073be <_Balloc+0x2e>
 80073f4:	2000      	movs	r0, #0
 80073f6:	bd70      	pop	{r4, r5, r6, pc}
 80073f8:	6802      	ldr	r2, [r0, #0]
 80073fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80073fe:	2300      	movs	r3, #0
 8007400:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007404:	e7f7      	b.n	80073f6 <_Balloc+0x66>
 8007406:	bf00      	nop
 8007408:	0800971e 	.word	0x0800971e
 800740c:	0800981c 	.word	0x0800981c

08007410 <_Bfree>:
 8007410:	b570      	push	{r4, r5, r6, lr}
 8007412:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007414:	4605      	mov	r5, r0
 8007416:	460c      	mov	r4, r1
 8007418:	b976      	cbnz	r6, 8007438 <_Bfree+0x28>
 800741a:	2010      	movs	r0, #16
 800741c:	f7ff ff90 	bl	8007340 <malloc>
 8007420:	4602      	mov	r2, r0
 8007422:	6268      	str	r0, [r5, #36]	; 0x24
 8007424:	b920      	cbnz	r0, 8007430 <_Bfree+0x20>
 8007426:	4b09      	ldr	r3, [pc, #36]	; (800744c <_Bfree+0x3c>)
 8007428:	4809      	ldr	r0, [pc, #36]	; (8007450 <_Bfree+0x40>)
 800742a:	218a      	movs	r1, #138	; 0x8a
 800742c:	f001 fb1c 	bl	8008a68 <__assert_func>
 8007430:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007434:	6006      	str	r6, [r0, #0]
 8007436:	60c6      	str	r6, [r0, #12]
 8007438:	b13c      	cbz	r4, 800744a <_Bfree+0x3a>
 800743a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800743c:	6862      	ldr	r2, [r4, #4]
 800743e:	68db      	ldr	r3, [r3, #12]
 8007440:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007444:	6021      	str	r1, [r4, #0]
 8007446:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800744a:	bd70      	pop	{r4, r5, r6, pc}
 800744c:	0800971e 	.word	0x0800971e
 8007450:	0800981c 	.word	0x0800981c

08007454 <__multadd>:
 8007454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007458:	690d      	ldr	r5, [r1, #16]
 800745a:	4607      	mov	r7, r0
 800745c:	460c      	mov	r4, r1
 800745e:	461e      	mov	r6, r3
 8007460:	f101 0c14 	add.w	ip, r1, #20
 8007464:	2000      	movs	r0, #0
 8007466:	f8dc 3000 	ldr.w	r3, [ip]
 800746a:	b299      	uxth	r1, r3
 800746c:	fb02 6101 	mla	r1, r2, r1, r6
 8007470:	0c1e      	lsrs	r6, r3, #16
 8007472:	0c0b      	lsrs	r3, r1, #16
 8007474:	fb02 3306 	mla	r3, r2, r6, r3
 8007478:	b289      	uxth	r1, r1
 800747a:	3001      	adds	r0, #1
 800747c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007480:	4285      	cmp	r5, r0
 8007482:	f84c 1b04 	str.w	r1, [ip], #4
 8007486:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800748a:	dcec      	bgt.n	8007466 <__multadd+0x12>
 800748c:	b30e      	cbz	r6, 80074d2 <__multadd+0x7e>
 800748e:	68a3      	ldr	r3, [r4, #8]
 8007490:	42ab      	cmp	r3, r5
 8007492:	dc19      	bgt.n	80074c8 <__multadd+0x74>
 8007494:	6861      	ldr	r1, [r4, #4]
 8007496:	4638      	mov	r0, r7
 8007498:	3101      	adds	r1, #1
 800749a:	f7ff ff79 	bl	8007390 <_Balloc>
 800749e:	4680      	mov	r8, r0
 80074a0:	b928      	cbnz	r0, 80074ae <__multadd+0x5a>
 80074a2:	4602      	mov	r2, r0
 80074a4:	4b0c      	ldr	r3, [pc, #48]	; (80074d8 <__multadd+0x84>)
 80074a6:	480d      	ldr	r0, [pc, #52]	; (80074dc <__multadd+0x88>)
 80074a8:	21b5      	movs	r1, #181	; 0xb5
 80074aa:	f001 fadd 	bl	8008a68 <__assert_func>
 80074ae:	6922      	ldr	r2, [r4, #16]
 80074b0:	3202      	adds	r2, #2
 80074b2:	f104 010c 	add.w	r1, r4, #12
 80074b6:	0092      	lsls	r2, r2, #2
 80074b8:	300c      	adds	r0, #12
 80074ba:	f7ff ff5b 	bl	8007374 <memcpy>
 80074be:	4621      	mov	r1, r4
 80074c0:	4638      	mov	r0, r7
 80074c2:	f7ff ffa5 	bl	8007410 <_Bfree>
 80074c6:	4644      	mov	r4, r8
 80074c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80074cc:	3501      	adds	r5, #1
 80074ce:	615e      	str	r6, [r3, #20]
 80074d0:	6125      	str	r5, [r4, #16]
 80074d2:	4620      	mov	r0, r4
 80074d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074d8:	08009790 	.word	0x08009790
 80074dc:	0800981c 	.word	0x0800981c

080074e0 <__s2b>:
 80074e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074e4:	460c      	mov	r4, r1
 80074e6:	4615      	mov	r5, r2
 80074e8:	461f      	mov	r7, r3
 80074ea:	2209      	movs	r2, #9
 80074ec:	3308      	adds	r3, #8
 80074ee:	4606      	mov	r6, r0
 80074f0:	fb93 f3f2 	sdiv	r3, r3, r2
 80074f4:	2100      	movs	r1, #0
 80074f6:	2201      	movs	r2, #1
 80074f8:	429a      	cmp	r2, r3
 80074fa:	db09      	blt.n	8007510 <__s2b+0x30>
 80074fc:	4630      	mov	r0, r6
 80074fe:	f7ff ff47 	bl	8007390 <_Balloc>
 8007502:	b940      	cbnz	r0, 8007516 <__s2b+0x36>
 8007504:	4602      	mov	r2, r0
 8007506:	4b19      	ldr	r3, [pc, #100]	; (800756c <__s2b+0x8c>)
 8007508:	4819      	ldr	r0, [pc, #100]	; (8007570 <__s2b+0x90>)
 800750a:	21ce      	movs	r1, #206	; 0xce
 800750c:	f001 faac 	bl	8008a68 <__assert_func>
 8007510:	0052      	lsls	r2, r2, #1
 8007512:	3101      	adds	r1, #1
 8007514:	e7f0      	b.n	80074f8 <__s2b+0x18>
 8007516:	9b08      	ldr	r3, [sp, #32]
 8007518:	6143      	str	r3, [r0, #20]
 800751a:	2d09      	cmp	r5, #9
 800751c:	f04f 0301 	mov.w	r3, #1
 8007520:	6103      	str	r3, [r0, #16]
 8007522:	dd16      	ble.n	8007552 <__s2b+0x72>
 8007524:	f104 0909 	add.w	r9, r4, #9
 8007528:	46c8      	mov	r8, r9
 800752a:	442c      	add	r4, r5
 800752c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007530:	4601      	mov	r1, r0
 8007532:	3b30      	subs	r3, #48	; 0x30
 8007534:	220a      	movs	r2, #10
 8007536:	4630      	mov	r0, r6
 8007538:	f7ff ff8c 	bl	8007454 <__multadd>
 800753c:	45a0      	cmp	r8, r4
 800753e:	d1f5      	bne.n	800752c <__s2b+0x4c>
 8007540:	f1a5 0408 	sub.w	r4, r5, #8
 8007544:	444c      	add	r4, r9
 8007546:	1b2d      	subs	r5, r5, r4
 8007548:	1963      	adds	r3, r4, r5
 800754a:	42bb      	cmp	r3, r7
 800754c:	db04      	blt.n	8007558 <__s2b+0x78>
 800754e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007552:	340a      	adds	r4, #10
 8007554:	2509      	movs	r5, #9
 8007556:	e7f6      	b.n	8007546 <__s2b+0x66>
 8007558:	f814 3b01 	ldrb.w	r3, [r4], #1
 800755c:	4601      	mov	r1, r0
 800755e:	3b30      	subs	r3, #48	; 0x30
 8007560:	220a      	movs	r2, #10
 8007562:	4630      	mov	r0, r6
 8007564:	f7ff ff76 	bl	8007454 <__multadd>
 8007568:	e7ee      	b.n	8007548 <__s2b+0x68>
 800756a:	bf00      	nop
 800756c:	08009790 	.word	0x08009790
 8007570:	0800981c 	.word	0x0800981c

08007574 <__hi0bits>:
 8007574:	0c03      	lsrs	r3, r0, #16
 8007576:	041b      	lsls	r3, r3, #16
 8007578:	b9d3      	cbnz	r3, 80075b0 <__hi0bits+0x3c>
 800757a:	0400      	lsls	r0, r0, #16
 800757c:	2310      	movs	r3, #16
 800757e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007582:	bf04      	itt	eq
 8007584:	0200      	lsleq	r0, r0, #8
 8007586:	3308      	addeq	r3, #8
 8007588:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800758c:	bf04      	itt	eq
 800758e:	0100      	lsleq	r0, r0, #4
 8007590:	3304      	addeq	r3, #4
 8007592:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007596:	bf04      	itt	eq
 8007598:	0080      	lsleq	r0, r0, #2
 800759a:	3302      	addeq	r3, #2
 800759c:	2800      	cmp	r0, #0
 800759e:	db05      	blt.n	80075ac <__hi0bits+0x38>
 80075a0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80075a4:	f103 0301 	add.w	r3, r3, #1
 80075a8:	bf08      	it	eq
 80075aa:	2320      	moveq	r3, #32
 80075ac:	4618      	mov	r0, r3
 80075ae:	4770      	bx	lr
 80075b0:	2300      	movs	r3, #0
 80075b2:	e7e4      	b.n	800757e <__hi0bits+0xa>

080075b4 <__lo0bits>:
 80075b4:	6803      	ldr	r3, [r0, #0]
 80075b6:	f013 0207 	ands.w	r2, r3, #7
 80075ba:	4601      	mov	r1, r0
 80075bc:	d00b      	beq.n	80075d6 <__lo0bits+0x22>
 80075be:	07da      	lsls	r2, r3, #31
 80075c0:	d423      	bmi.n	800760a <__lo0bits+0x56>
 80075c2:	0798      	lsls	r0, r3, #30
 80075c4:	bf49      	itett	mi
 80075c6:	085b      	lsrmi	r3, r3, #1
 80075c8:	089b      	lsrpl	r3, r3, #2
 80075ca:	2001      	movmi	r0, #1
 80075cc:	600b      	strmi	r3, [r1, #0]
 80075ce:	bf5c      	itt	pl
 80075d0:	600b      	strpl	r3, [r1, #0]
 80075d2:	2002      	movpl	r0, #2
 80075d4:	4770      	bx	lr
 80075d6:	b298      	uxth	r0, r3
 80075d8:	b9a8      	cbnz	r0, 8007606 <__lo0bits+0x52>
 80075da:	0c1b      	lsrs	r3, r3, #16
 80075dc:	2010      	movs	r0, #16
 80075de:	b2da      	uxtb	r2, r3
 80075e0:	b90a      	cbnz	r2, 80075e6 <__lo0bits+0x32>
 80075e2:	3008      	adds	r0, #8
 80075e4:	0a1b      	lsrs	r3, r3, #8
 80075e6:	071a      	lsls	r2, r3, #28
 80075e8:	bf04      	itt	eq
 80075ea:	091b      	lsreq	r3, r3, #4
 80075ec:	3004      	addeq	r0, #4
 80075ee:	079a      	lsls	r2, r3, #30
 80075f0:	bf04      	itt	eq
 80075f2:	089b      	lsreq	r3, r3, #2
 80075f4:	3002      	addeq	r0, #2
 80075f6:	07da      	lsls	r2, r3, #31
 80075f8:	d403      	bmi.n	8007602 <__lo0bits+0x4e>
 80075fa:	085b      	lsrs	r3, r3, #1
 80075fc:	f100 0001 	add.w	r0, r0, #1
 8007600:	d005      	beq.n	800760e <__lo0bits+0x5a>
 8007602:	600b      	str	r3, [r1, #0]
 8007604:	4770      	bx	lr
 8007606:	4610      	mov	r0, r2
 8007608:	e7e9      	b.n	80075de <__lo0bits+0x2a>
 800760a:	2000      	movs	r0, #0
 800760c:	4770      	bx	lr
 800760e:	2020      	movs	r0, #32
 8007610:	4770      	bx	lr
	...

08007614 <__i2b>:
 8007614:	b510      	push	{r4, lr}
 8007616:	460c      	mov	r4, r1
 8007618:	2101      	movs	r1, #1
 800761a:	f7ff feb9 	bl	8007390 <_Balloc>
 800761e:	4602      	mov	r2, r0
 8007620:	b928      	cbnz	r0, 800762e <__i2b+0x1a>
 8007622:	4b05      	ldr	r3, [pc, #20]	; (8007638 <__i2b+0x24>)
 8007624:	4805      	ldr	r0, [pc, #20]	; (800763c <__i2b+0x28>)
 8007626:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800762a:	f001 fa1d 	bl	8008a68 <__assert_func>
 800762e:	2301      	movs	r3, #1
 8007630:	6144      	str	r4, [r0, #20]
 8007632:	6103      	str	r3, [r0, #16]
 8007634:	bd10      	pop	{r4, pc}
 8007636:	bf00      	nop
 8007638:	08009790 	.word	0x08009790
 800763c:	0800981c 	.word	0x0800981c

08007640 <__multiply>:
 8007640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007644:	4691      	mov	r9, r2
 8007646:	690a      	ldr	r2, [r1, #16]
 8007648:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800764c:	429a      	cmp	r2, r3
 800764e:	bfb8      	it	lt
 8007650:	460b      	movlt	r3, r1
 8007652:	460c      	mov	r4, r1
 8007654:	bfbc      	itt	lt
 8007656:	464c      	movlt	r4, r9
 8007658:	4699      	movlt	r9, r3
 800765a:	6927      	ldr	r7, [r4, #16]
 800765c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007660:	68a3      	ldr	r3, [r4, #8]
 8007662:	6861      	ldr	r1, [r4, #4]
 8007664:	eb07 060a 	add.w	r6, r7, sl
 8007668:	42b3      	cmp	r3, r6
 800766a:	b085      	sub	sp, #20
 800766c:	bfb8      	it	lt
 800766e:	3101      	addlt	r1, #1
 8007670:	f7ff fe8e 	bl	8007390 <_Balloc>
 8007674:	b930      	cbnz	r0, 8007684 <__multiply+0x44>
 8007676:	4602      	mov	r2, r0
 8007678:	4b44      	ldr	r3, [pc, #272]	; (800778c <__multiply+0x14c>)
 800767a:	4845      	ldr	r0, [pc, #276]	; (8007790 <__multiply+0x150>)
 800767c:	f240 115d 	movw	r1, #349	; 0x15d
 8007680:	f001 f9f2 	bl	8008a68 <__assert_func>
 8007684:	f100 0514 	add.w	r5, r0, #20
 8007688:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800768c:	462b      	mov	r3, r5
 800768e:	2200      	movs	r2, #0
 8007690:	4543      	cmp	r3, r8
 8007692:	d321      	bcc.n	80076d8 <__multiply+0x98>
 8007694:	f104 0314 	add.w	r3, r4, #20
 8007698:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800769c:	f109 0314 	add.w	r3, r9, #20
 80076a0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80076a4:	9202      	str	r2, [sp, #8]
 80076a6:	1b3a      	subs	r2, r7, r4
 80076a8:	3a15      	subs	r2, #21
 80076aa:	f022 0203 	bic.w	r2, r2, #3
 80076ae:	3204      	adds	r2, #4
 80076b0:	f104 0115 	add.w	r1, r4, #21
 80076b4:	428f      	cmp	r7, r1
 80076b6:	bf38      	it	cc
 80076b8:	2204      	movcc	r2, #4
 80076ba:	9201      	str	r2, [sp, #4]
 80076bc:	9a02      	ldr	r2, [sp, #8]
 80076be:	9303      	str	r3, [sp, #12]
 80076c0:	429a      	cmp	r2, r3
 80076c2:	d80c      	bhi.n	80076de <__multiply+0x9e>
 80076c4:	2e00      	cmp	r6, #0
 80076c6:	dd03      	ble.n	80076d0 <__multiply+0x90>
 80076c8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d05a      	beq.n	8007786 <__multiply+0x146>
 80076d0:	6106      	str	r6, [r0, #16]
 80076d2:	b005      	add	sp, #20
 80076d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076d8:	f843 2b04 	str.w	r2, [r3], #4
 80076dc:	e7d8      	b.n	8007690 <__multiply+0x50>
 80076de:	f8b3 a000 	ldrh.w	sl, [r3]
 80076e2:	f1ba 0f00 	cmp.w	sl, #0
 80076e6:	d024      	beq.n	8007732 <__multiply+0xf2>
 80076e8:	f104 0e14 	add.w	lr, r4, #20
 80076ec:	46a9      	mov	r9, r5
 80076ee:	f04f 0c00 	mov.w	ip, #0
 80076f2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80076f6:	f8d9 1000 	ldr.w	r1, [r9]
 80076fa:	fa1f fb82 	uxth.w	fp, r2
 80076fe:	b289      	uxth	r1, r1
 8007700:	fb0a 110b 	mla	r1, sl, fp, r1
 8007704:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007708:	f8d9 2000 	ldr.w	r2, [r9]
 800770c:	4461      	add	r1, ip
 800770e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007712:	fb0a c20b 	mla	r2, sl, fp, ip
 8007716:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800771a:	b289      	uxth	r1, r1
 800771c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007720:	4577      	cmp	r7, lr
 8007722:	f849 1b04 	str.w	r1, [r9], #4
 8007726:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800772a:	d8e2      	bhi.n	80076f2 <__multiply+0xb2>
 800772c:	9a01      	ldr	r2, [sp, #4]
 800772e:	f845 c002 	str.w	ip, [r5, r2]
 8007732:	9a03      	ldr	r2, [sp, #12]
 8007734:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007738:	3304      	adds	r3, #4
 800773a:	f1b9 0f00 	cmp.w	r9, #0
 800773e:	d020      	beq.n	8007782 <__multiply+0x142>
 8007740:	6829      	ldr	r1, [r5, #0]
 8007742:	f104 0c14 	add.w	ip, r4, #20
 8007746:	46ae      	mov	lr, r5
 8007748:	f04f 0a00 	mov.w	sl, #0
 800774c:	f8bc b000 	ldrh.w	fp, [ip]
 8007750:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007754:	fb09 220b 	mla	r2, r9, fp, r2
 8007758:	4492      	add	sl, r2
 800775a:	b289      	uxth	r1, r1
 800775c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007760:	f84e 1b04 	str.w	r1, [lr], #4
 8007764:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007768:	f8be 1000 	ldrh.w	r1, [lr]
 800776c:	0c12      	lsrs	r2, r2, #16
 800776e:	fb09 1102 	mla	r1, r9, r2, r1
 8007772:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007776:	4567      	cmp	r7, ip
 8007778:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800777c:	d8e6      	bhi.n	800774c <__multiply+0x10c>
 800777e:	9a01      	ldr	r2, [sp, #4]
 8007780:	50a9      	str	r1, [r5, r2]
 8007782:	3504      	adds	r5, #4
 8007784:	e79a      	b.n	80076bc <__multiply+0x7c>
 8007786:	3e01      	subs	r6, #1
 8007788:	e79c      	b.n	80076c4 <__multiply+0x84>
 800778a:	bf00      	nop
 800778c:	08009790 	.word	0x08009790
 8007790:	0800981c 	.word	0x0800981c

08007794 <__pow5mult>:
 8007794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007798:	4615      	mov	r5, r2
 800779a:	f012 0203 	ands.w	r2, r2, #3
 800779e:	4606      	mov	r6, r0
 80077a0:	460f      	mov	r7, r1
 80077a2:	d007      	beq.n	80077b4 <__pow5mult+0x20>
 80077a4:	4c25      	ldr	r4, [pc, #148]	; (800783c <__pow5mult+0xa8>)
 80077a6:	3a01      	subs	r2, #1
 80077a8:	2300      	movs	r3, #0
 80077aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80077ae:	f7ff fe51 	bl	8007454 <__multadd>
 80077b2:	4607      	mov	r7, r0
 80077b4:	10ad      	asrs	r5, r5, #2
 80077b6:	d03d      	beq.n	8007834 <__pow5mult+0xa0>
 80077b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80077ba:	b97c      	cbnz	r4, 80077dc <__pow5mult+0x48>
 80077bc:	2010      	movs	r0, #16
 80077be:	f7ff fdbf 	bl	8007340 <malloc>
 80077c2:	4602      	mov	r2, r0
 80077c4:	6270      	str	r0, [r6, #36]	; 0x24
 80077c6:	b928      	cbnz	r0, 80077d4 <__pow5mult+0x40>
 80077c8:	4b1d      	ldr	r3, [pc, #116]	; (8007840 <__pow5mult+0xac>)
 80077ca:	481e      	ldr	r0, [pc, #120]	; (8007844 <__pow5mult+0xb0>)
 80077cc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80077d0:	f001 f94a 	bl	8008a68 <__assert_func>
 80077d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80077d8:	6004      	str	r4, [r0, #0]
 80077da:	60c4      	str	r4, [r0, #12]
 80077dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80077e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80077e4:	b94c      	cbnz	r4, 80077fa <__pow5mult+0x66>
 80077e6:	f240 2171 	movw	r1, #625	; 0x271
 80077ea:	4630      	mov	r0, r6
 80077ec:	f7ff ff12 	bl	8007614 <__i2b>
 80077f0:	2300      	movs	r3, #0
 80077f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80077f6:	4604      	mov	r4, r0
 80077f8:	6003      	str	r3, [r0, #0]
 80077fa:	f04f 0900 	mov.w	r9, #0
 80077fe:	07eb      	lsls	r3, r5, #31
 8007800:	d50a      	bpl.n	8007818 <__pow5mult+0x84>
 8007802:	4639      	mov	r1, r7
 8007804:	4622      	mov	r2, r4
 8007806:	4630      	mov	r0, r6
 8007808:	f7ff ff1a 	bl	8007640 <__multiply>
 800780c:	4639      	mov	r1, r7
 800780e:	4680      	mov	r8, r0
 8007810:	4630      	mov	r0, r6
 8007812:	f7ff fdfd 	bl	8007410 <_Bfree>
 8007816:	4647      	mov	r7, r8
 8007818:	106d      	asrs	r5, r5, #1
 800781a:	d00b      	beq.n	8007834 <__pow5mult+0xa0>
 800781c:	6820      	ldr	r0, [r4, #0]
 800781e:	b938      	cbnz	r0, 8007830 <__pow5mult+0x9c>
 8007820:	4622      	mov	r2, r4
 8007822:	4621      	mov	r1, r4
 8007824:	4630      	mov	r0, r6
 8007826:	f7ff ff0b 	bl	8007640 <__multiply>
 800782a:	6020      	str	r0, [r4, #0]
 800782c:	f8c0 9000 	str.w	r9, [r0]
 8007830:	4604      	mov	r4, r0
 8007832:	e7e4      	b.n	80077fe <__pow5mult+0x6a>
 8007834:	4638      	mov	r0, r7
 8007836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800783a:	bf00      	nop
 800783c:	08009968 	.word	0x08009968
 8007840:	0800971e 	.word	0x0800971e
 8007844:	0800981c 	.word	0x0800981c

08007848 <__lshift>:
 8007848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800784c:	460c      	mov	r4, r1
 800784e:	6849      	ldr	r1, [r1, #4]
 8007850:	6923      	ldr	r3, [r4, #16]
 8007852:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007856:	68a3      	ldr	r3, [r4, #8]
 8007858:	4607      	mov	r7, r0
 800785a:	4691      	mov	r9, r2
 800785c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007860:	f108 0601 	add.w	r6, r8, #1
 8007864:	42b3      	cmp	r3, r6
 8007866:	db0b      	blt.n	8007880 <__lshift+0x38>
 8007868:	4638      	mov	r0, r7
 800786a:	f7ff fd91 	bl	8007390 <_Balloc>
 800786e:	4605      	mov	r5, r0
 8007870:	b948      	cbnz	r0, 8007886 <__lshift+0x3e>
 8007872:	4602      	mov	r2, r0
 8007874:	4b2a      	ldr	r3, [pc, #168]	; (8007920 <__lshift+0xd8>)
 8007876:	482b      	ldr	r0, [pc, #172]	; (8007924 <__lshift+0xdc>)
 8007878:	f240 11d9 	movw	r1, #473	; 0x1d9
 800787c:	f001 f8f4 	bl	8008a68 <__assert_func>
 8007880:	3101      	adds	r1, #1
 8007882:	005b      	lsls	r3, r3, #1
 8007884:	e7ee      	b.n	8007864 <__lshift+0x1c>
 8007886:	2300      	movs	r3, #0
 8007888:	f100 0114 	add.w	r1, r0, #20
 800788c:	f100 0210 	add.w	r2, r0, #16
 8007890:	4618      	mov	r0, r3
 8007892:	4553      	cmp	r3, sl
 8007894:	db37      	blt.n	8007906 <__lshift+0xbe>
 8007896:	6920      	ldr	r0, [r4, #16]
 8007898:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800789c:	f104 0314 	add.w	r3, r4, #20
 80078a0:	f019 091f 	ands.w	r9, r9, #31
 80078a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80078a8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80078ac:	d02f      	beq.n	800790e <__lshift+0xc6>
 80078ae:	f1c9 0e20 	rsb	lr, r9, #32
 80078b2:	468a      	mov	sl, r1
 80078b4:	f04f 0c00 	mov.w	ip, #0
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	fa02 f209 	lsl.w	r2, r2, r9
 80078be:	ea42 020c 	orr.w	r2, r2, ip
 80078c2:	f84a 2b04 	str.w	r2, [sl], #4
 80078c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80078ca:	4298      	cmp	r0, r3
 80078cc:	fa22 fc0e 	lsr.w	ip, r2, lr
 80078d0:	d8f2      	bhi.n	80078b8 <__lshift+0x70>
 80078d2:	1b03      	subs	r3, r0, r4
 80078d4:	3b15      	subs	r3, #21
 80078d6:	f023 0303 	bic.w	r3, r3, #3
 80078da:	3304      	adds	r3, #4
 80078dc:	f104 0215 	add.w	r2, r4, #21
 80078e0:	4290      	cmp	r0, r2
 80078e2:	bf38      	it	cc
 80078e4:	2304      	movcc	r3, #4
 80078e6:	f841 c003 	str.w	ip, [r1, r3]
 80078ea:	f1bc 0f00 	cmp.w	ip, #0
 80078ee:	d001      	beq.n	80078f4 <__lshift+0xac>
 80078f0:	f108 0602 	add.w	r6, r8, #2
 80078f4:	3e01      	subs	r6, #1
 80078f6:	4638      	mov	r0, r7
 80078f8:	612e      	str	r6, [r5, #16]
 80078fa:	4621      	mov	r1, r4
 80078fc:	f7ff fd88 	bl	8007410 <_Bfree>
 8007900:	4628      	mov	r0, r5
 8007902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007906:	f842 0f04 	str.w	r0, [r2, #4]!
 800790a:	3301      	adds	r3, #1
 800790c:	e7c1      	b.n	8007892 <__lshift+0x4a>
 800790e:	3904      	subs	r1, #4
 8007910:	f853 2b04 	ldr.w	r2, [r3], #4
 8007914:	f841 2f04 	str.w	r2, [r1, #4]!
 8007918:	4298      	cmp	r0, r3
 800791a:	d8f9      	bhi.n	8007910 <__lshift+0xc8>
 800791c:	e7ea      	b.n	80078f4 <__lshift+0xac>
 800791e:	bf00      	nop
 8007920:	08009790 	.word	0x08009790
 8007924:	0800981c 	.word	0x0800981c

08007928 <__mcmp>:
 8007928:	b530      	push	{r4, r5, lr}
 800792a:	6902      	ldr	r2, [r0, #16]
 800792c:	690c      	ldr	r4, [r1, #16]
 800792e:	1b12      	subs	r2, r2, r4
 8007930:	d10e      	bne.n	8007950 <__mcmp+0x28>
 8007932:	f100 0314 	add.w	r3, r0, #20
 8007936:	3114      	adds	r1, #20
 8007938:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800793c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007940:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007944:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007948:	42a5      	cmp	r5, r4
 800794a:	d003      	beq.n	8007954 <__mcmp+0x2c>
 800794c:	d305      	bcc.n	800795a <__mcmp+0x32>
 800794e:	2201      	movs	r2, #1
 8007950:	4610      	mov	r0, r2
 8007952:	bd30      	pop	{r4, r5, pc}
 8007954:	4283      	cmp	r3, r0
 8007956:	d3f3      	bcc.n	8007940 <__mcmp+0x18>
 8007958:	e7fa      	b.n	8007950 <__mcmp+0x28>
 800795a:	f04f 32ff 	mov.w	r2, #4294967295
 800795e:	e7f7      	b.n	8007950 <__mcmp+0x28>

08007960 <__mdiff>:
 8007960:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007964:	460c      	mov	r4, r1
 8007966:	4606      	mov	r6, r0
 8007968:	4611      	mov	r1, r2
 800796a:	4620      	mov	r0, r4
 800796c:	4690      	mov	r8, r2
 800796e:	f7ff ffdb 	bl	8007928 <__mcmp>
 8007972:	1e05      	subs	r5, r0, #0
 8007974:	d110      	bne.n	8007998 <__mdiff+0x38>
 8007976:	4629      	mov	r1, r5
 8007978:	4630      	mov	r0, r6
 800797a:	f7ff fd09 	bl	8007390 <_Balloc>
 800797e:	b930      	cbnz	r0, 800798e <__mdiff+0x2e>
 8007980:	4b3a      	ldr	r3, [pc, #232]	; (8007a6c <__mdiff+0x10c>)
 8007982:	4602      	mov	r2, r0
 8007984:	f240 2132 	movw	r1, #562	; 0x232
 8007988:	4839      	ldr	r0, [pc, #228]	; (8007a70 <__mdiff+0x110>)
 800798a:	f001 f86d 	bl	8008a68 <__assert_func>
 800798e:	2301      	movs	r3, #1
 8007990:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007994:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007998:	bfa4      	itt	ge
 800799a:	4643      	movge	r3, r8
 800799c:	46a0      	movge	r8, r4
 800799e:	4630      	mov	r0, r6
 80079a0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80079a4:	bfa6      	itte	ge
 80079a6:	461c      	movge	r4, r3
 80079a8:	2500      	movge	r5, #0
 80079aa:	2501      	movlt	r5, #1
 80079ac:	f7ff fcf0 	bl	8007390 <_Balloc>
 80079b0:	b920      	cbnz	r0, 80079bc <__mdiff+0x5c>
 80079b2:	4b2e      	ldr	r3, [pc, #184]	; (8007a6c <__mdiff+0x10c>)
 80079b4:	4602      	mov	r2, r0
 80079b6:	f44f 7110 	mov.w	r1, #576	; 0x240
 80079ba:	e7e5      	b.n	8007988 <__mdiff+0x28>
 80079bc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80079c0:	6926      	ldr	r6, [r4, #16]
 80079c2:	60c5      	str	r5, [r0, #12]
 80079c4:	f104 0914 	add.w	r9, r4, #20
 80079c8:	f108 0514 	add.w	r5, r8, #20
 80079cc:	f100 0e14 	add.w	lr, r0, #20
 80079d0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80079d4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80079d8:	f108 0210 	add.w	r2, r8, #16
 80079dc:	46f2      	mov	sl, lr
 80079de:	2100      	movs	r1, #0
 80079e0:	f859 3b04 	ldr.w	r3, [r9], #4
 80079e4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80079e8:	fa1f f883 	uxth.w	r8, r3
 80079ec:	fa11 f18b 	uxtah	r1, r1, fp
 80079f0:	0c1b      	lsrs	r3, r3, #16
 80079f2:	eba1 0808 	sub.w	r8, r1, r8
 80079f6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80079fa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80079fe:	fa1f f888 	uxth.w	r8, r8
 8007a02:	1419      	asrs	r1, r3, #16
 8007a04:	454e      	cmp	r6, r9
 8007a06:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007a0a:	f84a 3b04 	str.w	r3, [sl], #4
 8007a0e:	d8e7      	bhi.n	80079e0 <__mdiff+0x80>
 8007a10:	1b33      	subs	r3, r6, r4
 8007a12:	3b15      	subs	r3, #21
 8007a14:	f023 0303 	bic.w	r3, r3, #3
 8007a18:	3304      	adds	r3, #4
 8007a1a:	3415      	adds	r4, #21
 8007a1c:	42a6      	cmp	r6, r4
 8007a1e:	bf38      	it	cc
 8007a20:	2304      	movcc	r3, #4
 8007a22:	441d      	add	r5, r3
 8007a24:	4473      	add	r3, lr
 8007a26:	469e      	mov	lr, r3
 8007a28:	462e      	mov	r6, r5
 8007a2a:	4566      	cmp	r6, ip
 8007a2c:	d30e      	bcc.n	8007a4c <__mdiff+0xec>
 8007a2e:	f10c 0203 	add.w	r2, ip, #3
 8007a32:	1b52      	subs	r2, r2, r5
 8007a34:	f022 0203 	bic.w	r2, r2, #3
 8007a38:	3d03      	subs	r5, #3
 8007a3a:	45ac      	cmp	ip, r5
 8007a3c:	bf38      	it	cc
 8007a3e:	2200      	movcc	r2, #0
 8007a40:	441a      	add	r2, r3
 8007a42:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007a46:	b17b      	cbz	r3, 8007a68 <__mdiff+0x108>
 8007a48:	6107      	str	r7, [r0, #16]
 8007a4a:	e7a3      	b.n	8007994 <__mdiff+0x34>
 8007a4c:	f856 8b04 	ldr.w	r8, [r6], #4
 8007a50:	fa11 f288 	uxtah	r2, r1, r8
 8007a54:	1414      	asrs	r4, r2, #16
 8007a56:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007a5a:	b292      	uxth	r2, r2
 8007a5c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007a60:	f84e 2b04 	str.w	r2, [lr], #4
 8007a64:	1421      	asrs	r1, r4, #16
 8007a66:	e7e0      	b.n	8007a2a <__mdiff+0xca>
 8007a68:	3f01      	subs	r7, #1
 8007a6a:	e7ea      	b.n	8007a42 <__mdiff+0xe2>
 8007a6c:	08009790 	.word	0x08009790
 8007a70:	0800981c 	.word	0x0800981c

08007a74 <__ulp>:
 8007a74:	b082      	sub	sp, #8
 8007a76:	ed8d 0b00 	vstr	d0, [sp]
 8007a7a:	9b01      	ldr	r3, [sp, #4]
 8007a7c:	4912      	ldr	r1, [pc, #72]	; (8007ac8 <__ulp+0x54>)
 8007a7e:	4019      	ands	r1, r3
 8007a80:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8007a84:	2900      	cmp	r1, #0
 8007a86:	dd05      	ble.n	8007a94 <__ulp+0x20>
 8007a88:	2200      	movs	r2, #0
 8007a8a:	460b      	mov	r3, r1
 8007a8c:	ec43 2b10 	vmov	d0, r2, r3
 8007a90:	b002      	add	sp, #8
 8007a92:	4770      	bx	lr
 8007a94:	4249      	negs	r1, r1
 8007a96:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8007a9a:	ea4f 5021 	mov.w	r0, r1, asr #20
 8007a9e:	f04f 0200 	mov.w	r2, #0
 8007aa2:	f04f 0300 	mov.w	r3, #0
 8007aa6:	da04      	bge.n	8007ab2 <__ulp+0x3e>
 8007aa8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8007aac:	fa41 f300 	asr.w	r3, r1, r0
 8007ab0:	e7ec      	b.n	8007a8c <__ulp+0x18>
 8007ab2:	f1a0 0114 	sub.w	r1, r0, #20
 8007ab6:	291e      	cmp	r1, #30
 8007ab8:	bfda      	itte	le
 8007aba:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8007abe:	fa20 f101 	lsrle.w	r1, r0, r1
 8007ac2:	2101      	movgt	r1, #1
 8007ac4:	460a      	mov	r2, r1
 8007ac6:	e7e1      	b.n	8007a8c <__ulp+0x18>
 8007ac8:	7ff00000 	.word	0x7ff00000

08007acc <__b2d>:
 8007acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ace:	6905      	ldr	r5, [r0, #16]
 8007ad0:	f100 0714 	add.w	r7, r0, #20
 8007ad4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007ad8:	1f2e      	subs	r6, r5, #4
 8007ada:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007ade:	4620      	mov	r0, r4
 8007ae0:	f7ff fd48 	bl	8007574 <__hi0bits>
 8007ae4:	f1c0 0320 	rsb	r3, r0, #32
 8007ae8:	280a      	cmp	r0, #10
 8007aea:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007b68 <__b2d+0x9c>
 8007aee:	600b      	str	r3, [r1, #0]
 8007af0:	dc14      	bgt.n	8007b1c <__b2d+0x50>
 8007af2:	f1c0 0e0b 	rsb	lr, r0, #11
 8007af6:	fa24 f10e 	lsr.w	r1, r4, lr
 8007afa:	42b7      	cmp	r7, r6
 8007afc:	ea41 030c 	orr.w	r3, r1, ip
 8007b00:	bf34      	ite	cc
 8007b02:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007b06:	2100      	movcs	r1, #0
 8007b08:	3015      	adds	r0, #21
 8007b0a:	fa04 f000 	lsl.w	r0, r4, r0
 8007b0e:	fa21 f10e 	lsr.w	r1, r1, lr
 8007b12:	ea40 0201 	orr.w	r2, r0, r1
 8007b16:	ec43 2b10 	vmov	d0, r2, r3
 8007b1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b1c:	42b7      	cmp	r7, r6
 8007b1e:	bf3a      	itte	cc
 8007b20:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007b24:	f1a5 0608 	subcc.w	r6, r5, #8
 8007b28:	2100      	movcs	r1, #0
 8007b2a:	380b      	subs	r0, #11
 8007b2c:	d017      	beq.n	8007b5e <__b2d+0x92>
 8007b2e:	f1c0 0c20 	rsb	ip, r0, #32
 8007b32:	fa04 f500 	lsl.w	r5, r4, r0
 8007b36:	42be      	cmp	r6, r7
 8007b38:	fa21 f40c 	lsr.w	r4, r1, ip
 8007b3c:	ea45 0504 	orr.w	r5, r5, r4
 8007b40:	bf8c      	ite	hi
 8007b42:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007b46:	2400      	movls	r4, #0
 8007b48:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007b4c:	fa01 f000 	lsl.w	r0, r1, r0
 8007b50:	fa24 f40c 	lsr.w	r4, r4, ip
 8007b54:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007b58:	ea40 0204 	orr.w	r2, r0, r4
 8007b5c:	e7db      	b.n	8007b16 <__b2d+0x4a>
 8007b5e:	ea44 030c 	orr.w	r3, r4, ip
 8007b62:	460a      	mov	r2, r1
 8007b64:	e7d7      	b.n	8007b16 <__b2d+0x4a>
 8007b66:	bf00      	nop
 8007b68:	3ff00000 	.word	0x3ff00000

08007b6c <__d2b>:
 8007b6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007b70:	4689      	mov	r9, r1
 8007b72:	2101      	movs	r1, #1
 8007b74:	ec57 6b10 	vmov	r6, r7, d0
 8007b78:	4690      	mov	r8, r2
 8007b7a:	f7ff fc09 	bl	8007390 <_Balloc>
 8007b7e:	4604      	mov	r4, r0
 8007b80:	b930      	cbnz	r0, 8007b90 <__d2b+0x24>
 8007b82:	4602      	mov	r2, r0
 8007b84:	4b25      	ldr	r3, [pc, #148]	; (8007c1c <__d2b+0xb0>)
 8007b86:	4826      	ldr	r0, [pc, #152]	; (8007c20 <__d2b+0xb4>)
 8007b88:	f240 310a 	movw	r1, #778	; 0x30a
 8007b8c:	f000 ff6c 	bl	8008a68 <__assert_func>
 8007b90:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007b94:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007b98:	bb35      	cbnz	r5, 8007be8 <__d2b+0x7c>
 8007b9a:	2e00      	cmp	r6, #0
 8007b9c:	9301      	str	r3, [sp, #4]
 8007b9e:	d028      	beq.n	8007bf2 <__d2b+0x86>
 8007ba0:	4668      	mov	r0, sp
 8007ba2:	9600      	str	r6, [sp, #0]
 8007ba4:	f7ff fd06 	bl	80075b4 <__lo0bits>
 8007ba8:	9900      	ldr	r1, [sp, #0]
 8007baa:	b300      	cbz	r0, 8007bee <__d2b+0x82>
 8007bac:	9a01      	ldr	r2, [sp, #4]
 8007bae:	f1c0 0320 	rsb	r3, r0, #32
 8007bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8007bb6:	430b      	orrs	r3, r1
 8007bb8:	40c2      	lsrs	r2, r0
 8007bba:	6163      	str	r3, [r4, #20]
 8007bbc:	9201      	str	r2, [sp, #4]
 8007bbe:	9b01      	ldr	r3, [sp, #4]
 8007bc0:	61a3      	str	r3, [r4, #24]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	bf14      	ite	ne
 8007bc6:	2202      	movne	r2, #2
 8007bc8:	2201      	moveq	r2, #1
 8007bca:	6122      	str	r2, [r4, #16]
 8007bcc:	b1d5      	cbz	r5, 8007c04 <__d2b+0x98>
 8007bce:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007bd2:	4405      	add	r5, r0
 8007bd4:	f8c9 5000 	str.w	r5, [r9]
 8007bd8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007bdc:	f8c8 0000 	str.w	r0, [r8]
 8007be0:	4620      	mov	r0, r4
 8007be2:	b003      	add	sp, #12
 8007be4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007be8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007bec:	e7d5      	b.n	8007b9a <__d2b+0x2e>
 8007bee:	6161      	str	r1, [r4, #20]
 8007bf0:	e7e5      	b.n	8007bbe <__d2b+0x52>
 8007bf2:	a801      	add	r0, sp, #4
 8007bf4:	f7ff fcde 	bl	80075b4 <__lo0bits>
 8007bf8:	9b01      	ldr	r3, [sp, #4]
 8007bfa:	6163      	str	r3, [r4, #20]
 8007bfc:	2201      	movs	r2, #1
 8007bfe:	6122      	str	r2, [r4, #16]
 8007c00:	3020      	adds	r0, #32
 8007c02:	e7e3      	b.n	8007bcc <__d2b+0x60>
 8007c04:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007c08:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007c0c:	f8c9 0000 	str.w	r0, [r9]
 8007c10:	6918      	ldr	r0, [r3, #16]
 8007c12:	f7ff fcaf 	bl	8007574 <__hi0bits>
 8007c16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007c1a:	e7df      	b.n	8007bdc <__d2b+0x70>
 8007c1c:	08009790 	.word	0x08009790
 8007c20:	0800981c 	.word	0x0800981c

08007c24 <__ratio>:
 8007c24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c28:	4688      	mov	r8, r1
 8007c2a:	4669      	mov	r1, sp
 8007c2c:	4681      	mov	r9, r0
 8007c2e:	f7ff ff4d 	bl	8007acc <__b2d>
 8007c32:	a901      	add	r1, sp, #4
 8007c34:	4640      	mov	r0, r8
 8007c36:	ec55 4b10 	vmov	r4, r5, d0
 8007c3a:	f7ff ff47 	bl	8007acc <__b2d>
 8007c3e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007c42:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007c46:	eba3 0c02 	sub.w	ip, r3, r2
 8007c4a:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007c4e:	1a9b      	subs	r3, r3, r2
 8007c50:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007c54:	ec51 0b10 	vmov	r0, r1, d0
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	bfd6      	itet	le
 8007c5c:	460a      	movle	r2, r1
 8007c5e:	462a      	movgt	r2, r5
 8007c60:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007c64:	468b      	mov	fp, r1
 8007c66:	462f      	mov	r7, r5
 8007c68:	bfd4      	ite	le
 8007c6a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007c6e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007c72:	4620      	mov	r0, r4
 8007c74:	ee10 2a10 	vmov	r2, s0
 8007c78:	465b      	mov	r3, fp
 8007c7a:	4639      	mov	r1, r7
 8007c7c:	f7f8 fe06 	bl	800088c <__aeabi_ddiv>
 8007c80:	ec41 0b10 	vmov	d0, r0, r1
 8007c84:	b003      	add	sp, #12
 8007c86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007c8a <__copybits>:
 8007c8a:	3901      	subs	r1, #1
 8007c8c:	b570      	push	{r4, r5, r6, lr}
 8007c8e:	1149      	asrs	r1, r1, #5
 8007c90:	6914      	ldr	r4, [r2, #16]
 8007c92:	3101      	adds	r1, #1
 8007c94:	f102 0314 	add.w	r3, r2, #20
 8007c98:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007c9c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007ca0:	1f05      	subs	r5, r0, #4
 8007ca2:	42a3      	cmp	r3, r4
 8007ca4:	d30c      	bcc.n	8007cc0 <__copybits+0x36>
 8007ca6:	1aa3      	subs	r3, r4, r2
 8007ca8:	3b11      	subs	r3, #17
 8007caa:	f023 0303 	bic.w	r3, r3, #3
 8007cae:	3211      	adds	r2, #17
 8007cb0:	42a2      	cmp	r2, r4
 8007cb2:	bf88      	it	hi
 8007cb4:	2300      	movhi	r3, #0
 8007cb6:	4418      	add	r0, r3
 8007cb8:	2300      	movs	r3, #0
 8007cba:	4288      	cmp	r0, r1
 8007cbc:	d305      	bcc.n	8007cca <__copybits+0x40>
 8007cbe:	bd70      	pop	{r4, r5, r6, pc}
 8007cc0:	f853 6b04 	ldr.w	r6, [r3], #4
 8007cc4:	f845 6f04 	str.w	r6, [r5, #4]!
 8007cc8:	e7eb      	b.n	8007ca2 <__copybits+0x18>
 8007cca:	f840 3b04 	str.w	r3, [r0], #4
 8007cce:	e7f4      	b.n	8007cba <__copybits+0x30>

08007cd0 <__any_on>:
 8007cd0:	f100 0214 	add.w	r2, r0, #20
 8007cd4:	6900      	ldr	r0, [r0, #16]
 8007cd6:	114b      	asrs	r3, r1, #5
 8007cd8:	4298      	cmp	r0, r3
 8007cda:	b510      	push	{r4, lr}
 8007cdc:	db11      	blt.n	8007d02 <__any_on+0x32>
 8007cde:	dd0a      	ble.n	8007cf6 <__any_on+0x26>
 8007ce0:	f011 011f 	ands.w	r1, r1, #31
 8007ce4:	d007      	beq.n	8007cf6 <__any_on+0x26>
 8007ce6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007cea:	fa24 f001 	lsr.w	r0, r4, r1
 8007cee:	fa00 f101 	lsl.w	r1, r0, r1
 8007cf2:	428c      	cmp	r4, r1
 8007cf4:	d10b      	bne.n	8007d0e <__any_on+0x3e>
 8007cf6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d803      	bhi.n	8007d06 <__any_on+0x36>
 8007cfe:	2000      	movs	r0, #0
 8007d00:	bd10      	pop	{r4, pc}
 8007d02:	4603      	mov	r3, r0
 8007d04:	e7f7      	b.n	8007cf6 <__any_on+0x26>
 8007d06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d0a:	2900      	cmp	r1, #0
 8007d0c:	d0f5      	beq.n	8007cfa <__any_on+0x2a>
 8007d0e:	2001      	movs	r0, #1
 8007d10:	e7f6      	b.n	8007d00 <__any_on+0x30>

08007d12 <_calloc_r>:
 8007d12:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d14:	fba1 2402 	umull	r2, r4, r1, r2
 8007d18:	b94c      	cbnz	r4, 8007d2e <_calloc_r+0x1c>
 8007d1a:	4611      	mov	r1, r2
 8007d1c:	9201      	str	r2, [sp, #4]
 8007d1e:	f000 f87b 	bl	8007e18 <_malloc_r>
 8007d22:	9a01      	ldr	r2, [sp, #4]
 8007d24:	4605      	mov	r5, r0
 8007d26:	b930      	cbnz	r0, 8007d36 <_calloc_r+0x24>
 8007d28:	4628      	mov	r0, r5
 8007d2a:	b003      	add	sp, #12
 8007d2c:	bd30      	pop	{r4, r5, pc}
 8007d2e:	220c      	movs	r2, #12
 8007d30:	6002      	str	r2, [r0, #0]
 8007d32:	2500      	movs	r5, #0
 8007d34:	e7f8      	b.n	8007d28 <_calloc_r+0x16>
 8007d36:	4621      	mov	r1, r4
 8007d38:	f7fc faf8 	bl	800432c <memset>
 8007d3c:	e7f4      	b.n	8007d28 <_calloc_r+0x16>
	...

08007d40 <_free_r>:
 8007d40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d42:	2900      	cmp	r1, #0
 8007d44:	d044      	beq.n	8007dd0 <_free_r+0x90>
 8007d46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d4a:	9001      	str	r0, [sp, #4]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	f1a1 0404 	sub.w	r4, r1, #4
 8007d52:	bfb8      	it	lt
 8007d54:	18e4      	addlt	r4, r4, r3
 8007d56:	f001 f88b 	bl	8008e70 <__malloc_lock>
 8007d5a:	4a1e      	ldr	r2, [pc, #120]	; (8007dd4 <_free_r+0x94>)
 8007d5c:	9801      	ldr	r0, [sp, #4]
 8007d5e:	6813      	ldr	r3, [r2, #0]
 8007d60:	b933      	cbnz	r3, 8007d70 <_free_r+0x30>
 8007d62:	6063      	str	r3, [r4, #4]
 8007d64:	6014      	str	r4, [r2, #0]
 8007d66:	b003      	add	sp, #12
 8007d68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007d6c:	f001 b886 	b.w	8008e7c <__malloc_unlock>
 8007d70:	42a3      	cmp	r3, r4
 8007d72:	d908      	bls.n	8007d86 <_free_r+0x46>
 8007d74:	6825      	ldr	r5, [r4, #0]
 8007d76:	1961      	adds	r1, r4, r5
 8007d78:	428b      	cmp	r3, r1
 8007d7a:	bf01      	itttt	eq
 8007d7c:	6819      	ldreq	r1, [r3, #0]
 8007d7e:	685b      	ldreq	r3, [r3, #4]
 8007d80:	1949      	addeq	r1, r1, r5
 8007d82:	6021      	streq	r1, [r4, #0]
 8007d84:	e7ed      	b.n	8007d62 <_free_r+0x22>
 8007d86:	461a      	mov	r2, r3
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	b10b      	cbz	r3, 8007d90 <_free_r+0x50>
 8007d8c:	42a3      	cmp	r3, r4
 8007d8e:	d9fa      	bls.n	8007d86 <_free_r+0x46>
 8007d90:	6811      	ldr	r1, [r2, #0]
 8007d92:	1855      	adds	r5, r2, r1
 8007d94:	42a5      	cmp	r5, r4
 8007d96:	d10b      	bne.n	8007db0 <_free_r+0x70>
 8007d98:	6824      	ldr	r4, [r4, #0]
 8007d9a:	4421      	add	r1, r4
 8007d9c:	1854      	adds	r4, r2, r1
 8007d9e:	42a3      	cmp	r3, r4
 8007da0:	6011      	str	r1, [r2, #0]
 8007da2:	d1e0      	bne.n	8007d66 <_free_r+0x26>
 8007da4:	681c      	ldr	r4, [r3, #0]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	6053      	str	r3, [r2, #4]
 8007daa:	4421      	add	r1, r4
 8007dac:	6011      	str	r1, [r2, #0]
 8007dae:	e7da      	b.n	8007d66 <_free_r+0x26>
 8007db0:	d902      	bls.n	8007db8 <_free_r+0x78>
 8007db2:	230c      	movs	r3, #12
 8007db4:	6003      	str	r3, [r0, #0]
 8007db6:	e7d6      	b.n	8007d66 <_free_r+0x26>
 8007db8:	6825      	ldr	r5, [r4, #0]
 8007dba:	1961      	adds	r1, r4, r5
 8007dbc:	428b      	cmp	r3, r1
 8007dbe:	bf04      	itt	eq
 8007dc0:	6819      	ldreq	r1, [r3, #0]
 8007dc2:	685b      	ldreq	r3, [r3, #4]
 8007dc4:	6063      	str	r3, [r4, #4]
 8007dc6:	bf04      	itt	eq
 8007dc8:	1949      	addeq	r1, r1, r5
 8007dca:	6021      	streq	r1, [r4, #0]
 8007dcc:	6054      	str	r4, [r2, #4]
 8007dce:	e7ca      	b.n	8007d66 <_free_r+0x26>
 8007dd0:	b003      	add	sp, #12
 8007dd2:	bd30      	pop	{r4, r5, pc}
 8007dd4:	20000e04 	.word	0x20000e04

08007dd8 <sbrk_aligned>:
 8007dd8:	b570      	push	{r4, r5, r6, lr}
 8007dda:	4e0e      	ldr	r6, [pc, #56]	; (8007e14 <sbrk_aligned+0x3c>)
 8007ddc:	460c      	mov	r4, r1
 8007dde:	6831      	ldr	r1, [r6, #0]
 8007de0:	4605      	mov	r5, r0
 8007de2:	b911      	cbnz	r1, 8007dea <sbrk_aligned+0x12>
 8007de4:	f000 fd28 	bl	8008838 <_sbrk_r>
 8007de8:	6030      	str	r0, [r6, #0]
 8007dea:	4621      	mov	r1, r4
 8007dec:	4628      	mov	r0, r5
 8007dee:	f000 fd23 	bl	8008838 <_sbrk_r>
 8007df2:	1c43      	adds	r3, r0, #1
 8007df4:	d00a      	beq.n	8007e0c <sbrk_aligned+0x34>
 8007df6:	1cc4      	adds	r4, r0, #3
 8007df8:	f024 0403 	bic.w	r4, r4, #3
 8007dfc:	42a0      	cmp	r0, r4
 8007dfe:	d007      	beq.n	8007e10 <sbrk_aligned+0x38>
 8007e00:	1a21      	subs	r1, r4, r0
 8007e02:	4628      	mov	r0, r5
 8007e04:	f000 fd18 	bl	8008838 <_sbrk_r>
 8007e08:	3001      	adds	r0, #1
 8007e0a:	d101      	bne.n	8007e10 <sbrk_aligned+0x38>
 8007e0c:	f04f 34ff 	mov.w	r4, #4294967295
 8007e10:	4620      	mov	r0, r4
 8007e12:	bd70      	pop	{r4, r5, r6, pc}
 8007e14:	20000e08 	.word	0x20000e08

08007e18 <_malloc_r>:
 8007e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e1c:	1ccd      	adds	r5, r1, #3
 8007e1e:	f025 0503 	bic.w	r5, r5, #3
 8007e22:	3508      	adds	r5, #8
 8007e24:	2d0c      	cmp	r5, #12
 8007e26:	bf38      	it	cc
 8007e28:	250c      	movcc	r5, #12
 8007e2a:	2d00      	cmp	r5, #0
 8007e2c:	4607      	mov	r7, r0
 8007e2e:	db01      	blt.n	8007e34 <_malloc_r+0x1c>
 8007e30:	42a9      	cmp	r1, r5
 8007e32:	d905      	bls.n	8007e40 <_malloc_r+0x28>
 8007e34:	230c      	movs	r3, #12
 8007e36:	603b      	str	r3, [r7, #0]
 8007e38:	2600      	movs	r6, #0
 8007e3a:	4630      	mov	r0, r6
 8007e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e40:	4e2e      	ldr	r6, [pc, #184]	; (8007efc <_malloc_r+0xe4>)
 8007e42:	f001 f815 	bl	8008e70 <__malloc_lock>
 8007e46:	6833      	ldr	r3, [r6, #0]
 8007e48:	461c      	mov	r4, r3
 8007e4a:	bb34      	cbnz	r4, 8007e9a <_malloc_r+0x82>
 8007e4c:	4629      	mov	r1, r5
 8007e4e:	4638      	mov	r0, r7
 8007e50:	f7ff ffc2 	bl	8007dd8 <sbrk_aligned>
 8007e54:	1c43      	adds	r3, r0, #1
 8007e56:	4604      	mov	r4, r0
 8007e58:	d14d      	bne.n	8007ef6 <_malloc_r+0xde>
 8007e5a:	6834      	ldr	r4, [r6, #0]
 8007e5c:	4626      	mov	r6, r4
 8007e5e:	2e00      	cmp	r6, #0
 8007e60:	d140      	bne.n	8007ee4 <_malloc_r+0xcc>
 8007e62:	6823      	ldr	r3, [r4, #0]
 8007e64:	4631      	mov	r1, r6
 8007e66:	4638      	mov	r0, r7
 8007e68:	eb04 0803 	add.w	r8, r4, r3
 8007e6c:	f000 fce4 	bl	8008838 <_sbrk_r>
 8007e70:	4580      	cmp	r8, r0
 8007e72:	d13a      	bne.n	8007eea <_malloc_r+0xd2>
 8007e74:	6821      	ldr	r1, [r4, #0]
 8007e76:	3503      	adds	r5, #3
 8007e78:	1a6d      	subs	r5, r5, r1
 8007e7a:	f025 0503 	bic.w	r5, r5, #3
 8007e7e:	3508      	adds	r5, #8
 8007e80:	2d0c      	cmp	r5, #12
 8007e82:	bf38      	it	cc
 8007e84:	250c      	movcc	r5, #12
 8007e86:	4629      	mov	r1, r5
 8007e88:	4638      	mov	r0, r7
 8007e8a:	f7ff ffa5 	bl	8007dd8 <sbrk_aligned>
 8007e8e:	3001      	adds	r0, #1
 8007e90:	d02b      	beq.n	8007eea <_malloc_r+0xd2>
 8007e92:	6823      	ldr	r3, [r4, #0]
 8007e94:	442b      	add	r3, r5
 8007e96:	6023      	str	r3, [r4, #0]
 8007e98:	e00e      	b.n	8007eb8 <_malloc_r+0xa0>
 8007e9a:	6822      	ldr	r2, [r4, #0]
 8007e9c:	1b52      	subs	r2, r2, r5
 8007e9e:	d41e      	bmi.n	8007ede <_malloc_r+0xc6>
 8007ea0:	2a0b      	cmp	r2, #11
 8007ea2:	d916      	bls.n	8007ed2 <_malloc_r+0xba>
 8007ea4:	1961      	adds	r1, r4, r5
 8007ea6:	42a3      	cmp	r3, r4
 8007ea8:	6025      	str	r5, [r4, #0]
 8007eaa:	bf18      	it	ne
 8007eac:	6059      	strne	r1, [r3, #4]
 8007eae:	6863      	ldr	r3, [r4, #4]
 8007eb0:	bf08      	it	eq
 8007eb2:	6031      	streq	r1, [r6, #0]
 8007eb4:	5162      	str	r2, [r4, r5]
 8007eb6:	604b      	str	r3, [r1, #4]
 8007eb8:	4638      	mov	r0, r7
 8007eba:	f104 060b 	add.w	r6, r4, #11
 8007ebe:	f000 ffdd 	bl	8008e7c <__malloc_unlock>
 8007ec2:	f026 0607 	bic.w	r6, r6, #7
 8007ec6:	1d23      	adds	r3, r4, #4
 8007ec8:	1af2      	subs	r2, r6, r3
 8007eca:	d0b6      	beq.n	8007e3a <_malloc_r+0x22>
 8007ecc:	1b9b      	subs	r3, r3, r6
 8007ece:	50a3      	str	r3, [r4, r2]
 8007ed0:	e7b3      	b.n	8007e3a <_malloc_r+0x22>
 8007ed2:	6862      	ldr	r2, [r4, #4]
 8007ed4:	42a3      	cmp	r3, r4
 8007ed6:	bf0c      	ite	eq
 8007ed8:	6032      	streq	r2, [r6, #0]
 8007eda:	605a      	strne	r2, [r3, #4]
 8007edc:	e7ec      	b.n	8007eb8 <_malloc_r+0xa0>
 8007ede:	4623      	mov	r3, r4
 8007ee0:	6864      	ldr	r4, [r4, #4]
 8007ee2:	e7b2      	b.n	8007e4a <_malloc_r+0x32>
 8007ee4:	4634      	mov	r4, r6
 8007ee6:	6876      	ldr	r6, [r6, #4]
 8007ee8:	e7b9      	b.n	8007e5e <_malloc_r+0x46>
 8007eea:	230c      	movs	r3, #12
 8007eec:	603b      	str	r3, [r7, #0]
 8007eee:	4638      	mov	r0, r7
 8007ef0:	f000 ffc4 	bl	8008e7c <__malloc_unlock>
 8007ef4:	e7a1      	b.n	8007e3a <_malloc_r+0x22>
 8007ef6:	6025      	str	r5, [r4, #0]
 8007ef8:	e7de      	b.n	8007eb8 <_malloc_r+0xa0>
 8007efa:	bf00      	nop
 8007efc:	20000e04 	.word	0x20000e04

08007f00 <__ssputs_r>:
 8007f00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f04:	688e      	ldr	r6, [r1, #8]
 8007f06:	429e      	cmp	r6, r3
 8007f08:	4682      	mov	sl, r0
 8007f0a:	460c      	mov	r4, r1
 8007f0c:	4690      	mov	r8, r2
 8007f0e:	461f      	mov	r7, r3
 8007f10:	d838      	bhi.n	8007f84 <__ssputs_r+0x84>
 8007f12:	898a      	ldrh	r2, [r1, #12]
 8007f14:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007f18:	d032      	beq.n	8007f80 <__ssputs_r+0x80>
 8007f1a:	6825      	ldr	r5, [r4, #0]
 8007f1c:	6909      	ldr	r1, [r1, #16]
 8007f1e:	eba5 0901 	sub.w	r9, r5, r1
 8007f22:	6965      	ldr	r5, [r4, #20]
 8007f24:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007f28:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007f2c:	3301      	adds	r3, #1
 8007f2e:	444b      	add	r3, r9
 8007f30:	106d      	asrs	r5, r5, #1
 8007f32:	429d      	cmp	r5, r3
 8007f34:	bf38      	it	cc
 8007f36:	461d      	movcc	r5, r3
 8007f38:	0553      	lsls	r3, r2, #21
 8007f3a:	d531      	bpl.n	8007fa0 <__ssputs_r+0xa0>
 8007f3c:	4629      	mov	r1, r5
 8007f3e:	f7ff ff6b 	bl	8007e18 <_malloc_r>
 8007f42:	4606      	mov	r6, r0
 8007f44:	b950      	cbnz	r0, 8007f5c <__ssputs_r+0x5c>
 8007f46:	230c      	movs	r3, #12
 8007f48:	f8ca 3000 	str.w	r3, [sl]
 8007f4c:	89a3      	ldrh	r3, [r4, #12]
 8007f4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f52:	81a3      	strh	r3, [r4, #12]
 8007f54:	f04f 30ff 	mov.w	r0, #4294967295
 8007f58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f5c:	6921      	ldr	r1, [r4, #16]
 8007f5e:	464a      	mov	r2, r9
 8007f60:	f7ff fa08 	bl	8007374 <memcpy>
 8007f64:	89a3      	ldrh	r3, [r4, #12]
 8007f66:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007f6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f6e:	81a3      	strh	r3, [r4, #12]
 8007f70:	6126      	str	r6, [r4, #16]
 8007f72:	6165      	str	r5, [r4, #20]
 8007f74:	444e      	add	r6, r9
 8007f76:	eba5 0509 	sub.w	r5, r5, r9
 8007f7a:	6026      	str	r6, [r4, #0]
 8007f7c:	60a5      	str	r5, [r4, #8]
 8007f7e:	463e      	mov	r6, r7
 8007f80:	42be      	cmp	r6, r7
 8007f82:	d900      	bls.n	8007f86 <__ssputs_r+0x86>
 8007f84:	463e      	mov	r6, r7
 8007f86:	6820      	ldr	r0, [r4, #0]
 8007f88:	4632      	mov	r2, r6
 8007f8a:	4641      	mov	r1, r8
 8007f8c:	f000 ff56 	bl	8008e3c <memmove>
 8007f90:	68a3      	ldr	r3, [r4, #8]
 8007f92:	1b9b      	subs	r3, r3, r6
 8007f94:	60a3      	str	r3, [r4, #8]
 8007f96:	6823      	ldr	r3, [r4, #0]
 8007f98:	4433      	add	r3, r6
 8007f9a:	6023      	str	r3, [r4, #0]
 8007f9c:	2000      	movs	r0, #0
 8007f9e:	e7db      	b.n	8007f58 <__ssputs_r+0x58>
 8007fa0:	462a      	mov	r2, r5
 8007fa2:	f000 ff71 	bl	8008e88 <_realloc_r>
 8007fa6:	4606      	mov	r6, r0
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	d1e1      	bne.n	8007f70 <__ssputs_r+0x70>
 8007fac:	6921      	ldr	r1, [r4, #16]
 8007fae:	4650      	mov	r0, sl
 8007fb0:	f7ff fec6 	bl	8007d40 <_free_r>
 8007fb4:	e7c7      	b.n	8007f46 <__ssputs_r+0x46>
	...

08007fb8 <_svfiprintf_r>:
 8007fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fbc:	4698      	mov	r8, r3
 8007fbe:	898b      	ldrh	r3, [r1, #12]
 8007fc0:	061b      	lsls	r3, r3, #24
 8007fc2:	b09d      	sub	sp, #116	; 0x74
 8007fc4:	4607      	mov	r7, r0
 8007fc6:	460d      	mov	r5, r1
 8007fc8:	4614      	mov	r4, r2
 8007fca:	d50e      	bpl.n	8007fea <_svfiprintf_r+0x32>
 8007fcc:	690b      	ldr	r3, [r1, #16]
 8007fce:	b963      	cbnz	r3, 8007fea <_svfiprintf_r+0x32>
 8007fd0:	2140      	movs	r1, #64	; 0x40
 8007fd2:	f7ff ff21 	bl	8007e18 <_malloc_r>
 8007fd6:	6028      	str	r0, [r5, #0]
 8007fd8:	6128      	str	r0, [r5, #16]
 8007fda:	b920      	cbnz	r0, 8007fe6 <_svfiprintf_r+0x2e>
 8007fdc:	230c      	movs	r3, #12
 8007fde:	603b      	str	r3, [r7, #0]
 8007fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fe4:	e0d1      	b.n	800818a <_svfiprintf_r+0x1d2>
 8007fe6:	2340      	movs	r3, #64	; 0x40
 8007fe8:	616b      	str	r3, [r5, #20]
 8007fea:	2300      	movs	r3, #0
 8007fec:	9309      	str	r3, [sp, #36]	; 0x24
 8007fee:	2320      	movs	r3, #32
 8007ff0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ff4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ff8:	2330      	movs	r3, #48	; 0x30
 8007ffa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80081a4 <_svfiprintf_r+0x1ec>
 8007ffe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008002:	f04f 0901 	mov.w	r9, #1
 8008006:	4623      	mov	r3, r4
 8008008:	469a      	mov	sl, r3
 800800a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800800e:	b10a      	cbz	r2, 8008014 <_svfiprintf_r+0x5c>
 8008010:	2a25      	cmp	r2, #37	; 0x25
 8008012:	d1f9      	bne.n	8008008 <_svfiprintf_r+0x50>
 8008014:	ebba 0b04 	subs.w	fp, sl, r4
 8008018:	d00b      	beq.n	8008032 <_svfiprintf_r+0x7a>
 800801a:	465b      	mov	r3, fp
 800801c:	4622      	mov	r2, r4
 800801e:	4629      	mov	r1, r5
 8008020:	4638      	mov	r0, r7
 8008022:	f7ff ff6d 	bl	8007f00 <__ssputs_r>
 8008026:	3001      	adds	r0, #1
 8008028:	f000 80aa 	beq.w	8008180 <_svfiprintf_r+0x1c8>
 800802c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800802e:	445a      	add	r2, fp
 8008030:	9209      	str	r2, [sp, #36]	; 0x24
 8008032:	f89a 3000 	ldrb.w	r3, [sl]
 8008036:	2b00      	cmp	r3, #0
 8008038:	f000 80a2 	beq.w	8008180 <_svfiprintf_r+0x1c8>
 800803c:	2300      	movs	r3, #0
 800803e:	f04f 32ff 	mov.w	r2, #4294967295
 8008042:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008046:	f10a 0a01 	add.w	sl, sl, #1
 800804a:	9304      	str	r3, [sp, #16]
 800804c:	9307      	str	r3, [sp, #28]
 800804e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008052:	931a      	str	r3, [sp, #104]	; 0x68
 8008054:	4654      	mov	r4, sl
 8008056:	2205      	movs	r2, #5
 8008058:	f814 1b01 	ldrb.w	r1, [r4], #1
 800805c:	4851      	ldr	r0, [pc, #324]	; (80081a4 <_svfiprintf_r+0x1ec>)
 800805e:	f7f8 f8df 	bl	8000220 <memchr>
 8008062:	9a04      	ldr	r2, [sp, #16]
 8008064:	b9d8      	cbnz	r0, 800809e <_svfiprintf_r+0xe6>
 8008066:	06d0      	lsls	r0, r2, #27
 8008068:	bf44      	itt	mi
 800806a:	2320      	movmi	r3, #32
 800806c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008070:	0711      	lsls	r1, r2, #28
 8008072:	bf44      	itt	mi
 8008074:	232b      	movmi	r3, #43	; 0x2b
 8008076:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800807a:	f89a 3000 	ldrb.w	r3, [sl]
 800807e:	2b2a      	cmp	r3, #42	; 0x2a
 8008080:	d015      	beq.n	80080ae <_svfiprintf_r+0xf6>
 8008082:	9a07      	ldr	r2, [sp, #28]
 8008084:	4654      	mov	r4, sl
 8008086:	2000      	movs	r0, #0
 8008088:	f04f 0c0a 	mov.w	ip, #10
 800808c:	4621      	mov	r1, r4
 800808e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008092:	3b30      	subs	r3, #48	; 0x30
 8008094:	2b09      	cmp	r3, #9
 8008096:	d94e      	bls.n	8008136 <_svfiprintf_r+0x17e>
 8008098:	b1b0      	cbz	r0, 80080c8 <_svfiprintf_r+0x110>
 800809a:	9207      	str	r2, [sp, #28]
 800809c:	e014      	b.n	80080c8 <_svfiprintf_r+0x110>
 800809e:	eba0 0308 	sub.w	r3, r0, r8
 80080a2:	fa09 f303 	lsl.w	r3, r9, r3
 80080a6:	4313      	orrs	r3, r2
 80080a8:	9304      	str	r3, [sp, #16]
 80080aa:	46a2      	mov	sl, r4
 80080ac:	e7d2      	b.n	8008054 <_svfiprintf_r+0x9c>
 80080ae:	9b03      	ldr	r3, [sp, #12]
 80080b0:	1d19      	adds	r1, r3, #4
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	9103      	str	r1, [sp, #12]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	bfbb      	ittet	lt
 80080ba:	425b      	neglt	r3, r3
 80080bc:	f042 0202 	orrlt.w	r2, r2, #2
 80080c0:	9307      	strge	r3, [sp, #28]
 80080c2:	9307      	strlt	r3, [sp, #28]
 80080c4:	bfb8      	it	lt
 80080c6:	9204      	strlt	r2, [sp, #16]
 80080c8:	7823      	ldrb	r3, [r4, #0]
 80080ca:	2b2e      	cmp	r3, #46	; 0x2e
 80080cc:	d10c      	bne.n	80080e8 <_svfiprintf_r+0x130>
 80080ce:	7863      	ldrb	r3, [r4, #1]
 80080d0:	2b2a      	cmp	r3, #42	; 0x2a
 80080d2:	d135      	bne.n	8008140 <_svfiprintf_r+0x188>
 80080d4:	9b03      	ldr	r3, [sp, #12]
 80080d6:	1d1a      	adds	r2, r3, #4
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	9203      	str	r2, [sp, #12]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	bfb8      	it	lt
 80080e0:	f04f 33ff 	movlt.w	r3, #4294967295
 80080e4:	3402      	adds	r4, #2
 80080e6:	9305      	str	r3, [sp, #20]
 80080e8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80081b4 <_svfiprintf_r+0x1fc>
 80080ec:	7821      	ldrb	r1, [r4, #0]
 80080ee:	2203      	movs	r2, #3
 80080f0:	4650      	mov	r0, sl
 80080f2:	f7f8 f895 	bl	8000220 <memchr>
 80080f6:	b140      	cbz	r0, 800810a <_svfiprintf_r+0x152>
 80080f8:	2340      	movs	r3, #64	; 0x40
 80080fa:	eba0 000a 	sub.w	r0, r0, sl
 80080fe:	fa03 f000 	lsl.w	r0, r3, r0
 8008102:	9b04      	ldr	r3, [sp, #16]
 8008104:	4303      	orrs	r3, r0
 8008106:	3401      	adds	r4, #1
 8008108:	9304      	str	r3, [sp, #16]
 800810a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800810e:	4826      	ldr	r0, [pc, #152]	; (80081a8 <_svfiprintf_r+0x1f0>)
 8008110:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008114:	2206      	movs	r2, #6
 8008116:	f7f8 f883 	bl	8000220 <memchr>
 800811a:	2800      	cmp	r0, #0
 800811c:	d038      	beq.n	8008190 <_svfiprintf_r+0x1d8>
 800811e:	4b23      	ldr	r3, [pc, #140]	; (80081ac <_svfiprintf_r+0x1f4>)
 8008120:	bb1b      	cbnz	r3, 800816a <_svfiprintf_r+0x1b2>
 8008122:	9b03      	ldr	r3, [sp, #12]
 8008124:	3307      	adds	r3, #7
 8008126:	f023 0307 	bic.w	r3, r3, #7
 800812a:	3308      	adds	r3, #8
 800812c:	9303      	str	r3, [sp, #12]
 800812e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008130:	4433      	add	r3, r6
 8008132:	9309      	str	r3, [sp, #36]	; 0x24
 8008134:	e767      	b.n	8008006 <_svfiprintf_r+0x4e>
 8008136:	fb0c 3202 	mla	r2, ip, r2, r3
 800813a:	460c      	mov	r4, r1
 800813c:	2001      	movs	r0, #1
 800813e:	e7a5      	b.n	800808c <_svfiprintf_r+0xd4>
 8008140:	2300      	movs	r3, #0
 8008142:	3401      	adds	r4, #1
 8008144:	9305      	str	r3, [sp, #20]
 8008146:	4619      	mov	r1, r3
 8008148:	f04f 0c0a 	mov.w	ip, #10
 800814c:	4620      	mov	r0, r4
 800814e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008152:	3a30      	subs	r2, #48	; 0x30
 8008154:	2a09      	cmp	r2, #9
 8008156:	d903      	bls.n	8008160 <_svfiprintf_r+0x1a8>
 8008158:	2b00      	cmp	r3, #0
 800815a:	d0c5      	beq.n	80080e8 <_svfiprintf_r+0x130>
 800815c:	9105      	str	r1, [sp, #20]
 800815e:	e7c3      	b.n	80080e8 <_svfiprintf_r+0x130>
 8008160:	fb0c 2101 	mla	r1, ip, r1, r2
 8008164:	4604      	mov	r4, r0
 8008166:	2301      	movs	r3, #1
 8008168:	e7f0      	b.n	800814c <_svfiprintf_r+0x194>
 800816a:	ab03      	add	r3, sp, #12
 800816c:	9300      	str	r3, [sp, #0]
 800816e:	462a      	mov	r2, r5
 8008170:	4b0f      	ldr	r3, [pc, #60]	; (80081b0 <_svfiprintf_r+0x1f8>)
 8008172:	a904      	add	r1, sp, #16
 8008174:	4638      	mov	r0, r7
 8008176:	f7fc f981 	bl	800447c <_printf_float>
 800817a:	1c42      	adds	r2, r0, #1
 800817c:	4606      	mov	r6, r0
 800817e:	d1d6      	bne.n	800812e <_svfiprintf_r+0x176>
 8008180:	89ab      	ldrh	r3, [r5, #12]
 8008182:	065b      	lsls	r3, r3, #25
 8008184:	f53f af2c 	bmi.w	8007fe0 <_svfiprintf_r+0x28>
 8008188:	9809      	ldr	r0, [sp, #36]	; 0x24
 800818a:	b01d      	add	sp, #116	; 0x74
 800818c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008190:	ab03      	add	r3, sp, #12
 8008192:	9300      	str	r3, [sp, #0]
 8008194:	462a      	mov	r2, r5
 8008196:	4b06      	ldr	r3, [pc, #24]	; (80081b0 <_svfiprintf_r+0x1f8>)
 8008198:	a904      	add	r1, sp, #16
 800819a:	4638      	mov	r0, r7
 800819c:	f7fc fc12 	bl	80049c4 <_printf_i>
 80081a0:	e7eb      	b.n	800817a <_svfiprintf_r+0x1c2>
 80081a2:	bf00      	nop
 80081a4:	08009974 	.word	0x08009974
 80081a8:	0800997e 	.word	0x0800997e
 80081ac:	0800447d 	.word	0x0800447d
 80081b0:	08007f01 	.word	0x08007f01
 80081b4:	0800997a 	.word	0x0800997a

080081b8 <_sungetc_r>:
 80081b8:	b538      	push	{r3, r4, r5, lr}
 80081ba:	1c4b      	adds	r3, r1, #1
 80081bc:	4614      	mov	r4, r2
 80081be:	d103      	bne.n	80081c8 <_sungetc_r+0x10>
 80081c0:	f04f 35ff 	mov.w	r5, #4294967295
 80081c4:	4628      	mov	r0, r5
 80081c6:	bd38      	pop	{r3, r4, r5, pc}
 80081c8:	8993      	ldrh	r3, [r2, #12]
 80081ca:	f023 0320 	bic.w	r3, r3, #32
 80081ce:	8193      	strh	r3, [r2, #12]
 80081d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80081d2:	6852      	ldr	r2, [r2, #4]
 80081d4:	b2cd      	uxtb	r5, r1
 80081d6:	b18b      	cbz	r3, 80081fc <_sungetc_r+0x44>
 80081d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80081da:	4293      	cmp	r3, r2
 80081dc:	dd08      	ble.n	80081f0 <_sungetc_r+0x38>
 80081de:	6823      	ldr	r3, [r4, #0]
 80081e0:	1e5a      	subs	r2, r3, #1
 80081e2:	6022      	str	r2, [r4, #0]
 80081e4:	f803 5c01 	strb.w	r5, [r3, #-1]
 80081e8:	6863      	ldr	r3, [r4, #4]
 80081ea:	3301      	adds	r3, #1
 80081ec:	6063      	str	r3, [r4, #4]
 80081ee:	e7e9      	b.n	80081c4 <_sungetc_r+0xc>
 80081f0:	4621      	mov	r1, r4
 80081f2:	f000 fbf1 	bl	80089d8 <__submore>
 80081f6:	2800      	cmp	r0, #0
 80081f8:	d0f1      	beq.n	80081de <_sungetc_r+0x26>
 80081fa:	e7e1      	b.n	80081c0 <_sungetc_r+0x8>
 80081fc:	6921      	ldr	r1, [r4, #16]
 80081fe:	6823      	ldr	r3, [r4, #0]
 8008200:	b151      	cbz	r1, 8008218 <_sungetc_r+0x60>
 8008202:	4299      	cmp	r1, r3
 8008204:	d208      	bcs.n	8008218 <_sungetc_r+0x60>
 8008206:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800820a:	42a9      	cmp	r1, r5
 800820c:	d104      	bne.n	8008218 <_sungetc_r+0x60>
 800820e:	3b01      	subs	r3, #1
 8008210:	3201      	adds	r2, #1
 8008212:	6023      	str	r3, [r4, #0]
 8008214:	6062      	str	r2, [r4, #4]
 8008216:	e7d5      	b.n	80081c4 <_sungetc_r+0xc>
 8008218:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800821c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008220:	6363      	str	r3, [r4, #52]	; 0x34
 8008222:	2303      	movs	r3, #3
 8008224:	63a3      	str	r3, [r4, #56]	; 0x38
 8008226:	4623      	mov	r3, r4
 8008228:	f803 5f46 	strb.w	r5, [r3, #70]!
 800822c:	6023      	str	r3, [r4, #0]
 800822e:	2301      	movs	r3, #1
 8008230:	e7dc      	b.n	80081ec <_sungetc_r+0x34>

08008232 <__ssrefill_r>:
 8008232:	b510      	push	{r4, lr}
 8008234:	460c      	mov	r4, r1
 8008236:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008238:	b169      	cbz	r1, 8008256 <__ssrefill_r+0x24>
 800823a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800823e:	4299      	cmp	r1, r3
 8008240:	d001      	beq.n	8008246 <__ssrefill_r+0x14>
 8008242:	f7ff fd7d 	bl	8007d40 <_free_r>
 8008246:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008248:	6063      	str	r3, [r4, #4]
 800824a:	2000      	movs	r0, #0
 800824c:	6360      	str	r0, [r4, #52]	; 0x34
 800824e:	b113      	cbz	r3, 8008256 <__ssrefill_r+0x24>
 8008250:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008252:	6023      	str	r3, [r4, #0]
 8008254:	bd10      	pop	{r4, pc}
 8008256:	6923      	ldr	r3, [r4, #16]
 8008258:	6023      	str	r3, [r4, #0]
 800825a:	2300      	movs	r3, #0
 800825c:	6063      	str	r3, [r4, #4]
 800825e:	89a3      	ldrh	r3, [r4, #12]
 8008260:	f043 0320 	orr.w	r3, r3, #32
 8008264:	81a3      	strh	r3, [r4, #12]
 8008266:	f04f 30ff 	mov.w	r0, #4294967295
 800826a:	e7f3      	b.n	8008254 <__ssrefill_r+0x22>

0800826c <__ssvfiscanf_r>:
 800826c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008270:	460c      	mov	r4, r1
 8008272:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8008276:	2100      	movs	r1, #0
 8008278:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800827c:	49a6      	ldr	r1, [pc, #664]	; (8008518 <__ssvfiscanf_r+0x2ac>)
 800827e:	91a0      	str	r1, [sp, #640]	; 0x280
 8008280:	f10d 0804 	add.w	r8, sp, #4
 8008284:	49a5      	ldr	r1, [pc, #660]	; (800851c <__ssvfiscanf_r+0x2b0>)
 8008286:	4fa6      	ldr	r7, [pc, #664]	; (8008520 <__ssvfiscanf_r+0x2b4>)
 8008288:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8008524 <__ssvfiscanf_r+0x2b8>
 800828c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8008290:	4606      	mov	r6, r0
 8008292:	91a1      	str	r1, [sp, #644]	; 0x284
 8008294:	9300      	str	r3, [sp, #0]
 8008296:	7813      	ldrb	r3, [r2, #0]
 8008298:	2b00      	cmp	r3, #0
 800829a:	f000 815a 	beq.w	8008552 <__ssvfiscanf_r+0x2e6>
 800829e:	5dd9      	ldrb	r1, [r3, r7]
 80082a0:	f011 0108 	ands.w	r1, r1, #8
 80082a4:	f102 0501 	add.w	r5, r2, #1
 80082a8:	d019      	beq.n	80082de <__ssvfiscanf_r+0x72>
 80082aa:	6863      	ldr	r3, [r4, #4]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	dd0f      	ble.n	80082d0 <__ssvfiscanf_r+0x64>
 80082b0:	6823      	ldr	r3, [r4, #0]
 80082b2:	781a      	ldrb	r2, [r3, #0]
 80082b4:	5cba      	ldrb	r2, [r7, r2]
 80082b6:	0712      	lsls	r2, r2, #28
 80082b8:	d401      	bmi.n	80082be <__ssvfiscanf_r+0x52>
 80082ba:	462a      	mov	r2, r5
 80082bc:	e7eb      	b.n	8008296 <__ssvfiscanf_r+0x2a>
 80082be:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80082c0:	3201      	adds	r2, #1
 80082c2:	9245      	str	r2, [sp, #276]	; 0x114
 80082c4:	6862      	ldr	r2, [r4, #4]
 80082c6:	3301      	adds	r3, #1
 80082c8:	3a01      	subs	r2, #1
 80082ca:	6062      	str	r2, [r4, #4]
 80082cc:	6023      	str	r3, [r4, #0]
 80082ce:	e7ec      	b.n	80082aa <__ssvfiscanf_r+0x3e>
 80082d0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80082d2:	4621      	mov	r1, r4
 80082d4:	4630      	mov	r0, r6
 80082d6:	4798      	blx	r3
 80082d8:	2800      	cmp	r0, #0
 80082da:	d0e9      	beq.n	80082b0 <__ssvfiscanf_r+0x44>
 80082dc:	e7ed      	b.n	80082ba <__ssvfiscanf_r+0x4e>
 80082de:	2b25      	cmp	r3, #37	; 0x25
 80082e0:	d012      	beq.n	8008308 <__ssvfiscanf_r+0x9c>
 80082e2:	469a      	mov	sl, r3
 80082e4:	6863      	ldr	r3, [r4, #4]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	f340 8091 	ble.w	800840e <__ssvfiscanf_r+0x1a2>
 80082ec:	6822      	ldr	r2, [r4, #0]
 80082ee:	7813      	ldrb	r3, [r2, #0]
 80082f0:	4553      	cmp	r3, sl
 80082f2:	f040 812e 	bne.w	8008552 <__ssvfiscanf_r+0x2e6>
 80082f6:	6863      	ldr	r3, [r4, #4]
 80082f8:	3b01      	subs	r3, #1
 80082fa:	6063      	str	r3, [r4, #4]
 80082fc:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80082fe:	3201      	adds	r2, #1
 8008300:	3301      	adds	r3, #1
 8008302:	6022      	str	r2, [r4, #0]
 8008304:	9345      	str	r3, [sp, #276]	; 0x114
 8008306:	e7d8      	b.n	80082ba <__ssvfiscanf_r+0x4e>
 8008308:	9141      	str	r1, [sp, #260]	; 0x104
 800830a:	9143      	str	r1, [sp, #268]	; 0x10c
 800830c:	7853      	ldrb	r3, [r2, #1]
 800830e:	2b2a      	cmp	r3, #42	; 0x2a
 8008310:	bf02      	ittt	eq
 8008312:	2310      	moveq	r3, #16
 8008314:	1c95      	addeq	r5, r2, #2
 8008316:	9341      	streq	r3, [sp, #260]	; 0x104
 8008318:	220a      	movs	r2, #10
 800831a:	46aa      	mov	sl, r5
 800831c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8008320:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8008324:	2b09      	cmp	r3, #9
 8008326:	d91d      	bls.n	8008364 <__ssvfiscanf_r+0xf8>
 8008328:	487e      	ldr	r0, [pc, #504]	; (8008524 <__ssvfiscanf_r+0x2b8>)
 800832a:	2203      	movs	r2, #3
 800832c:	f7f7 ff78 	bl	8000220 <memchr>
 8008330:	b140      	cbz	r0, 8008344 <__ssvfiscanf_r+0xd8>
 8008332:	2301      	movs	r3, #1
 8008334:	eba0 0009 	sub.w	r0, r0, r9
 8008338:	fa03 f000 	lsl.w	r0, r3, r0
 800833c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800833e:	4318      	orrs	r0, r3
 8008340:	9041      	str	r0, [sp, #260]	; 0x104
 8008342:	4655      	mov	r5, sl
 8008344:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008348:	2b78      	cmp	r3, #120	; 0x78
 800834a:	d806      	bhi.n	800835a <__ssvfiscanf_r+0xee>
 800834c:	2b57      	cmp	r3, #87	; 0x57
 800834e:	d810      	bhi.n	8008372 <__ssvfiscanf_r+0x106>
 8008350:	2b25      	cmp	r3, #37	; 0x25
 8008352:	d0c6      	beq.n	80082e2 <__ssvfiscanf_r+0x76>
 8008354:	d856      	bhi.n	8008404 <__ssvfiscanf_r+0x198>
 8008356:	2b00      	cmp	r3, #0
 8008358:	d064      	beq.n	8008424 <__ssvfiscanf_r+0x1b8>
 800835a:	2303      	movs	r3, #3
 800835c:	9347      	str	r3, [sp, #284]	; 0x11c
 800835e:	230a      	movs	r3, #10
 8008360:	9342      	str	r3, [sp, #264]	; 0x108
 8008362:	e071      	b.n	8008448 <__ssvfiscanf_r+0x1dc>
 8008364:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8008366:	fb02 1103 	mla	r1, r2, r3, r1
 800836a:	3930      	subs	r1, #48	; 0x30
 800836c:	9143      	str	r1, [sp, #268]	; 0x10c
 800836e:	4655      	mov	r5, sl
 8008370:	e7d3      	b.n	800831a <__ssvfiscanf_r+0xae>
 8008372:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8008376:	2a20      	cmp	r2, #32
 8008378:	d8ef      	bhi.n	800835a <__ssvfiscanf_r+0xee>
 800837a:	a101      	add	r1, pc, #4	; (adr r1, 8008380 <__ssvfiscanf_r+0x114>)
 800837c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008380:	08008433 	.word	0x08008433
 8008384:	0800835b 	.word	0x0800835b
 8008388:	0800835b 	.word	0x0800835b
 800838c:	08008491 	.word	0x08008491
 8008390:	0800835b 	.word	0x0800835b
 8008394:	0800835b 	.word	0x0800835b
 8008398:	0800835b 	.word	0x0800835b
 800839c:	0800835b 	.word	0x0800835b
 80083a0:	0800835b 	.word	0x0800835b
 80083a4:	0800835b 	.word	0x0800835b
 80083a8:	0800835b 	.word	0x0800835b
 80083ac:	080084a7 	.word	0x080084a7
 80083b0:	0800847d 	.word	0x0800847d
 80083b4:	0800840b 	.word	0x0800840b
 80083b8:	0800840b 	.word	0x0800840b
 80083bc:	0800840b 	.word	0x0800840b
 80083c0:	0800835b 	.word	0x0800835b
 80083c4:	08008481 	.word	0x08008481
 80083c8:	0800835b 	.word	0x0800835b
 80083cc:	0800835b 	.word	0x0800835b
 80083d0:	0800835b 	.word	0x0800835b
 80083d4:	0800835b 	.word	0x0800835b
 80083d8:	080084b7 	.word	0x080084b7
 80083dc:	08008489 	.word	0x08008489
 80083e0:	0800842b 	.word	0x0800842b
 80083e4:	0800835b 	.word	0x0800835b
 80083e8:	0800835b 	.word	0x0800835b
 80083ec:	080084b3 	.word	0x080084b3
 80083f0:	0800835b 	.word	0x0800835b
 80083f4:	0800847d 	.word	0x0800847d
 80083f8:	0800835b 	.word	0x0800835b
 80083fc:	0800835b 	.word	0x0800835b
 8008400:	08008433 	.word	0x08008433
 8008404:	3b45      	subs	r3, #69	; 0x45
 8008406:	2b02      	cmp	r3, #2
 8008408:	d8a7      	bhi.n	800835a <__ssvfiscanf_r+0xee>
 800840a:	2305      	movs	r3, #5
 800840c:	e01b      	b.n	8008446 <__ssvfiscanf_r+0x1da>
 800840e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008410:	4621      	mov	r1, r4
 8008412:	4630      	mov	r0, r6
 8008414:	4798      	blx	r3
 8008416:	2800      	cmp	r0, #0
 8008418:	f43f af68 	beq.w	80082ec <__ssvfiscanf_r+0x80>
 800841c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800841e:	2800      	cmp	r0, #0
 8008420:	f040 808d 	bne.w	800853e <__ssvfiscanf_r+0x2d2>
 8008424:	f04f 30ff 	mov.w	r0, #4294967295
 8008428:	e08f      	b.n	800854a <__ssvfiscanf_r+0x2de>
 800842a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800842c:	f042 0220 	orr.w	r2, r2, #32
 8008430:	9241      	str	r2, [sp, #260]	; 0x104
 8008432:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008434:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008438:	9241      	str	r2, [sp, #260]	; 0x104
 800843a:	2210      	movs	r2, #16
 800843c:	2b6f      	cmp	r3, #111	; 0x6f
 800843e:	9242      	str	r2, [sp, #264]	; 0x108
 8008440:	bf34      	ite	cc
 8008442:	2303      	movcc	r3, #3
 8008444:	2304      	movcs	r3, #4
 8008446:	9347      	str	r3, [sp, #284]	; 0x11c
 8008448:	6863      	ldr	r3, [r4, #4]
 800844a:	2b00      	cmp	r3, #0
 800844c:	dd42      	ble.n	80084d4 <__ssvfiscanf_r+0x268>
 800844e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008450:	0659      	lsls	r1, r3, #25
 8008452:	d404      	bmi.n	800845e <__ssvfiscanf_r+0x1f2>
 8008454:	6823      	ldr	r3, [r4, #0]
 8008456:	781a      	ldrb	r2, [r3, #0]
 8008458:	5cba      	ldrb	r2, [r7, r2]
 800845a:	0712      	lsls	r2, r2, #28
 800845c:	d441      	bmi.n	80084e2 <__ssvfiscanf_r+0x276>
 800845e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8008460:	2b02      	cmp	r3, #2
 8008462:	dc50      	bgt.n	8008506 <__ssvfiscanf_r+0x29a>
 8008464:	466b      	mov	r3, sp
 8008466:	4622      	mov	r2, r4
 8008468:	a941      	add	r1, sp, #260	; 0x104
 800846a:	4630      	mov	r0, r6
 800846c:	f000 f876 	bl	800855c <_scanf_chars>
 8008470:	2801      	cmp	r0, #1
 8008472:	d06e      	beq.n	8008552 <__ssvfiscanf_r+0x2e6>
 8008474:	2802      	cmp	r0, #2
 8008476:	f47f af20 	bne.w	80082ba <__ssvfiscanf_r+0x4e>
 800847a:	e7cf      	b.n	800841c <__ssvfiscanf_r+0x1b0>
 800847c:	220a      	movs	r2, #10
 800847e:	e7dd      	b.n	800843c <__ssvfiscanf_r+0x1d0>
 8008480:	2300      	movs	r3, #0
 8008482:	9342      	str	r3, [sp, #264]	; 0x108
 8008484:	2303      	movs	r3, #3
 8008486:	e7de      	b.n	8008446 <__ssvfiscanf_r+0x1da>
 8008488:	2308      	movs	r3, #8
 800848a:	9342      	str	r3, [sp, #264]	; 0x108
 800848c:	2304      	movs	r3, #4
 800848e:	e7da      	b.n	8008446 <__ssvfiscanf_r+0x1da>
 8008490:	4629      	mov	r1, r5
 8008492:	4640      	mov	r0, r8
 8008494:	f000 f9e0 	bl	8008858 <__sccl>
 8008498:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800849a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800849e:	9341      	str	r3, [sp, #260]	; 0x104
 80084a0:	4605      	mov	r5, r0
 80084a2:	2301      	movs	r3, #1
 80084a4:	e7cf      	b.n	8008446 <__ssvfiscanf_r+0x1da>
 80084a6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80084a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084ac:	9341      	str	r3, [sp, #260]	; 0x104
 80084ae:	2300      	movs	r3, #0
 80084b0:	e7c9      	b.n	8008446 <__ssvfiscanf_r+0x1da>
 80084b2:	2302      	movs	r3, #2
 80084b4:	e7c7      	b.n	8008446 <__ssvfiscanf_r+0x1da>
 80084b6:	9841      	ldr	r0, [sp, #260]	; 0x104
 80084b8:	06c3      	lsls	r3, r0, #27
 80084ba:	f53f aefe 	bmi.w	80082ba <__ssvfiscanf_r+0x4e>
 80084be:	9b00      	ldr	r3, [sp, #0]
 80084c0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80084c2:	1d19      	adds	r1, r3, #4
 80084c4:	9100      	str	r1, [sp, #0]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f010 0f01 	tst.w	r0, #1
 80084cc:	bf14      	ite	ne
 80084ce:	801a      	strhne	r2, [r3, #0]
 80084d0:	601a      	streq	r2, [r3, #0]
 80084d2:	e6f2      	b.n	80082ba <__ssvfiscanf_r+0x4e>
 80084d4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80084d6:	4621      	mov	r1, r4
 80084d8:	4630      	mov	r0, r6
 80084da:	4798      	blx	r3
 80084dc:	2800      	cmp	r0, #0
 80084de:	d0b6      	beq.n	800844e <__ssvfiscanf_r+0x1e2>
 80084e0:	e79c      	b.n	800841c <__ssvfiscanf_r+0x1b0>
 80084e2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80084e4:	3201      	adds	r2, #1
 80084e6:	9245      	str	r2, [sp, #276]	; 0x114
 80084e8:	6862      	ldr	r2, [r4, #4]
 80084ea:	3a01      	subs	r2, #1
 80084ec:	2a00      	cmp	r2, #0
 80084ee:	6062      	str	r2, [r4, #4]
 80084f0:	dd02      	ble.n	80084f8 <__ssvfiscanf_r+0x28c>
 80084f2:	3301      	adds	r3, #1
 80084f4:	6023      	str	r3, [r4, #0]
 80084f6:	e7ad      	b.n	8008454 <__ssvfiscanf_r+0x1e8>
 80084f8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80084fa:	4621      	mov	r1, r4
 80084fc:	4630      	mov	r0, r6
 80084fe:	4798      	blx	r3
 8008500:	2800      	cmp	r0, #0
 8008502:	d0a7      	beq.n	8008454 <__ssvfiscanf_r+0x1e8>
 8008504:	e78a      	b.n	800841c <__ssvfiscanf_r+0x1b0>
 8008506:	2b04      	cmp	r3, #4
 8008508:	dc0e      	bgt.n	8008528 <__ssvfiscanf_r+0x2bc>
 800850a:	466b      	mov	r3, sp
 800850c:	4622      	mov	r2, r4
 800850e:	a941      	add	r1, sp, #260	; 0x104
 8008510:	4630      	mov	r0, r6
 8008512:	f000 f87d 	bl	8008610 <_scanf_i>
 8008516:	e7ab      	b.n	8008470 <__ssvfiscanf_r+0x204>
 8008518:	080081b9 	.word	0x080081b9
 800851c:	08008233 	.word	0x08008233
 8008520:	08009611 	.word	0x08009611
 8008524:	0800997a 	.word	0x0800997a
 8008528:	4b0b      	ldr	r3, [pc, #44]	; (8008558 <__ssvfiscanf_r+0x2ec>)
 800852a:	2b00      	cmp	r3, #0
 800852c:	f43f aec5 	beq.w	80082ba <__ssvfiscanf_r+0x4e>
 8008530:	466b      	mov	r3, sp
 8008532:	4622      	mov	r2, r4
 8008534:	a941      	add	r1, sp, #260	; 0x104
 8008536:	4630      	mov	r0, r6
 8008538:	f7fc fb6a 	bl	8004c10 <_scanf_float>
 800853c:	e798      	b.n	8008470 <__ssvfiscanf_r+0x204>
 800853e:	89a3      	ldrh	r3, [r4, #12]
 8008540:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008544:	bf18      	it	ne
 8008546:	f04f 30ff 	movne.w	r0, #4294967295
 800854a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800854e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008552:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008554:	e7f9      	b.n	800854a <__ssvfiscanf_r+0x2de>
 8008556:	bf00      	nop
 8008558:	08004c11 	.word	0x08004c11

0800855c <_scanf_chars>:
 800855c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008560:	4615      	mov	r5, r2
 8008562:	688a      	ldr	r2, [r1, #8]
 8008564:	4680      	mov	r8, r0
 8008566:	460c      	mov	r4, r1
 8008568:	b932      	cbnz	r2, 8008578 <_scanf_chars+0x1c>
 800856a:	698a      	ldr	r2, [r1, #24]
 800856c:	2a00      	cmp	r2, #0
 800856e:	bf0c      	ite	eq
 8008570:	2201      	moveq	r2, #1
 8008572:	f04f 32ff 	movne.w	r2, #4294967295
 8008576:	608a      	str	r2, [r1, #8]
 8008578:	6822      	ldr	r2, [r4, #0]
 800857a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800860c <_scanf_chars+0xb0>
 800857e:	06d1      	lsls	r1, r2, #27
 8008580:	bf5f      	itttt	pl
 8008582:	681a      	ldrpl	r2, [r3, #0]
 8008584:	1d11      	addpl	r1, r2, #4
 8008586:	6019      	strpl	r1, [r3, #0]
 8008588:	6816      	ldrpl	r6, [r2, #0]
 800858a:	2700      	movs	r7, #0
 800858c:	69a0      	ldr	r0, [r4, #24]
 800858e:	b188      	cbz	r0, 80085b4 <_scanf_chars+0x58>
 8008590:	2801      	cmp	r0, #1
 8008592:	d107      	bne.n	80085a4 <_scanf_chars+0x48>
 8008594:	682a      	ldr	r2, [r5, #0]
 8008596:	7811      	ldrb	r1, [r2, #0]
 8008598:	6962      	ldr	r2, [r4, #20]
 800859a:	5c52      	ldrb	r2, [r2, r1]
 800859c:	b952      	cbnz	r2, 80085b4 <_scanf_chars+0x58>
 800859e:	2f00      	cmp	r7, #0
 80085a0:	d031      	beq.n	8008606 <_scanf_chars+0xaa>
 80085a2:	e022      	b.n	80085ea <_scanf_chars+0x8e>
 80085a4:	2802      	cmp	r0, #2
 80085a6:	d120      	bne.n	80085ea <_scanf_chars+0x8e>
 80085a8:	682b      	ldr	r3, [r5, #0]
 80085aa:	781b      	ldrb	r3, [r3, #0]
 80085ac:	f813 3009 	ldrb.w	r3, [r3, r9]
 80085b0:	071b      	lsls	r3, r3, #28
 80085b2:	d41a      	bmi.n	80085ea <_scanf_chars+0x8e>
 80085b4:	6823      	ldr	r3, [r4, #0]
 80085b6:	06da      	lsls	r2, r3, #27
 80085b8:	bf5e      	ittt	pl
 80085ba:	682b      	ldrpl	r3, [r5, #0]
 80085bc:	781b      	ldrbpl	r3, [r3, #0]
 80085be:	f806 3b01 	strbpl.w	r3, [r6], #1
 80085c2:	682a      	ldr	r2, [r5, #0]
 80085c4:	686b      	ldr	r3, [r5, #4]
 80085c6:	3201      	adds	r2, #1
 80085c8:	602a      	str	r2, [r5, #0]
 80085ca:	68a2      	ldr	r2, [r4, #8]
 80085cc:	3b01      	subs	r3, #1
 80085ce:	3a01      	subs	r2, #1
 80085d0:	606b      	str	r3, [r5, #4]
 80085d2:	3701      	adds	r7, #1
 80085d4:	60a2      	str	r2, [r4, #8]
 80085d6:	b142      	cbz	r2, 80085ea <_scanf_chars+0x8e>
 80085d8:	2b00      	cmp	r3, #0
 80085da:	dcd7      	bgt.n	800858c <_scanf_chars+0x30>
 80085dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80085e0:	4629      	mov	r1, r5
 80085e2:	4640      	mov	r0, r8
 80085e4:	4798      	blx	r3
 80085e6:	2800      	cmp	r0, #0
 80085e8:	d0d0      	beq.n	800858c <_scanf_chars+0x30>
 80085ea:	6823      	ldr	r3, [r4, #0]
 80085ec:	f013 0310 	ands.w	r3, r3, #16
 80085f0:	d105      	bne.n	80085fe <_scanf_chars+0xa2>
 80085f2:	68e2      	ldr	r2, [r4, #12]
 80085f4:	3201      	adds	r2, #1
 80085f6:	60e2      	str	r2, [r4, #12]
 80085f8:	69a2      	ldr	r2, [r4, #24]
 80085fa:	b102      	cbz	r2, 80085fe <_scanf_chars+0xa2>
 80085fc:	7033      	strb	r3, [r6, #0]
 80085fe:	6923      	ldr	r3, [r4, #16]
 8008600:	443b      	add	r3, r7
 8008602:	6123      	str	r3, [r4, #16]
 8008604:	2000      	movs	r0, #0
 8008606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800860a:	bf00      	nop
 800860c:	08009611 	.word	0x08009611

08008610 <_scanf_i>:
 8008610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008614:	4698      	mov	r8, r3
 8008616:	4b76      	ldr	r3, [pc, #472]	; (80087f0 <_scanf_i+0x1e0>)
 8008618:	460c      	mov	r4, r1
 800861a:	4682      	mov	sl, r0
 800861c:	4616      	mov	r6, r2
 800861e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008622:	b087      	sub	sp, #28
 8008624:	ab03      	add	r3, sp, #12
 8008626:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800862a:	4b72      	ldr	r3, [pc, #456]	; (80087f4 <_scanf_i+0x1e4>)
 800862c:	69a1      	ldr	r1, [r4, #24]
 800862e:	4a72      	ldr	r2, [pc, #456]	; (80087f8 <_scanf_i+0x1e8>)
 8008630:	2903      	cmp	r1, #3
 8008632:	bf18      	it	ne
 8008634:	461a      	movne	r2, r3
 8008636:	68a3      	ldr	r3, [r4, #8]
 8008638:	9201      	str	r2, [sp, #4]
 800863a:	1e5a      	subs	r2, r3, #1
 800863c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008640:	bf88      	it	hi
 8008642:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008646:	4627      	mov	r7, r4
 8008648:	bf82      	ittt	hi
 800864a:	eb03 0905 	addhi.w	r9, r3, r5
 800864e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008652:	60a3      	strhi	r3, [r4, #8]
 8008654:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008658:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800865c:	bf98      	it	ls
 800865e:	f04f 0900 	movls.w	r9, #0
 8008662:	6023      	str	r3, [r4, #0]
 8008664:	463d      	mov	r5, r7
 8008666:	f04f 0b00 	mov.w	fp, #0
 800866a:	6831      	ldr	r1, [r6, #0]
 800866c:	ab03      	add	r3, sp, #12
 800866e:	7809      	ldrb	r1, [r1, #0]
 8008670:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008674:	2202      	movs	r2, #2
 8008676:	f7f7 fdd3 	bl	8000220 <memchr>
 800867a:	b328      	cbz	r0, 80086c8 <_scanf_i+0xb8>
 800867c:	f1bb 0f01 	cmp.w	fp, #1
 8008680:	d159      	bne.n	8008736 <_scanf_i+0x126>
 8008682:	6862      	ldr	r2, [r4, #4]
 8008684:	b92a      	cbnz	r2, 8008692 <_scanf_i+0x82>
 8008686:	6822      	ldr	r2, [r4, #0]
 8008688:	2308      	movs	r3, #8
 800868a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800868e:	6063      	str	r3, [r4, #4]
 8008690:	6022      	str	r2, [r4, #0]
 8008692:	6822      	ldr	r2, [r4, #0]
 8008694:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8008698:	6022      	str	r2, [r4, #0]
 800869a:	68a2      	ldr	r2, [r4, #8]
 800869c:	1e51      	subs	r1, r2, #1
 800869e:	60a1      	str	r1, [r4, #8]
 80086a0:	b192      	cbz	r2, 80086c8 <_scanf_i+0xb8>
 80086a2:	6832      	ldr	r2, [r6, #0]
 80086a4:	1c51      	adds	r1, r2, #1
 80086a6:	6031      	str	r1, [r6, #0]
 80086a8:	7812      	ldrb	r2, [r2, #0]
 80086aa:	f805 2b01 	strb.w	r2, [r5], #1
 80086ae:	6872      	ldr	r2, [r6, #4]
 80086b0:	3a01      	subs	r2, #1
 80086b2:	2a00      	cmp	r2, #0
 80086b4:	6072      	str	r2, [r6, #4]
 80086b6:	dc07      	bgt.n	80086c8 <_scanf_i+0xb8>
 80086b8:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80086bc:	4631      	mov	r1, r6
 80086be:	4650      	mov	r0, sl
 80086c0:	4790      	blx	r2
 80086c2:	2800      	cmp	r0, #0
 80086c4:	f040 8085 	bne.w	80087d2 <_scanf_i+0x1c2>
 80086c8:	f10b 0b01 	add.w	fp, fp, #1
 80086cc:	f1bb 0f03 	cmp.w	fp, #3
 80086d0:	d1cb      	bne.n	800866a <_scanf_i+0x5a>
 80086d2:	6863      	ldr	r3, [r4, #4]
 80086d4:	b90b      	cbnz	r3, 80086da <_scanf_i+0xca>
 80086d6:	230a      	movs	r3, #10
 80086d8:	6063      	str	r3, [r4, #4]
 80086da:	6863      	ldr	r3, [r4, #4]
 80086dc:	4947      	ldr	r1, [pc, #284]	; (80087fc <_scanf_i+0x1ec>)
 80086de:	6960      	ldr	r0, [r4, #20]
 80086e0:	1ac9      	subs	r1, r1, r3
 80086e2:	f000 f8b9 	bl	8008858 <__sccl>
 80086e6:	f04f 0b00 	mov.w	fp, #0
 80086ea:	68a3      	ldr	r3, [r4, #8]
 80086ec:	6822      	ldr	r2, [r4, #0]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d03d      	beq.n	800876e <_scanf_i+0x15e>
 80086f2:	6831      	ldr	r1, [r6, #0]
 80086f4:	6960      	ldr	r0, [r4, #20]
 80086f6:	f891 c000 	ldrb.w	ip, [r1]
 80086fa:	f810 000c 	ldrb.w	r0, [r0, ip]
 80086fe:	2800      	cmp	r0, #0
 8008700:	d035      	beq.n	800876e <_scanf_i+0x15e>
 8008702:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8008706:	d124      	bne.n	8008752 <_scanf_i+0x142>
 8008708:	0510      	lsls	r0, r2, #20
 800870a:	d522      	bpl.n	8008752 <_scanf_i+0x142>
 800870c:	f10b 0b01 	add.w	fp, fp, #1
 8008710:	f1b9 0f00 	cmp.w	r9, #0
 8008714:	d003      	beq.n	800871e <_scanf_i+0x10e>
 8008716:	3301      	adds	r3, #1
 8008718:	f109 39ff 	add.w	r9, r9, #4294967295
 800871c:	60a3      	str	r3, [r4, #8]
 800871e:	6873      	ldr	r3, [r6, #4]
 8008720:	3b01      	subs	r3, #1
 8008722:	2b00      	cmp	r3, #0
 8008724:	6073      	str	r3, [r6, #4]
 8008726:	dd1b      	ble.n	8008760 <_scanf_i+0x150>
 8008728:	6833      	ldr	r3, [r6, #0]
 800872a:	3301      	adds	r3, #1
 800872c:	6033      	str	r3, [r6, #0]
 800872e:	68a3      	ldr	r3, [r4, #8]
 8008730:	3b01      	subs	r3, #1
 8008732:	60a3      	str	r3, [r4, #8]
 8008734:	e7d9      	b.n	80086ea <_scanf_i+0xda>
 8008736:	f1bb 0f02 	cmp.w	fp, #2
 800873a:	d1ae      	bne.n	800869a <_scanf_i+0x8a>
 800873c:	6822      	ldr	r2, [r4, #0]
 800873e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8008742:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008746:	d1bf      	bne.n	80086c8 <_scanf_i+0xb8>
 8008748:	2310      	movs	r3, #16
 800874a:	6063      	str	r3, [r4, #4]
 800874c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008750:	e7a2      	b.n	8008698 <_scanf_i+0x88>
 8008752:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8008756:	6022      	str	r2, [r4, #0]
 8008758:	780b      	ldrb	r3, [r1, #0]
 800875a:	f805 3b01 	strb.w	r3, [r5], #1
 800875e:	e7de      	b.n	800871e <_scanf_i+0x10e>
 8008760:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008764:	4631      	mov	r1, r6
 8008766:	4650      	mov	r0, sl
 8008768:	4798      	blx	r3
 800876a:	2800      	cmp	r0, #0
 800876c:	d0df      	beq.n	800872e <_scanf_i+0x11e>
 800876e:	6823      	ldr	r3, [r4, #0]
 8008770:	05db      	lsls	r3, r3, #23
 8008772:	d50d      	bpl.n	8008790 <_scanf_i+0x180>
 8008774:	42bd      	cmp	r5, r7
 8008776:	d909      	bls.n	800878c <_scanf_i+0x17c>
 8008778:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800877c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008780:	4632      	mov	r2, r6
 8008782:	4650      	mov	r0, sl
 8008784:	4798      	blx	r3
 8008786:	f105 39ff 	add.w	r9, r5, #4294967295
 800878a:	464d      	mov	r5, r9
 800878c:	42bd      	cmp	r5, r7
 800878e:	d02d      	beq.n	80087ec <_scanf_i+0x1dc>
 8008790:	6822      	ldr	r2, [r4, #0]
 8008792:	f012 0210 	ands.w	r2, r2, #16
 8008796:	d113      	bne.n	80087c0 <_scanf_i+0x1b0>
 8008798:	702a      	strb	r2, [r5, #0]
 800879a:	6863      	ldr	r3, [r4, #4]
 800879c:	9e01      	ldr	r6, [sp, #4]
 800879e:	4639      	mov	r1, r7
 80087a0:	4650      	mov	r0, sl
 80087a2:	47b0      	blx	r6
 80087a4:	6821      	ldr	r1, [r4, #0]
 80087a6:	f8d8 3000 	ldr.w	r3, [r8]
 80087aa:	f011 0f20 	tst.w	r1, #32
 80087ae:	d013      	beq.n	80087d8 <_scanf_i+0x1c8>
 80087b0:	1d1a      	adds	r2, r3, #4
 80087b2:	f8c8 2000 	str.w	r2, [r8]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	6018      	str	r0, [r3, #0]
 80087ba:	68e3      	ldr	r3, [r4, #12]
 80087bc:	3301      	adds	r3, #1
 80087be:	60e3      	str	r3, [r4, #12]
 80087c0:	1bed      	subs	r5, r5, r7
 80087c2:	44ab      	add	fp, r5
 80087c4:	6925      	ldr	r5, [r4, #16]
 80087c6:	445d      	add	r5, fp
 80087c8:	6125      	str	r5, [r4, #16]
 80087ca:	2000      	movs	r0, #0
 80087cc:	b007      	add	sp, #28
 80087ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087d2:	f04f 0b00 	mov.w	fp, #0
 80087d6:	e7ca      	b.n	800876e <_scanf_i+0x15e>
 80087d8:	1d1a      	adds	r2, r3, #4
 80087da:	f8c8 2000 	str.w	r2, [r8]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f011 0f01 	tst.w	r1, #1
 80087e4:	bf14      	ite	ne
 80087e6:	8018      	strhne	r0, [r3, #0]
 80087e8:	6018      	streq	r0, [r3, #0]
 80087ea:	e7e6      	b.n	80087ba <_scanf_i+0x1aa>
 80087ec:	2001      	movs	r0, #1
 80087ee:	e7ed      	b.n	80087cc <_scanf_i+0x1bc>
 80087f0:	08009554 	.word	0x08009554
 80087f4:	080089d5 	.word	0x080089d5
 80087f8:	08005ef5 	.word	0x08005ef5
 80087fc:	0800999e 	.word	0x0800999e

08008800 <_read_r>:
 8008800:	b538      	push	{r3, r4, r5, lr}
 8008802:	4d07      	ldr	r5, [pc, #28]	; (8008820 <_read_r+0x20>)
 8008804:	4604      	mov	r4, r0
 8008806:	4608      	mov	r0, r1
 8008808:	4611      	mov	r1, r2
 800880a:	2200      	movs	r2, #0
 800880c:	602a      	str	r2, [r5, #0]
 800880e:	461a      	mov	r2, r3
 8008810:	f7f9 f9a0 	bl	8001b54 <_read>
 8008814:	1c43      	adds	r3, r0, #1
 8008816:	d102      	bne.n	800881e <_read_r+0x1e>
 8008818:	682b      	ldr	r3, [r5, #0]
 800881a:	b103      	cbz	r3, 800881e <_read_r+0x1e>
 800881c:	6023      	str	r3, [r4, #0]
 800881e:	bd38      	pop	{r3, r4, r5, pc}
 8008820:	20000e0c 	.word	0x20000e0c
 8008824:	00000000 	.word	0x00000000

08008828 <nan>:
 8008828:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008830 <nan+0x8>
 800882c:	4770      	bx	lr
 800882e:	bf00      	nop
 8008830:	00000000 	.word	0x00000000
 8008834:	7ff80000 	.word	0x7ff80000

08008838 <_sbrk_r>:
 8008838:	b538      	push	{r3, r4, r5, lr}
 800883a:	4d06      	ldr	r5, [pc, #24]	; (8008854 <_sbrk_r+0x1c>)
 800883c:	2300      	movs	r3, #0
 800883e:	4604      	mov	r4, r0
 8008840:	4608      	mov	r0, r1
 8008842:	602b      	str	r3, [r5, #0]
 8008844:	f7f9 f9f4 	bl	8001c30 <_sbrk>
 8008848:	1c43      	adds	r3, r0, #1
 800884a:	d102      	bne.n	8008852 <_sbrk_r+0x1a>
 800884c:	682b      	ldr	r3, [r5, #0]
 800884e:	b103      	cbz	r3, 8008852 <_sbrk_r+0x1a>
 8008850:	6023      	str	r3, [r4, #0]
 8008852:	bd38      	pop	{r3, r4, r5, pc}
 8008854:	20000e0c 	.word	0x20000e0c

08008858 <__sccl>:
 8008858:	b570      	push	{r4, r5, r6, lr}
 800885a:	780b      	ldrb	r3, [r1, #0]
 800885c:	4604      	mov	r4, r0
 800885e:	2b5e      	cmp	r3, #94	; 0x5e
 8008860:	bf0b      	itete	eq
 8008862:	784b      	ldrbeq	r3, [r1, #1]
 8008864:	1c48      	addne	r0, r1, #1
 8008866:	1c88      	addeq	r0, r1, #2
 8008868:	2200      	movne	r2, #0
 800886a:	bf08      	it	eq
 800886c:	2201      	moveq	r2, #1
 800886e:	1e61      	subs	r1, r4, #1
 8008870:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8008874:	f801 2f01 	strb.w	r2, [r1, #1]!
 8008878:	42a9      	cmp	r1, r5
 800887a:	d1fb      	bne.n	8008874 <__sccl+0x1c>
 800887c:	b90b      	cbnz	r3, 8008882 <__sccl+0x2a>
 800887e:	3801      	subs	r0, #1
 8008880:	bd70      	pop	{r4, r5, r6, pc}
 8008882:	f082 0201 	eor.w	r2, r2, #1
 8008886:	54e2      	strb	r2, [r4, r3]
 8008888:	4605      	mov	r5, r0
 800888a:	4628      	mov	r0, r5
 800888c:	f810 1b01 	ldrb.w	r1, [r0], #1
 8008890:	292d      	cmp	r1, #45	; 0x2d
 8008892:	d006      	beq.n	80088a2 <__sccl+0x4a>
 8008894:	295d      	cmp	r1, #93	; 0x5d
 8008896:	d0f3      	beq.n	8008880 <__sccl+0x28>
 8008898:	b909      	cbnz	r1, 800889e <__sccl+0x46>
 800889a:	4628      	mov	r0, r5
 800889c:	e7f0      	b.n	8008880 <__sccl+0x28>
 800889e:	460b      	mov	r3, r1
 80088a0:	e7f1      	b.n	8008886 <__sccl+0x2e>
 80088a2:	786e      	ldrb	r6, [r5, #1]
 80088a4:	2e5d      	cmp	r6, #93	; 0x5d
 80088a6:	d0fa      	beq.n	800889e <__sccl+0x46>
 80088a8:	42b3      	cmp	r3, r6
 80088aa:	dcf8      	bgt.n	800889e <__sccl+0x46>
 80088ac:	3502      	adds	r5, #2
 80088ae:	4619      	mov	r1, r3
 80088b0:	3101      	adds	r1, #1
 80088b2:	428e      	cmp	r6, r1
 80088b4:	5462      	strb	r2, [r4, r1]
 80088b6:	dcfb      	bgt.n	80088b0 <__sccl+0x58>
 80088b8:	1af1      	subs	r1, r6, r3
 80088ba:	3901      	subs	r1, #1
 80088bc:	1c58      	adds	r0, r3, #1
 80088be:	42b3      	cmp	r3, r6
 80088c0:	bfa8      	it	ge
 80088c2:	2100      	movge	r1, #0
 80088c4:	1843      	adds	r3, r0, r1
 80088c6:	e7e0      	b.n	800888a <__sccl+0x32>

080088c8 <strncmp>:
 80088c8:	b510      	push	{r4, lr}
 80088ca:	b17a      	cbz	r2, 80088ec <strncmp+0x24>
 80088cc:	4603      	mov	r3, r0
 80088ce:	3901      	subs	r1, #1
 80088d0:	1884      	adds	r4, r0, r2
 80088d2:	f813 0b01 	ldrb.w	r0, [r3], #1
 80088d6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80088da:	4290      	cmp	r0, r2
 80088dc:	d101      	bne.n	80088e2 <strncmp+0x1a>
 80088de:	42a3      	cmp	r3, r4
 80088e0:	d101      	bne.n	80088e6 <strncmp+0x1e>
 80088e2:	1a80      	subs	r0, r0, r2
 80088e4:	bd10      	pop	{r4, pc}
 80088e6:	2800      	cmp	r0, #0
 80088e8:	d1f3      	bne.n	80088d2 <strncmp+0xa>
 80088ea:	e7fa      	b.n	80088e2 <strncmp+0x1a>
 80088ec:	4610      	mov	r0, r2
 80088ee:	e7f9      	b.n	80088e4 <strncmp+0x1c>

080088f0 <_strtoul_l.constprop.0>:
 80088f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80088f4:	4f36      	ldr	r7, [pc, #216]	; (80089d0 <_strtoul_l.constprop.0+0xe0>)
 80088f6:	4686      	mov	lr, r0
 80088f8:	460d      	mov	r5, r1
 80088fa:	4628      	mov	r0, r5
 80088fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008900:	5de6      	ldrb	r6, [r4, r7]
 8008902:	f016 0608 	ands.w	r6, r6, #8
 8008906:	d1f8      	bne.n	80088fa <_strtoul_l.constprop.0+0xa>
 8008908:	2c2d      	cmp	r4, #45	; 0x2d
 800890a:	d12f      	bne.n	800896c <_strtoul_l.constprop.0+0x7c>
 800890c:	782c      	ldrb	r4, [r5, #0]
 800890e:	2601      	movs	r6, #1
 8008910:	1c85      	adds	r5, r0, #2
 8008912:	2b00      	cmp	r3, #0
 8008914:	d057      	beq.n	80089c6 <_strtoul_l.constprop.0+0xd6>
 8008916:	2b10      	cmp	r3, #16
 8008918:	d109      	bne.n	800892e <_strtoul_l.constprop.0+0x3e>
 800891a:	2c30      	cmp	r4, #48	; 0x30
 800891c:	d107      	bne.n	800892e <_strtoul_l.constprop.0+0x3e>
 800891e:	7828      	ldrb	r0, [r5, #0]
 8008920:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8008924:	2858      	cmp	r0, #88	; 0x58
 8008926:	d149      	bne.n	80089bc <_strtoul_l.constprop.0+0xcc>
 8008928:	786c      	ldrb	r4, [r5, #1]
 800892a:	2310      	movs	r3, #16
 800892c:	3502      	adds	r5, #2
 800892e:	f04f 38ff 	mov.w	r8, #4294967295
 8008932:	2700      	movs	r7, #0
 8008934:	fbb8 f8f3 	udiv	r8, r8, r3
 8008938:	fb03 f908 	mul.w	r9, r3, r8
 800893c:	ea6f 0909 	mvn.w	r9, r9
 8008940:	4638      	mov	r0, r7
 8008942:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008946:	f1bc 0f09 	cmp.w	ip, #9
 800894a:	d814      	bhi.n	8008976 <_strtoul_l.constprop.0+0x86>
 800894c:	4664      	mov	r4, ip
 800894e:	42a3      	cmp	r3, r4
 8008950:	dd22      	ble.n	8008998 <_strtoul_l.constprop.0+0xa8>
 8008952:	2f00      	cmp	r7, #0
 8008954:	db1d      	blt.n	8008992 <_strtoul_l.constprop.0+0xa2>
 8008956:	4580      	cmp	r8, r0
 8008958:	d31b      	bcc.n	8008992 <_strtoul_l.constprop.0+0xa2>
 800895a:	d101      	bne.n	8008960 <_strtoul_l.constprop.0+0x70>
 800895c:	45a1      	cmp	r9, r4
 800895e:	db18      	blt.n	8008992 <_strtoul_l.constprop.0+0xa2>
 8008960:	fb00 4003 	mla	r0, r0, r3, r4
 8008964:	2701      	movs	r7, #1
 8008966:	f815 4b01 	ldrb.w	r4, [r5], #1
 800896a:	e7ea      	b.n	8008942 <_strtoul_l.constprop.0+0x52>
 800896c:	2c2b      	cmp	r4, #43	; 0x2b
 800896e:	bf04      	itt	eq
 8008970:	782c      	ldrbeq	r4, [r5, #0]
 8008972:	1c85      	addeq	r5, r0, #2
 8008974:	e7cd      	b.n	8008912 <_strtoul_l.constprop.0+0x22>
 8008976:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800897a:	f1bc 0f19 	cmp.w	ip, #25
 800897e:	d801      	bhi.n	8008984 <_strtoul_l.constprop.0+0x94>
 8008980:	3c37      	subs	r4, #55	; 0x37
 8008982:	e7e4      	b.n	800894e <_strtoul_l.constprop.0+0x5e>
 8008984:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008988:	f1bc 0f19 	cmp.w	ip, #25
 800898c:	d804      	bhi.n	8008998 <_strtoul_l.constprop.0+0xa8>
 800898e:	3c57      	subs	r4, #87	; 0x57
 8008990:	e7dd      	b.n	800894e <_strtoul_l.constprop.0+0x5e>
 8008992:	f04f 37ff 	mov.w	r7, #4294967295
 8008996:	e7e6      	b.n	8008966 <_strtoul_l.constprop.0+0x76>
 8008998:	2f00      	cmp	r7, #0
 800899a:	da07      	bge.n	80089ac <_strtoul_l.constprop.0+0xbc>
 800899c:	2322      	movs	r3, #34	; 0x22
 800899e:	f8ce 3000 	str.w	r3, [lr]
 80089a2:	f04f 30ff 	mov.w	r0, #4294967295
 80089a6:	b932      	cbnz	r2, 80089b6 <_strtoul_l.constprop.0+0xc6>
 80089a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089ac:	b106      	cbz	r6, 80089b0 <_strtoul_l.constprop.0+0xc0>
 80089ae:	4240      	negs	r0, r0
 80089b0:	2a00      	cmp	r2, #0
 80089b2:	d0f9      	beq.n	80089a8 <_strtoul_l.constprop.0+0xb8>
 80089b4:	b107      	cbz	r7, 80089b8 <_strtoul_l.constprop.0+0xc8>
 80089b6:	1e69      	subs	r1, r5, #1
 80089b8:	6011      	str	r1, [r2, #0]
 80089ba:	e7f5      	b.n	80089a8 <_strtoul_l.constprop.0+0xb8>
 80089bc:	2430      	movs	r4, #48	; 0x30
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d1b5      	bne.n	800892e <_strtoul_l.constprop.0+0x3e>
 80089c2:	2308      	movs	r3, #8
 80089c4:	e7b3      	b.n	800892e <_strtoul_l.constprop.0+0x3e>
 80089c6:	2c30      	cmp	r4, #48	; 0x30
 80089c8:	d0a9      	beq.n	800891e <_strtoul_l.constprop.0+0x2e>
 80089ca:	230a      	movs	r3, #10
 80089cc:	e7af      	b.n	800892e <_strtoul_l.constprop.0+0x3e>
 80089ce:	bf00      	nop
 80089d0:	08009611 	.word	0x08009611

080089d4 <_strtoul_r>:
 80089d4:	f7ff bf8c 	b.w	80088f0 <_strtoul_l.constprop.0>

080089d8 <__submore>:
 80089d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089dc:	460c      	mov	r4, r1
 80089de:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80089e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089e4:	4299      	cmp	r1, r3
 80089e6:	d11d      	bne.n	8008a24 <__submore+0x4c>
 80089e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80089ec:	f7ff fa14 	bl	8007e18 <_malloc_r>
 80089f0:	b918      	cbnz	r0, 80089fa <__submore+0x22>
 80089f2:	f04f 30ff 	mov.w	r0, #4294967295
 80089f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089fe:	63a3      	str	r3, [r4, #56]	; 0x38
 8008a00:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8008a04:	6360      	str	r0, [r4, #52]	; 0x34
 8008a06:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8008a0a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008a0e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8008a12:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008a16:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8008a1a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8008a1e:	6020      	str	r0, [r4, #0]
 8008a20:	2000      	movs	r0, #0
 8008a22:	e7e8      	b.n	80089f6 <__submore+0x1e>
 8008a24:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008a26:	0077      	lsls	r7, r6, #1
 8008a28:	463a      	mov	r2, r7
 8008a2a:	f000 fa2d 	bl	8008e88 <_realloc_r>
 8008a2e:	4605      	mov	r5, r0
 8008a30:	2800      	cmp	r0, #0
 8008a32:	d0de      	beq.n	80089f2 <__submore+0x1a>
 8008a34:	eb00 0806 	add.w	r8, r0, r6
 8008a38:	4601      	mov	r1, r0
 8008a3a:	4632      	mov	r2, r6
 8008a3c:	4640      	mov	r0, r8
 8008a3e:	f7fe fc99 	bl	8007374 <memcpy>
 8008a42:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8008a46:	f8c4 8000 	str.w	r8, [r4]
 8008a4a:	e7e9      	b.n	8008a20 <__submore+0x48>

08008a4c <__ascii_wctomb>:
 8008a4c:	b149      	cbz	r1, 8008a62 <__ascii_wctomb+0x16>
 8008a4e:	2aff      	cmp	r2, #255	; 0xff
 8008a50:	bf85      	ittet	hi
 8008a52:	238a      	movhi	r3, #138	; 0x8a
 8008a54:	6003      	strhi	r3, [r0, #0]
 8008a56:	700a      	strbls	r2, [r1, #0]
 8008a58:	f04f 30ff 	movhi.w	r0, #4294967295
 8008a5c:	bf98      	it	ls
 8008a5e:	2001      	movls	r0, #1
 8008a60:	4770      	bx	lr
 8008a62:	4608      	mov	r0, r1
 8008a64:	4770      	bx	lr
	...

08008a68 <__assert_func>:
 8008a68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008a6a:	4614      	mov	r4, r2
 8008a6c:	461a      	mov	r2, r3
 8008a6e:	4b09      	ldr	r3, [pc, #36]	; (8008a94 <__assert_func+0x2c>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4605      	mov	r5, r0
 8008a74:	68d8      	ldr	r0, [r3, #12]
 8008a76:	b14c      	cbz	r4, 8008a8c <__assert_func+0x24>
 8008a78:	4b07      	ldr	r3, [pc, #28]	; (8008a98 <__assert_func+0x30>)
 8008a7a:	9100      	str	r1, [sp, #0]
 8008a7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008a80:	4906      	ldr	r1, [pc, #24]	; (8008a9c <__assert_func+0x34>)
 8008a82:	462b      	mov	r3, r5
 8008a84:	f000 f9a6 	bl	8008dd4 <fiprintf>
 8008a88:	f000 fc46 	bl	8009318 <abort>
 8008a8c:	4b04      	ldr	r3, [pc, #16]	; (8008aa0 <__assert_func+0x38>)
 8008a8e:	461c      	mov	r4, r3
 8008a90:	e7f3      	b.n	8008a7a <__assert_func+0x12>
 8008a92:	bf00      	nop
 8008a94:	2000000c 	.word	0x2000000c
 8008a98:	080099a0 	.word	0x080099a0
 8008a9c:	080099ad 	.word	0x080099ad
 8008aa0:	080099db 	.word	0x080099db

08008aa4 <__sflush_r>:
 8008aa4:	898a      	ldrh	r2, [r1, #12]
 8008aa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008aaa:	4605      	mov	r5, r0
 8008aac:	0710      	lsls	r0, r2, #28
 8008aae:	460c      	mov	r4, r1
 8008ab0:	d458      	bmi.n	8008b64 <__sflush_r+0xc0>
 8008ab2:	684b      	ldr	r3, [r1, #4]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	dc05      	bgt.n	8008ac4 <__sflush_r+0x20>
 8008ab8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	dc02      	bgt.n	8008ac4 <__sflush_r+0x20>
 8008abe:	2000      	movs	r0, #0
 8008ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ac4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ac6:	2e00      	cmp	r6, #0
 8008ac8:	d0f9      	beq.n	8008abe <__sflush_r+0x1a>
 8008aca:	2300      	movs	r3, #0
 8008acc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008ad0:	682f      	ldr	r7, [r5, #0]
 8008ad2:	602b      	str	r3, [r5, #0]
 8008ad4:	d032      	beq.n	8008b3c <__sflush_r+0x98>
 8008ad6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008ad8:	89a3      	ldrh	r3, [r4, #12]
 8008ada:	075a      	lsls	r2, r3, #29
 8008adc:	d505      	bpl.n	8008aea <__sflush_r+0x46>
 8008ade:	6863      	ldr	r3, [r4, #4]
 8008ae0:	1ac0      	subs	r0, r0, r3
 8008ae2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008ae4:	b10b      	cbz	r3, 8008aea <__sflush_r+0x46>
 8008ae6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ae8:	1ac0      	subs	r0, r0, r3
 8008aea:	2300      	movs	r3, #0
 8008aec:	4602      	mov	r2, r0
 8008aee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008af0:	6a21      	ldr	r1, [r4, #32]
 8008af2:	4628      	mov	r0, r5
 8008af4:	47b0      	blx	r6
 8008af6:	1c43      	adds	r3, r0, #1
 8008af8:	89a3      	ldrh	r3, [r4, #12]
 8008afa:	d106      	bne.n	8008b0a <__sflush_r+0x66>
 8008afc:	6829      	ldr	r1, [r5, #0]
 8008afe:	291d      	cmp	r1, #29
 8008b00:	d82c      	bhi.n	8008b5c <__sflush_r+0xb8>
 8008b02:	4a2a      	ldr	r2, [pc, #168]	; (8008bac <__sflush_r+0x108>)
 8008b04:	40ca      	lsrs	r2, r1
 8008b06:	07d6      	lsls	r6, r2, #31
 8008b08:	d528      	bpl.n	8008b5c <__sflush_r+0xb8>
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	6062      	str	r2, [r4, #4]
 8008b0e:	04d9      	lsls	r1, r3, #19
 8008b10:	6922      	ldr	r2, [r4, #16]
 8008b12:	6022      	str	r2, [r4, #0]
 8008b14:	d504      	bpl.n	8008b20 <__sflush_r+0x7c>
 8008b16:	1c42      	adds	r2, r0, #1
 8008b18:	d101      	bne.n	8008b1e <__sflush_r+0x7a>
 8008b1a:	682b      	ldr	r3, [r5, #0]
 8008b1c:	b903      	cbnz	r3, 8008b20 <__sflush_r+0x7c>
 8008b1e:	6560      	str	r0, [r4, #84]	; 0x54
 8008b20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b22:	602f      	str	r7, [r5, #0]
 8008b24:	2900      	cmp	r1, #0
 8008b26:	d0ca      	beq.n	8008abe <__sflush_r+0x1a>
 8008b28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b2c:	4299      	cmp	r1, r3
 8008b2e:	d002      	beq.n	8008b36 <__sflush_r+0x92>
 8008b30:	4628      	mov	r0, r5
 8008b32:	f7ff f905 	bl	8007d40 <_free_r>
 8008b36:	2000      	movs	r0, #0
 8008b38:	6360      	str	r0, [r4, #52]	; 0x34
 8008b3a:	e7c1      	b.n	8008ac0 <__sflush_r+0x1c>
 8008b3c:	6a21      	ldr	r1, [r4, #32]
 8008b3e:	2301      	movs	r3, #1
 8008b40:	4628      	mov	r0, r5
 8008b42:	47b0      	blx	r6
 8008b44:	1c41      	adds	r1, r0, #1
 8008b46:	d1c7      	bne.n	8008ad8 <__sflush_r+0x34>
 8008b48:	682b      	ldr	r3, [r5, #0]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d0c4      	beq.n	8008ad8 <__sflush_r+0x34>
 8008b4e:	2b1d      	cmp	r3, #29
 8008b50:	d001      	beq.n	8008b56 <__sflush_r+0xb2>
 8008b52:	2b16      	cmp	r3, #22
 8008b54:	d101      	bne.n	8008b5a <__sflush_r+0xb6>
 8008b56:	602f      	str	r7, [r5, #0]
 8008b58:	e7b1      	b.n	8008abe <__sflush_r+0x1a>
 8008b5a:	89a3      	ldrh	r3, [r4, #12]
 8008b5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b60:	81a3      	strh	r3, [r4, #12]
 8008b62:	e7ad      	b.n	8008ac0 <__sflush_r+0x1c>
 8008b64:	690f      	ldr	r7, [r1, #16]
 8008b66:	2f00      	cmp	r7, #0
 8008b68:	d0a9      	beq.n	8008abe <__sflush_r+0x1a>
 8008b6a:	0793      	lsls	r3, r2, #30
 8008b6c:	680e      	ldr	r6, [r1, #0]
 8008b6e:	bf08      	it	eq
 8008b70:	694b      	ldreq	r3, [r1, #20]
 8008b72:	600f      	str	r7, [r1, #0]
 8008b74:	bf18      	it	ne
 8008b76:	2300      	movne	r3, #0
 8008b78:	eba6 0807 	sub.w	r8, r6, r7
 8008b7c:	608b      	str	r3, [r1, #8]
 8008b7e:	f1b8 0f00 	cmp.w	r8, #0
 8008b82:	dd9c      	ble.n	8008abe <__sflush_r+0x1a>
 8008b84:	6a21      	ldr	r1, [r4, #32]
 8008b86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008b88:	4643      	mov	r3, r8
 8008b8a:	463a      	mov	r2, r7
 8008b8c:	4628      	mov	r0, r5
 8008b8e:	47b0      	blx	r6
 8008b90:	2800      	cmp	r0, #0
 8008b92:	dc06      	bgt.n	8008ba2 <__sflush_r+0xfe>
 8008b94:	89a3      	ldrh	r3, [r4, #12]
 8008b96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b9a:	81a3      	strh	r3, [r4, #12]
 8008b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008ba0:	e78e      	b.n	8008ac0 <__sflush_r+0x1c>
 8008ba2:	4407      	add	r7, r0
 8008ba4:	eba8 0800 	sub.w	r8, r8, r0
 8008ba8:	e7e9      	b.n	8008b7e <__sflush_r+0xda>
 8008baa:	bf00      	nop
 8008bac:	20400001 	.word	0x20400001

08008bb0 <_fflush_r>:
 8008bb0:	b538      	push	{r3, r4, r5, lr}
 8008bb2:	690b      	ldr	r3, [r1, #16]
 8008bb4:	4605      	mov	r5, r0
 8008bb6:	460c      	mov	r4, r1
 8008bb8:	b913      	cbnz	r3, 8008bc0 <_fflush_r+0x10>
 8008bba:	2500      	movs	r5, #0
 8008bbc:	4628      	mov	r0, r5
 8008bbe:	bd38      	pop	{r3, r4, r5, pc}
 8008bc0:	b118      	cbz	r0, 8008bca <_fflush_r+0x1a>
 8008bc2:	6983      	ldr	r3, [r0, #24]
 8008bc4:	b90b      	cbnz	r3, 8008bca <_fflush_r+0x1a>
 8008bc6:	f000 f887 	bl	8008cd8 <__sinit>
 8008bca:	4b14      	ldr	r3, [pc, #80]	; (8008c1c <_fflush_r+0x6c>)
 8008bcc:	429c      	cmp	r4, r3
 8008bce:	d11b      	bne.n	8008c08 <_fflush_r+0x58>
 8008bd0:	686c      	ldr	r4, [r5, #4]
 8008bd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d0ef      	beq.n	8008bba <_fflush_r+0xa>
 8008bda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008bdc:	07d0      	lsls	r0, r2, #31
 8008bde:	d404      	bmi.n	8008bea <_fflush_r+0x3a>
 8008be0:	0599      	lsls	r1, r3, #22
 8008be2:	d402      	bmi.n	8008bea <_fflush_r+0x3a>
 8008be4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008be6:	f000 f927 	bl	8008e38 <__retarget_lock_acquire_recursive>
 8008bea:	4628      	mov	r0, r5
 8008bec:	4621      	mov	r1, r4
 8008bee:	f7ff ff59 	bl	8008aa4 <__sflush_r>
 8008bf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008bf4:	07da      	lsls	r2, r3, #31
 8008bf6:	4605      	mov	r5, r0
 8008bf8:	d4e0      	bmi.n	8008bbc <_fflush_r+0xc>
 8008bfa:	89a3      	ldrh	r3, [r4, #12]
 8008bfc:	059b      	lsls	r3, r3, #22
 8008bfe:	d4dd      	bmi.n	8008bbc <_fflush_r+0xc>
 8008c00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c02:	f000 f91a 	bl	8008e3a <__retarget_lock_release_recursive>
 8008c06:	e7d9      	b.n	8008bbc <_fflush_r+0xc>
 8008c08:	4b05      	ldr	r3, [pc, #20]	; (8008c20 <_fflush_r+0x70>)
 8008c0a:	429c      	cmp	r4, r3
 8008c0c:	d101      	bne.n	8008c12 <_fflush_r+0x62>
 8008c0e:	68ac      	ldr	r4, [r5, #8]
 8008c10:	e7df      	b.n	8008bd2 <_fflush_r+0x22>
 8008c12:	4b04      	ldr	r3, [pc, #16]	; (8008c24 <_fflush_r+0x74>)
 8008c14:	429c      	cmp	r4, r3
 8008c16:	bf08      	it	eq
 8008c18:	68ec      	ldreq	r4, [r5, #12]
 8008c1a:	e7da      	b.n	8008bd2 <_fflush_r+0x22>
 8008c1c:	080099fc 	.word	0x080099fc
 8008c20:	08009a1c 	.word	0x08009a1c
 8008c24:	080099dc 	.word	0x080099dc

08008c28 <std>:
 8008c28:	2300      	movs	r3, #0
 8008c2a:	b510      	push	{r4, lr}
 8008c2c:	4604      	mov	r4, r0
 8008c2e:	e9c0 3300 	strd	r3, r3, [r0]
 8008c32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c36:	6083      	str	r3, [r0, #8]
 8008c38:	8181      	strh	r1, [r0, #12]
 8008c3a:	6643      	str	r3, [r0, #100]	; 0x64
 8008c3c:	81c2      	strh	r2, [r0, #14]
 8008c3e:	6183      	str	r3, [r0, #24]
 8008c40:	4619      	mov	r1, r3
 8008c42:	2208      	movs	r2, #8
 8008c44:	305c      	adds	r0, #92	; 0x5c
 8008c46:	f7fb fb71 	bl	800432c <memset>
 8008c4a:	4b05      	ldr	r3, [pc, #20]	; (8008c60 <std+0x38>)
 8008c4c:	6263      	str	r3, [r4, #36]	; 0x24
 8008c4e:	4b05      	ldr	r3, [pc, #20]	; (8008c64 <std+0x3c>)
 8008c50:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c52:	4b05      	ldr	r3, [pc, #20]	; (8008c68 <std+0x40>)
 8008c54:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c56:	4b05      	ldr	r3, [pc, #20]	; (8008c6c <std+0x44>)
 8008c58:	6224      	str	r4, [r4, #32]
 8008c5a:	6323      	str	r3, [r4, #48]	; 0x30
 8008c5c:	bd10      	pop	{r4, pc}
 8008c5e:	bf00      	nop
 8008c60:	080050d5 	.word	0x080050d5
 8008c64:	080050fb 	.word	0x080050fb
 8008c68:	08005133 	.word	0x08005133
 8008c6c:	08005157 	.word	0x08005157

08008c70 <_cleanup_r>:
 8008c70:	4901      	ldr	r1, [pc, #4]	; (8008c78 <_cleanup_r+0x8>)
 8008c72:	f000 b8c1 	b.w	8008df8 <_fwalk_reent>
 8008c76:	bf00      	nop
 8008c78:	08008bb1 	.word	0x08008bb1

08008c7c <__sfmoreglue>:
 8008c7c:	b570      	push	{r4, r5, r6, lr}
 8008c7e:	2268      	movs	r2, #104	; 0x68
 8008c80:	1e4d      	subs	r5, r1, #1
 8008c82:	4355      	muls	r5, r2
 8008c84:	460e      	mov	r6, r1
 8008c86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008c8a:	f7ff f8c5 	bl	8007e18 <_malloc_r>
 8008c8e:	4604      	mov	r4, r0
 8008c90:	b140      	cbz	r0, 8008ca4 <__sfmoreglue+0x28>
 8008c92:	2100      	movs	r1, #0
 8008c94:	e9c0 1600 	strd	r1, r6, [r0]
 8008c98:	300c      	adds	r0, #12
 8008c9a:	60a0      	str	r0, [r4, #8]
 8008c9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008ca0:	f7fb fb44 	bl	800432c <memset>
 8008ca4:	4620      	mov	r0, r4
 8008ca6:	bd70      	pop	{r4, r5, r6, pc}

08008ca8 <__sfp_lock_acquire>:
 8008ca8:	4801      	ldr	r0, [pc, #4]	; (8008cb0 <__sfp_lock_acquire+0x8>)
 8008caa:	f000 b8c5 	b.w	8008e38 <__retarget_lock_acquire_recursive>
 8008cae:	bf00      	nop
 8008cb0:	20000e11 	.word	0x20000e11

08008cb4 <__sfp_lock_release>:
 8008cb4:	4801      	ldr	r0, [pc, #4]	; (8008cbc <__sfp_lock_release+0x8>)
 8008cb6:	f000 b8c0 	b.w	8008e3a <__retarget_lock_release_recursive>
 8008cba:	bf00      	nop
 8008cbc:	20000e11 	.word	0x20000e11

08008cc0 <__sinit_lock_acquire>:
 8008cc0:	4801      	ldr	r0, [pc, #4]	; (8008cc8 <__sinit_lock_acquire+0x8>)
 8008cc2:	f000 b8b9 	b.w	8008e38 <__retarget_lock_acquire_recursive>
 8008cc6:	bf00      	nop
 8008cc8:	20000e12 	.word	0x20000e12

08008ccc <__sinit_lock_release>:
 8008ccc:	4801      	ldr	r0, [pc, #4]	; (8008cd4 <__sinit_lock_release+0x8>)
 8008cce:	f000 b8b4 	b.w	8008e3a <__retarget_lock_release_recursive>
 8008cd2:	bf00      	nop
 8008cd4:	20000e12 	.word	0x20000e12

08008cd8 <__sinit>:
 8008cd8:	b510      	push	{r4, lr}
 8008cda:	4604      	mov	r4, r0
 8008cdc:	f7ff fff0 	bl	8008cc0 <__sinit_lock_acquire>
 8008ce0:	69a3      	ldr	r3, [r4, #24]
 8008ce2:	b11b      	cbz	r3, 8008cec <__sinit+0x14>
 8008ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ce8:	f7ff bff0 	b.w	8008ccc <__sinit_lock_release>
 8008cec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008cf0:	6523      	str	r3, [r4, #80]	; 0x50
 8008cf2:	4b13      	ldr	r3, [pc, #76]	; (8008d40 <__sinit+0x68>)
 8008cf4:	4a13      	ldr	r2, [pc, #76]	; (8008d44 <__sinit+0x6c>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	62a2      	str	r2, [r4, #40]	; 0x28
 8008cfa:	42a3      	cmp	r3, r4
 8008cfc:	bf04      	itt	eq
 8008cfe:	2301      	moveq	r3, #1
 8008d00:	61a3      	streq	r3, [r4, #24]
 8008d02:	4620      	mov	r0, r4
 8008d04:	f000 f820 	bl	8008d48 <__sfp>
 8008d08:	6060      	str	r0, [r4, #4]
 8008d0a:	4620      	mov	r0, r4
 8008d0c:	f000 f81c 	bl	8008d48 <__sfp>
 8008d10:	60a0      	str	r0, [r4, #8]
 8008d12:	4620      	mov	r0, r4
 8008d14:	f000 f818 	bl	8008d48 <__sfp>
 8008d18:	2200      	movs	r2, #0
 8008d1a:	60e0      	str	r0, [r4, #12]
 8008d1c:	2104      	movs	r1, #4
 8008d1e:	6860      	ldr	r0, [r4, #4]
 8008d20:	f7ff ff82 	bl	8008c28 <std>
 8008d24:	68a0      	ldr	r0, [r4, #8]
 8008d26:	2201      	movs	r2, #1
 8008d28:	2109      	movs	r1, #9
 8008d2a:	f7ff ff7d 	bl	8008c28 <std>
 8008d2e:	68e0      	ldr	r0, [r4, #12]
 8008d30:	2202      	movs	r2, #2
 8008d32:	2112      	movs	r1, #18
 8008d34:	f7ff ff78 	bl	8008c28 <std>
 8008d38:	2301      	movs	r3, #1
 8008d3a:	61a3      	str	r3, [r4, #24]
 8008d3c:	e7d2      	b.n	8008ce4 <__sinit+0xc>
 8008d3e:	bf00      	nop
 8008d40:	08009580 	.word	0x08009580
 8008d44:	08008c71 	.word	0x08008c71

08008d48 <__sfp>:
 8008d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d4a:	4607      	mov	r7, r0
 8008d4c:	f7ff ffac 	bl	8008ca8 <__sfp_lock_acquire>
 8008d50:	4b1e      	ldr	r3, [pc, #120]	; (8008dcc <__sfp+0x84>)
 8008d52:	681e      	ldr	r6, [r3, #0]
 8008d54:	69b3      	ldr	r3, [r6, #24]
 8008d56:	b913      	cbnz	r3, 8008d5e <__sfp+0x16>
 8008d58:	4630      	mov	r0, r6
 8008d5a:	f7ff ffbd 	bl	8008cd8 <__sinit>
 8008d5e:	3648      	adds	r6, #72	; 0x48
 8008d60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008d64:	3b01      	subs	r3, #1
 8008d66:	d503      	bpl.n	8008d70 <__sfp+0x28>
 8008d68:	6833      	ldr	r3, [r6, #0]
 8008d6a:	b30b      	cbz	r3, 8008db0 <__sfp+0x68>
 8008d6c:	6836      	ldr	r6, [r6, #0]
 8008d6e:	e7f7      	b.n	8008d60 <__sfp+0x18>
 8008d70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008d74:	b9d5      	cbnz	r5, 8008dac <__sfp+0x64>
 8008d76:	4b16      	ldr	r3, [pc, #88]	; (8008dd0 <__sfp+0x88>)
 8008d78:	60e3      	str	r3, [r4, #12]
 8008d7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008d7e:	6665      	str	r5, [r4, #100]	; 0x64
 8008d80:	f000 f859 	bl	8008e36 <__retarget_lock_init_recursive>
 8008d84:	f7ff ff96 	bl	8008cb4 <__sfp_lock_release>
 8008d88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008d8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008d90:	6025      	str	r5, [r4, #0]
 8008d92:	61a5      	str	r5, [r4, #24]
 8008d94:	2208      	movs	r2, #8
 8008d96:	4629      	mov	r1, r5
 8008d98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008d9c:	f7fb fac6 	bl	800432c <memset>
 8008da0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008da4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008da8:	4620      	mov	r0, r4
 8008daa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008dac:	3468      	adds	r4, #104	; 0x68
 8008dae:	e7d9      	b.n	8008d64 <__sfp+0x1c>
 8008db0:	2104      	movs	r1, #4
 8008db2:	4638      	mov	r0, r7
 8008db4:	f7ff ff62 	bl	8008c7c <__sfmoreglue>
 8008db8:	4604      	mov	r4, r0
 8008dba:	6030      	str	r0, [r6, #0]
 8008dbc:	2800      	cmp	r0, #0
 8008dbe:	d1d5      	bne.n	8008d6c <__sfp+0x24>
 8008dc0:	f7ff ff78 	bl	8008cb4 <__sfp_lock_release>
 8008dc4:	230c      	movs	r3, #12
 8008dc6:	603b      	str	r3, [r7, #0]
 8008dc8:	e7ee      	b.n	8008da8 <__sfp+0x60>
 8008dca:	bf00      	nop
 8008dcc:	08009580 	.word	0x08009580
 8008dd0:	ffff0001 	.word	0xffff0001

08008dd4 <fiprintf>:
 8008dd4:	b40e      	push	{r1, r2, r3}
 8008dd6:	b503      	push	{r0, r1, lr}
 8008dd8:	4601      	mov	r1, r0
 8008dda:	ab03      	add	r3, sp, #12
 8008ddc:	4805      	ldr	r0, [pc, #20]	; (8008df4 <fiprintf+0x20>)
 8008dde:	f853 2b04 	ldr.w	r2, [r3], #4
 8008de2:	6800      	ldr	r0, [r0, #0]
 8008de4:	9301      	str	r3, [sp, #4]
 8008de6:	f000 f8a7 	bl	8008f38 <_vfiprintf_r>
 8008dea:	b002      	add	sp, #8
 8008dec:	f85d eb04 	ldr.w	lr, [sp], #4
 8008df0:	b003      	add	sp, #12
 8008df2:	4770      	bx	lr
 8008df4:	2000000c 	.word	0x2000000c

08008df8 <_fwalk_reent>:
 8008df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dfc:	4606      	mov	r6, r0
 8008dfe:	4688      	mov	r8, r1
 8008e00:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008e04:	2700      	movs	r7, #0
 8008e06:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e0a:	f1b9 0901 	subs.w	r9, r9, #1
 8008e0e:	d505      	bpl.n	8008e1c <_fwalk_reent+0x24>
 8008e10:	6824      	ldr	r4, [r4, #0]
 8008e12:	2c00      	cmp	r4, #0
 8008e14:	d1f7      	bne.n	8008e06 <_fwalk_reent+0xe>
 8008e16:	4638      	mov	r0, r7
 8008e18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e1c:	89ab      	ldrh	r3, [r5, #12]
 8008e1e:	2b01      	cmp	r3, #1
 8008e20:	d907      	bls.n	8008e32 <_fwalk_reent+0x3a>
 8008e22:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e26:	3301      	adds	r3, #1
 8008e28:	d003      	beq.n	8008e32 <_fwalk_reent+0x3a>
 8008e2a:	4629      	mov	r1, r5
 8008e2c:	4630      	mov	r0, r6
 8008e2e:	47c0      	blx	r8
 8008e30:	4307      	orrs	r7, r0
 8008e32:	3568      	adds	r5, #104	; 0x68
 8008e34:	e7e9      	b.n	8008e0a <_fwalk_reent+0x12>

08008e36 <__retarget_lock_init_recursive>:
 8008e36:	4770      	bx	lr

08008e38 <__retarget_lock_acquire_recursive>:
 8008e38:	4770      	bx	lr

08008e3a <__retarget_lock_release_recursive>:
 8008e3a:	4770      	bx	lr

08008e3c <memmove>:
 8008e3c:	4288      	cmp	r0, r1
 8008e3e:	b510      	push	{r4, lr}
 8008e40:	eb01 0402 	add.w	r4, r1, r2
 8008e44:	d902      	bls.n	8008e4c <memmove+0x10>
 8008e46:	4284      	cmp	r4, r0
 8008e48:	4623      	mov	r3, r4
 8008e4a:	d807      	bhi.n	8008e5c <memmove+0x20>
 8008e4c:	1e43      	subs	r3, r0, #1
 8008e4e:	42a1      	cmp	r1, r4
 8008e50:	d008      	beq.n	8008e64 <memmove+0x28>
 8008e52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e5a:	e7f8      	b.n	8008e4e <memmove+0x12>
 8008e5c:	4402      	add	r2, r0
 8008e5e:	4601      	mov	r1, r0
 8008e60:	428a      	cmp	r2, r1
 8008e62:	d100      	bne.n	8008e66 <memmove+0x2a>
 8008e64:	bd10      	pop	{r4, pc}
 8008e66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e6e:	e7f7      	b.n	8008e60 <memmove+0x24>

08008e70 <__malloc_lock>:
 8008e70:	4801      	ldr	r0, [pc, #4]	; (8008e78 <__malloc_lock+0x8>)
 8008e72:	f7ff bfe1 	b.w	8008e38 <__retarget_lock_acquire_recursive>
 8008e76:	bf00      	nop
 8008e78:	20000e10 	.word	0x20000e10

08008e7c <__malloc_unlock>:
 8008e7c:	4801      	ldr	r0, [pc, #4]	; (8008e84 <__malloc_unlock+0x8>)
 8008e7e:	f7ff bfdc 	b.w	8008e3a <__retarget_lock_release_recursive>
 8008e82:	bf00      	nop
 8008e84:	20000e10 	.word	0x20000e10

08008e88 <_realloc_r>:
 8008e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e8c:	4680      	mov	r8, r0
 8008e8e:	4614      	mov	r4, r2
 8008e90:	460e      	mov	r6, r1
 8008e92:	b921      	cbnz	r1, 8008e9e <_realloc_r+0x16>
 8008e94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e98:	4611      	mov	r1, r2
 8008e9a:	f7fe bfbd 	b.w	8007e18 <_malloc_r>
 8008e9e:	b92a      	cbnz	r2, 8008eac <_realloc_r+0x24>
 8008ea0:	f7fe ff4e 	bl	8007d40 <_free_r>
 8008ea4:	4625      	mov	r5, r4
 8008ea6:	4628      	mov	r0, r5
 8008ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008eac:	f000 faa0 	bl	80093f0 <_malloc_usable_size_r>
 8008eb0:	4284      	cmp	r4, r0
 8008eb2:	4607      	mov	r7, r0
 8008eb4:	d802      	bhi.n	8008ebc <_realloc_r+0x34>
 8008eb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008eba:	d812      	bhi.n	8008ee2 <_realloc_r+0x5a>
 8008ebc:	4621      	mov	r1, r4
 8008ebe:	4640      	mov	r0, r8
 8008ec0:	f7fe ffaa 	bl	8007e18 <_malloc_r>
 8008ec4:	4605      	mov	r5, r0
 8008ec6:	2800      	cmp	r0, #0
 8008ec8:	d0ed      	beq.n	8008ea6 <_realloc_r+0x1e>
 8008eca:	42bc      	cmp	r4, r7
 8008ecc:	4622      	mov	r2, r4
 8008ece:	4631      	mov	r1, r6
 8008ed0:	bf28      	it	cs
 8008ed2:	463a      	movcs	r2, r7
 8008ed4:	f7fe fa4e 	bl	8007374 <memcpy>
 8008ed8:	4631      	mov	r1, r6
 8008eda:	4640      	mov	r0, r8
 8008edc:	f7fe ff30 	bl	8007d40 <_free_r>
 8008ee0:	e7e1      	b.n	8008ea6 <_realloc_r+0x1e>
 8008ee2:	4635      	mov	r5, r6
 8008ee4:	e7df      	b.n	8008ea6 <_realloc_r+0x1e>

08008ee6 <__sfputc_r>:
 8008ee6:	6893      	ldr	r3, [r2, #8]
 8008ee8:	3b01      	subs	r3, #1
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	b410      	push	{r4}
 8008eee:	6093      	str	r3, [r2, #8]
 8008ef0:	da08      	bge.n	8008f04 <__sfputc_r+0x1e>
 8008ef2:	6994      	ldr	r4, [r2, #24]
 8008ef4:	42a3      	cmp	r3, r4
 8008ef6:	db01      	blt.n	8008efc <__sfputc_r+0x16>
 8008ef8:	290a      	cmp	r1, #10
 8008efa:	d103      	bne.n	8008f04 <__sfputc_r+0x1e>
 8008efc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f00:	f000 b94a 	b.w	8009198 <__swbuf_r>
 8008f04:	6813      	ldr	r3, [r2, #0]
 8008f06:	1c58      	adds	r0, r3, #1
 8008f08:	6010      	str	r0, [r2, #0]
 8008f0a:	7019      	strb	r1, [r3, #0]
 8008f0c:	4608      	mov	r0, r1
 8008f0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f12:	4770      	bx	lr

08008f14 <__sfputs_r>:
 8008f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f16:	4606      	mov	r6, r0
 8008f18:	460f      	mov	r7, r1
 8008f1a:	4614      	mov	r4, r2
 8008f1c:	18d5      	adds	r5, r2, r3
 8008f1e:	42ac      	cmp	r4, r5
 8008f20:	d101      	bne.n	8008f26 <__sfputs_r+0x12>
 8008f22:	2000      	movs	r0, #0
 8008f24:	e007      	b.n	8008f36 <__sfputs_r+0x22>
 8008f26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f2a:	463a      	mov	r2, r7
 8008f2c:	4630      	mov	r0, r6
 8008f2e:	f7ff ffda 	bl	8008ee6 <__sfputc_r>
 8008f32:	1c43      	adds	r3, r0, #1
 8008f34:	d1f3      	bne.n	8008f1e <__sfputs_r+0xa>
 8008f36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008f38 <_vfiprintf_r>:
 8008f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f3c:	460d      	mov	r5, r1
 8008f3e:	b09d      	sub	sp, #116	; 0x74
 8008f40:	4614      	mov	r4, r2
 8008f42:	4698      	mov	r8, r3
 8008f44:	4606      	mov	r6, r0
 8008f46:	b118      	cbz	r0, 8008f50 <_vfiprintf_r+0x18>
 8008f48:	6983      	ldr	r3, [r0, #24]
 8008f4a:	b90b      	cbnz	r3, 8008f50 <_vfiprintf_r+0x18>
 8008f4c:	f7ff fec4 	bl	8008cd8 <__sinit>
 8008f50:	4b89      	ldr	r3, [pc, #548]	; (8009178 <_vfiprintf_r+0x240>)
 8008f52:	429d      	cmp	r5, r3
 8008f54:	d11b      	bne.n	8008f8e <_vfiprintf_r+0x56>
 8008f56:	6875      	ldr	r5, [r6, #4]
 8008f58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f5a:	07d9      	lsls	r1, r3, #31
 8008f5c:	d405      	bmi.n	8008f6a <_vfiprintf_r+0x32>
 8008f5e:	89ab      	ldrh	r3, [r5, #12]
 8008f60:	059a      	lsls	r2, r3, #22
 8008f62:	d402      	bmi.n	8008f6a <_vfiprintf_r+0x32>
 8008f64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f66:	f7ff ff67 	bl	8008e38 <__retarget_lock_acquire_recursive>
 8008f6a:	89ab      	ldrh	r3, [r5, #12]
 8008f6c:	071b      	lsls	r3, r3, #28
 8008f6e:	d501      	bpl.n	8008f74 <_vfiprintf_r+0x3c>
 8008f70:	692b      	ldr	r3, [r5, #16]
 8008f72:	b9eb      	cbnz	r3, 8008fb0 <_vfiprintf_r+0x78>
 8008f74:	4629      	mov	r1, r5
 8008f76:	4630      	mov	r0, r6
 8008f78:	f000 f960 	bl	800923c <__swsetup_r>
 8008f7c:	b1c0      	cbz	r0, 8008fb0 <_vfiprintf_r+0x78>
 8008f7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f80:	07dc      	lsls	r4, r3, #31
 8008f82:	d50e      	bpl.n	8008fa2 <_vfiprintf_r+0x6a>
 8008f84:	f04f 30ff 	mov.w	r0, #4294967295
 8008f88:	b01d      	add	sp, #116	; 0x74
 8008f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f8e:	4b7b      	ldr	r3, [pc, #492]	; (800917c <_vfiprintf_r+0x244>)
 8008f90:	429d      	cmp	r5, r3
 8008f92:	d101      	bne.n	8008f98 <_vfiprintf_r+0x60>
 8008f94:	68b5      	ldr	r5, [r6, #8]
 8008f96:	e7df      	b.n	8008f58 <_vfiprintf_r+0x20>
 8008f98:	4b79      	ldr	r3, [pc, #484]	; (8009180 <_vfiprintf_r+0x248>)
 8008f9a:	429d      	cmp	r5, r3
 8008f9c:	bf08      	it	eq
 8008f9e:	68f5      	ldreq	r5, [r6, #12]
 8008fa0:	e7da      	b.n	8008f58 <_vfiprintf_r+0x20>
 8008fa2:	89ab      	ldrh	r3, [r5, #12]
 8008fa4:	0598      	lsls	r0, r3, #22
 8008fa6:	d4ed      	bmi.n	8008f84 <_vfiprintf_r+0x4c>
 8008fa8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008faa:	f7ff ff46 	bl	8008e3a <__retarget_lock_release_recursive>
 8008fae:	e7e9      	b.n	8008f84 <_vfiprintf_r+0x4c>
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	9309      	str	r3, [sp, #36]	; 0x24
 8008fb4:	2320      	movs	r3, #32
 8008fb6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008fba:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fbe:	2330      	movs	r3, #48	; 0x30
 8008fc0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009184 <_vfiprintf_r+0x24c>
 8008fc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008fc8:	f04f 0901 	mov.w	r9, #1
 8008fcc:	4623      	mov	r3, r4
 8008fce:	469a      	mov	sl, r3
 8008fd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fd4:	b10a      	cbz	r2, 8008fda <_vfiprintf_r+0xa2>
 8008fd6:	2a25      	cmp	r2, #37	; 0x25
 8008fd8:	d1f9      	bne.n	8008fce <_vfiprintf_r+0x96>
 8008fda:	ebba 0b04 	subs.w	fp, sl, r4
 8008fde:	d00b      	beq.n	8008ff8 <_vfiprintf_r+0xc0>
 8008fe0:	465b      	mov	r3, fp
 8008fe2:	4622      	mov	r2, r4
 8008fe4:	4629      	mov	r1, r5
 8008fe6:	4630      	mov	r0, r6
 8008fe8:	f7ff ff94 	bl	8008f14 <__sfputs_r>
 8008fec:	3001      	adds	r0, #1
 8008fee:	f000 80aa 	beq.w	8009146 <_vfiprintf_r+0x20e>
 8008ff2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ff4:	445a      	add	r2, fp
 8008ff6:	9209      	str	r2, [sp, #36]	; 0x24
 8008ff8:	f89a 3000 	ldrb.w	r3, [sl]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	f000 80a2 	beq.w	8009146 <_vfiprintf_r+0x20e>
 8009002:	2300      	movs	r3, #0
 8009004:	f04f 32ff 	mov.w	r2, #4294967295
 8009008:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800900c:	f10a 0a01 	add.w	sl, sl, #1
 8009010:	9304      	str	r3, [sp, #16]
 8009012:	9307      	str	r3, [sp, #28]
 8009014:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009018:	931a      	str	r3, [sp, #104]	; 0x68
 800901a:	4654      	mov	r4, sl
 800901c:	2205      	movs	r2, #5
 800901e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009022:	4858      	ldr	r0, [pc, #352]	; (8009184 <_vfiprintf_r+0x24c>)
 8009024:	f7f7 f8fc 	bl	8000220 <memchr>
 8009028:	9a04      	ldr	r2, [sp, #16]
 800902a:	b9d8      	cbnz	r0, 8009064 <_vfiprintf_r+0x12c>
 800902c:	06d1      	lsls	r1, r2, #27
 800902e:	bf44      	itt	mi
 8009030:	2320      	movmi	r3, #32
 8009032:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009036:	0713      	lsls	r3, r2, #28
 8009038:	bf44      	itt	mi
 800903a:	232b      	movmi	r3, #43	; 0x2b
 800903c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009040:	f89a 3000 	ldrb.w	r3, [sl]
 8009044:	2b2a      	cmp	r3, #42	; 0x2a
 8009046:	d015      	beq.n	8009074 <_vfiprintf_r+0x13c>
 8009048:	9a07      	ldr	r2, [sp, #28]
 800904a:	4654      	mov	r4, sl
 800904c:	2000      	movs	r0, #0
 800904e:	f04f 0c0a 	mov.w	ip, #10
 8009052:	4621      	mov	r1, r4
 8009054:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009058:	3b30      	subs	r3, #48	; 0x30
 800905a:	2b09      	cmp	r3, #9
 800905c:	d94e      	bls.n	80090fc <_vfiprintf_r+0x1c4>
 800905e:	b1b0      	cbz	r0, 800908e <_vfiprintf_r+0x156>
 8009060:	9207      	str	r2, [sp, #28]
 8009062:	e014      	b.n	800908e <_vfiprintf_r+0x156>
 8009064:	eba0 0308 	sub.w	r3, r0, r8
 8009068:	fa09 f303 	lsl.w	r3, r9, r3
 800906c:	4313      	orrs	r3, r2
 800906e:	9304      	str	r3, [sp, #16]
 8009070:	46a2      	mov	sl, r4
 8009072:	e7d2      	b.n	800901a <_vfiprintf_r+0xe2>
 8009074:	9b03      	ldr	r3, [sp, #12]
 8009076:	1d19      	adds	r1, r3, #4
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	9103      	str	r1, [sp, #12]
 800907c:	2b00      	cmp	r3, #0
 800907e:	bfbb      	ittet	lt
 8009080:	425b      	neglt	r3, r3
 8009082:	f042 0202 	orrlt.w	r2, r2, #2
 8009086:	9307      	strge	r3, [sp, #28]
 8009088:	9307      	strlt	r3, [sp, #28]
 800908a:	bfb8      	it	lt
 800908c:	9204      	strlt	r2, [sp, #16]
 800908e:	7823      	ldrb	r3, [r4, #0]
 8009090:	2b2e      	cmp	r3, #46	; 0x2e
 8009092:	d10c      	bne.n	80090ae <_vfiprintf_r+0x176>
 8009094:	7863      	ldrb	r3, [r4, #1]
 8009096:	2b2a      	cmp	r3, #42	; 0x2a
 8009098:	d135      	bne.n	8009106 <_vfiprintf_r+0x1ce>
 800909a:	9b03      	ldr	r3, [sp, #12]
 800909c:	1d1a      	adds	r2, r3, #4
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	9203      	str	r2, [sp, #12]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	bfb8      	it	lt
 80090a6:	f04f 33ff 	movlt.w	r3, #4294967295
 80090aa:	3402      	adds	r4, #2
 80090ac:	9305      	str	r3, [sp, #20]
 80090ae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009194 <_vfiprintf_r+0x25c>
 80090b2:	7821      	ldrb	r1, [r4, #0]
 80090b4:	2203      	movs	r2, #3
 80090b6:	4650      	mov	r0, sl
 80090b8:	f7f7 f8b2 	bl	8000220 <memchr>
 80090bc:	b140      	cbz	r0, 80090d0 <_vfiprintf_r+0x198>
 80090be:	2340      	movs	r3, #64	; 0x40
 80090c0:	eba0 000a 	sub.w	r0, r0, sl
 80090c4:	fa03 f000 	lsl.w	r0, r3, r0
 80090c8:	9b04      	ldr	r3, [sp, #16]
 80090ca:	4303      	orrs	r3, r0
 80090cc:	3401      	adds	r4, #1
 80090ce:	9304      	str	r3, [sp, #16]
 80090d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090d4:	482c      	ldr	r0, [pc, #176]	; (8009188 <_vfiprintf_r+0x250>)
 80090d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80090da:	2206      	movs	r2, #6
 80090dc:	f7f7 f8a0 	bl	8000220 <memchr>
 80090e0:	2800      	cmp	r0, #0
 80090e2:	d03f      	beq.n	8009164 <_vfiprintf_r+0x22c>
 80090e4:	4b29      	ldr	r3, [pc, #164]	; (800918c <_vfiprintf_r+0x254>)
 80090e6:	bb1b      	cbnz	r3, 8009130 <_vfiprintf_r+0x1f8>
 80090e8:	9b03      	ldr	r3, [sp, #12]
 80090ea:	3307      	adds	r3, #7
 80090ec:	f023 0307 	bic.w	r3, r3, #7
 80090f0:	3308      	adds	r3, #8
 80090f2:	9303      	str	r3, [sp, #12]
 80090f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090f6:	443b      	add	r3, r7
 80090f8:	9309      	str	r3, [sp, #36]	; 0x24
 80090fa:	e767      	b.n	8008fcc <_vfiprintf_r+0x94>
 80090fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009100:	460c      	mov	r4, r1
 8009102:	2001      	movs	r0, #1
 8009104:	e7a5      	b.n	8009052 <_vfiprintf_r+0x11a>
 8009106:	2300      	movs	r3, #0
 8009108:	3401      	adds	r4, #1
 800910a:	9305      	str	r3, [sp, #20]
 800910c:	4619      	mov	r1, r3
 800910e:	f04f 0c0a 	mov.w	ip, #10
 8009112:	4620      	mov	r0, r4
 8009114:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009118:	3a30      	subs	r2, #48	; 0x30
 800911a:	2a09      	cmp	r2, #9
 800911c:	d903      	bls.n	8009126 <_vfiprintf_r+0x1ee>
 800911e:	2b00      	cmp	r3, #0
 8009120:	d0c5      	beq.n	80090ae <_vfiprintf_r+0x176>
 8009122:	9105      	str	r1, [sp, #20]
 8009124:	e7c3      	b.n	80090ae <_vfiprintf_r+0x176>
 8009126:	fb0c 2101 	mla	r1, ip, r1, r2
 800912a:	4604      	mov	r4, r0
 800912c:	2301      	movs	r3, #1
 800912e:	e7f0      	b.n	8009112 <_vfiprintf_r+0x1da>
 8009130:	ab03      	add	r3, sp, #12
 8009132:	9300      	str	r3, [sp, #0]
 8009134:	462a      	mov	r2, r5
 8009136:	4b16      	ldr	r3, [pc, #88]	; (8009190 <_vfiprintf_r+0x258>)
 8009138:	a904      	add	r1, sp, #16
 800913a:	4630      	mov	r0, r6
 800913c:	f7fb f99e 	bl	800447c <_printf_float>
 8009140:	4607      	mov	r7, r0
 8009142:	1c78      	adds	r0, r7, #1
 8009144:	d1d6      	bne.n	80090f4 <_vfiprintf_r+0x1bc>
 8009146:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009148:	07d9      	lsls	r1, r3, #31
 800914a:	d405      	bmi.n	8009158 <_vfiprintf_r+0x220>
 800914c:	89ab      	ldrh	r3, [r5, #12]
 800914e:	059a      	lsls	r2, r3, #22
 8009150:	d402      	bmi.n	8009158 <_vfiprintf_r+0x220>
 8009152:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009154:	f7ff fe71 	bl	8008e3a <__retarget_lock_release_recursive>
 8009158:	89ab      	ldrh	r3, [r5, #12]
 800915a:	065b      	lsls	r3, r3, #25
 800915c:	f53f af12 	bmi.w	8008f84 <_vfiprintf_r+0x4c>
 8009160:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009162:	e711      	b.n	8008f88 <_vfiprintf_r+0x50>
 8009164:	ab03      	add	r3, sp, #12
 8009166:	9300      	str	r3, [sp, #0]
 8009168:	462a      	mov	r2, r5
 800916a:	4b09      	ldr	r3, [pc, #36]	; (8009190 <_vfiprintf_r+0x258>)
 800916c:	a904      	add	r1, sp, #16
 800916e:	4630      	mov	r0, r6
 8009170:	f7fb fc28 	bl	80049c4 <_printf_i>
 8009174:	e7e4      	b.n	8009140 <_vfiprintf_r+0x208>
 8009176:	bf00      	nop
 8009178:	080099fc 	.word	0x080099fc
 800917c:	08009a1c 	.word	0x08009a1c
 8009180:	080099dc 	.word	0x080099dc
 8009184:	08009974 	.word	0x08009974
 8009188:	0800997e 	.word	0x0800997e
 800918c:	0800447d 	.word	0x0800447d
 8009190:	08008f15 	.word	0x08008f15
 8009194:	0800997a 	.word	0x0800997a

08009198 <__swbuf_r>:
 8009198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800919a:	460e      	mov	r6, r1
 800919c:	4614      	mov	r4, r2
 800919e:	4605      	mov	r5, r0
 80091a0:	b118      	cbz	r0, 80091aa <__swbuf_r+0x12>
 80091a2:	6983      	ldr	r3, [r0, #24]
 80091a4:	b90b      	cbnz	r3, 80091aa <__swbuf_r+0x12>
 80091a6:	f7ff fd97 	bl	8008cd8 <__sinit>
 80091aa:	4b21      	ldr	r3, [pc, #132]	; (8009230 <__swbuf_r+0x98>)
 80091ac:	429c      	cmp	r4, r3
 80091ae:	d12b      	bne.n	8009208 <__swbuf_r+0x70>
 80091b0:	686c      	ldr	r4, [r5, #4]
 80091b2:	69a3      	ldr	r3, [r4, #24]
 80091b4:	60a3      	str	r3, [r4, #8]
 80091b6:	89a3      	ldrh	r3, [r4, #12]
 80091b8:	071a      	lsls	r2, r3, #28
 80091ba:	d52f      	bpl.n	800921c <__swbuf_r+0x84>
 80091bc:	6923      	ldr	r3, [r4, #16]
 80091be:	b36b      	cbz	r3, 800921c <__swbuf_r+0x84>
 80091c0:	6923      	ldr	r3, [r4, #16]
 80091c2:	6820      	ldr	r0, [r4, #0]
 80091c4:	1ac0      	subs	r0, r0, r3
 80091c6:	6963      	ldr	r3, [r4, #20]
 80091c8:	b2f6      	uxtb	r6, r6
 80091ca:	4283      	cmp	r3, r0
 80091cc:	4637      	mov	r7, r6
 80091ce:	dc04      	bgt.n	80091da <__swbuf_r+0x42>
 80091d0:	4621      	mov	r1, r4
 80091d2:	4628      	mov	r0, r5
 80091d4:	f7ff fcec 	bl	8008bb0 <_fflush_r>
 80091d8:	bb30      	cbnz	r0, 8009228 <__swbuf_r+0x90>
 80091da:	68a3      	ldr	r3, [r4, #8]
 80091dc:	3b01      	subs	r3, #1
 80091de:	60a3      	str	r3, [r4, #8]
 80091e0:	6823      	ldr	r3, [r4, #0]
 80091e2:	1c5a      	adds	r2, r3, #1
 80091e4:	6022      	str	r2, [r4, #0]
 80091e6:	701e      	strb	r6, [r3, #0]
 80091e8:	6963      	ldr	r3, [r4, #20]
 80091ea:	3001      	adds	r0, #1
 80091ec:	4283      	cmp	r3, r0
 80091ee:	d004      	beq.n	80091fa <__swbuf_r+0x62>
 80091f0:	89a3      	ldrh	r3, [r4, #12]
 80091f2:	07db      	lsls	r3, r3, #31
 80091f4:	d506      	bpl.n	8009204 <__swbuf_r+0x6c>
 80091f6:	2e0a      	cmp	r6, #10
 80091f8:	d104      	bne.n	8009204 <__swbuf_r+0x6c>
 80091fa:	4621      	mov	r1, r4
 80091fc:	4628      	mov	r0, r5
 80091fe:	f7ff fcd7 	bl	8008bb0 <_fflush_r>
 8009202:	b988      	cbnz	r0, 8009228 <__swbuf_r+0x90>
 8009204:	4638      	mov	r0, r7
 8009206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009208:	4b0a      	ldr	r3, [pc, #40]	; (8009234 <__swbuf_r+0x9c>)
 800920a:	429c      	cmp	r4, r3
 800920c:	d101      	bne.n	8009212 <__swbuf_r+0x7a>
 800920e:	68ac      	ldr	r4, [r5, #8]
 8009210:	e7cf      	b.n	80091b2 <__swbuf_r+0x1a>
 8009212:	4b09      	ldr	r3, [pc, #36]	; (8009238 <__swbuf_r+0xa0>)
 8009214:	429c      	cmp	r4, r3
 8009216:	bf08      	it	eq
 8009218:	68ec      	ldreq	r4, [r5, #12]
 800921a:	e7ca      	b.n	80091b2 <__swbuf_r+0x1a>
 800921c:	4621      	mov	r1, r4
 800921e:	4628      	mov	r0, r5
 8009220:	f000 f80c 	bl	800923c <__swsetup_r>
 8009224:	2800      	cmp	r0, #0
 8009226:	d0cb      	beq.n	80091c0 <__swbuf_r+0x28>
 8009228:	f04f 37ff 	mov.w	r7, #4294967295
 800922c:	e7ea      	b.n	8009204 <__swbuf_r+0x6c>
 800922e:	bf00      	nop
 8009230:	080099fc 	.word	0x080099fc
 8009234:	08009a1c 	.word	0x08009a1c
 8009238:	080099dc 	.word	0x080099dc

0800923c <__swsetup_r>:
 800923c:	4b32      	ldr	r3, [pc, #200]	; (8009308 <__swsetup_r+0xcc>)
 800923e:	b570      	push	{r4, r5, r6, lr}
 8009240:	681d      	ldr	r5, [r3, #0]
 8009242:	4606      	mov	r6, r0
 8009244:	460c      	mov	r4, r1
 8009246:	b125      	cbz	r5, 8009252 <__swsetup_r+0x16>
 8009248:	69ab      	ldr	r3, [r5, #24]
 800924a:	b913      	cbnz	r3, 8009252 <__swsetup_r+0x16>
 800924c:	4628      	mov	r0, r5
 800924e:	f7ff fd43 	bl	8008cd8 <__sinit>
 8009252:	4b2e      	ldr	r3, [pc, #184]	; (800930c <__swsetup_r+0xd0>)
 8009254:	429c      	cmp	r4, r3
 8009256:	d10f      	bne.n	8009278 <__swsetup_r+0x3c>
 8009258:	686c      	ldr	r4, [r5, #4]
 800925a:	89a3      	ldrh	r3, [r4, #12]
 800925c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009260:	0719      	lsls	r1, r3, #28
 8009262:	d42c      	bmi.n	80092be <__swsetup_r+0x82>
 8009264:	06dd      	lsls	r5, r3, #27
 8009266:	d411      	bmi.n	800928c <__swsetup_r+0x50>
 8009268:	2309      	movs	r3, #9
 800926a:	6033      	str	r3, [r6, #0]
 800926c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009270:	81a3      	strh	r3, [r4, #12]
 8009272:	f04f 30ff 	mov.w	r0, #4294967295
 8009276:	e03e      	b.n	80092f6 <__swsetup_r+0xba>
 8009278:	4b25      	ldr	r3, [pc, #148]	; (8009310 <__swsetup_r+0xd4>)
 800927a:	429c      	cmp	r4, r3
 800927c:	d101      	bne.n	8009282 <__swsetup_r+0x46>
 800927e:	68ac      	ldr	r4, [r5, #8]
 8009280:	e7eb      	b.n	800925a <__swsetup_r+0x1e>
 8009282:	4b24      	ldr	r3, [pc, #144]	; (8009314 <__swsetup_r+0xd8>)
 8009284:	429c      	cmp	r4, r3
 8009286:	bf08      	it	eq
 8009288:	68ec      	ldreq	r4, [r5, #12]
 800928a:	e7e6      	b.n	800925a <__swsetup_r+0x1e>
 800928c:	0758      	lsls	r0, r3, #29
 800928e:	d512      	bpl.n	80092b6 <__swsetup_r+0x7a>
 8009290:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009292:	b141      	cbz	r1, 80092a6 <__swsetup_r+0x6a>
 8009294:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009298:	4299      	cmp	r1, r3
 800929a:	d002      	beq.n	80092a2 <__swsetup_r+0x66>
 800929c:	4630      	mov	r0, r6
 800929e:	f7fe fd4f 	bl	8007d40 <_free_r>
 80092a2:	2300      	movs	r3, #0
 80092a4:	6363      	str	r3, [r4, #52]	; 0x34
 80092a6:	89a3      	ldrh	r3, [r4, #12]
 80092a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80092ac:	81a3      	strh	r3, [r4, #12]
 80092ae:	2300      	movs	r3, #0
 80092b0:	6063      	str	r3, [r4, #4]
 80092b2:	6923      	ldr	r3, [r4, #16]
 80092b4:	6023      	str	r3, [r4, #0]
 80092b6:	89a3      	ldrh	r3, [r4, #12]
 80092b8:	f043 0308 	orr.w	r3, r3, #8
 80092bc:	81a3      	strh	r3, [r4, #12]
 80092be:	6923      	ldr	r3, [r4, #16]
 80092c0:	b94b      	cbnz	r3, 80092d6 <__swsetup_r+0x9a>
 80092c2:	89a3      	ldrh	r3, [r4, #12]
 80092c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80092c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80092cc:	d003      	beq.n	80092d6 <__swsetup_r+0x9a>
 80092ce:	4621      	mov	r1, r4
 80092d0:	4630      	mov	r0, r6
 80092d2:	f000 f84d 	bl	8009370 <__smakebuf_r>
 80092d6:	89a0      	ldrh	r0, [r4, #12]
 80092d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80092dc:	f010 0301 	ands.w	r3, r0, #1
 80092e0:	d00a      	beq.n	80092f8 <__swsetup_r+0xbc>
 80092e2:	2300      	movs	r3, #0
 80092e4:	60a3      	str	r3, [r4, #8]
 80092e6:	6963      	ldr	r3, [r4, #20]
 80092e8:	425b      	negs	r3, r3
 80092ea:	61a3      	str	r3, [r4, #24]
 80092ec:	6923      	ldr	r3, [r4, #16]
 80092ee:	b943      	cbnz	r3, 8009302 <__swsetup_r+0xc6>
 80092f0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80092f4:	d1ba      	bne.n	800926c <__swsetup_r+0x30>
 80092f6:	bd70      	pop	{r4, r5, r6, pc}
 80092f8:	0781      	lsls	r1, r0, #30
 80092fa:	bf58      	it	pl
 80092fc:	6963      	ldrpl	r3, [r4, #20]
 80092fe:	60a3      	str	r3, [r4, #8]
 8009300:	e7f4      	b.n	80092ec <__swsetup_r+0xb0>
 8009302:	2000      	movs	r0, #0
 8009304:	e7f7      	b.n	80092f6 <__swsetup_r+0xba>
 8009306:	bf00      	nop
 8009308:	2000000c 	.word	0x2000000c
 800930c:	080099fc 	.word	0x080099fc
 8009310:	08009a1c 	.word	0x08009a1c
 8009314:	080099dc 	.word	0x080099dc

08009318 <abort>:
 8009318:	b508      	push	{r3, lr}
 800931a:	2006      	movs	r0, #6
 800931c:	f000 f898 	bl	8009450 <raise>
 8009320:	2001      	movs	r0, #1
 8009322:	f7f8 fc0d 	bl	8001b40 <_exit>

08009326 <__swhatbuf_r>:
 8009326:	b570      	push	{r4, r5, r6, lr}
 8009328:	460e      	mov	r6, r1
 800932a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800932e:	2900      	cmp	r1, #0
 8009330:	b096      	sub	sp, #88	; 0x58
 8009332:	4614      	mov	r4, r2
 8009334:	461d      	mov	r5, r3
 8009336:	da08      	bge.n	800934a <__swhatbuf_r+0x24>
 8009338:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800933c:	2200      	movs	r2, #0
 800933e:	602a      	str	r2, [r5, #0]
 8009340:	061a      	lsls	r2, r3, #24
 8009342:	d410      	bmi.n	8009366 <__swhatbuf_r+0x40>
 8009344:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009348:	e00e      	b.n	8009368 <__swhatbuf_r+0x42>
 800934a:	466a      	mov	r2, sp
 800934c:	f000 f89c 	bl	8009488 <_fstat_r>
 8009350:	2800      	cmp	r0, #0
 8009352:	dbf1      	blt.n	8009338 <__swhatbuf_r+0x12>
 8009354:	9a01      	ldr	r2, [sp, #4]
 8009356:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800935a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800935e:	425a      	negs	r2, r3
 8009360:	415a      	adcs	r2, r3
 8009362:	602a      	str	r2, [r5, #0]
 8009364:	e7ee      	b.n	8009344 <__swhatbuf_r+0x1e>
 8009366:	2340      	movs	r3, #64	; 0x40
 8009368:	2000      	movs	r0, #0
 800936a:	6023      	str	r3, [r4, #0]
 800936c:	b016      	add	sp, #88	; 0x58
 800936e:	bd70      	pop	{r4, r5, r6, pc}

08009370 <__smakebuf_r>:
 8009370:	898b      	ldrh	r3, [r1, #12]
 8009372:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009374:	079d      	lsls	r5, r3, #30
 8009376:	4606      	mov	r6, r0
 8009378:	460c      	mov	r4, r1
 800937a:	d507      	bpl.n	800938c <__smakebuf_r+0x1c>
 800937c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009380:	6023      	str	r3, [r4, #0]
 8009382:	6123      	str	r3, [r4, #16]
 8009384:	2301      	movs	r3, #1
 8009386:	6163      	str	r3, [r4, #20]
 8009388:	b002      	add	sp, #8
 800938a:	bd70      	pop	{r4, r5, r6, pc}
 800938c:	ab01      	add	r3, sp, #4
 800938e:	466a      	mov	r2, sp
 8009390:	f7ff ffc9 	bl	8009326 <__swhatbuf_r>
 8009394:	9900      	ldr	r1, [sp, #0]
 8009396:	4605      	mov	r5, r0
 8009398:	4630      	mov	r0, r6
 800939a:	f7fe fd3d 	bl	8007e18 <_malloc_r>
 800939e:	b948      	cbnz	r0, 80093b4 <__smakebuf_r+0x44>
 80093a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093a4:	059a      	lsls	r2, r3, #22
 80093a6:	d4ef      	bmi.n	8009388 <__smakebuf_r+0x18>
 80093a8:	f023 0303 	bic.w	r3, r3, #3
 80093ac:	f043 0302 	orr.w	r3, r3, #2
 80093b0:	81a3      	strh	r3, [r4, #12]
 80093b2:	e7e3      	b.n	800937c <__smakebuf_r+0xc>
 80093b4:	4b0d      	ldr	r3, [pc, #52]	; (80093ec <__smakebuf_r+0x7c>)
 80093b6:	62b3      	str	r3, [r6, #40]	; 0x28
 80093b8:	89a3      	ldrh	r3, [r4, #12]
 80093ba:	6020      	str	r0, [r4, #0]
 80093bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093c0:	81a3      	strh	r3, [r4, #12]
 80093c2:	9b00      	ldr	r3, [sp, #0]
 80093c4:	6163      	str	r3, [r4, #20]
 80093c6:	9b01      	ldr	r3, [sp, #4]
 80093c8:	6120      	str	r0, [r4, #16]
 80093ca:	b15b      	cbz	r3, 80093e4 <__smakebuf_r+0x74>
 80093cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093d0:	4630      	mov	r0, r6
 80093d2:	f000 f86b 	bl	80094ac <_isatty_r>
 80093d6:	b128      	cbz	r0, 80093e4 <__smakebuf_r+0x74>
 80093d8:	89a3      	ldrh	r3, [r4, #12]
 80093da:	f023 0303 	bic.w	r3, r3, #3
 80093de:	f043 0301 	orr.w	r3, r3, #1
 80093e2:	81a3      	strh	r3, [r4, #12]
 80093e4:	89a0      	ldrh	r0, [r4, #12]
 80093e6:	4305      	orrs	r5, r0
 80093e8:	81a5      	strh	r5, [r4, #12]
 80093ea:	e7cd      	b.n	8009388 <__smakebuf_r+0x18>
 80093ec:	08008c71 	.word	0x08008c71

080093f0 <_malloc_usable_size_r>:
 80093f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093f4:	1f18      	subs	r0, r3, #4
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	bfbc      	itt	lt
 80093fa:	580b      	ldrlt	r3, [r1, r0]
 80093fc:	18c0      	addlt	r0, r0, r3
 80093fe:	4770      	bx	lr

08009400 <_raise_r>:
 8009400:	291f      	cmp	r1, #31
 8009402:	b538      	push	{r3, r4, r5, lr}
 8009404:	4604      	mov	r4, r0
 8009406:	460d      	mov	r5, r1
 8009408:	d904      	bls.n	8009414 <_raise_r+0x14>
 800940a:	2316      	movs	r3, #22
 800940c:	6003      	str	r3, [r0, #0]
 800940e:	f04f 30ff 	mov.w	r0, #4294967295
 8009412:	bd38      	pop	{r3, r4, r5, pc}
 8009414:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009416:	b112      	cbz	r2, 800941e <_raise_r+0x1e>
 8009418:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800941c:	b94b      	cbnz	r3, 8009432 <_raise_r+0x32>
 800941e:	4620      	mov	r0, r4
 8009420:	f000 f830 	bl	8009484 <_getpid_r>
 8009424:	462a      	mov	r2, r5
 8009426:	4601      	mov	r1, r0
 8009428:	4620      	mov	r0, r4
 800942a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800942e:	f000 b817 	b.w	8009460 <_kill_r>
 8009432:	2b01      	cmp	r3, #1
 8009434:	d00a      	beq.n	800944c <_raise_r+0x4c>
 8009436:	1c59      	adds	r1, r3, #1
 8009438:	d103      	bne.n	8009442 <_raise_r+0x42>
 800943a:	2316      	movs	r3, #22
 800943c:	6003      	str	r3, [r0, #0]
 800943e:	2001      	movs	r0, #1
 8009440:	e7e7      	b.n	8009412 <_raise_r+0x12>
 8009442:	2400      	movs	r4, #0
 8009444:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009448:	4628      	mov	r0, r5
 800944a:	4798      	blx	r3
 800944c:	2000      	movs	r0, #0
 800944e:	e7e0      	b.n	8009412 <_raise_r+0x12>

08009450 <raise>:
 8009450:	4b02      	ldr	r3, [pc, #8]	; (800945c <raise+0xc>)
 8009452:	4601      	mov	r1, r0
 8009454:	6818      	ldr	r0, [r3, #0]
 8009456:	f7ff bfd3 	b.w	8009400 <_raise_r>
 800945a:	bf00      	nop
 800945c:	2000000c 	.word	0x2000000c

08009460 <_kill_r>:
 8009460:	b538      	push	{r3, r4, r5, lr}
 8009462:	4d07      	ldr	r5, [pc, #28]	; (8009480 <_kill_r+0x20>)
 8009464:	2300      	movs	r3, #0
 8009466:	4604      	mov	r4, r0
 8009468:	4608      	mov	r0, r1
 800946a:	4611      	mov	r1, r2
 800946c:	602b      	str	r3, [r5, #0]
 800946e:	f7f8 fb57 	bl	8001b20 <_kill>
 8009472:	1c43      	adds	r3, r0, #1
 8009474:	d102      	bne.n	800947c <_kill_r+0x1c>
 8009476:	682b      	ldr	r3, [r5, #0]
 8009478:	b103      	cbz	r3, 800947c <_kill_r+0x1c>
 800947a:	6023      	str	r3, [r4, #0]
 800947c:	bd38      	pop	{r3, r4, r5, pc}
 800947e:	bf00      	nop
 8009480:	20000e0c 	.word	0x20000e0c

08009484 <_getpid_r>:
 8009484:	f7f8 bb44 	b.w	8001b10 <_getpid>

08009488 <_fstat_r>:
 8009488:	b538      	push	{r3, r4, r5, lr}
 800948a:	4d07      	ldr	r5, [pc, #28]	; (80094a8 <_fstat_r+0x20>)
 800948c:	2300      	movs	r3, #0
 800948e:	4604      	mov	r4, r0
 8009490:	4608      	mov	r0, r1
 8009492:	4611      	mov	r1, r2
 8009494:	602b      	str	r3, [r5, #0]
 8009496:	f7f8 fba2 	bl	8001bde <_fstat>
 800949a:	1c43      	adds	r3, r0, #1
 800949c:	d102      	bne.n	80094a4 <_fstat_r+0x1c>
 800949e:	682b      	ldr	r3, [r5, #0]
 80094a0:	b103      	cbz	r3, 80094a4 <_fstat_r+0x1c>
 80094a2:	6023      	str	r3, [r4, #0]
 80094a4:	bd38      	pop	{r3, r4, r5, pc}
 80094a6:	bf00      	nop
 80094a8:	20000e0c 	.word	0x20000e0c

080094ac <_isatty_r>:
 80094ac:	b538      	push	{r3, r4, r5, lr}
 80094ae:	4d06      	ldr	r5, [pc, #24]	; (80094c8 <_isatty_r+0x1c>)
 80094b0:	2300      	movs	r3, #0
 80094b2:	4604      	mov	r4, r0
 80094b4:	4608      	mov	r0, r1
 80094b6:	602b      	str	r3, [r5, #0]
 80094b8:	f7f8 fba1 	bl	8001bfe <_isatty>
 80094bc:	1c43      	adds	r3, r0, #1
 80094be:	d102      	bne.n	80094c6 <_isatty_r+0x1a>
 80094c0:	682b      	ldr	r3, [r5, #0]
 80094c2:	b103      	cbz	r3, 80094c6 <_isatty_r+0x1a>
 80094c4:	6023      	str	r3, [r4, #0]
 80094c6:	bd38      	pop	{r3, r4, r5, pc}
 80094c8:	20000e0c 	.word	0x20000e0c

080094cc <_init>:
 80094cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094ce:	bf00      	nop
 80094d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094d2:	bc08      	pop	{r3}
 80094d4:	469e      	mov	lr, r3
 80094d6:	4770      	bx	lr

080094d8 <_fini>:
 80094d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094da:	bf00      	nop
 80094dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094de:	bc08      	pop	{r3}
 80094e0:	469e      	mov	lr, r3
 80094e2:	4770      	bx	lr
