#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xd16750 .scope module, "ICESTORM_LC" "ICESTORM_LC" 2 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_0xd09040 .param/l "ASYNC_SR" 0 2 678, C4<0>;
P_0xd09080 .param/l "CARRY_ENABLE" 0 2 675, C4<0>;
P_0xd090c0 .param/l "DFF_ENABLE" 0 2 676, C4<0>;
P_0xd09100 .param/l "LUT_INIT" 0 2 672, C4<0000000000000000>;
P_0xd09140 .param/l "NEG_CLK" 0 2 674, C4<0>;
P_0xd09180 .param/l "SET_NORESET" 0 2 677, C4<0>;
L_0xd4f850 .functor BUFZ 1, L_0xd4f6d0, C4<0>, C4<0>, C4<0>;
o0x7f9e771d1078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f9e771880f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xd4f910 .functor XOR 1, o0x7f9e771d1078, L_0x7f9e771880f0, C4<0>, C4<0>;
L_0xd4f9d0 .functor BUFZ 1, L_0xd4f6d0, C4<0>, C4<0>, C4<0>;
o0x7f9e771d1018 .functor BUFZ 1, C4<z>; HiZ drive
v0xd0c650_0 .net "CEN", 0 0, o0x7f9e771d1018;  0 drivers
o0x7f9e771d1048 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2ba10_0 .net "CIN", 0 0, o0x7f9e771d1048;  0 drivers
v0xd2bad0_0 .net "CLK", 0 0, o0x7f9e771d1078;  0 drivers
L_0x7f9e77188018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd2bba0_0 .net "COUT", 0 0, L_0x7f9e77188018;  1 drivers
o0x7f9e771d10d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2bc60_0 .net "I0", 0 0, o0x7f9e771d10d8;  0 drivers
o0x7f9e771d1108 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2bd70_0 .net "I1", 0 0, o0x7f9e771d1108;  0 drivers
o0x7f9e771d1138 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2be30_0 .net "I2", 0 0, o0x7f9e771d1138;  0 drivers
o0x7f9e771d1168 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2bef0_0 .net "I3", 0 0, o0x7f9e771d1168;  0 drivers
v0xd2bfb0_0 .net "LO", 0 0, L_0xd4f850;  1 drivers
v0xd2c100_0 .net "O", 0 0, L_0xd4f9d0;  1 drivers
o0x7f9e771d11f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2c1c0_0 .net "SR", 0 0, o0x7f9e771d11f8;  0 drivers
v0xd2c280_0 .net *"_s11", 3 0, L_0xd4efb0;  1 drivers
v0xd2c360_0 .net *"_s15", 1 0, L_0xd4f220;  1 drivers
v0xd2c440_0 .net *"_s17", 1 0, L_0xd4f310;  1 drivers
L_0x7f9e77188060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xd2c520_0 .net/2u *"_s2", 7 0, L_0x7f9e77188060;  1 drivers
v0xd2c600_0 .net *"_s21", 0 0, L_0xd4f4f0;  1 drivers
v0xd2c6e0_0 .net *"_s23", 0 0, L_0xd4f630;  1 drivers
v0xd2c890_0 .net/2u *"_s28", 0 0, L_0x7f9e771880f0;  1 drivers
L_0x7f9e771880a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xd2c930_0 .net/2u *"_s4", 7 0, L_0x7f9e771880a8;  1 drivers
v0xd2ca10_0 .net *"_s9", 3 0, L_0xd4eec0;  1 drivers
v0xd2caf0_0 .net "lut_o", 0 0, L_0xd4f6d0;  1 drivers
v0xd2cbb0_0 .net "lut_s1", 1 0, L_0xd4f3b0;  1 drivers
v0xd2cc90_0 .net "lut_s2", 3 0, L_0xd4f050;  1 drivers
v0xd2cd70_0 .net "lut_s3", 7 0, L_0xd4ed20;  1 drivers
v0xd2ce50_0 .var "o_reg", 0 0;
v0xd2cf10_0 .net "polarized_clk", 0 0, L_0xd4f910;  1 drivers
E_0xc0bab0 .event posedge, v0xd2c1c0_0, v0xd2cf10_0;
E_0xc55d70 .event posedge, v0xd2cf10_0;
L_0xd4ed20 .functor MUXZ 8, L_0x7f9e771880a8, L_0x7f9e77188060, o0x7f9e771d1168, C4<>;
L_0xd4eec0 .part L_0xd4ed20, 4, 4;
L_0xd4efb0 .part L_0xd4ed20, 0, 4;
L_0xd4f050 .functor MUXZ 4, L_0xd4efb0, L_0xd4eec0, o0x7f9e771d1138, C4<>;
L_0xd4f220 .part L_0xd4f050, 2, 2;
L_0xd4f310 .part L_0xd4f050, 0, 2;
L_0xd4f3b0 .functor MUXZ 2, L_0xd4f310, L_0xd4f220, o0x7f9e771d1108, C4<>;
L_0xd4f4f0 .part L_0xd4f3b0, 1, 1;
L_0xd4f630 .part L_0xd4f3b0, 0, 1;
L_0xd4f6d0 .functor MUXZ 1, L_0xd4f630, L_0xd4f4f0, o0x7f9e771d10d8, C4<>;
S_0xd14ff0 .scope module, "SB_CARRY" "SB_CARRY" 2 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o0x7f9e771d1768 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f9e771d1798 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd4fa40 .functor AND 1, o0x7f9e771d1768, o0x7f9e771d1798, C4<1>, C4<1>;
L_0xd4fb40 .functor OR 1, o0x7f9e771d1768, o0x7f9e771d1798, C4<0>, C4<0>;
o0x7f9e771d1708 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd4fc80 .functor AND 1, L_0xd4fb40, o0x7f9e771d1708, C4<1>, C4<1>;
L_0xd4fd40 .functor OR 1, L_0xd4fa40, L_0xd4fc80, C4<0>, C4<0>;
v0xd2d190_0 .net "CI", 0 0, o0x7f9e771d1708;  0 drivers
v0xd2d270_0 .net "CO", 0 0, L_0xd4fd40;  1 drivers
v0xd2d330_0 .net "I0", 0 0, o0x7f9e771d1768;  0 drivers
v0xd2d3d0_0 .net "I1", 0 0, o0x7f9e771d1798;  0 drivers
v0xd2d490_0 .net *"_s0", 0 0, L_0xd4fa40;  1 drivers
v0xd2d550_0 .net *"_s2", 0 0, L_0xd4fb40;  1 drivers
v0xd2d610_0 .net *"_s4", 0 0, L_0xd4fc80;  1 drivers
S_0xd08d40 .scope module, "SB_DFF" "SB_DFF" 2 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7f9e771d1918 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2d7d0_0 .net "C", 0 0, o0x7f9e771d1918;  0 drivers
o0x7f9e771d1948 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2d8b0_0 .net "D", 0 0, o0x7f9e771d1948;  0 drivers
v0xd2d970_0 .var "Q", 0 0;
E_0xd2d750 .event posedge, v0xd2d7d0_0;
S_0xcf5ee0 .scope module, "SB_DFFE" "SB_DFFE" 2 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7f9e771d1a38 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2daf0_0 .net "C", 0 0, o0x7f9e771d1a38;  0 drivers
o0x7f9e771d1a68 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2dbd0_0 .net "D", 0 0, o0x7f9e771d1a68;  0 drivers
o0x7f9e771d1a98 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2dc90_0 .net "E", 0 0, o0x7f9e771d1a98;  0 drivers
v0xd2dd60_0 .var "Q", 0 0;
E_0xd2da90 .event posedge, v0xd2daf0_0;
S_0xcf56b0 .scope module, "SB_DFFER" "SB_DFFER" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f9e771d1bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2df50_0 .net "C", 0 0, o0x7f9e771d1bb8;  0 drivers
o0x7f9e771d1be8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2e030_0 .net "D", 0 0, o0x7f9e771d1be8;  0 drivers
o0x7f9e771d1c18 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2e0f0_0 .net "E", 0 0, o0x7f9e771d1c18;  0 drivers
v0xd2e190_0 .var "Q", 0 0;
o0x7f9e771d1c78 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2e250_0 .net "R", 0 0, o0x7f9e771d1c78;  0 drivers
E_0xd2ded0 .event posedge, v0xd2e250_0, v0xd2df50_0;
S_0xce31f0 .scope module, "SB_DFFES" "SB_DFFES" 2 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f9e771d1d98 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2e480_0 .net "C", 0 0, o0x7f9e771d1d98;  0 drivers
o0x7f9e771d1dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2e560_0 .net "D", 0 0, o0x7f9e771d1dc8;  0 drivers
o0x7f9e771d1df8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2e620_0 .net "E", 0 0, o0x7f9e771d1df8;  0 drivers
v0xd2e6c0_0 .var "Q", 0 0;
o0x7f9e771d1e58 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2e780_0 .net "S", 0 0, o0x7f9e771d1e58;  0 drivers
E_0xd2e400 .event posedge, v0xd2e780_0, v0xd2e480_0;
S_0xcc88f0 .scope module, "SB_DFFESR" "SB_DFFESR" 2 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f9e771d1f78 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2e9b0_0 .net "C", 0 0, o0x7f9e771d1f78;  0 drivers
o0x7f9e771d1fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2ea90_0 .net "D", 0 0, o0x7f9e771d1fa8;  0 drivers
o0x7f9e771d1fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2eb50_0 .net "E", 0 0, o0x7f9e771d1fd8;  0 drivers
v0xd2ebf0_0 .var "Q", 0 0;
o0x7f9e771d2038 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2ecb0_0 .net "R", 0 0, o0x7f9e771d2038;  0 drivers
E_0xd2e930 .event posedge, v0xd2e9b0_0;
S_0xcbf820 .scope module, "SB_DFFESS" "SB_DFFESS" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f9e771d2158 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2eee0_0 .net "C", 0 0, o0x7f9e771d2158;  0 drivers
o0x7f9e771d2188 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2efc0_0 .net "D", 0 0, o0x7f9e771d2188;  0 drivers
o0x7f9e771d21b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2f080_0 .net "E", 0 0, o0x7f9e771d21b8;  0 drivers
v0xd2f120_0 .var "Q", 0 0;
o0x7f9e771d2218 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2f1e0_0 .net "S", 0 0, o0x7f9e771d2218;  0 drivers
E_0xd2ee60 .event posedge, v0xd2eee0_0;
S_0xc90930 .scope module, "SB_DFFN" "SB_DFFN" 2 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7f9e771d2338 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2f410_0 .net "C", 0 0, o0x7f9e771d2338;  0 drivers
o0x7f9e771d2368 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2f4f0_0 .net "D", 0 0, o0x7f9e771d2368;  0 drivers
v0xd2f5b0_0 .var "Q", 0 0;
E_0xd2f390 .event negedge, v0xd2f410_0;
S_0xd17ee0 .scope module, "SB_DFFNE" "SB_DFFNE" 2 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7f9e771d2458 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2f730_0 .net "C", 0 0, o0x7f9e771d2458;  0 drivers
o0x7f9e771d2488 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2f810_0 .net "D", 0 0, o0x7f9e771d2488;  0 drivers
o0x7f9e771d24b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2f8d0_0 .net "E", 0 0, o0x7f9e771d24b8;  0 drivers
v0xd2f9a0_0 .var "Q", 0 0;
E_0xd2f6d0 .event negedge, v0xd2f730_0;
S_0xd0c9b0 .scope module, "SB_DFFNER" "SB_DFFNER" 2 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f9e771d25d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2fb90_0 .net "C", 0 0, o0x7f9e771d25d8;  0 drivers
o0x7f9e771d2608 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2fc70_0 .net "D", 0 0, o0x7f9e771d2608;  0 drivers
o0x7f9e771d2638 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2fd30_0 .net "E", 0 0, o0x7f9e771d2638;  0 drivers
v0xd2fdd0_0 .var "Q", 0 0;
o0x7f9e771d2698 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2fe90_0 .net "R", 0 0, o0x7f9e771d2698;  0 drivers
E_0xd2fb10/0 .event negedge, v0xd2fb90_0;
E_0xd2fb10/1 .event posedge, v0xd2fe90_0;
E_0xd2fb10 .event/or E_0xd2fb10/0, E_0xd2fb10/1;
S_0xcf6a70 .scope module, "SB_DFFNES" "SB_DFFNES" 2 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f9e771d27b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd300c0_0 .net "C", 0 0, o0x7f9e771d27b8;  0 drivers
o0x7f9e771d27e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd301a0_0 .net "D", 0 0, o0x7f9e771d27e8;  0 drivers
o0x7f9e771d2818 .functor BUFZ 1, C4<z>; HiZ drive
v0xd30260_0 .net "E", 0 0, o0x7f9e771d2818;  0 drivers
v0xd30300_0 .var "Q", 0 0;
o0x7f9e771d2878 .functor BUFZ 1, C4<z>; HiZ drive
v0xd303c0_0 .net "S", 0 0, o0x7f9e771d2878;  0 drivers
E_0xd30040/0 .event negedge, v0xd300c0_0;
E_0xd30040/1 .event posedge, v0xd303c0_0;
E_0xd30040 .event/or E_0xd30040/0, E_0xd30040/1;
S_0xcf6680 .scope module, "SB_DFFNESR" "SB_DFFNESR" 2 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f9e771d2998 .functor BUFZ 1, C4<z>; HiZ drive
v0xd305f0_0 .net "C", 0 0, o0x7f9e771d2998;  0 drivers
o0x7f9e771d29c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd306d0_0 .net "D", 0 0, o0x7f9e771d29c8;  0 drivers
o0x7f9e771d29f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd30790_0 .net "E", 0 0, o0x7f9e771d29f8;  0 drivers
v0xd30830_0 .var "Q", 0 0;
o0x7f9e771d2a58 .functor BUFZ 1, C4<z>; HiZ drive
v0xd308f0_0 .net "R", 0 0, o0x7f9e771d2a58;  0 drivers
E_0xd30570 .event negedge, v0xd305f0_0;
S_0xcf5a40 .scope module, "SB_DFFNESS" "SB_DFFNESS" 2 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f9e771d2b78 .functor BUFZ 1, C4<z>; HiZ drive
v0xd30b20_0 .net "C", 0 0, o0x7f9e771d2b78;  0 drivers
o0x7f9e771d2ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd30c00_0 .net "D", 0 0, o0x7f9e771d2ba8;  0 drivers
o0x7f9e771d2bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd30cc0_0 .net "E", 0 0, o0x7f9e771d2bd8;  0 drivers
v0xd30d60_0 .var "Q", 0 0;
o0x7f9e771d2c38 .functor BUFZ 1, C4<z>; HiZ drive
v0xd30e20_0 .net "S", 0 0, o0x7f9e771d2c38;  0 drivers
E_0xd30aa0 .event negedge, v0xd30b20_0;
S_0xce3590 .scope module, "SB_DFFNR" "SB_DFFNR" 2 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f9e771d2d58 .functor BUFZ 1, C4<z>; HiZ drive
v0xd31050_0 .net "C", 0 0, o0x7f9e771d2d58;  0 drivers
o0x7f9e771d2d88 .functor BUFZ 1, C4<z>; HiZ drive
v0xd31130_0 .net "D", 0 0, o0x7f9e771d2d88;  0 drivers
v0xd311f0_0 .var "Q", 0 0;
o0x7f9e771d2de8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd31290_0 .net "R", 0 0, o0x7f9e771d2de8;  0 drivers
E_0xd30fd0/0 .event negedge, v0xd31050_0;
E_0xd30fd0/1 .event posedge, v0xd31290_0;
E_0xd30fd0 .event/or E_0xd30fd0/0, E_0xd30fd0/1;
S_0xcd0360 .scope module, "SB_DFFNS" "SB_DFFNS" 2 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f9e771d2ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd31480_0 .net "C", 0 0, o0x7f9e771d2ed8;  0 drivers
o0x7f9e771d2f08 .functor BUFZ 1, C4<z>; HiZ drive
v0xd31560_0 .net "D", 0 0, o0x7f9e771d2f08;  0 drivers
v0xd31620_0 .var "Q", 0 0;
o0x7f9e771d2f68 .functor BUFZ 1, C4<z>; HiZ drive
v0xd316c0_0 .net "S", 0 0, o0x7f9e771d2f68;  0 drivers
E_0xd31400/0 .event negedge, v0xd31480_0;
E_0xd31400/1 .event posedge, v0xd316c0_0;
E_0xd31400 .event/or E_0xd31400/0, E_0xd31400/1;
S_0xccff80 .scope module, "SB_DFFNSR" "SB_DFFNSR" 2 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f9e771d3058 .functor BUFZ 1, C4<z>; HiZ drive
v0xd318b0_0 .net "C", 0 0, o0x7f9e771d3058;  0 drivers
o0x7f9e771d3088 .functor BUFZ 1, C4<z>; HiZ drive
v0xd31990_0 .net "D", 0 0, o0x7f9e771d3088;  0 drivers
v0xd31a50_0 .var "Q", 0 0;
o0x7f9e771d30e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd31af0_0 .net "R", 0 0, o0x7f9e771d30e8;  0 drivers
E_0xd31830 .event negedge, v0xd318b0_0;
S_0xccfb30 .scope module, "SB_DFFNSS" "SB_DFFNSS" 2 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f9e771d31d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd31ce0_0 .net "C", 0 0, o0x7f9e771d31d8;  0 drivers
o0x7f9e771d3208 .functor BUFZ 1, C4<z>; HiZ drive
v0xd31dc0_0 .net "D", 0 0, o0x7f9e771d3208;  0 drivers
v0xd31e80_0 .var "Q", 0 0;
o0x7f9e771d3268 .functor BUFZ 1, C4<z>; HiZ drive
v0xd31f20_0 .net "S", 0 0, o0x7f9e771d3268;  0 drivers
E_0xd31c60 .event negedge, v0xd31ce0_0;
S_0xccf7d0 .scope module, "SB_DFFR" "SB_DFFR" 2 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f9e771d3358 .functor BUFZ 1, C4<z>; HiZ drive
v0xd32110_0 .net "C", 0 0, o0x7f9e771d3358;  0 drivers
o0x7f9e771d3388 .functor BUFZ 1, C4<z>; HiZ drive
v0xd321f0_0 .net "D", 0 0, o0x7f9e771d3388;  0 drivers
v0xd322b0_0 .var "Q", 0 0;
o0x7f9e771d33e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd32350_0 .net "R", 0 0, o0x7f9e771d33e8;  0 drivers
E_0xd32090 .event posedge, v0xd32350_0, v0xd32110_0;
S_0xcca430 .scope module, "SB_DFFS" "SB_DFFS" 2 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f9e771d34d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd32540_0 .net "C", 0 0, o0x7f9e771d34d8;  0 drivers
o0x7f9e771d3508 .functor BUFZ 1, C4<z>; HiZ drive
v0xd32620_0 .net "D", 0 0, o0x7f9e771d3508;  0 drivers
v0xd326e0_0 .var "Q", 0 0;
o0x7f9e771d3568 .functor BUFZ 1, C4<z>; HiZ drive
v0xd32780_0 .net "S", 0 0, o0x7f9e771d3568;  0 drivers
E_0xd324c0 .event posedge, v0xd32780_0, v0xd32540_0;
S_0xcca050 .scope module, "SB_DFFSR" "SB_DFFSR" 2 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f9e771d3658 .functor BUFZ 1, C4<z>; HiZ drive
v0xd32970_0 .net "C", 0 0, o0x7f9e771d3658;  0 drivers
o0x7f9e771d3688 .functor BUFZ 1, C4<z>; HiZ drive
v0xd32a50_0 .net "D", 0 0, o0x7f9e771d3688;  0 drivers
v0xd32b10_0 .var "Q", 0 0;
o0x7f9e771d36e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd32bb0_0 .net "R", 0 0, o0x7f9e771d36e8;  0 drivers
E_0xd328f0 .event posedge, v0xd32970_0;
S_0xcbde10 .scope module, "SB_DFFSS" "SB_DFFSS" 2 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f9e771d37d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd32da0_0 .net "C", 0 0, o0x7f9e771d37d8;  0 drivers
o0x7f9e771d3808 .functor BUFZ 1, C4<z>; HiZ drive
v0xd32e80_0 .net "D", 0 0, o0x7f9e771d3808;  0 drivers
v0xd32f40_0 .var "Q", 0 0;
o0x7f9e771d3868 .functor BUFZ 1, C4<z>; HiZ drive
v0xd32fe0_0 .net "S", 0 0, o0x7f9e771d3868;  0 drivers
E_0xd32d20 .event posedge, v0xd32da0_0;
S_0xcbd8e0 .scope module, "SB_GB" "SB_GB" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o0x7f9e771d3988 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd4fe50 .functor BUFZ 1, o0x7f9e771d3988, C4<0>, C4<0>, C4<0>;
v0xd33150_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0xd4fe50;  1 drivers
v0xd33230_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0x7f9e771d3988;  0 drivers
S_0xcbd240 .scope module, "SB_GB_IO" "SB_GB_IO" 2 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_0xd0e340 .param/str "IO_STANDARD" 0 2 89, "SB_LVCMOS";
P_0xd0e380 .param/l "NEG_TRIGGER" 0 2 88, C4<0>;
P_0xd0e3c0 .param/l "PIN_TYPE" 0 2 86, C4<000000>;
P_0xd0e400 .param/l "PULLUP" 0 2 87, C4<0>;
o0x7f9e771d3bc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd4fef0 .functor BUFZ 1, o0x7f9e771d3bc8, C4<0>, C4<0>, C4<0>;
o0x7f9e771d3a18 .functor BUFZ 1, C4<z>; HiZ drive
v0xd35050_0 .net "CLOCK_ENABLE", 0 0, o0x7f9e771d3a18;  0 drivers
v0xd35110_0 .net "D_IN_0", 0 0, L_0xd4ffe0;  1 drivers
v0xd351e0_0 .net "D_IN_1", 0 0, L_0xd500a0;  1 drivers
o0x7f9e771d3aa8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd352e0_0 .net "D_OUT_0", 0 0, o0x7f9e771d3aa8;  0 drivers
o0x7f9e771d3ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd353b0_0 .net "D_OUT_1", 0 0, o0x7f9e771d3ad8;  0 drivers
v0xd35450_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0xd4fef0;  1 drivers
o0x7f9e771d3b08 .functor BUFZ 1, C4<z>; HiZ drive
v0xd354f0_0 .net "INPUT_CLK", 0 0, o0x7f9e771d3b08;  0 drivers
o0x7f9e771d3b38 .functor BUFZ 1, C4<z>; HiZ drive
v0xd355c0_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f9e771d3b38;  0 drivers
o0x7f9e771d3b68 .functor BUFZ 1, C4<z>; HiZ drive
v0xd35690_0 .net "OUTPUT_CLK", 0 0, o0x7f9e771d3b68;  0 drivers
o0x7f9e771d3b98 .functor BUFZ 1, C4<z>; HiZ drive
v0xd357f0_0 .net "OUTPUT_ENABLE", 0 0, o0x7f9e771d3b98;  0 drivers
v0xd358c0_0 .net "PACKAGE_PIN", 0 0, o0x7f9e771d3bc8;  0 drivers
S_0xd33350 .scope module, "IO" "SB_IO" 2 98, 2 7 0, S_0xcbd240;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_0xd33520 .param/str "IO_STANDARD" 0 2 22, "SB_LVCMOS";
P_0xd33560 .param/l "NEG_TRIGGER" 0 2 21, C4<0>;
P_0xd335a0 .param/l "PIN_TYPE" 0 2 19, C4<000000>;
P_0xd335e0 .param/l "PULLUP" 0 2 20, C4<0>;
L_0xd4ffe0 .functor BUFZ 1, v0xd346a0_0, C4<0>, C4<0>, C4<0>;
L_0xd500a0 .functor BUFZ 1, v0xd34760_0, C4<0>, C4<0>, C4<0>;
v0xd33e10_0 .net "CLOCK_ENABLE", 0 0, o0x7f9e771d3a18;  alias, 0 drivers
v0xd33ef0_0 .net "D_IN_0", 0 0, L_0xd4ffe0;  alias, 1 drivers
v0xd33fb0_0 .net "D_IN_1", 0 0, L_0xd500a0;  alias, 1 drivers
v0xd34080_0 .net "D_OUT_0", 0 0, o0x7f9e771d3aa8;  alias, 0 drivers
v0xd34140_0 .net "D_OUT_1", 0 0, o0x7f9e771d3ad8;  alias, 0 drivers
v0xd34250_0 .net "INPUT_CLK", 0 0, o0x7f9e771d3b08;  alias, 0 drivers
v0xd34310_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f9e771d3b38;  alias, 0 drivers
v0xd343d0_0 .net "OUTPUT_CLK", 0 0, o0x7f9e771d3b68;  alias, 0 drivers
v0xd34490_0 .net "OUTPUT_ENABLE", 0 0, o0x7f9e771d3b98;  alias, 0 drivers
v0xd345e0_0 .net "PACKAGE_PIN", 0 0, o0x7f9e771d3bc8;  alias, 0 drivers
v0xd346a0_0 .var "din_0", 0 0;
v0xd34760_0 .var "din_1", 0 0;
v0xd34820_0 .var "din_q_0", 0 0;
v0xd348e0_0 .var "din_q_1", 0 0;
v0xd349a0_0 .var "dout", 0 0;
v0xd34a60_0 .var "dout_q_0", 0 0;
v0xd34b20_0 .var "dout_q_1", 0 0;
v0xd34cd0_0 .var "outclk_delayed_1", 0 0;
v0xd34d70_0 .var "outclk_delayed_2", 0 0;
v0xd34e10_0 .var "outena_q", 0 0;
E_0xd336b0 .event edge, v0xd34d70_0, v0xd34a60_0, v0xd34b20_0;
E_0xd339a0 .event edge, v0xd34cd0_0;
E_0xd33a00 .event edge, v0xd343d0_0;
E_0xd33a60 .event edge, v0xd34310_0, v0xd34820_0, v0xd348e0_0;
S_0xd33aa0 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0xd33350;
 .timescale 0 0;
E_0xd33c90 .event posedge, v0xd343d0_0;
E_0xd33d10 .event negedge, v0xd343d0_0;
E_0xd33d70 .event negedge, v0xd34250_0;
E_0xd33dd0 .event posedge, v0xd34250_0;
S_0xcbcd20 .scope module, "SB_LUT4" "SB_LUT4" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_0xc005f0 .param/l "LUT_INIT" 0 2 122, C4<0000000000000000>;
o0x7f9e771d41f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd359b0_0 .net "I0", 0 0, o0x7f9e771d41f8;  0 drivers
o0x7f9e771d4228 .functor BUFZ 1, C4<z>; HiZ drive
v0xd35a90_0 .net "I1", 0 0, o0x7f9e771d4228;  0 drivers
o0x7f9e771d4258 .functor BUFZ 1, C4<z>; HiZ drive
v0xd35b50_0 .net "I2", 0 0, o0x7f9e771d4258;  0 drivers
o0x7f9e771d4288 .functor BUFZ 1, C4<z>; HiZ drive
v0xd35c20_0 .net "I3", 0 0, o0x7f9e771d4288;  0 drivers
v0xd35ce0_0 .net "O", 0 0, L_0xd50b30;  1 drivers
L_0x7f9e77188138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xd35da0_0 .net/2u *"_s0", 7 0, L_0x7f9e77188138;  1 drivers
v0xd35e80_0 .net *"_s13", 1 0, L_0xd50680;  1 drivers
v0xd35f60_0 .net *"_s15", 1 0, L_0xd50770;  1 drivers
v0xd36040_0 .net *"_s19", 0 0, L_0xd50950;  1 drivers
L_0x7f9e77188180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xd361b0_0 .net/2u *"_s2", 7 0, L_0x7f9e77188180;  1 drivers
v0xd36290_0 .net *"_s21", 0 0, L_0xd50a90;  1 drivers
v0xd36370_0 .net *"_s7", 3 0, L_0xd50350;  1 drivers
v0xd36450_0 .net *"_s9", 3 0, L_0xd50440;  1 drivers
v0xd36530_0 .net "s1", 1 0, L_0xd50810;  1 drivers
v0xd36610_0 .net "s2", 3 0, L_0xd504e0;  1 drivers
v0xd366f0_0 .net "s3", 7 0, L_0xd501b0;  1 drivers
L_0xd501b0 .functor MUXZ 8, L_0x7f9e77188180, L_0x7f9e77188138, o0x7f9e771d4288, C4<>;
L_0xd50350 .part L_0xd501b0, 4, 4;
L_0xd50440 .part L_0xd501b0, 0, 4;
L_0xd504e0 .functor MUXZ 4, L_0xd50440, L_0xd50350, o0x7f9e771d4258, C4<>;
L_0xd50680 .part L_0xd504e0, 2, 2;
L_0xd50770 .part L_0xd504e0, 0, 2;
L_0xd50810 .functor MUXZ 2, L_0xd50770, L_0xd50680, o0x7f9e771d4228, C4<>;
L_0xd50950 .part L_0xd50810, 1, 1;
L_0xd50a90 .part L_0xd50810, 0, 1;
L_0xd50b30 .functor MUXZ 1, L_0xd50a90, L_0xd50950, o0x7f9e771d41f8, C4<>;
S_0xcbbea0 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 2 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0xc5f560 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 823, "FIXED";
P_0xc5f5a0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 824, "FIXED";
P_0xc5f5e0 .param/l "DIVF" 0 2 831, C4<0000000>;
P_0xc5f620 .param/l "DIVQ" 0 2 832, C4<000>;
P_0xc5f660 .param/l "DIVR" 0 2 830, C4<0000>;
P_0xc5f6a0 .param/l "ENABLE_ICEGATE_PORTA" 0 2 834, C4<0>;
P_0xc5f6e0 .param/l "ENABLE_ICEGATE_PORTB" 0 2 835, C4<0>;
P_0xc5f720 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 837, +C4<00000000000000000000000000000001>;
P_0xc5f760 .param/l "FDA_FEEDBACK" 0 2 826, C4<0000>;
P_0xc5f7a0 .param/l "FDA_RELATIVE" 0 2 827, C4<0000>;
P_0xc5f7e0 .param/str "FEEDBACK_PATH" 0 2 822, "SIMPLE";
P_0xc5f820 .param/l "FILTER_RANGE" 0 2 833, C4<000>;
P_0xc5f860 .param/str "PLLOUT_SELECT_PORTA" 0 2 828, "GENCLK";
P_0xc5f8a0 .param/str "PLLOUT_SELECT_PORTB" 0 2 829, "GENCLK";
P_0xc5f8e0 .param/l "SHIFTREG_DIV_MODE" 0 2 825, C4<0>;
P_0xc5f920 .param/l "TEST_MODE" 0 2 836, C4<0>;
o0x7f9e771d45e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd36870_0 .net "BYPASS", 0 0, o0x7f9e771d45e8;  0 drivers
o0x7f9e771d4618 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xd36950_0 .net "DYNAMICDELAY", 7 0, o0x7f9e771d4618;  0 drivers
o0x7f9e771d4648 .functor BUFZ 1, C4<z>; HiZ drive
v0xd36a30_0 .net "EXTFEEDBACK", 0 0, o0x7f9e771d4648;  0 drivers
o0x7f9e771d4678 .functor BUFZ 1, C4<z>; HiZ drive
v0xd36ad0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f9e771d4678;  0 drivers
o0x7f9e771d46a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd36b90_0 .net "LOCK", 0 0, o0x7f9e771d46a8;  0 drivers
o0x7f9e771d46d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd36c50_0 .net "PLLOUTCOREA", 0 0, o0x7f9e771d46d8;  0 drivers
o0x7f9e771d4708 .functor BUFZ 1, C4<z>; HiZ drive
v0xd36d10_0 .net "PLLOUTCOREB", 0 0, o0x7f9e771d4708;  0 drivers
o0x7f9e771d4738 .functor BUFZ 1, C4<z>; HiZ drive
v0xd36dd0_0 .net "PLLOUTGLOBALA", 0 0, o0x7f9e771d4738;  0 drivers
o0x7f9e771d4768 .functor BUFZ 1, C4<z>; HiZ drive
v0xd36e90_0 .net "PLLOUTGLOBALB", 0 0, o0x7f9e771d4768;  0 drivers
o0x7f9e771d4798 .functor BUFZ 1, C4<z>; HiZ drive
v0xd36fe0_0 .net "REFERENCECLK", 0 0, o0x7f9e771d4798;  0 drivers
o0x7f9e771d47c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd370a0_0 .net "RESETB", 0 0, o0x7f9e771d47c8;  0 drivers
o0x7f9e771d47f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd37160_0 .net "SCLK", 0 0, o0x7f9e771d47f8;  0 drivers
o0x7f9e771d4828 .functor BUFZ 1, C4<z>; HiZ drive
v0xd37220_0 .net "SDI", 0 0, o0x7f9e771d4828;  0 drivers
o0x7f9e771d4858 .functor BUFZ 1, C4<z>; HiZ drive
v0xd372e0_0 .net "SDO", 0 0, o0x7f9e771d4858;  0 drivers
S_0xcbb1c0 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 2 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0xd1a010 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 858, "FIXED";
P_0xd1a050 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 859, "FIXED";
P_0xd1a090 .param/l "DIVF" 0 2 866, C4<0000000>;
P_0xd1a0d0 .param/l "DIVQ" 0 2 867, C4<000>;
P_0xd1a110 .param/l "DIVR" 0 2 865, C4<0000>;
P_0xd1a150 .param/l "ENABLE_ICEGATE_PORTA" 0 2 869, C4<0>;
P_0xd1a190 .param/l "ENABLE_ICEGATE_PORTB" 0 2 870, C4<0>;
P_0xd1a1d0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 872, +C4<00000000000000000000000000000001>;
P_0xd1a210 .param/l "FDA_FEEDBACK" 0 2 861, C4<0000>;
P_0xd1a250 .param/l "FDA_RELATIVE" 0 2 862, C4<0000>;
P_0xd1a290 .param/str "FEEDBACK_PATH" 0 2 857, "SIMPLE";
P_0xd1a2d0 .param/l "FILTER_RANGE" 0 2 868, C4<000>;
P_0xd1a310 .param/str "PLLOUT_SELECT_PORTA" 0 2 863, "GENCLK";
P_0xd1a350 .param/str "PLLOUT_SELECT_PORTB" 0 2 864, "GENCLK";
P_0xd1a390 .param/l "SHIFTREG_DIV_MODE" 0 2 860, C4<00>;
P_0xd1a3d0 .param/l "TEST_MODE" 0 2 871, C4<0>;
o0x7f9e771d4b28 .functor BUFZ 1, C4<z>; HiZ drive
v0xd375e0_0 .net "BYPASS", 0 0, o0x7f9e771d4b28;  0 drivers
o0x7f9e771d4b58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xd37680_0 .net "DYNAMICDELAY", 7 0, o0x7f9e771d4b58;  0 drivers
o0x7f9e771d4b88 .functor BUFZ 1, C4<z>; HiZ drive
v0xd37720_0 .net "EXTFEEDBACK", 0 0, o0x7f9e771d4b88;  0 drivers
o0x7f9e771d4bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd377c0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f9e771d4bb8;  0 drivers
o0x7f9e771d4be8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd37880_0 .net "LOCK", 0 0, o0x7f9e771d4be8;  0 drivers
o0x7f9e771d4c18 .functor BUFZ 1, C4<z>; HiZ drive
v0xd37940_0 .net "PACKAGEPIN", 0 0, o0x7f9e771d4c18;  0 drivers
o0x7f9e771d4c48 .functor BUFZ 1, C4<z>; HiZ drive
v0xd37a00_0 .net "PLLOUTCOREA", 0 0, o0x7f9e771d4c48;  0 drivers
o0x7f9e771d4c78 .functor BUFZ 1, C4<z>; HiZ drive
v0xd37ac0_0 .net "PLLOUTCOREB", 0 0, o0x7f9e771d4c78;  0 drivers
o0x7f9e771d4ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd37b80_0 .net "PLLOUTGLOBALA", 0 0, o0x7f9e771d4ca8;  0 drivers
o0x7f9e771d4cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd37cd0_0 .net "PLLOUTGLOBALB", 0 0, o0x7f9e771d4cd8;  0 drivers
o0x7f9e771d4d08 .functor BUFZ 1, C4<z>; HiZ drive
v0xd37d90_0 .net "RESETB", 0 0, o0x7f9e771d4d08;  0 drivers
o0x7f9e771d4d38 .functor BUFZ 1, C4<z>; HiZ drive
v0xd37e50_0 .net "SCLK", 0 0, o0x7f9e771d4d38;  0 drivers
o0x7f9e771d4d68 .functor BUFZ 1, C4<z>; HiZ drive
v0xd37f10_0 .net "SDI", 0 0, o0x7f9e771d4d68;  0 drivers
o0x7f9e771d4d98 .functor BUFZ 1, C4<z>; HiZ drive
v0xd37fd0_0 .net "SDO", 0 0, o0x7f9e771d4d98;  0 drivers
S_0xd0c460 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 2 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0xc62f00 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 789, "FIXED";
P_0xc62f40 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 790, "FIXED";
P_0xc62f80 .param/l "DIVF" 0 2 796, C4<0000000>;
P_0xc62fc0 .param/l "DIVQ" 0 2 797, C4<000>;
P_0xc63000 .param/l "DIVR" 0 2 795, C4<0000>;
P_0xc63040 .param/l "ENABLE_ICEGATE_PORTA" 0 2 799, C4<0>;
P_0xc63080 .param/l "ENABLE_ICEGATE_PORTB" 0 2 800, C4<0>;
P_0xc630c0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 802, +C4<00000000000000000000000000000001>;
P_0xc63100 .param/l "FDA_FEEDBACK" 0 2 792, C4<0000>;
P_0xc63140 .param/l "FDA_RELATIVE" 0 2 793, C4<0000>;
P_0xc63180 .param/str "FEEDBACK_PATH" 0 2 788, "SIMPLE";
P_0xc631c0 .param/l "FILTER_RANGE" 0 2 798, C4<000>;
P_0xc63200 .param/str "PLLOUT_SELECT_PORTB" 0 2 794, "GENCLK";
P_0xc63240 .param/l "SHIFTREG_DIV_MODE" 0 2 791, C4<0>;
P_0xc63280 .param/l "TEST_MODE" 0 2 801, C4<0>;
o0x7f9e771d5068 .functor BUFZ 1, C4<z>; HiZ drive
v0xd382d0_0 .net "BYPASS", 0 0, o0x7f9e771d5068;  0 drivers
o0x7f9e771d5098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xd38370_0 .net "DYNAMICDELAY", 7 0, o0x7f9e771d5098;  0 drivers
o0x7f9e771d50c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd38410_0 .net "EXTFEEDBACK", 0 0, o0x7f9e771d50c8;  0 drivers
o0x7f9e771d50f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd384b0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f9e771d50f8;  0 drivers
o0x7f9e771d5128 .functor BUFZ 1, C4<z>; HiZ drive
v0xd38570_0 .net "LOCK", 0 0, o0x7f9e771d5128;  0 drivers
o0x7f9e771d5158 .functor BUFZ 1, C4<z>; HiZ drive
v0xd38630_0 .net "PACKAGEPIN", 0 0, o0x7f9e771d5158;  0 drivers
o0x7f9e771d5188 .functor BUFZ 1, C4<z>; HiZ drive
v0xd386f0_0 .net "PLLOUTCOREA", 0 0, o0x7f9e771d5188;  0 drivers
o0x7f9e771d51b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd387b0_0 .net "PLLOUTCOREB", 0 0, o0x7f9e771d51b8;  0 drivers
o0x7f9e771d51e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd38870_0 .net "PLLOUTGLOBALA", 0 0, o0x7f9e771d51e8;  0 drivers
o0x7f9e771d5218 .functor BUFZ 1, C4<z>; HiZ drive
v0xd389c0_0 .net "PLLOUTGLOBALB", 0 0, o0x7f9e771d5218;  0 drivers
o0x7f9e771d5248 .functor BUFZ 1, C4<z>; HiZ drive
v0xd38a80_0 .net "RESETB", 0 0, o0x7f9e771d5248;  0 drivers
o0x7f9e771d5278 .functor BUFZ 1, C4<z>; HiZ drive
v0xd38b40_0 .net "SCLK", 0 0, o0x7f9e771d5278;  0 drivers
o0x7f9e771d52a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd38c00_0 .net "SDI", 0 0, o0x7f9e771d52a8;  0 drivers
o0x7f9e771d52d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd38cc0_0 .net "SDO", 0 0, o0x7f9e771d52d8;  0 drivers
S_0xba7820 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 2 710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0xd19510 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 725, "FIXED";
P_0xd19550 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 726, "FIXED";
P_0xd19590 .param/l "DIVF" 0 2 732, C4<0000000>;
P_0xd195d0 .param/l "DIVQ" 0 2 733, C4<000>;
P_0xd19610 .param/l "DIVR" 0 2 731, C4<0000>;
P_0xd19650 .param/l "ENABLE_ICEGATE" 0 2 735, C4<0>;
P_0xd19690 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 737, +C4<00000000000000000000000000000001>;
P_0xd196d0 .param/l "FDA_FEEDBACK" 0 2 728, C4<0000>;
P_0xd19710 .param/l "FDA_RELATIVE" 0 2 729, C4<0000>;
P_0xd19750 .param/str "FEEDBACK_PATH" 0 2 724, "SIMPLE";
P_0xd19790 .param/l "FILTER_RANGE" 0 2 734, C4<000>;
P_0xd197d0 .param/str "PLLOUT_SELECT" 0 2 730, "GENCLK";
P_0xd19810 .param/l "SHIFTREG_DIV_MODE" 0 2 727, C4<0>;
P_0xd19850 .param/l "TEST_MODE" 0 2 736, C4<0>;
o0x7f9e771d55a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd38fc0_0 .net "BYPASS", 0 0, o0x7f9e771d55a8;  0 drivers
o0x7f9e771d55d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xd39060_0 .net "DYNAMICDELAY", 7 0, o0x7f9e771d55d8;  0 drivers
o0x7f9e771d5608 .functor BUFZ 1, C4<z>; HiZ drive
v0xd39100_0 .net "EXTFEEDBACK", 0 0, o0x7f9e771d5608;  0 drivers
o0x7f9e771d5638 .functor BUFZ 1, C4<z>; HiZ drive
v0xd391a0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f9e771d5638;  0 drivers
o0x7f9e771d5668 .functor BUFZ 1, C4<z>; HiZ drive
v0xd39260_0 .net "LOCK", 0 0, o0x7f9e771d5668;  0 drivers
o0x7f9e771d5698 .functor BUFZ 1, C4<z>; HiZ drive
v0xd39320_0 .net "PLLOUTCORE", 0 0, o0x7f9e771d5698;  0 drivers
o0x7f9e771d56c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd393e0_0 .net "PLLOUTGLOBAL", 0 0, o0x7f9e771d56c8;  0 drivers
o0x7f9e771d56f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd394a0_0 .net "REFERENCECLK", 0 0, o0x7f9e771d56f8;  0 drivers
o0x7f9e771d5728 .functor BUFZ 1, C4<z>; HiZ drive
v0xd39560_0 .net "RESETB", 0 0, o0x7f9e771d5728;  0 drivers
o0x7f9e771d5758 .functor BUFZ 1, C4<z>; HiZ drive
v0xd396b0_0 .net "SCLK", 0 0, o0x7f9e771d5758;  0 drivers
o0x7f9e771d5788 .functor BUFZ 1, C4<z>; HiZ drive
v0xd39770_0 .net "SDI", 0 0, o0x7f9e771d5788;  0 drivers
o0x7f9e771d57b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd39830_0 .net "SDO", 0 0, o0x7f9e771d57b8;  0 drivers
S_0xd13840 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 2 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0xc4a920 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 756, "FIXED";
P_0xc4a960 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 757, "FIXED";
P_0xc4a9a0 .param/l "DIVF" 0 2 763, C4<0000000>;
P_0xc4a9e0 .param/l "DIVQ" 0 2 764, C4<000>;
P_0xc4aa20 .param/l "DIVR" 0 2 762, C4<0000>;
P_0xc4aa60 .param/l "ENABLE_ICEGATE" 0 2 766, C4<0>;
P_0xc4aaa0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 768, +C4<00000000000000000000000000000001>;
P_0xc4aae0 .param/l "FDA_FEEDBACK" 0 2 759, C4<0000>;
P_0xc4ab20 .param/l "FDA_RELATIVE" 0 2 760, C4<0000>;
P_0xc4ab60 .param/str "FEEDBACK_PATH" 0 2 755, "SIMPLE";
P_0xc4aba0 .param/l "FILTER_RANGE" 0 2 765, C4<000>;
P_0xc4abe0 .param/str "PLLOUT_SELECT" 0 2 761, "GENCLK";
P_0xc4ac20 .param/l "SHIFTREG_DIV_MODE" 0 2 758, C4<0>;
P_0xc4ac60 .param/l "TEST_MODE" 0 2 767, C4<0>;
o0x7f9e771d5a28 .functor BUFZ 1, C4<z>; HiZ drive
v0xd39ae0_0 .net "BYPASS", 0 0, o0x7f9e771d5a28;  0 drivers
o0x7f9e771d5a58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xd39bc0_0 .net "DYNAMICDELAY", 7 0, o0x7f9e771d5a58;  0 drivers
o0x7f9e771d5a88 .functor BUFZ 1, C4<z>; HiZ drive
v0xd39ca0_0 .net "EXTFEEDBACK", 0 0, o0x7f9e771d5a88;  0 drivers
o0x7f9e771d5ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd39d40_0 .net "LATCHINPUTVALUE", 0 0, o0x7f9e771d5ab8;  0 drivers
o0x7f9e771d5ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd39e00_0 .net "LOCK", 0 0, o0x7f9e771d5ae8;  0 drivers
o0x7f9e771d5b18 .functor BUFZ 1, C4<z>; HiZ drive
v0xd39ec0_0 .net "PACKAGEPIN", 0 0, o0x7f9e771d5b18;  0 drivers
o0x7f9e771d5b48 .functor BUFZ 1, C4<z>; HiZ drive
v0xd39f80_0 .net "PLLOUTCORE", 0 0, o0x7f9e771d5b48;  0 drivers
o0x7f9e771d5b78 .functor BUFZ 1, C4<z>; HiZ drive
v0xd3a040_0 .net "PLLOUTGLOBAL", 0 0, o0x7f9e771d5b78;  0 drivers
o0x7f9e771d5ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd3a100_0 .net "RESETB", 0 0, o0x7f9e771d5ba8;  0 drivers
o0x7f9e771d5bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd3a250_0 .net "SCLK", 0 0, o0x7f9e771d5bd8;  0 drivers
o0x7f9e771d5c08 .functor BUFZ 1, C4<z>; HiZ drive
v0xd3a310_0 .net "SDI", 0 0, o0x7f9e771d5c08;  0 drivers
o0x7f9e771d5c38 .functor BUFZ 1, C4<z>; HiZ drive
v0xd3a3d0_0 .net "SDO", 0 0, o0x7f9e771d5c38;  0 drivers
S_0xd12130 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 2 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xd1a420 .param/l "INIT_0" 0 2 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a460 .param/l "INIT_1" 0 2 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a4a0 .param/l "INIT_2" 0 2 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a4e0 .param/l "INIT_3" 0 2 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a520 .param/l "INIT_4" 0 2 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a560 .param/l "INIT_5" 0 2 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a5a0 .param/l "INIT_6" 0 2 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a5e0 .param/l "INIT_7" 0 2 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a620 .param/l "INIT_8" 0 2 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a660 .param/l "INIT_9" 0 2 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a6a0 .param/l "INIT_A" 0 2 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a6e0 .param/l "INIT_B" 0 2 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a720 .param/l "INIT_C" 0 2 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a760 .param/l "INIT_D" 0 2 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a7a0 .param/l "INIT_E" 0 2 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a7e0 .param/l "INIT_F" 0 2 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a820 .param/l "READ_MODE" 0 2 489, +C4<00000000000000000000000000000000>;
P_0xd1a860 .param/l "WRITE_MODE" 0 2 488, +C4<00000000000000000000000000000000>;
o0x7f9e771d63b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd60f00 .functor NOT 1, o0x7f9e771d63b8, C4<0>, C4<0>, C4<0>;
o0x7f9e771d5ea8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xd3dda0_0 .net "MASK", 15 0, o0x7f9e771d5ea8;  0 drivers
o0x7f9e771d5ed8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xd3de80_0 .net "RADDR", 10 0, o0x7f9e771d5ed8;  0 drivers
o0x7f9e771d5f38 .functor BUFZ 1, C4<z>; HiZ drive
v0xd3df50_0 .net "RCLKE", 0 0, o0x7f9e771d5f38;  0 drivers
v0xd3e050_0 .net "RCLKN", 0 0, o0x7f9e771d63b8;  0 drivers
v0xd3e0f0_0 .net "RDATA", 15 0, L_0xd60e40;  1 drivers
o0x7f9e771d5fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd3e190_0 .net "RE", 0 0, o0x7f9e771d5fc8;  0 drivers
o0x7f9e771d6028 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xd3e260_0 .net "WADDR", 10 0, o0x7f9e771d6028;  0 drivers
o0x7f9e771d6058 .functor BUFZ 1, C4<z>; HiZ drive
v0xd3e330_0 .net "WCLK", 0 0, o0x7f9e771d6058;  0 drivers
o0x7f9e771d6088 .functor BUFZ 1, C4<z>; HiZ drive
v0xd3e400_0 .net "WCLKE", 0 0, o0x7f9e771d6088;  0 drivers
o0x7f9e771d60b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xd3e560_0 .net "WDATA", 15 0, o0x7f9e771d60b8;  0 drivers
o0x7f9e771d6118 .functor BUFZ 1, C4<z>; HiZ drive
v0xd3e630_0 .net "WE", 0 0, o0x7f9e771d6118;  0 drivers
S_0xd3a610 .scope module, "RAM" "SB_RAM40_4K" 2 527, 2 317 0, S_0xd12130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xd3a7b0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3a7f0 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3a830 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3a870 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3a8b0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3a8f0 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3a930 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3a970 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3a9b0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3a9f0 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3aa30 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3aa70 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3aab0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3aaf0 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3ab30 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3ab70 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3abb0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0xd3abf0 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0xd3cc80_0 .net "MASK", 15 0, o0x7f9e771d5ea8;  alias, 0 drivers
v0xd3cd40_0 .net "RADDR", 10 0, o0x7f9e771d5ed8;  alias, 0 drivers
v0xd3ce20_0 .net "RCLK", 0 0, L_0xd60f00;  1 drivers
v0xd3cef0_0 .net "RCLKE", 0 0, o0x7f9e771d5f38;  alias, 0 drivers
v0xd3cfb0_0 .net "RDATA", 15 0, L_0xd60e40;  alias, 1 drivers
v0xd3d0e0_0 .var "RDATA_I", 15 0;
v0xd3d1c0_0 .net "RE", 0 0, o0x7f9e771d5fc8;  alias, 0 drivers
L_0x7f9e771881c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd3d280_0 .net "RMASK_I", 15 0, L_0x7f9e771881c8;  1 drivers
v0xd3d360_0 .net "WADDR", 10 0, o0x7f9e771d6028;  alias, 0 drivers
v0xd3d4d0_0 .net "WCLK", 0 0, o0x7f9e771d6058;  alias, 0 drivers
v0xd3d590_0 .net "WCLKE", 0 0, o0x7f9e771d6088;  alias, 0 drivers
v0xd3d650_0 .net "WDATA", 15 0, o0x7f9e771d60b8;  alias, 0 drivers
v0xd3d730_0 .net "WDATA_I", 15 0, L_0xd60d80;  1 drivers
v0xd3d810_0 .net "WE", 0 0, o0x7f9e771d6118;  alias, 0 drivers
v0xd3d8d0_0 .net "WMASK_I", 15 0, L_0xd50cb0;  1 drivers
v0xd3d9b0_0 .var/i "i", 31 0;
v0xd3da90 .array "memory", 255 0, 15 0;
E_0xd3be80 .event posedge, v0xd3ce20_0;
E_0xd3c470 .event posedge, v0xd3d4d0_0;
S_0xd3c4d0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0xd3a610;
 .timescale 0 0;
L_0xd50cb0 .functor BUFZ 16, o0x7f9e771d5ea8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xd3c6c0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0xd3a610;
 .timescale 0 0;
S_0xd3c8b0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0xd3a610;
 .timescale 0 0;
L_0xd60d80 .functor BUFZ 16, o0x7f9e771d60b8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xd3cab0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0xd3a610;
 .timescale 0 0;
L_0xd60e40 .functor BUFZ 16, v0xd3d0e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xd10a20 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 2 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xd1a8b0 .param/l "INIT_0" 0 2 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a8f0 .param/l "INIT_1" 0 2 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a930 .param/l "INIT_2" 0 2 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a970 .param/l "INIT_3" 0 2 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a9b0 .param/l "INIT_4" 0 2 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1a9f0 .param/l "INIT_5" 0 2 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1aa30 .param/l "INIT_6" 0 2 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1aa70 .param/l "INIT_7" 0 2 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1aab0 .param/l "INIT_8" 0 2 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1aaf0 .param/l "INIT_9" 0 2 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1ab30 .param/l "INIT_A" 0 2 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1ab70 .param/l "INIT_B" 0 2 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1abb0 .param/l "INIT_C" 0 2 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1abf0 .param/l "INIT_D" 0 2 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1ac30 .param/l "INIT_E" 0 2 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1ac70 .param/l "INIT_F" 0 2 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1acb0 .param/l "READ_MODE" 0 2 613, +C4<00000000000000000000000000000000>;
P_0xd1acf0 .param/l "WRITE_MODE" 0 2 612, +C4<00000000000000000000000000000000>;
o0x7f9e771d6b08 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd61210 .functor NOT 1, o0x7f9e771d6b08, C4<0>, C4<0>, C4<0>;
o0x7f9e771d6b38 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd612b0 .functor NOT 1, o0x7f9e771d6b38, C4<0>, C4<0>, C4<0>;
o0x7f9e771d65f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xd41fd0_0 .net "MASK", 15 0, o0x7f9e771d65f8;  0 drivers
o0x7f9e771d6628 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xd420b0_0 .net "RADDR", 10 0, o0x7f9e771d6628;  0 drivers
o0x7f9e771d6688 .functor BUFZ 1, C4<z>; HiZ drive
v0xd42180_0 .net "RCLKE", 0 0, o0x7f9e771d6688;  0 drivers
v0xd42280_0 .net "RCLKN", 0 0, o0x7f9e771d6b08;  0 drivers
v0xd42320_0 .net "RDATA", 15 0, L_0xd61150;  1 drivers
o0x7f9e771d6718 .functor BUFZ 1, C4<z>; HiZ drive
v0xd423c0_0 .net "RE", 0 0, o0x7f9e771d6718;  0 drivers
o0x7f9e771d6778 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xd42490_0 .net "WADDR", 10 0, o0x7f9e771d6778;  0 drivers
o0x7f9e771d67d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd42560_0 .net "WCLKE", 0 0, o0x7f9e771d67d8;  0 drivers
v0xd42630_0 .net "WCLKN", 0 0, o0x7f9e771d6b38;  0 drivers
o0x7f9e771d6808 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xd42760_0 .net "WDATA", 15 0, o0x7f9e771d6808;  0 drivers
o0x7f9e771d6868 .functor BUFZ 1, C4<z>; HiZ drive
v0xd42830_0 .net "WE", 0 0, o0x7f9e771d6868;  0 drivers
S_0xd3e7a0 .scope module, "RAM" "SB_RAM40_4K" 2 651, 2 317 0, S_0xd10a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xd3e940 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3e980 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3e9c0 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3ea00 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3ea40 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3ea80 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3eac0 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3eb00 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3eb40 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3eb80 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3ebc0 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3ec00 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3ec40 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3ec80 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3ecc0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3ed00 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd3ed40 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0xd3ed80 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0xd40eb0_0 .net "MASK", 15 0, o0x7f9e771d65f8;  alias, 0 drivers
v0xd40f70_0 .net "RADDR", 10 0, o0x7f9e771d6628;  alias, 0 drivers
v0xd41050_0 .net "RCLK", 0 0, L_0xd61210;  1 drivers
v0xd41120_0 .net "RCLKE", 0 0, o0x7f9e771d6688;  alias, 0 drivers
v0xd411e0_0 .net "RDATA", 15 0, L_0xd61150;  alias, 1 drivers
v0xd41310_0 .var "RDATA_I", 15 0;
v0xd413f0_0 .net "RE", 0 0, o0x7f9e771d6718;  alias, 0 drivers
L_0x7f9e77188210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd414b0_0 .net "RMASK_I", 15 0, L_0x7f9e77188210;  1 drivers
v0xd41590_0 .net "WADDR", 10 0, o0x7f9e771d6778;  alias, 0 drivers
v0xd41700_0 .net "WCLK", 0 0, L_0xd612b0;  1 drivers
v0xd417c0_0 .net "WCLKE", 0 0, o0x7f9e771d67d8;  alias, 0 drivers
v0xd41880_0 .net "WDATA", 15 0, o0x7f9e771d6808;  alias, 0 drivers
v0xd41960_0 .net "WDATA_I", 15 0, L_0xd61060;  1 drivers
v0xd41a40_0 .net "WE", 0 0, o0x7f9e771d6868;  alias, 0 drivers
v0xd41b00_0 .net "WMASK_I", 15 0, L_0xd60f70;  1 drivers
v0xd41be0_0 .var/i "i", 31 0;
v0xd41cc0 .array "memory", 255 0, 15 0;
E_0xd40590 .event posedge, v0xd41050_0;
E_0xd40610 .event posedge, v0xd41700_0;
S_0xd408b0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0xd3e7a0;
 .timescale 0 0;
L_0xd60f70 .functor BUFZ 16, o0x7f9e771d65f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xd40a30 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0xd3e7a0;
 .timescale 0 0;
S_0xd40bb0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0xd3e7a0;
 .timescale 0 0;
L_0xd61060 .functor BUFZ 16, o0x7f9e771d6808, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xd40d30 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0xd3e7a0;
 .timescale 0 0;
L_0xd61150 .functor BUFZ 16, v0xd41310_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xbed4d0 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 2 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xd1ad40 .param/l "INIT_0" 0 2 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1ad80 .param/l "INIT_1" 0 2 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1adc0 .param/l "INIT_2" 0 2 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1ae00 .param/l "INIT_3" 0 2 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1ae40 .param/l "INIT_4" 0 2 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1ae80 .param/l "INIT_5" 0 2 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1aec0 .param/l "INIT_6" 0 2 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1af00 .param/l "INIT_7" 0 2 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1af40 .param/l "INIT_8" 0 2 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1af80 .param/l "INIT_9" 0 2 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1afc0 .param/l "INIT_A" 0 2 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1b000 .param/l "INIT_B" 0 2 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1b040 .param/l "INIT_C" 0 2 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1b080 .param/l "INIT_D" 0 2 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1b0c0 .param/l "INIT_E" 0 2 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1b100 .param/l "INIT_F" 0 2 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd1b140 .param/l "READ_MODE" 0 2 551, +C4<00000000000000000000000000000000>;
P_0xd1b180 .param/l "WRITE_MODE" 0 2 550, +C4<00000000000000000000000000000000>;
o0x7f9e771d7288 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd61660 .functor NOT 1, o0x7f9e771d7288, C4<0>, C4<0>, C4<0>;
o0x7f9e771d6d78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xd461f0_0 .net "MASK", 15 0, o0x7f9e771d6d78;  0 drivers
o0x7f9e771d6da8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xd462d0_0 .net "RADDR", 10 0, o0x7f9e771d6da8;  0 drivers
o0x7f9e771d6dd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd46390_0 .net "RCLK", 0 0, o0x7f9e771d6dd8;  0 drivers
o0x7f9e771d6e08 .functor BUFZ 1, C4<z>; HiZ drive
v0xd46490_0 .net "RCLKE", 0 0, o0x7f9e771d6e08;  0 drivers
v0xd46560_0 .net "RDATA", 15 0, L_0xd615a0;  1 drivers
o0x7f9e771d6e98 .functor BUFZ 1, C4<z>; HiZ drive
v0xd46600_0 .net "RE", 0 0, o0x7f9e771d6e98;  0 drivers
o0x7f9e771d6ef8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xd466d0_0 .net "WADDR", 10 0, o0x7f9e771d6ef8;  0 drivers
o0x7f9e771d6f58 .functor BUFZ 1, C4<z>; HiZ drive
v0xd467a0_0 .net "WCLKE", 0 0, o0x7f9e771d6f58;  0 drivers
v0xd46870_0 .net "WCLKN", 0 0, o0x7f9e771d7288;  0 drivers
o0x7f9e771d6f88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xd469a0_0 .net "WDATA", 15 0, o0x7f9e771d6f88;  0 drivers
o0x7f9e771d6fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd46a70_0 .net "WE", 0 0, o0x7f9e771d6fe8;  0 drivers
S_0xd429e0 .scope module, "RAM" "SB_RAM40_4K" 2 589, 2 317 0, S_0xbed4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xd42b80 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42bc0 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42c00 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42c40 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42c80 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42cc0 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42d00 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42d40 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42d80 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42dc0 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42e00 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42e40 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42e80 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42ec0 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42f00 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42f40 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd42f80 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0xd42fc0 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0xd450f0_0 .net "MASK", 15 0, o0x7f9e771d6d78;  alias, 0 drivers
v0xd45190_0 .net "RADDR", 10 0, o0x7f9e771d6da8;  alias, 0 drivers
v0xd45270_0 .net "RCLK", 0 0, o0x7f9e771d6dd8;  alias, 0 drivers
v0xd45340_0 .net "RCLKE", 0 0, o0x7f9e771d6e08;  alias, 0 drivers
v0xd45400_0 .net "RDATA", 15 0, L_0xd615a0;  alias, 1 drivers
v0xd45530_0 .var "RDATA_I", 15 0;
v0xd45610_0 .net "RE", 0 0, o0x7f9e771d6e98;  alias, 0 drivers
L_0x7f9e77188258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd456d0_0 .net "RMASK_I", 15 0, L_0x7f9e77188258;  1 drivers
v0xd457b0_0 .net "WADDR", 10 0, o0x7f9e771d6ef8;  alias, 0 drivers
v0xd45920_0 .net "WCLK", 0 0, L_0xd61660;  1 drivers
v0xd459e0_0 .net "WCLKE", 0 0, o0x7f9e771d6f58;  alias, 0 drivers
v0xd45aa0_0 .net "WDATA", 15 0, o0x7f9e771d6f88;  alias, 0 drivers
v0xd45b80_0 .net "WDATA_I", 15 0, L_0xd61500;  1 drivers
v0xd45c60_0 .net "WE", 0 0, o0x7f9e771d6fe8;  alias, 0 drivers
v0xd45d20_0 .net "WMASK_I", 15 0, L_0xd61380;  1 drivers
v0xd45e00_0 .var/i "i", 31 0;
v0xd45ee0 .array "memory", 255 0, 15 0;
E_0xd447d0 .event posedge, v0xd45270_0;
E_0xd44830 .event posedge, v0xd45920_0;
S_0xd44af0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0xd429e0;
 .timescale 0 0;
L_0xd61380 .functor BUFZ 16, o0x7f9e771d6d78, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xd44c70 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0xd429e0;
 .timescale 0 0;
S_0xd44df0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0xd429e0;
 .timescale 0 0;
L_0xd61500 .functor BUFZ 16, o0x7f9e771d6f88, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xd44f70 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0xd429e0;
 .timescale 0 0;
L_0xd615a0 .functor BUFZ 16, v0xd45530_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xc05f80 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 2 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o0x7f9e771d74c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd46be0_0 .net "BOOT", 0 0, o0x7f9e771d74c8;  0 drivers
o0x7f9e771d74f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd46cc0_0 .net "S0", 0 0, o0x7f9e771d74f8;  0 drivers
o0x7f9e771d7528 .functor BUFZ 1, C4<z>; HiZ drive
v0xd46d80_0 .net "S1", 0 0, o0x7f9e771d7528;  0 drivers
S_0xc01540 .scope module, "automaton_tb" "automaton_tb" 3 1;
 .timescale 0 0;
P_0xc016c0 .param/l "WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
v0xd4ea30_0 .var "clk", 0 0;
v0xd4eb20_0 .var "count", 7 0;
v0xd4ec00_0 .net "data", 7 0, L_0xd61dc0;  1 drivers
S_0xd46ed0 .scope module, "myCA" "automaton" 3 14, 4 1 0, S_0xc01540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "data"
P_0xd47050 .param/l "N" 0 4 7, +C4<00000000000000000000000000000001>;
P_0xd47090 .param/l "RULE" 0 4 9, +C4<00000000000000000000000001111110>;
P_0xd470d0 .param/l "SEED" 0 4 8, +C4<00000000000000000000000000010000>;
P_0xd47110 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
L_0x7f9e77188378 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0xd4dd20_0 .net/2u *"_s10", 31 0, L_0x7f9e77188378;  1 drivers
v0xd4de00_0 .net *"_s12", 31 0, L_0xd61ab0;  1 drivers
L_0x7f9e771883c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd4dee0_0 .net *"_s15", 23 0, L_0x7f9e771883c0;  1 drivers
v0xd4dfd0_0 .net *"_s16", 31 0, L_0xd61c00;  1 drivers
v0xd4e0b0_0 .net *"_s2", 31 0, L_0xd617a0;  1 drivers
L_0x7f9e771882e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd4e1e0_0 .net *"_s5", 30 0, L_0x7f9e771882e8;  1 drivers
L_0x7f9e77188330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd4e2c0_0 .net/2u *"_s6", 31 0, L_0x7f9e77188330;  1 drivers
v0xd4e3a0_0 .net *"_s8", 0 0, L_0xd61940;  1 drivers
v0xd4e460_0 .net "clk", 0 0, v0xd4ea30_0;  1 drivers
v0xd4e590_0 .net "clk_base", 0 0, L_0xd61700;  1 drivers
v0xd4e630_0 .net "data", 7 0, L_0xd61dc0;  alias, 1 drivers
v0xd4e6d0_0 .net "rin", 7 0, L_0xd64a20;  1 drivers
v0xd4e7a0_0 .var "rout", 7 0;
L_0x7f9e771882a0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0xd4e860_0 .net "rule", 7 0, L_0x7f9e771882a0;  1 drivers
v0xd4e920_0 .net "sel", 0 0, v0xd4d5a0_0;  1 drivers
L_0xd617a0 .concat [ 1 31 0 0], v0xd4d5a0_0, L_0x7f9e771882e8;
L_0xd61940 .cmp/eq 32, L_0xd617a0, L_0x7f9e77188330;
L_0xd61ab0 .concat [ 8 24 0 0], v0xd4e7a0_0, L_0x7f9e771883c0;
L_0xd61c00 .functor MUXZ 32, L_0xd61ab0, L_0x7f9e77188378, L_0xd61940, C4<>;
L_0xd61dc0 .part L_0xd61c00, 0, 8;
S_0xd473e0 .scope module, "CA" "cellAutomaton" 4 31, 4 40 0, S_0xd46ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /INPUT 8 "rule"
    .port_info 2 /OUTPUT 8 "out"
P_0xd475d0 .param/l "WIDTH" 0 4 40, +C4<00000000000000000000000000001000>;
v0xd4ce70_0 .net "in", 7 0, L_0xd61dc0;  alias, 1 drivers
v0xd4cf70_0 .net "out", 7 0, L_0xd64a20;  alias, 1 drivers
v0xd4d050_0 .net "rule", 7 0, L_0x7f9e771882a0;  alias, 1 drivers
L_0xd61f50 .part L_0xd61dc0, 7, 1;
L_0xd62080 .part L_0xd61dc0, 0, 1;
L_0xd62120 .part L_0xd61dc0, 1, 1;
L_0xd62450 .part L_0xd61dc0, 0, 1;
L_0xd624f0 .part L_0xd61dc0, 1, 1;
L_0xd626d0 .part L_0xd61dc0, 2, 1;
L_0xd629f0 .part L_0xd61dc0, 1, 1;
L_0xd62a90 .part L_0xd61dc0, 2, 1;
L_0xd62b30 .part L_0xd61dc0, 3, 1;
L_0xd62eb0 .part L_0xd61dc0, 2, 1;
L_0xd62f50 .part L_0xd61dc0, 3, 1;
L_0xd62ff0 .part L_0xd61dc0, 4, 1;
L_0xd633e0 .part L_0xd61dc0, 3, 1;
L_0xd625c0 .part L_0xd61dc0, 4, 1;
L_0xd63710 .part L_0xd61dc0, 5, 1;
L_0xd4d120 .part L_0xd61dc0, 4, 1;
L_0xd63cd0 .part L_0xd61dc0, 5, 1;
L_0xd63d70 .part L_0xd61dc0, 6, 1;
L_0xd640e0 .part L_0xd61dc0, 5, 1;
L_0xd64180 .part L_0xd61dc0, 6, 1;
L_0xd63e10 .part L_0xd61dc0, 7, 1;
L_0xd64580 .part L_0xd61dc0, 6, 1;
L_0xd64220 .part L_0xd61dc0, 7, 1;
L_0xd64710 .part L_0xd61dc0, 0, 1;
LS_0xd64a20_0_0 .concat8 [ 1 1 1 1], L_0xd61eb0, L_0xd623b0, L_0xd62950, L_0xd62e10;
LS_0xd64a20_0_4 .concat8 [ 1 1 1 1], L_0xd63340, L_0xd63990, L_0xd64040, L_0xd644e0;
L_0xd64a20 .concat8 [ 4 4 0 0], LS_0xd64a20_0_0, LS_0xd64a20_0_4;
S_0xd47730 .scope generate, "automaton_cell[0]" "automaton_cell[0]" 4 58, 4 58 0, S_0xd473e0;
 .timescale 0 0;
P_0xd47920 .param/l "i" 0 4 58, +C4<00>;
v0xd47f70_0 .net *"_s0", 0 0, L_0xd61f50;  1 drivers
v0xd48050_0 .net *"_s1", 0 0, L_0xd62080;  1 drivers
v0xd48130_0 .net *"_s2", 0 0, L_0xd62120;  1 drivers
L_0xd621f0 .concat [ 1 1 1 0], L_0xd62120, L_0xd62080, L_0xd61f50;
S_0xd47a00 .scope module, "Bi" "block" 4 60, 5 1 0, S_0xd47730;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 8 "rule"
    .port_info 2 /OUTPUT 1 "out"
v0xd47c40_0 .net "in", 2 0, L_0xd621f0;  1 drivers
v0xd47d40_0 .net "out", 0 0, L_0xd61eb0;  1 drivers
v0xd47e00_0 .net "rule", 7 0, L_0x7f9e771882a0;  alias, 1 drivers
L_0xd61eb0 .part/v L_0x7f9e771882a0, L_0xd621f0, 1;
S_0xd48220 .scope generate, "automaton_cell[1]" "automaton_cell[1]" 4 58, 4 58 0, S_0xd473e0;
 .timescale 0 0;
P_0xd48430 .param/l "i" 0 4 58, +C4<01>;
v0xd48a50_0 .net *"_s0", 0 0, L_0xd62450;  1 drivers
v0xd48b30_0 .net *"_s1", 0 0, L_0xd624f0;  1 drivers
v0xd48c10_0 .net *"_s2", 0 0, L_0xd626d0;  1 drivers
L_0xd62770 .concat [ 1 1 1 0], L_0xd626d0, L_0xd624f0, L_0xd62450;
S_0xd484f0 .scope module, "Bi" "block" 4 60, 5 1 0, S_0xd48220;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 8 "rule"
    .port_info 2 /OUTPUT 1 "out"
v0xd48730_0 .net "in", 2 0, L_0xd62770;  1 drivers
v0xd48830_0 .net "out", 0 0, L_0xd623b0;  1 drivers
v0xd488f0_0 .net "rule", 7 0, L_0x7f9e771882a0;  alias, 1 drivers
L_0xd623b0 .part/v L_0x7f9e771882a0, L_0xd62770, 1;
S_0xd48d00 .scope generate, "automaton_cell[2]" "automaton_cell[2]" 4 58, 4 58 0, S_0xd473e0;
 .timescale 0 0;
P_0xd48f40 .param/l "i" 0 4 58, +C4<010>;
v0xd49580_0 .net *"_s0", 0 0, L_0xd629f0;  1 drivers
v0xd49660_0 .net *"_s1", 0 0, L_0xd62a90;  1 drivers
v0xd49740_0 .net *"_s2", 0 0, L_0xd62b30;  1 drivers
L_0xd62c00 .concat [ 1 1 1 0], L_0xd62b30, L_0xd62a90, L_0xd629f0;
S_0xd48fe0 .scope module, "Bi" "block" 4 60, 5 1 0, S_0xd48d00;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 8 "rule"
    .port_info 2 /OUTPUT 1 "out"
v0xd49220_0 .net "in", 2 0, L_0xd62c00;  1 drivers
v0xd49320_0 .net "out", 0 0, L_0xd62950;  1 drivers
v0xd493e0_0 .net "rule", 7 0, L_0x7f9e771882a0;  alias, 1 drivers
L_0xd62950 .part/v L_0x7f9e771882a0, L_0xd62c00, 1;
S_0xd49800 .scope generate, "automaton_cell[3]" "automaton_cell[3]" 4 58, 4 58 0, S_0xd473e0;
 .timescale 0 0;
P_0xd49a10 .param/l "i" 0 4 58, +C4<011>;
v0xd4a020_0 .net *"_s0", 0 0, L_0xd62eb0;  1 drivers
v0xd4a100_0 .net *"_s1", 0 0, L_0xd62f50;  1 drivers
v0xd4a1e0_0 .net *"_s2", 0 0, L_0xd62ff0;  1 drivers
L_0xd63130 .concat [ 1 1 1 0], L_0xd62ff0, L_0xd62f50, L_0xd62eb0;
S_0xd49ad0 .scope module, "Bi" "block" 4 60, 5 1 0, S_0xd49800;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 8 "rule"
    .port_info 2 /OUTPUT 1 "out"
v0xd49d10_0 .net "in", 2 0, L_0xd63130;  1 drivers
v0xd49e10_0 .net "out", 0 0, L_0xd62e10;  1 drivers
v0xd49ed0_0 .net "rule", 7 0, L_0x7f9e771882a0;  alias, 1 drivers
L_0xd62e10 .part/v L_0x7f9e771882a0, L_0xd63130, 1;
S_0xd4a2d0 .scope generate, "automaton_cell[4]" "automaton_cell[4]" 4 58, 4 58 0, S_0xd473e0;
 .timescale 0 0;
P_0xd4a530 .param/l "i" 0 4 58, +C4<0100>;
v0xd4aba0_0 .net *"_s0", 0 0, L_0xd633e0;  1 drivers
v0xd4ac80_0 .net *"_s1", 0 0, L_0xd625c0;  1 drivers
v0xd4ad60_0 .net *"_s2", 0 0, L_0xd63710;  1 drivers
L_0xd637b0 .concat [ 1 1 1 0], L_0xd63710, L_0xd625c0, L_0xd633e0;
S_0xd4a5f0 .scope module, "Bi" "block" 4 60, 5 1 0, S_0xd4a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 8 "rule"
    .port_info 2 /OUTPUT 1 "out"
v0xd4a830_0 .net "in", 2 0, L_0xd637b0;  1 drivers
v0xd4a930_0 .net "out", 0 0, L_0xd63340;  1 drivers
v0xd4a9f0_0 .net "rule", 7 0, L_0x7f9e771882a0;  alias, 1 drivers
L_0xd63340 .part/v L_0x7f9e771882a0, L_0xd637b0, 1;
S_0xd4ae50 .scope generate, "automaton_cell[5]" "automaton_cell[5]" 4 58, 4 58 0, S_0xd473e0;
 .timescale 0 0;
P_0xd4b010 .param/l "i" 0 4 58, +C4<0101>;
v0xd4b620_0 .net *"_s0", 0 0, L_0xd4d120;  1 drivers
v0xd4b700_0 .net *"_s1", 0 0, L_0xd63cd0;  1 drivers
v0xd4b7e0_0 .net *"_s2", 0 0, L_0xd63d70;  1 drivers
L_0xd63eb0 .concat [ 1 1 1 0], L_0xd63d70, L_0xd63cd0, L_0xd4d120;
S_0xd4b0d0 .scope module, "Bi" "block" 4 60, 5 1 0, S_0xd4ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 8 "rule"
    .port_info 2 /OUTPUT 1 "out"
v0xd4b310_0 .net "in", 2 0, L_0xd63eb0;  1 drivers
v0xd4b410_0 .net "out", 0 0, L_0xd63990;  1 drivers
v0xd4b4d0_0 .net "rule", 7 0, L_0x7f9e771882a0;  alias, 1 drivers
L_0xd63990 .part/v L_0x7f9e771882a0, L_0xd63eb0, 1;
S_0xd4b8d0 .scope generate, "automaton_cell[6]" "automaton_cell[6]" 4 58, 4 58 0, S_0xd473e0;
 .timescale 0 0;
P_0xd4bae0 .param/l "i" 0 4 58, +C4<0110>;
v0xd4c0f0_0 .net *"_s0", 0 0, L_0xd640e0;  1 drivers
v0xd4c1d0_0 .net *"_s1", 0 0, L_0xd64180;  1 drivers
v0xd4c2b0_0 .net *"_s2", 0 0, L_0xd63e10;  1 drivers
L_0xd642d0 .concat [ 1 1 1 0], L_0xd63e10, L_0xd64180, L_0xd640e0;
S_0xd4bba0 .scope module, "Bi" "block" 4 60, 5 1 0, S_0xd4b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 8 "rule"
    .port_info 2 /OUTPUT 1 "out"
v0xd4bde0_0 .net "in", 2 0, L_0xd642d0;  1 drivers
v0xd4bee0_0 .net "out", 0 0, L_0xd64040;  1 drivers
v0xd4bfa0_0 .net "rule", 7 0, L_0x7f9e771882a0;  alias, 1 drivers
L_0xd64040 .part/v L_0x7f9e771882a0, L_0xd642d0, 1;
S_0xd4c3a0 .scope generate, "automaton_cell[7]" "automaton_cell[7]" 4 58, 4 58 0, S_0xd473e0;
 .timescale 0 0;
P_0xd4c5b0 .param/l "i" 0 4 58, +C4<0111>;
v0xd4cbc0_0 .net *"_s0", 0 0, L_0xd64580;  1 drivers
v0xd4cca0_0 .net *"_s1", 0 0, L_0xd64220;  1 drivers
v0xd4cd80_0 .net *"_s2", 0 0, L_0xd64710;  1 drivers
L_0xd64620 .concat [ 1 1 1 0], L_0xd64710, L_0xd64220, L_0xd64580;
S_0xd4c670 .scope module, "Bi" "block" 4 60, 5 1 0, S_0xd4c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 8 "rule"
    .port_info 2 /OUTPUT 1 "out"
v0xd4c8b0_0 .net "in", 2 0, L_0xd64620;  1 drivers
v0xd4c9b0_0 .net "out", 0 0, L_0xd644e0;  1 drivers
v0xd4ca70_0 .net "rule", 7 0, L_0x7f9e771882a0;  alias, 1 drivers
L_0xd644e0 .part/v L_0x7f9e771882a0, L_0xd64620, 1;
S_0xd4d230 .scope module, "INIT" "init" 4 21, 6 2 0, S_0xd46ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "ini"
v0xd4d4c0_0 .net "clk", 0 0, L_0xd61700;  alias, 1 drivers
v0xd4d5a0_0 .var "ini", 0 0;
E_0xd4d440 .event posedge, v0xd4d4c0_0;
S_0xd4d6c0 .scope module, "PRES" "prescaler" 4 17, 7 10 0, S_0xd46ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /OUTPUT 1 "clk_out"
P_0xd4d8c0 .param/l "N" 0 7 15, +C4<00000000000000000000000000000001>;
L_0xd61700 .functor BUFZ 1, v0xd4dc10_0, C4<0>, C4<0>, C4<0>;
v0xd4da40_0 .net "clk_in", 0 0, v0xd4ea30_0;  alias, 1 drivers
v0xd4db20_0 .net "clk_out", 0 0, L_0xd61700;  alias, 1 drivers
v0xd4dc10_0 .var "count", 0 0;
E_0xd4d9a0 .event posedge, v0xd4da40_0;
    .scope S_0xd16750;
T_0 ;
    %wait E_0xc55d70;
    %load/vec4 v0xd0c650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0xd2c1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0xd2caf0_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0xd2ce50_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xd16750;
T_1 ;
    %wait E_0xc0bab0;
    %load/vec4 v0xd2c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd2ce50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xd0c650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xd2caf0_0;
    %assign/vec4 v0xd2ce50_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xd08d40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2d970_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xd08d40;
T_3 ;
    %wait E_0xd2d750;
    %load/vec4 v0xd2d8b0_0;
    %assign/vec4 v0xd2d970_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0xcf5ee0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2dd60_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0xcf5ee0;
T_5 ;
    %wait E_0xd2da90;
    %load/vec4 v0xd2dc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xd2dbd0_0;
    %assign/vec4 v0xd2dd60_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xcf56b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2e190_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0xcf56b0;
T_7 ;
    %wait E_0xd2ded0;
    %load/vec4 v0xd2e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd2e190_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xd2e0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xd2e030_0;
    %assign/vec4 v0xd2e190_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xce31f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2e6c0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0xce31f0;
T_9 ;
    %wait E_0xd2e400;
    %load/vec4 v0xd2e780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd2e6c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xd2e620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xd2e560_0;
    %assign/vec4 v0xd2e6c0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xcc88f0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2ebf0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0xcc88f0;
T_11 ;
    %wait E_0xd2e930;
    %load/vec4 v0xd2eb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xd2ecb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd2ebf0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0xd2ea90_0;
    %assign/vec4 v0xd2ebf0_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xcbf820;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2f120_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0xcbf820;
T_13 ;
    %wait E_0xd2ee60;
    %load/vec4 v0xd2f080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xd2f1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd2f120_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xd2efc0_0;
    %assign/vec4 v0xd2f120_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xc90930;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2f5b0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0xc90930;
T_15 ;
    %wait E_0xd2f390;
    %load/vec4 v0xd2f4f0_0;
    %assign/vec4 v0xd2f5b0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0xd17ee0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2f9a0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0xd17ee0;
T_17 ;
    %wait E_0xd2f6d0;
    %load/vec4 v0xd2f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0xd2f810_0;
    %assign/vec4 v0xd2f9a0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xd0c9b0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2fdd0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0xd0c9b0;
T_19 ;
    %wait E_0xd2fb10;
    %load/vec4 v0xd2fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd2fdd0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xd2fd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0xd2fc70_0;
    %assign/vec4 v0xd2fdd0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xcf6a70;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd30300_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0xcf6a70;
T_21 ;
    %wait E_0xd30040;
    %load/vec4 v0xd303c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd30300_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xd30260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0xd301a0_0;
    %assign/vec4 v0xd30300_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xcf6680;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd30830_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0xcf6680;
T_23 ;
    %wait E_0xd30570;
    %load/vec4 v0xd30790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0xd308f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd30830_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0xd306d0_0;
    %assign/vec4 v0xd30830_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xcf5a40;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd30d60_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0xcf5a40;
T_25 ;
    %wait E_0xd30aa0;
    %load/vec4 v0xd30cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0xd30e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd30d60_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0xd30c00_0;
    %assign/vec4 v0xd30d60_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xce3590;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd311f0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0xce3590;
T_27 ;
    %wait E_0xd30fd0;
    %load/vec4 v0xd31290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd311f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0xd31130_0;
    %assign/vec4 v0xd311f0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xcd0360;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd31620_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0xcd0360;
T_29 ;
    %wait E_0xd31400;
    %load/vec4 v0xd316c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd31620_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0xd31560_0;
    %assign/vec4 v0xd31620_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0xccff80;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd31a50_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0xccff80;
T_31 ;
    %wait E_0xd31830;
    %load/vec4 v0xd31af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd31a50_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0xd31990_0;
    %assign/vec4 v0xd31a50_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0xccfb30;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd31e80_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0xccfb30;
T_33 ;
    %wait E_0xd31c60;
    %load/vec4 v0xd31f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd31e80_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0xd31dc0_0;
    %assign/vec4 v0xd31e80_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0xccf7d0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd322b0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0xccf7d0;
T_35 ;
    %wait E_0xd32090;
    %load/vec4 v0xd32350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd322b0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xd321f0_0;
    %assign/vec4 v0xd322b0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xcca430;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd326e0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0xcca430;
T_37 ;
    %wait E_0xd324c0;
    %load/vec4 v0xd32780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd326e0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0xd32620_0;
    %assign/vec4 v0xd326e0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0xcca050;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd32b10_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0xcca050;
T_39 ;
    %wait E_0xd328f0;
    %load/vec4 v0xd32bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd32b10_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0xd32a50_0;
    %assign/vec4 v0xd32b10_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0xcbde10;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd32f40_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0xcbde10;
T_41 ;
    %wait E_0xd32d20;
    %load/vec4 v0xd32fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd32f40_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0xd32e80_0;
    %assign/vec4 v0xd32f40_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0xd33aa0;
T_42 ;
    %wait E_0xd33dd0;
    %load/vec4 v0xd33e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0xd345e0_0;
    %assign/vec4 v0xd34820_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xd33aa0;
T_43 ;
    %wait E_0xd33d70;
    %load/vec4 v0xd33e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0xd345e0_0;
    %assign/vec4 v0xd348e0_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0xd33aa0;
T_44 ;
    %wait E_0xd33c90;
    %load/vec4 v0xd33e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0xd34080_0;
    %assign/vec4 v0xd34a60_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0xd33aa0;
T_45 ;
    %wait E_0xd33d10;
    %load/vec4 v0xd33e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0xd34140_0;
    %assign/vec4 v0xd34b20_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0xd33aa0;
T_46 ;
    %wait E_0xd33c90;
    %load/vec4 v0xd33e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0xd34490_0;
    %assign/vec4 v0xd34e10_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0xd33350;
T_47 ;
    %wait E_0xd33a60;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0xd34310_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_47.0, 9;
    %load/vec4 v0xd34820_0;
    %store/vec4 v0xd346a0_0, 0, 1;
T_47.0 ;
    %load/vec4 v0xd348e0_0;
    %store/vec4 v0xd34760_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0xd33350;
T_48 ;
    %wait E_0xd33a00;
    %load/vec4 v0xd343d0_0;
    %assign/vec4 v0xd34cd0_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0xd33350;
T_49 ;
    %wait E_0xd339a0;
    %load/vec4 v0xd34cd0_0;
    %assign/vec4 v0xd34d70_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0xd33350;
T_50 ;
    %wait E_0xd336b0;
    %load/vec4 v0xd34d70_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_50.0, 9;
    %load/vec4 v0xd34a60_0;
    %jmp/1 T_50.1, 9;
T_50.0 ; End of true expr.
    %load/vec4 v0xd34b20_0;
    %jmp/0 T_50.1, 9;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0xd349a0_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0xd3a610;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd3d9b0_0, 0, 32;
T_51.0 ;
    %load/vec4 v0xd3d9b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_51.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd3d9b0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0xd3d9b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
    %load/vec4 v0xd3d9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd3d9b0_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_0xd3a610;
T_52 ;
    %wait E_0xd3c470;
    %load/vec4 v0xd3d810_0;
    %load/vec4 v0xd3d590_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 0, 4;
T_52.2 ;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 4, 5;
T_52.4 ;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 4, 5;
T_52.6 ;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 4, 5;
T_52.8 ;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 4, 5;
T_52.10 ;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 4, 5;
T_52.12 ;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 4, 5;
T_52.14 ;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 4, 5;
T_52.16 ;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.18, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 4, 5;
T_52.18 ;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 4, 5;
T_52.20 ;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.22, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 4, 5;
T_52.22 ;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.24, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 4, 5;
T_52.24 ;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.26, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 4, 5;
T_52.26 ;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.28, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 4, 5;
T_52.28 ;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.30, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 4, 5;
T_52.30 ;
    %load/vec4 v0xd3d8d0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %load/vec4 v0xd3d730_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0xd3d360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd3da90, 4, 5;
T_52.32 ;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0xd3a610;
T_53 ;
    %wait E_0xd3be80;
    %load/vec4 v0xd3d1c0_0;
    %load/vec4 v0xd3cef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0xd3cd40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xd3da90, 4;
    %load/vec4 v0xd3d280_0;
    %inv;
    %and;
    %assign/vec4 v0xd3d0e0_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0xd3e7a0;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd41be0_0, 0, 32;
T_54.0 ;
    %load/vec4 v0xd41be0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd41be0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0xd41be0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
    %load/vec4 v0xd41be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd41be0_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %end;
    .thread T_54;
    .scope S_0xd3e7a0;
T_55 ;
    %wait E_0xd40610;
    %load/vec4 v0xd41a40_0;
    %load/vec4 v0xd417c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 0, 4;
T_55.2 ;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 4, 5;
T_55.4 ;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 4, 5;
T_55.6 ;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 4, 5;
T_55.8 ;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 4, 5;
T_55.10 ;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 4, 5;
T_55.12 ;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 4, 5;
T_55.14 ;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 4, 5;
T_55.16 ;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 4, 5;
T_55.18 ;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 4, 5;
T_55.20 ;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 4, 5;
T_55.22 ;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 4, 5;
T_55.24 ;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.26, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 4, 5;
T_55.26 ;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.28, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 4, 5;
T_55.28 ;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.30, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 4, 5;
T_55.30 ;
    %load/vec4 v0xd41b00_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.32, 8;
    %load/vec4 v0xd41960_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0xd41590_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd41cc0, 4, 5;
T_55.32 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0xd3e7a0;
T_56 ;
    %wait E_0xd40590;
    %load/vec4 v0xd413f0_0;
    %load/vec4 v0xd41120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0xd40f70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xd41cc0, 4;
    %load/vec4 v0xd414b0_0;
    %inv;
    %and;
    %assign/vec4 v0xd41310_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0xd429e0;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd45e00_0, 0, 32;
T_57.0 ;
    %load/vec4 v0xd45e00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd45e00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0xd45e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
    %load/vec4 v0xd45e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd45e00_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0xd429e0;
T_58 ;
    %wait E_0xd44830;
    %load/vec4 v0xd45c60_0;
    %load/vec4 v0xd459e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 0, 4;
T_58.2 ;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 4, 5;
T_58.4 ;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 4, 5;
T_58.6 ;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 4, 5;
T_58.8 ;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 4, 5;
T_58.10 ;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.12, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 4, 5;
T_58.12 ;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 4, 5;
T_58.14 ;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.16, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 4, 5;
T_58.16 ;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 4, 5;
T_58.18 ;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.20, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 4, 5;
T_58.20 ;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.22, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 4, 5;
T_58.22 ;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.24, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 4, 5;
T_58.24 ;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.26, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 4, 5;
T_58.26 ;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.28, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 4, 5;
T_58.28 ;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.30, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 4, 5;
T_58.30 ;
    %load/vec4 v0xd45d20_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.32, 8;
    %load/vec4 v0xd45b80_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0xd457b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45ee0, 4, 5;
T_58.32 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0xd429e0;
T_59 ;
    %wait E_0xd447d0;
    %load/vec4 v0xd45610_0;
    %load/vec4 v0xd45340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0xd45190_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xd45ee0, 4;
    %load/vec4 v0xd456d0_0;
    %inv;
    %and;
    %assign/vec4 v0xd45530_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0xd4d6c0;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd4dc10_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0xd4d6c0;
T_61 ;
    %wait E_0xd4d9a0;
    %load/vec4 v0xd4dc10_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0xd4dc10_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0xd4d230;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd4d5a0_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0xd4d230;
T_63 ;
    %wait E_0xd4d440;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd4d5a0_0, 0;
    %jmp T_63;
    .thread T_63;
    .scope S_0xd46ed0;
T_64 ;
    %wait E_0xd4d440;
    %load/vec4 v0xd4e6d0_0;
    %assign/vec4 v0xd4e7a0_0, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_0xc01540;
T_65 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xd4eb20_0, 0, 8;
    %end;
    .thread T_65;
    .scope S_0xc01540;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd4ea30_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0xc01540;
T_67 ;
    %delay 1, 0;
    %load/vec4 v0xd4ea30_0;
    %inv;
    %store/vec4 v0xd4ea30_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0xc01540;
T_68 ;
    %vpi_call 3 26 "$dumpfile", "automaton_tb.vcd" {0 0 0};
    %vpi_call 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xc01540 {0 0 0};
    %delay 1, 0;
    %vpi_call 3 29 "$display", "data: %b", v0xd4ec00_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xd4eb20_0, 0, 8;
T_68.0 ;
    %load/vec4 v0xd4eb20_0;
    %pad/u 32;
    %cmpi/u 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_68.1, 5;
    %delay 4, 0;
    %vpi_call 3 34 "$display", "data: %b", v0xd4ec00_0 {0 0 0};
    %load/vec4 v0xd4eb20_0;
    %addi 1, 0, 8;
    %store/vec4 v0xd4eb20_0, 0, 8;
    %jmp T_68.0;
T_68.1 ;
    %delay 1, 0;
    %vpi_call 3 37 "$display", "FIN de la simulacion" {0 0 0};
    %vpi_call 3 38 "$finish" {0 0 0};
    %end;
    .thread T_68;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "/home/adumont/.apio/packages/toolchain-iverilog/vlib/cells_sim.v";
    "automaton_tb.v";
    "automaton.v";
    "block.v";
    "init.v";
    "prescaler.v";
