[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13156, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13189, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13222, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13255, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13288, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13321, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13354, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 14748, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 14781, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 14814, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13178, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13211, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13244, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13277, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13310, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13343, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13376, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14772, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14805, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14838, timing group from output port.
[INFO ODB-0227] LEF file: ./asap7/asap7_tech_1x_201209.lef, created 30 layers, 9 vias
[INFO ODB-0227] LEF file: ./asap7/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
-- Before --

Cell type report:                       Count       Area
  Buffer                                   13       0.95
  Inverter                                 40       1.75
  Sequential cell                          35      10.21
  Multi-Input combinational cell          157      18.76
  Total                                   245      31.67
[-430.882, -361.927): ************************************************** (34)
[-361.927, -292.972): * (1)
[-292.972, -224.018): **** (3)
[-224.018, -155.063): *** (2)
[-155.063,  -86.108): *** (2)
[ -86.108,  -17.153): * (1)
[ -17.153,   51.802): *** (2)
[  51.802,  120.756): * (1)
[ 120.756,  189.711): ****** (4)
[ 189.711,  258.666]: **** (3)
Startpoint: dpath/a_lt_b$in1[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath/a_lt_b$in1[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: slow

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath/a_lt_b$in1[0]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  71.18   71.18 ^ dpath/a_lt_b$in1[0]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  23.62   94.80 v _228_/Y (INVx1_ASAP7_75t_R)
  25.22  120.02 ^ _421_/CON (HAxp5_ASAP7_75t_R)
  26.50  146.52 v _341_/Y (INVx1_ASAP7_75t_R)
  45.61  192.13 ^ _420_/CON (FAx1_ASAP7_75t_R)
  21.71  213.84 v _234_/Y (INVx1_ASAP7_75t_R)
  37.93  251.76 v _235_/Y (OA21x2_ASAP7_75t_R)
  38.67  290.43 v _236_/Y (OA21x2_ASAP7_75t_R)
  36.56  326.99 v _237_/Y (OA21x2_ASAP7_75t_R)
  38.65  365.64 v _238_/Y (OA21x2_ASAP7_75t_R)
  36.56  402.21 v _239_/Y (OA21x2_ASAP7_75t_R)
  38.65  440.86 v _240_/Y (OA21x2_ASAP7_75t_R)
  36.56  477.42 v _241_/Y (OA21x2_ASAP7_75t_R)
  38.65  516.07 v _242_/Y (OA21x2_ASAP7_75t_R)
  36.56  552.64 v _243_/Y (OA21x2_ASAP7_75t_R)
  38.65  591.29 v _244_/Y (OA21x2_ASAP7_75t_R)
  36.56  627.85 v _245_/Y (OA21x2_ASAP7_75t_R)
  38.65  666.50 v _246_/Y (OA21x2_ASAP7_75t_R)
  39.54  706.05 v _247_/Y (OA21x2_ASAP7_75t_R)
  44.66  750.70 ^ _248_/Y (OAI21x1_ASAP7_75t_R)
  59.57  810.27 ^ _280_/Y (OA21x2_ASAP7_75t_R)
  47.28  857.56 ^ _281_/Y (BUFx2_ASAP7_75t_R)
  44.40  901.96 ^ _289_/Y (AO222x2_ASAP7_75t_R)
   0.00  901.96 ^ dpath/a_lt_b$in1[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         901.96   data arrival time

 500.00  500.00   clock core_clock (rise edge)
   0.00  500.00   clock network delay (ideal)
   0.00  500.00   clock reconvergence pessimism
         500.00 ^ dpath/a_lt_b$in1[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -28.92  471.08   library setup time
         471.08   data required time
---------------------------------------------------------
         471.08   data required time
        -901.96   data arrival time
---------------------------------------------------------
        -430.88   slack (VIOLATED)


wns max -430.88
tns max -15641.01
-- After --

[WARNING RMP-0010] Mode timings not recognized.
[i] WARNING: library does not contain cells that can implement output pin 1 of the multi-output cell FAx1_ASAP7_75t_R
[i] WARNING: technology mapping using multi-output cells with warnings might generate required time violations or circuits with dangling pins
Extended technology mapping stats:
	area: 13.300000052899122
	delay: 6
	power: 0
	inverters: 0
	multioutput gates: 0

[i] Report cells usage:
[i] AO21x1_ASAP7_75t_R       	 Instance =         16	 Area =         1.44    10.83 %
[i] AOI21xp33_ASAP7_75t_R    	 Instance =          1	 Area =         0.07     0.53 %
[i] AOI31xp33_ASAP7_75t_R    	 Instance =          6	 Area =         0.54     4.06 %
[i] AOI32xp33_ASAP7_75t_R    	 Instance =          2	 Area =         0.20     1.50 %
[i] AOI33xp33_ASAP7_75t_R    	 Instance =         12	 Area =         1.44    10.83 %
[i] INVx1_ASAP7_75t_R        	 Instance =         22	 Area =         0.88     6.62 %
[i] O2A1O1Ixp33_ASAP7_75t_R  	 Instance =          1	 Area =         0.09     0.68 %
[i] OAI211xp5_ASAP7_75t_R    	 Instance =          4	 Area =         0.36     2.71 %
[i] OAI21xp33_ASAP7_75t_R    	 Instance =         21	 Area =         1.47    11.05 %
[i] OAI22xp33_ASAP7_75t_R    	 Instance =         16	 Area =         1.44    10.83 %
[i] OAI32xp33_ASAP7_75t_R    	 Instance =          1	 Area =         0.10     0.75 %
[i] AND4x1_ASAP7_75t_R       	 Instance =          1	 Area =         0.10     0.75 %
[i] MAJIxp5_ASAP7_75t_R      	 Instance =          1	 Area =         0.10     0.75 %
[i] NAND2xp33_ASAP7_75t_R    	 Instance =          9	 Area =         0.54     4.06 %
[i] NAND3xp33_ASAP7_75t_R    	 Instance =         14	 Area =         0.98     7.37 %
[i] NAND4xp25_ASAP7_75t_R    	 Instance =          1	 Area =         0.09     0.68 %
[i] NAND5xp2_ASAP7_75t_R     	 Instance =          1	 Area =         0.10     0.75 %
[i] NOR2xp33_ASAP7_75t_R     	 Instance =         12	 Area =         0.72     5.41 %
[i] NOR3xp33_ASAP7_75t_R     	 Instance =          1	 Area =         0.07     0.53 %
[i] OR2x2_ASAP7_75t_R        	 Instance =          7	 Area =         0.63     4.74 %
[i] OR5x1_ASAP7_75t_R        	 Instance =          1	 Area =         0.12     0.90 %
[i] XNOR2xp5_ASAP7_75t_R     	 Instance =         12	 Area =         1.56    11.73 %
[i] XOR2xp5_ASAP7_75t_R      	 Instance =          2	 Area =         0.26     1.95 %
[i] TOTAL                    	 Instance =        164	 Area =        13.30   100.00 %
[i] Report stats: area = 13.30; delay =  6.00;
[WARNING EST-0027] no estimated parasitics. Using wire load models.
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0094] Found 32 endpoints with setup violations.
[INFO RSZ-0099] Repairing 32 out of 32 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% | -433.680 |   -11837.0 |     32 | dpath/a_lt_b$in0[1]$_DFFE_PP_/D
    final |       0 |      10 |        0 |      1 |     0 |    +1.0% |   11.251 |        0.0 |      0 | dpath/a_lt_b$in0[0]$_DFFE_PP_/D
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0051] Resized 10 instances: 10 up, 0 up match, 0 down, 0 VT
[INFO RSZ-0049] Cloned 1 instances.
[INFO RSZ-0033] No hold violations found.
Cell type report:                       Count       Area
  Inverter                                 22       0.98
  Sequential cell                          35      10.22
  Multi-Input combinational cell          143      12.55
  Total                                   200      23.75
[ 11.251,  34.924): ************************************************** (24)
[ 34.924,  58.597): ***************** (8)
[ 58.597,  82.271):  (0)
[ 82.271, 105.944):  (0)
[105.944, 129.618):  (0)
[129.618, 153.291): ** (1)
[153.291, 176.965): **** (2)
[176.965, 200.638): ******** (4)
[200.638, 224.312): *************************** (13)
[224.312, 247.985]: ** (1)
Startpoint: req_rdy$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath/a_lt_b$in0[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: slow

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ req_rdy$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
 135.52  135.52 ^ req_rdy$_DFF_P_/QN (DFFHQNx2_ASAP7_75t_R)
  72.31  207.82 v n_72/Y (INVx2_ASAP7_75t_R)
  74.51  282.34 ^ n_90/Y (NOR2x1p5_ASAP7_75t_R)
  71.84  354.18 v n_91/Y (OAI21x1_ASAP7_75t_R)
  36.31  390.49 ^ n_129/Y (NOR2xp33_ASAP7_75t_R)
  22.59  413.08 v n_130/Y (O2A1O1Ixp33_ASAP7_75t_R)
  42.83  455.91 ^ n_131/Y (AOI32xp33_ASAP7_75t_R)
   0.00  455.91 ^ dpath/a_lt_b$in0[0]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         455.91   data arrival time

 500.00  500.00   clock core_clock (rise edge)
   0.00  500.00   clock network delay (ideal)
   0.00  500.00   clock reconvergence pessimism
         500.00 ^ dpath/a_lt_b$in0[0]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -32.84  467.16   library setup time
         467.16   data required time
---------------------------------------------------------
         467.16   data required time
        -455.91   data arrival time
---------------------------------------------------------
          11.25   slack (MET)


wns max 0.00
tns max 0.00
Repair timing output passed/skipped equivalence test
