
script.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002544  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  080026cc  080026cc  000126cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002884  08002884  00012884  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002888  08002888  00012888  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001f0  20000000  0800288c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000201f0  2**0
                  CONTENTS
  7 .bss          00012d98  200001f0  200001f0  000201f0  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20012f88  20012f88  000201f0  2**0
                  ALLOC
  9 .ARM.attributes 0000002a  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000b5f0  00000000  00000000  0002021a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002368  00000000  00000000  0002b80a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000d00  00000000  00000000  0002db78  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000bd8  00000000  00000000  0002e878  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004b6e  00000000  00000000  0002f450  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004316  00000000  00000000  00033fbe  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000382d4  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000039b8  00000000  00000000  00038350  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001f0 	.word	0x200001f0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080026b4 	.word	0x080026b4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001f4 	.word	0x200001f4
 80001c4:	080026b4 	.word	0x080026b4

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001dc:	b480      	push	{r7}
 80001de:	b085      	sub	sp, #20
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001e4:	2300      	movs	r3, #0
 80001e6:	73fb      	strb	r3, [r7, #15]
 80001e8:	2300      	movs	r3, #0
 80001ea:	73bb      	strb	r3, [r7, #14]
 80001ec:	230f      	movs	r3, #15
 80001ee:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	78db      	ldrb	r3, [r3, #3]
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d039      	beq.n	800026c <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001f8:	4b27      	ldr	r3, [pc, #156]	; (8000298 <NVIC_Init+0xbc>)
 80001fa:	68db      	ldr	r3, [r3, #12]
 80001fc:	43db      	mvns	r3, r3
 80001fe:	0a1b      	lsrs	r3, r3, #8
 8000200:	b2db      	uxtb	r3, r3
 8000202:	f003 0307 	and.w	r3, r3, #7
 8000206:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000208:	7bfb      	ldrb	r3, [r7, #15]
 800020a:	f1c3 0304 	rsb	r3, r3, #4
 800020e:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000210:	7b7a      	ldrb	r2, [r7, #13]
 8000212:	7bfb      	ldrb	r3, [r7, #15]
 8000214:	fa42 f303 	asr.w	r3, r2, r3
 8000218:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	785b      	ldrb	r3, [r3, #1]
 800021e:	461a      	mov	r2, r3
 8000220:	7bbb      	ldrb	r3, [r7, #14]
 8000222:	fa02 f303 	lsl.w	r3, r2, r3
 8000226:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	789a      	ldrb	r2, [r3, #2]
 800022c:	7b7b      	ldrb	r3, [r7, #13]
 800022e:	4013      	ands	r3, r2
 8000230:	b2da      	uxtb	r2, r3
 8000232:	7bfb      	ldrb	r3, [r7, #15]
 8000234:	4313      	orrs	r3, r2
 8000236:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000238:	7bfb      	ldrb	r3, [r7, #15]
 800023a:	011b      	lsls	r3, r3, #4
 800023c:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800023e:	4a17      	ldr	r2, [pc, #92]	; (800029c <NVIC_Init+0xc0>)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	4413      	add	r3, r2
 8000246:	7bfa      	ldrb	r2, [r7, #15]
 8000248:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800024c:	4a13      	ldr	r2, [pc, #76]	; (800029c <NVIC_Init+0xc0>)
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	781b      	ldrb	r3, [r3, #0]
 8000252:	095b      	lsrs	r3, r3, #5
 8000254:	b2db      	uxtb	r3, r3
 8000256:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	f003 031f 	and.w	r3, r3, #31
 8000260:	2101      	movs	r1, #1
 8000262:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000266:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800026a:	e00f      	b.n	800028c <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800026c:	490b      	ldr	r1, [pc, #44]	; (800029c <NVIC_Init+0xc0>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	095b      	lsrs	r3, r3, #5
 8000274:	b2db      	uxtb	r3, r3
 8000276:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	781b      	ldrb	r3, [r3, #0]
 800027c:	f003 031f 	and.w	r3, r3, #31
 8000280:	2201      	movs	r2, #1
 8000282:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000284:	f100 0320 	add.w	r3, r0, #32
 8000288:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800028c:	bf00      	nop
 800028e:	3714      	adds	r7, #20
 8000290:	46bd      	mov	sp, r7
 8000292:	bc80      	pop	{r7}
 8000294:	4770      	bx	lr
 8000296:	bf00      	nop
 8000298:	e000ed00 	.word	0xe000ed00
 800029c:	e000e100 	.word	0xe000e100

080002a0 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80002a0:	b480      	push	{r7}
 80002a2:	b085      	sub	sp, #20
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
 80002a8:	460b      	mov	r3, r1
 80002aa:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80002ac:	2300      	movs	r3, #0
 80002ae:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80002b0:	4b07      	ldr	r3, [pc, #28]	; (80002d0 <DAC_SetChannel1Data+0x30>)
 80002b2:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80002b4:	68fa      	ldr	r2, [r7, #12]
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	4413      	add	r3, r2
 80002ba:	3308      	adds	r3, #8
 80002bc:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80002be:	68fb      	ldr	r3, [r7, #12]
 80002c0:	461a      	mov	r2, r3
 80002c2:	887b      	ldrh	r3, [r7, #2]
 80002c4:	6013      	str	r3, [r2, #0]
}
 80002c6:	bf00      	nop
 80002c8:	3714      	adds	r7, #20
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bc80      	pop	{r7}
 80002ce:	4770      	bx	lr
 80002d0:	40007400 	.word	0x40007400

080002d4 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80002d4:	b480      	push	{r7}
 80002d6:	b083      	sub	sp, #12
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	f023 0201 	bic.w	r2, r3, #1
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	2200      	movs	r2, #0
 80002ec:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	2200      	movs	r2, #0
 80002f2:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	2200      	movs	r2, #0
 80002f8:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	2200      	movs	r2, #0
 80002fe:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	2200      	movs	r2, #0
 8000304:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	2221      	movs	r2, #33	; 0x21
 800030a:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	4a45      	ldr	r2, [pc, #276]	; (8000424 <DMA_DeInit+0x150>)
 8000310:	4293      	cmp	r3, r2
 8000312:	d103      	bne.n	800031c <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8000314:	4b44      	ldr	r3, [pc, #272]	; (8000428 <DMA_DeInit+0x154>)
 8000316:	223d      	movs	r2, #61	; 0x3d
 8000318:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800031a:	e07e      	b.n	800041a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	4a43      	ldr	r2, [pc, #268]	; (800042c <DMA_DeInit+0x158>)
 8000320:	4293      	cmp	r3, r2
 8000322:	d104      	bne.n	800032e <DMA_DeInit+0x5a>
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8000324:	4b40      	ldr	r3, [pc, #256]	; (8000428 <DMA_DeInit+0x154>)
 8000326:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 800032a:	609a      	str	r2, [r3, #8]
}
 800032c:	e075      	b.n	800041a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	4a3f      	ldr	r2, [pc, #252]	; (8000430 <DMA_DeInit+0x15c>)
 8000332:	4293      	cmp	r3, r2
 8000334:	d104      	bne.n	8000340 <DMA_DeInit+0x6c>
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 8000336:	4b3c      	ldr	r3, [pc, #240]	; (8000428 <DMA_DeInit+0x154>)
 8000338:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 800033c:	609a      	str	r2, [r3, #8]
}
 800033e:	e06c      	b.n	800041a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	4a3c      	ldr	r2, [pc, #240]	; (8000434 <DMA_DeInit+0x160>)
 8000344:	4293      	cmp	r3, r2
 8000346:	d104      	bne.n	8000352 <DMA_DeInit+0x7e>
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8000348:	4b37      	ldr	r3, [pc, #220]	; (8000428 <DMA_DeInit+0x154>)
 800034a:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 800034e:	609a      	str	r2, [r3, #8]
}
 8000350:	e063      	b.n	800041a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	4a38      	ldr	r2, [pc, #224]	; (8000438 <DMA_DeInit+0x164>)
 8000356:	4293      	cmp	r3, r2
 8000358:	d103      	bne.n	8000362 <DMA_DeInit+0x8e>
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 800035a:	4b33      	ldr	r3, [pc, #204]	; (8000428 <DMA_DeInit+0x154>)
 800035c:	4a37      	ldr	r2, [pc, #220]	; (800043c <DMA_DeInit+0x168>)
 800035e:	60da      	str	r2, [r3, #12]
}
 8000360:	e05b      	b.n	800041a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	4a36      	ldr	r2, [pc, #216]	; (8000440 <DMA_DeInit+0x16c>)
 8000366:	4293      	cmp	r3, r2
 8000368:	d103      	bne.n	8000372 <DMA_DeInit+0x9e>
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 800036a:	4b2f      	ldr	r3, [pc, #188]	; (8000428 <DMA_DeInit+0x154>)
 800036c:	4a35      	ldr	r2, [pc, #212]	; (8000444 <DMA_DeInit+0x170>)
 800036e:	60da      	str	r2, [r3, #12]
}
 8000370:	e053      	b.n	800041a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	4a34      	ldr	r2, [pc, #208]	; (8000448 <DMA_DeInit+0x174>)
 8000376:	4293      	cmp	r3, r2
 8000378:	d103      	bne.n	8000382 <DMA_DeInit+0xae>
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 800037a:	4b2b      	ldr	r3, [pc, #172]	; (8000428 <DMA_DeInit+0x154>)
 800037c:	4a33      	ldr	r2, [pc, #204]	; (800044c <DMA_DeInit+0x178>)
 800037e:	60da      	str	r2, [r3, #12]
}
 8000380:	e04b      	b.n	800041a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	4a32      	ldr	r2, [pc, #200]	; (8000450 <DMA_DeInit+0x17c>)
 8000386:	4293      	cmp	r3, r2
 8000388:	d104      	bne.n	8000394 <DMA_DeInit+0xc0>
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 800038a:	4b27      	ldr	r3, [pc, #156]	; (8000428 <DMA_DeInit+0x154>)
 800038c:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000390:	60da      	str	r2, [r3, #12]
}
 8000392:	e042      	b.n	800041a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	4a2f      	ldr	r2, [pc, #188]	; (8000454 <DMA_DeInit+0x180>)
 8000398:	4293      	cmp	r3, r2
 800039a:	d103      	bne.n	80003a4 <DMA_DeInit+0xd0>
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 800039c:	4b2e      	ldr	r3, [pc, #184]	; (8000458 <DMA_DeInit+0x184>)
 800039e:	223d      	movs	r2, #61	; 0x3d
 80003a0:	609a      	str	r2, [r3, #8]
}
 80003a2:	e03a      	b.n	800041a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	4a2d      	ldr	r2, [pc, #180]	; (800045c <DMA_DeInit+0x188>)
 80003a8:	4293      	cmp	r3, r2
 80003aa:	d104      	bne.n	80003b6 <DMA_DeInit+0xe2>
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 80003ac:	4b2a      	ldr	r3, [pc, #168]	; (8000458 <DMA_DeInit+0x184>)
 80003ae:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80003b2:	609a      	str	r2, [r3, #8]
}
 80003b4:	e031      	b.n	800041a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	4a29      	ldr	r2, [pc, #164]	; (8000460 <DMA_DeInit+0x18c>)
 80003ba:	4293      	cmp	r3, r2
 80003bc:	d104      	bne.n	80003c8 <DMA_DeInit+0xf4>
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 80003be:	4b26      	ldr	r3, [pc, #152]	; (8000458 <DMA_DeInit+0x184>)
 80003c0:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 80003c4:	609a      	str	r2, [r3, #8]
}
 80003c6:	e028      	b.n	800041a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	4a26      	ldr	r2, [pc, #152]	; (8000464 <DMA_DeInit+0x190>)
 80003cc:	4293      	cmp	r3, r2
 80003ce:	d104      	bne.n	80003da <DMA_DeInit+0x106>
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 80003d0:	4b21      	ldr	r3, [pc, #132]	; (8000458 <DMA_DeInit+0x184>)
 80003d2:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 80003d6:	609a      	str	r2, [r3, #8]
}
 80003d8:	e01f      	b.n	800041a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	4a22      	ldr	r2, [pc, #136]	; (8000468 <DMA_DeInit+0x194>)
 80003de:	4293      	cmp	r3, r2
 80003e0:	d103      	bne.n	80003ea <DMA_DeInit+0x116>
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 80003e2:	4b1d      	ldr	r3, [pc, #116]	; (8000458 <DMA_DeInit+0x184>)
 80003e4:	4a15      	ldr	r2, [pc, #84]	; (800043c <DMA_DeInit+0x168>)
 80003e6:	60da      	str	r2, [r3, #12]
}
 80003e8:	e017      	b.n	800041a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	4a1f      	ldr	r2, [pc, #124]	; (800046c <DMA_DeInit+0x198>)
 80003ee:	4293      	cmp	r3, r2
 80003f0:	d103      	bne.n	80003fa <DMA_DeInit+0x126>
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 80003f2:	4b19      	ldr	r3, [pc, #100]	; (8000458 <DMA_DeInit+0x184>)
 80003f4:	4a13      	ldr	r2, [pc, #76]	; (8000444 <DMA_DeInit+0x170>)
 80003f6:	60da      	str	r2, [r3, #12]
}
 80003f8:	e00f      	b.n	800041a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream6)
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	4a1c      	ldr	r2, [pc, #112]	; (8000470 <DMA_DeInit+0x19c>)
 80003fe:	4293      	cmp	r3, r2
 8000400:	d103      	bne.n	800040a <DMA_DeInit+0x136>
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8000402:	4b15      	ldr	r3, [pc, #84]	; (8000458 <DMA_DeInit+0x184>)
 8000404:	4a11      	ldr	r2, [pc, #68]	; (800044c <DMA_DeInit+0x178>)
 8000406:	60da      	str	r2, [r3, #12]
}
 8000408:	e007      	b.n	800041a <DMA_DeInit+0x146>
    if (DMAy_Streamx == DMA2_Stream7)
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	4a19      	ldr	r2, [pc, #100]	; (8000474 <DMA_DeInit+0x1a0>)
 800040e:	4293      	cmp	r3, r2
 8000410:	d103      	bne.n	800041a <DMA_DeInit+0x146>
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8000412:	4b11      	ldr	r3, [pc, #68]	; (8000458 <DMA_DeInit+0x184>)
 8000414:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000418:	60da      	str	r2, [r3, #12]
}
 800041a:	bf00      	nop
 800041c:	370c      	adds	r7, #12
 800041e:	46bd      	mov	sp, r7
 8000420:	bc80      	pop	{r7}
 8000422:	4770      	bx	lr
 8000424:	40026010 	.word	0x40026010
 8000428:	40026000 	.word	0x40026000
 800042c:	40026028 	.word	0x40026028
 8000430:	40026040 	.word	0x40026040
 8000434:	40026058 	.word	0x40026058
 8000438:	40026070 	.word	0x40026070
 800043c:	2000003d 	.word	0x2000003d
 8000440:	40026088 	.word	0x40026088
 8000444:	20000f40 	.word	0x20000f40
 8000448:	400260a0 	.word	0x400260a0
 800044c:	203d0000 	.word	0x203d0000
 8000450:	400260b8 	.word	0x400260b8
 8000454:	40026410 	.word	0x40026410
 8000458:	40026400 	.word	0x40026400
 800045c:	40026428 	.word	0x40026428
 8000460:	40026440 	.word	0x40026440
 8000464:	40026458 	.word	0x40026458
 8000468:	40026470 	.word	0x40026470
 800046c:	40026488 	.word	0x40026488
 8000470:	400264a0 	.word	0x400264a0
 8000474:	400264b8 	.word	0x400264b8

08000478 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000478:	b480      	push	{r7}
 800047a:	b085      	sub	sp, #20
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
 8000480:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000482:	2300      	movs	r3, #0
 8000484:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800048c:	68fa      	ldr	r2, [r7, #12]
 800048e:	4b24      	ldr	r3, [pc, #144]	; (8000520 <DMA_Init+0xa8>)
 8000490:	4013      	ands	r3, r2
 8000492:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	681a      	ldr	r2, [r3, #0]
 8000498:	683b      	ldr	r3, [r7, #0]
 800049a:	68db      	ldr	r3, [r3, #12]
 800049c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800049e:	683b      	ldr	r3, [r7, #0]
 80004a0:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80004a2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80004a4:	683b      	ldr	r3, [r7, #0]
 80004a6:	699b      	ldr	r3, [r3, #24]
 80004a8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80004aa:	683b      	ldr	r3, [r7, #0]
 80004ac:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80004ae:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80004b0:	683b      	ldr	r3, [r7, #0]
 80004b2:	6a1b      	ldr	r3, [r3, #32]
 80004b4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80004b6:	683b      	ldr	r3, [r7, #0]
 80004b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80004ba:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004c0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80004c2:	683b      	ldr	r3, [r7, #0]
 80004c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80004c6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80004c8:	683b      	ldr	r3, [r7, #0]
 80004ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80004cc:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80004ce:	68fa      	ldr	r2, [r7, #12]
 80004d0:	4313      	orrs	r3, r2
 80004d2:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	68fa      	ldr	r2, [r7, #12]
 80004d8:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	695b      	ldr	r3, [r3, #20]
 80004de:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	f023 0307 	bic.w	r3, r3, #7
 80004e6:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004ec:	683b      	ldr	r3, [r7, #0]
 80004ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f0:	4313      	orrs	r3, r2
 80004f2:	68fa      	ldr	r2, [r7, #12]
 80004f4:	4313      	orrs	r3, r2
 80004f6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	68fa      	ldr	r2, [r7, #12]
 80004fc:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	691a      	ldr	r2, [r3, #16]
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000506:	683b      	ldr	r3, [r7, #0]
 8000508:	685a      	ldr	r2, [r3, #4]
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	689a      	ldr	r2, [r3, #8]
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	60da      	str	r2, [r3, #12]
}
 8000516:	bf00      	nop
 8000518:	3714      	adds	r7, #20
 800051a:	46bd      	mov	sp, r7
 800051c:	bc80      	pop	{r7}
 800051e:	4770      	bx	lr
 8000520:	f01c803f 	.word	0xf01c803f

08000524 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
 800052c:	460b      	mov	r3, r1
 800052e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000530:	78fb      	ldrb	r3, [r7, #3]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d006      	beq.n	8000544 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	f043 0201 	orr.w	r2, r3, #1
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000542:	e005      	b.n	8000550 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	f023 0201 	bic.w	r2, r3, #1
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	601a      	str	r2, [r3, #0]
}
 8000550:	bf00      	nop
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	bc80      	pop	{r7}
 8000558:	4770      	bx	lr

0800055a <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 800055a:	b480      	push	{r7}
 800055c:	b085      	sub	sp, #20
 800055e:	af00      	add	r7, sp, #0
 8000560:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8000562:	2300      	movs	r3, #0
 8000564:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	f003 0301 	and.w	r3, r3, #1
 800056e:	2b00      	cmp	r3, #0
 8000570:	d002      	beq.n	8000578 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000572:	2301      	movs	r3, #1
 8000574:	73fb      	strb	r3, [r7, #15]
 8000576:	e001      	b.n	800057c <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8000578:	2300      	movs	r3, #0
 800057a:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 800057c:	7bfb      	ldrb	r3, [r7, #15]
}
 800057e:	4618      	mov	r0, r3
 8000580:	3714      	adds	r7, #20
 8000582:	46bd      	mov	sp, r7
 8000584:	bc80      	pop	{r7}
 8000586:	4770      	bx	lr

08000588 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000588:	b480      	push	{r7}
 800058a:	b087      	sub	sp, #28
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
 8000590:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000592:	2300      	movs	r3, #0
 8000594:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000596:	2300      	movs	r3, #0
 8000598:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	4a14      	ldr	r2, [pc, #80]	; (80005f0 <DMA_GetFlagStatus+0x68>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d802      	bhi.n	80005a8 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80005a2:	4b14      	ldr	r3, [pc, #80]	; (80005f4 <DMA_GetFlagStatus+0x6c>)
 80005a4:	613b      	str	r3, [r7, #16]
 80005a6:	e001      	b.n	80005ac <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80005a8:	4b13      	ldr	r3, [pc, #76]	; (80005f8 <DMA_GetFlagStatus+0x70>)
 80005aa:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d003      	beq.n	80005be <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 80005b6:	693b      	ldr	r3, [r7, #16]
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	60fb      	str	r3, [r7, #12]
 80005bc:	e002      	b.n	80005c4 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 80005be:	693b      	ldr	r3, [r7, #16]
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80005ca:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80005ce:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 80005d0:	68fa      	ldr	r2, [r7, #12]
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	4013      	ands	r3, r2
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d002      	beq.n	80005e0 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 80005da:	2301      	movs	r3, #1
 80005dc:	75fb      	strb	r3, [r7, #23]
 80005de:	e001      	b.n	80005e4 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 80005e0:	2300      	movs	r3, #0
 80005e2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 80005e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	371c      	adds	r7, #28
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bc80      	pop	{r7}
 80005ee:	4770      	bx	lr
 80005f0:	4002640f 	.word	0x4002640f
 80005f4:	40026000 	.word	0x40026000
 80005f8:	40026400 	.word	0x40026400

080005fc <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4a10      	ldr	r2, [pc, #64]	; (800064c <DMA_ClearFlag+0x50>)
 800060a:	4293      	cmp	r3, r2
 800060c:	d802      	bhi.n	8000614 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800060e:	4b10      	ldr	r3, [pc, #64]	; (8000650 <DMA_ClearFlag+0x54>)
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	e001      	b.n	8000618 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000614:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <DMA_ClearFlag+0x58>)
 8000616:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000618:	683b      	ldr	r3, [r7, #0]
 800061a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800061e:	2b00      	cmp	r3, #0
 8000620:	d007      	beq.n	8000632 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000628:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800062c:	68fa      	ldr	r2, [r7, #12]
 800062e:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000630:	e006      	b.n	8000640 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000638:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800063c:	68fa      	ldr	r2, [r7, #12]
 800063e:	6093      	str	r3, [r2, #8]
}
 8000640:	bf00      	nop
 8000642:	3714      	adds	r7, #20
 8000644:	46bd      	mov	sp, r7
 8000646:	bc80      	pop	{r7}
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	4002640f 	.word	0x4002640f
 8000650:	40026000 	.word	0x40026000
 8000654:	40026400 	.word	0x40026400

08000658 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 8000658:	b480      	push	{r7}
 800065a:	b085      	sub	sp, #20
 800065c:	af00      	add	r7, sp, #0
 800065e:	60f8      	str	r0, [r7, #12]
 8000660:	60b9      	str	r1, [r7, #8]
 8000662:	4613      	mov	r3, r2
 8000664:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8000666:	68bb      	ldr	r3, [r7, #8]
 8000668:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800066c:	2b00      	cmp	r3, #0
 800066e:	d00f      	beq.n	8000690 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 8000670:	79fb      	ldrb	r3, [r7, #7]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d006      	beq.n	8000684 <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	695b      	ldr	r3, [r3, #20]
 800067a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	615a      	str	r2, [r3, #20]
 8000682:	e005      	b.n	8000690 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	695b      	ldr	r3, [r3, #20]
 8000688:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8000690:	68bb      	ldr	r3, [r7, #8]
 8000692:	2b80      	cmp	r3, #128	; 0x80
 8000694:	d014      	beq.n	80006c0 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d008      	beq.n	80006ae <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	681a      	ldr	r2, [r3, #0]
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	f003 031e 	and.w	r3, r3, #30
 80006a6:	431a      	orrs	r2, r3
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 80006ac:	e008      	b.n	80006c0 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	681a      	ldr	r2, [r3, #0]
 80006b2:	68bb      	ldr	r3, [r7, #8]
 80006b4:	f003 031e 	and.w	r3, r3, #30
 80006b8:	43db      	mvns	r3, r3
 80006ba:	401a      	ands	r2, r3
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	601a      	str	r2, [r3, #0]
}
 80006c0:	bf00      	nop
 80006c2:	3714      	adds	r7, #20
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bc80      	pop	{r7}
 80006c8:	4770      	bx	lr
	...

080006cc <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b087      	sub	sp, #28
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
 80006d4:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 80006d6:	2300      	movs	r3, #0
 80006d8:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	60fb      	str	r3, [r7, #12]
 80006de:	2300      	movs	r3, #0
 80006e0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_IT(DMA_IT));
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	4a21      	ldr	r2, [pc, #132]	; (800076c <DMA_GetITStatus+0xa0>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d802      	bhi.n	80006f0 <DMA_GetITStatus+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80006ea:	4b21      	ldr	r3, [pc, #132]	; (8000770 <DMA_GetITStatus+0xa4>)
 80006ec:	613b      	str	r3, [r7, #16]
 80006ee:	e001      	b.n	80006f4 <DMA_GetITStatus+0x28>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80006f0:	4b20      	ldr	r3, [pc, #128]	; (8000774 <DMA_GetITStatus+0xa8>)
 80006f2:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80006fa:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d00a      	beq.n	8000718 <DMA_GetITStatus+0x4c>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8000702:	683b      	ldr	r3, [r7, #0]
 8000704:	0adb      	lsrs	r3, r3, #11
 8000706:	f003 031e 	and.w	r3, r3, #30
 800070a:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681a      	ldr	r2, [r3, #0]
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	4013      	ands	r3, r2
 8000714:	60bb      	str	r3, [r7, #8]
 8000716:	e004      	b.n	8000722 <DMA_GetITStatus+0x56>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	695b      	ldr	r3, [r3, #20]
 800071c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000720:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000728:	2b00      	cmp	r3, #0
 800072a:	d003      	beq.n	8000734 <DMA_GetITStatus+0x68>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 800072c:	693b      	ldr	r3, [r7, #16]
 800072e:	685b      	ldr	r3, [r3, #4]
 8000730:	60fb      	str	r3, [r7, #12]
 8000732:	e002      	b.n	800073a <DMA_GetITStatus+0x6e>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 8000734:	693b      	ldr	r3, [r7, #16]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000740:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000744:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000746:	68fa      	ldr	r2, [r7, #12]
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	4013      	ands	r3, r2
 800074c:	2b00      	cmp	r3, #0
 800074e:	d005      	beq.n	800075c <DMA_GetITStatus+0x90>
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d002      	beq.n	800075c <DMA_GetITStatus+0x90>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 8000756:	2301      	movs	r3, #1
 8000758:	75fb      	strb	r3, [r7, #23]
 800075a:	e001      	b.n	8000760 <DMA_GetITStatus+0x94>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 800075c:	2300      	movs	r3, #0
 800075e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 8000760:	7dfb      	ldrb	r3, [r7, #23]
}
 8000762:	4618      	mov	r0, r3
 8000764:	371c      	adds	r7, #28
 8000766:	46bd      	mov	sp, r7
 8000768:	bc80      	pop	{r7}
 800076a:	4770      	bx	lr
 800076c:	4002640f 	.word	0x4002640f
 8000770:	40026000 	.word	0x40026000
 8000774:	40026400 	.word	0x40026400

08000778 <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8000778:	b480      	push	{r7}
 800077a:	b085      	sub	sp, #20
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
 8000780:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4a10      	ldr	r2, [pc, #64]	; (80007c8 <DMA_ClearITPendingBit+0x50>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d802      	bhi.n	8000790 <DMA_ClearITPendingBit+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800078a:	4b10      	ldr	r3, [pc, #64]	; (80007cc <DMA_ClearITPendingBit+0x54>)
 800078c:	60fb      	str	r3, [r7, #12]
 800078e:	e001      	b.n	8000794 <DMA_ClearITPendingBit+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000790:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <DMA_ClearITPendingBit+0x58>)
 8000792:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800079a:	2b00      	cmp	r3, #0
 800079c:	d007      	beq.n	80007ae <DMA_ClearITPendingBit+0x36>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80007a4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80007a8:	68fa      	ldr	r2, [r7, #12]
 80007aa:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }   
}
 80007ac:	e006      	b.n	80007bc <DMA_ClearITPendingBit+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80007b4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80007b8:	68fa      	ldr	r2, [r7, #12]
 80007ba:	6093      	str	r3, [r2, #8]
}
 80007bc:	bf00      	nop
 80007be:	3714      	adds	r7, #20
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bc80      	pop	{r7}
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	4002640f 	.word	0x4002640f
 80007cc:	40026000 	.word	0x40026000
 80007d0:	40026400 	.word	0x40026400

080007d4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b087      	sub	sp, #28
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80007de:	2300      	movs	r3, #0
 80007e0:	617b      	str	r3, [r7, #20]
 80007e2:	2300      	movs	r3, #0
 80007e4:	613b      	str	r3, [r7, #16]
 80007e6:	2300      	movs	r3, #0
 80007e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80007ea:	2300      	movs	r3, #0
 80007ec:	617b      	str	r3, [r7, #20]
 80007ee:	e076      	b.n	80008de <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80007f0:	2201      	movs	r2, #1
 80007f2:	697b      	ldr	r3, [r7, #20]
 80007f4:	fa02 f303 	lsl.w	r3, r2, r3
 80007f8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	681a      	ldr	r2, [r3, #0]
 80007fe:	693b      	ldr	r3, [r7, #16]
 8000800:	4013      	ands	r3, r2
 8000802:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000804:	68fa      	ldr	r2, [r7, #12]
 8000806:	693b      	ldr	r3, [r7, #16]
 8000808:	429a      	cmp	r2, r3
 800080a:	d165      	bne.n	80008d8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681a      	ldr	r2, [r3, #0]
 8000810:	697b      	ldr	r3, [r7, #20]
 8000812:	005b      	lsls	r3, r3, #1
 8000814:	2103      	movs	r1, #3
 8000816:	fa01 f303 	lsl.w	r3, r1, r3
 800081a:	43db      	mvns	r3, r3
 800081c:	401a      	ands	r2, r3
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	681a      	ldr	r2, [r3, #0]
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	791b      	ldrb	r3, [r3, #4]
 800082a:	4619      	mov	r1, r3
 800082c:	697b      	ldr	r3, [r7, #20]
 800082e:	005b      	lsls	r3, r3, #1
 8000830:	fa01 f303 	lsl.w	r3, r1, r3
 8000834:	431a      	orrs	r2, r3
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	791b      	ldrb	r3, [r3, #4]
 800083e:	2b01      	cmp	r3, #1
 8000840:	d003      	beq.n	800084a <GPIO_Init+0x76>
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	791b      	ldrb	r3, [r3, #4]
 8000846:	2b02      	cmp	r3, #2
 8000848:	d12e      	bne.n	80008a8 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	689a      	ldr	r2, [r3, #8]
 800084e:	697b      	ldr	r3, [r7, #20]
 8000850:	005b      	lsls	r3, r3, #1
 8000852:	2103      	movs	r1, #3
 8000854:	fa01 f303 	lsl.w	r3, r1, r3
 8000858:	43db      	mvns	r3, r3
 800085a:	401a      	ands	r2, r3
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	689a      	ldr	r2, [r3, #8]
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	795b      	ldrb	r3, [r3, #5]
 8000868:	4619      	mov	r1, r3
 800086a:	697b      	ldr	r3, [r7, #20]
 800086c:	005b      	lsls	r3, r3, #1
 800086e:	fa01 f303 	lsl.w	r3, r1, r3
 8000872:	431a      	orrs	r2, r3
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	685a      	ldr	r2, [r3, #4]
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	b29b      	uxth	r3, r3
 8000880:	4619      	mov	r1, r3
 8000882:	2301      	movs	r3, #1
 8000884:	408b      	lsls	r3, r1
 8000886:	43db      	mvns	r3, r3
 8000888:	401a      	ands	r2, r3
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	683a      	ldr	r2, [r7, #0]
 8000894:	7992      	ldrb	r2, [r2, #6]
 8000896:	4611      	mov	r1, r2
 8000898:	697a      	ldr	r2, [r7, #20]
 800089a:	b292      	uxth	r2, r2
 800089c:	fa01 f202 	lsl.w	r2, r1, r2
 80008a0:	b292      	uxth	r2, r2
 80008a2:	431a      	orrs	r2, r3
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	68da      	ldr	r2, [r3, #12]
 80008ac:	697b      	ldr	r3, [r7, #20]
 80008ae:	b29b      	uxth	r3, r3
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	2103      	movs	r1, #3
 80008b4:	fa01 f303 	lsl.w	r3, r1, r3
 80008b8:	43db      	mvns	r3, r3
 80008ba:	401a      	ands	r2, r3
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	68da      	ldr	r2, [r3, #12]
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	79db      	ldrb	r3, [r3, #7]
 80008c8:	4619      	mov	r1, r3
 80008ca:	697b      	ldr	r3, [r7, #20]
 80008cc:	005b      	lsls	r3, r3, #1
 80008ce:	fa01 f303 	lsl.w	r3, r1, r3
 80008d2:	431a      	orrs	r2, r3
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	3301      	adds	r3, #1
 80008dc:	617b      	str	r3, [r7, #20]
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	2b0f      	cmp	r3, #15
 80008e2:	d985      	bls.n	80007f0 <GPIO_Init+0x1c>
    }
  }
}
 80008e4:	bf00      	nop
 80008e6:	371c      	adds	r7, #28
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bc80      	pop	{r7}
 80008ec:	4770      	bx	lr

080008ee <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80008ee:	b480      	push	{r7}
 80008f0:	b085      	sub	sp, #20
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	6078      	str	r0, [r7, #4]
 80008f6:	460b      	mov	r3, r1
 80008f8:	807b      	strh	r3, [r7, #2]
 80008fa:	4613      	mov	r3, r2
 80008fc:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80008fe:	2300      	movs	r3, #0
 8000900:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000902:	2300      	movs	r3, #0
 8000904:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000906:	787a      	ldrb	r2, [r7, #1]
 8000908:	887b      	ldrh	r3, [r7, #2]
 800090a:	f003 0307 	and.w	r3, r3, #7
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	fa02 f303 	lsl.w	r3, r2, r3
 8000914:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000916:	887b      	ldrh	r3, [r7, #2]
 8000918:	08db      	lsrs	r3, r3, #3
 800091a:	b29b      	uxth	r3, r3
 800091c:	4618      	mov	r0, r3
 800091e:	887b      	ldrh	r3, [r7, #2]
 8000920:	08db      	lsrs	r3, r3, #3
 8000922:	b29b      	uxth	r3, r3
 8000924:	461a      	mov	r2, r3
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	3208      	adds	r2, #8
 800092a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800092e:	887b      	ldrh	r3, [r7, #2]
 8000930:	f003 0307 	and.w	r3, r3, #7
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	210f      	movs	r1, #15
 8000938:	fa01 f303 	lsl.w	r3, r1, r3
 800093c:	43db      	mvns	r3, r3
 800093e:	ea02 0103 	and.w	r1, r2, r3
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	f100 0208 	add.w	r2, r0, #8
 8000948:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800094c:	887b      	ldrh	r3, [r7, #2]
 800094e:	08db      	lsrs	r3, r3, #3
 8000950:	b29b      	uxth	r3, r3
 8000952:	461a      	mov	r2, r3
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	3208      	adds	r2, #8
 8000958:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	4313      	orrs	r3, r2
 8000960:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000962:	887b      	ldrh	r3, [r7, #2]
 8000964:	08db      	lsrs	r3, r3, #3
 8000966:	b29b      	uxth	r3, r3
 8000968:	461a      	mov	r2, r3
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	3208      	adds	r2, #8
 800096e:	68b9      	ldr	r1, [r7, #8]
 8000970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000974:	bf00      	nop
 8000976:	3714      	adds	r7, #20
 8000978:	46bd      	mov	sp, r7
 800097a:	bc80      	pop	{r7}
 800097c:	4770      	bx	lr
	...

08000980 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000980:	b480      	push	{r7}
 8000982:	b089      	sub	sp, #36	; 0x24
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000988:	2300      	movs	r3, #0
 800098a:	61bb      	str	r3, [r7, #24]
 800098c:	2300      	movs	r3, #0
 800098e:	617b      	str	r3, [r7, #20]
 8000990:	2300      	movs	r3, #0
 8000992:	61fb      	str	r3, [r7, #28]
 8000994:	2302      	movs	r3, #2
 8000996:	613b      	str	r3, [r7, #16]
 8000998:	2300      	movs	r3, #0
 800099a:	60fb      	str	r3, [r7, #12]
 800099c:	2302      	movs	r3, #2
 800099e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80009a0:	4b47      	ldr	r3, [pc, #284]	; (8000ac0 <RCC_GetClocksFreq+0x140>)
 80009a2:	689b      	ldr	r3, [r3, #8]
 80009a4:	f003 030c 	and.w	r3, r3, #12
 80009a8:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80009aa:	69bb      	ldr	r3, [r7, #24]
 80009ac:	2b04      	cmp	r3, #4
 80009ae:	d007      	beq.n	80009c0 <RCC_GetClocksFreq+0x40>
 80009b0:	2b08      	cmp	r3, #8
 80009b2:	d009      	beq.n	80009c8 <RCC_GetClocksFreq+0x48>
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d13d      	bne.n	8000a34 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	4a42      	ldr	r2, [pc, #264]	; (8000ac4 <RCC_GetClocksFreq+0x144>)
 80009bc:	601a      	str	r2, [r3, #0]
      break;
 80009be:	e03d      	b.n	8000a3c <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	4a41      	ldr	r2, [pc, #260]	; (8000ac8 <RCC_GetClocksFreq+0x148>)
 80009c4:	601a      	str	r2, [r3, #0]
      break;
 80009c6:	e039      	b.n	8000a3c <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80009c8:	4b3d      	ldr	r3, [pc, #244]	; (8000ac0 <RCC_GetClocksFreq+0x140>)
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	0d9b      	lsrs	r3, r3, #22
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80009d4:	4b3a      	ldr	r3, [pc, #232]	; (8000ac0 <RCC_GetClocksFreq+0x140>)
 80009d6:	685b      	ldr	r3, [r3, #4]
 80009d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80009dc:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d00c      	beq.n	80009fe <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80009e4:	4a38      	ldr	r2, [pc, #224]	; (8000ac8 <RCC_GetClocksFreq+0x148>)
 80009e6:	68bb      	ldr	r3, [r7, #8]
 80009e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ec:	4a34      	ldr	r2, [pc, #208]	; (8000ac0 <RCC_GetClocksFreq+0x140>)
 80009ee:	6852      	ldr	r2, [r2, #4]
 80009f0:	0992      	lsrs	r2, r2, #6
 80009f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80009f6:	fb02 f303 	mul.w	r3, r2, r3
 80009fa:	61fb      	str	r3, [r7, #28]
 80009fc:	e00b      	b.n	8000a16 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80009fe:	4a31      	ldr	r2, [pc, #196]	; (8000ac4 <RCC_GetClocksFreq+0x144>)
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a06:	4a2e      	ldr	r2, [pc, #184]	; (8000ac0 <RCC_GetClocksFreq+0x140>)
 8000a08:	6852      	ldr	r2, [r2, #4]
 8000a0a:	0992      	lsrs	r2, r2, #6
 8000a0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000a10:	fb02 f303 	mul.w	r3, r2, r3
 8000a14:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000a16:	4b2a      	ldr	r3, [pc, #168]	; (8000ac0 <RCC_GetClocksFreq+0x140>)
 8000a18:	685b      	ldr	r3, [r3, #4]
 8000a1a:	0c1b      	lsrs	r3, r3, #16
 8000a1c:	f003 0303 	and.w	r3, r3, #3
 8000a20:	3301      	adds	r3, #1
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000a26:	69fa      	ldr	r2, [r7, #28]
 8000a28:	693b      	ldr	r3, [r7, #16]
 8000a2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	601a      	str	r2, [r3, #0]
      break;
 8000a32:	e003      	b.n	8000a3c <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	4a23      	ldr	r2, [pc, #140]	; (8000ac4 <RCC_GetClocksFreq+0x144>)
 8000a38:	601a      	str	r2, [r3, #0]
      break;
 8000a3a:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000a3c:	4b20      	ldr	r3, [pc, #128]	; (8000ac0 <RCC_GetClocksFreq+0x140>)
 8000a3e:	689b      	ldr	r3, [r3, #8]
 8000a40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000a44:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000a46:	69bb      	ldr	r3, [r7, #24]
 8000a48:	091b      	lsrs	r3, r3, #4
 8000a4a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000a4c:	4a1f      	ldr	r2, [pc, #124]	; (8000acc <RCC_GetClocksFreq+0x14c>)
 8000a4e:	69bb      	ldr	r3, [r7, #24]
 8000a50:	4413      	add	r3, r2
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	b2db      	uxtb	r3, r3
 8000a56:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	40da      	lsrs	r2, r3
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000a64:	4b16      	ldr	r3, [pc, #88]	; (8000ac0 <RCC_GetClocksFreq+0x140>)
 8000a66:	689b      	ldr	r3, [r3, #8]
 8000a68:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000a6c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000a6e:	69bb      	ldr	r3, [r7, #24]
 8000a70:	0a9b      	lsrs	r3, r3, #10
 8000a72:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000a74:	4a15      	ldr	r2, [pc, #84]	; (8000acc <RCC_GetClocksFreq+0x14c>)
 8000a76:	69bb      	ldr	r3, [r7, #24]
 8000a78:	4413      	add	r3, r2
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	685a      	ldr	r2, [r3, #4]
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	40da      	lsrs	r2, r3
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <RCC_GetClocksFreq+0x140>)
 8000a8e:	689b      	ldr	r3, [r3, #8]
 8000a90:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000a94:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000a96:	69bb      	ldr	r3, [r7, #24]
 8000a98:	0b5b      	lsrs	r3, r3, #13
 8000a9a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000a9c:	4a0b      	ldr	r2, [pc, #44]	; (8000acc <RCC_GetClocksFreq+0x14c>)
 8000a9e:	69bb      	ldr	r3, [r7, #24]
 8000aa0:	4413      	add	r3, r2
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	685a      	ldr	r2, [r3, #4]
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	40da      	lsrs	r2, r3
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	60da      	str	r2, [r3, #12]
}
 8000ab4:	bf00      	nop
 8000ab6:	3724      	adds	r7, #36	; 0x24
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bc80      	pop	{r7}
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	40023800 	.word	0x40023800
 8000ac4:	00f42400 	.word	0x00f42400
 8000ac8:	007a1200 	.word	0x007a1200
 8000acc:	20000000 	.word	0x20000000

08000ad0 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
 8000ad8:	460b      	mov	r3, r1
 8000ada:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000adc:	78fb      	ldrb	r3, [r7, #3]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d006      	beq.n	8000af0 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000ae2:	4909      	ldr	r1, [pc, #36]	; (8000b08 <RCC_AHB1PeriphClockCmd+0x38>)
 8000ae4:	4b08      	ldr	r3, [pc, #32]	; (8000b08 <RCC_AHB1PeriphClockCmd+0x38>)
 8000ae6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	4313      	orrs	r3, r2
 8000aec:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000aee:	e006      	b.n	8000afe <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000af0:	4905      	ldr	r1, [pc, #20]	; (8000b08 <RCC_AHB1PeriphClockCmd+0x38>)
 8000af2:	4b05      	ldr	r3, [pc, #20]	; (8000b08 <RCC_AHB1PeriphClockCmd+0x38>)
 8000af4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	43db      	mvns	r3, r3
 8000afa:	4013      	ands	r3, r2
 8000afc:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000afe:	bf00      	nop
 8000b00:	370c      	adds	r7, #12
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bc80      	pop	{r7}
 8000b06:	4770      	bx	lr
 8000b08:	40023800 	.word	0x40023800

08000b0c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
 8000b14:	460b      	mov	r3, r1
 8000b16:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b18:	78fb      	ldrb	r3, [r7, #3]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d006      	beq.n	8000b2c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000b1e:	4909      	ldr	r1, [pc, #36]	; (8000b44 <RCC_APB1PeriphClockCmd+0x38>)
 8000b20:	4b08      	ldr	r3, [pc, #32]	; (8000b44 <RCC_APB1PeriphClockCmd+0x38>)
 8000b22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	4313      	orrs	r3, r2
 8000b28:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000b2a:	e006      	b.n	8000b3a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000b2c:	4905      	ldr	r1, [pc, #20]	; (8000b44 <RCC_APB1PeriphClockCmd+0x38>)
 8000b2e:	4b05      	ldr	r3, [pc, #20]	; (8000b44 <RCC_APB1PeriphClockCmd+0x38>)
 8000b30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	43db      	mvns	r3, r3
 8000b36:	4013      	ands	r3, r2
 8000b38:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000b3a:	bf00      	nop
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bc80      	pop	{r7}
 8000b42:	4770      	bx	lr
 8000b44:	40023800 	.word	0x40023800

08000b48 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	460b      	mov	r3, r1
 8000b52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b54:	78fb      	ldrb	r3, [r7, #3]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d006      	beq.n	8000b68 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000b5a:	4909      	ldr	r1, [pc, #36]	; (8000b80 <RCC_APB2PeriphClockCmd+0x38>)
 8000b5c:	4b08      	ldr	r3, [pc, #32]	; (8000b80 <RCC_APB2PeriphClockCmd+0x38>)
 8000b5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	4313      	orrs	r3, r2
 8000b64:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000b66:	e006      	b.n	8000b76 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000b68:	4905      	ldr	r1, [pc, #20]	; (8000b80 <RCC_APB2PeriphClockCmd+0x38>)
 8000b6a:	4b05      	ldr	r3, [pc, #20]	; (8000b80 <RCC_APB2PeriphClockCmd+0x38>)
 8000b6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	43db      	mvns	r3, r3
 8000b72:	4013      	ands	r3, r2
 8000b74:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000b76:	bf00      	nop
 8000b78:	370c      	adds	r7, #12
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bc80      	pop	{r7}
 8000b7e:	4770      	bx	lr
 8000b80:	40023800 	.word	0x40023800

08000b84 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	460b      	mov	r3, r1
 8000b8e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	887a      	ldrh	r2, [r7, #2]
 8000b94:	819a      	strh	r2, [r3, #12]
}
 8000b96:	bf00      	nop
 8000b98:	370c      	adds	r7, #12
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bc80      	pop	{r7}
 8000b9e:	4770      	bx	lr

08000ba0 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b085      	sub	sp, #20
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	460b      	mov	r3, r1
 8000baa:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000bac:	2300      	movs	r3, #0
 8000bae:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	891b      	ldrh	r3, [r3, #8]
 8000bb4:	b29a      	uxth	r2, r3
 8000bb6:	887b      	ldrh	r3, [r7, #2]
 8000bb8:	4013      	ands	r3, r2
 8000bba:	b29b      	uxth	r3, r3
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d002      	beq.n	8000bc6 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	73fb      	strb	r3, [r7, #15]
 8000bc4:	e001      	b.n	8000bca <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000bca:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3714      	adds	r7, #20
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bc80      	pop	{r7}
 8000bd4:	4770      	bx	lr
	...

08000bd8 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	881b      	ldrh	r3, [r3, #0]
 8000bea:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	4a28      	ldr	r2, [pc, #160]	; (8000c90 <TIM_TimeBaseInit+0xb8>)
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d013      	beq.n	8000c1c <TIM_TimeBaseInit+0x44>
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4a27      	ldr	r2, [pc, #156]	; (8000c94 <TIM_TimeBaseInit+0xbc>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d00f      	beq.n	8000c1c <TIM_TimeBaseInit+0x44>
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c02:	d00b      	beq.n	8000c1c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	4a24      	ldr	r2, [pc, #144]	; (8000c98 <TIM_TimeBaseInit+0xc0>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d007      	beq.n	8000c1c <TIM_TimeBaseInit+0x44>
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4a23      	ldr	r2, [pc, #140]	; (8000c9c <TIM_TimeBaseInit+0xc4>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d003      	beq.n	8000c1c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4a22      	ldr	r2, [pc, #136]	; (8000ca0 <TIM_TimeBaseInit+0xc8>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d108      	bne.n	8000c2e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000c1c:	89fb      	ldrh	r3, [r7, #14]
 8000c1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c22:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	885a      	ldrh	r2, [r3, #2]
 8000c28:	89fb      	ldrh	r3, [r7, #14]
 8000c2a:	4313      	orrs	r3, r2
 8000c2c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4a1c      	ldr	r2, [pc, #112]	; (8000ca4 <TIM_TimeBaseInit+0xcc>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d00c      	beq.n	8000c50 <TIM_TimeBaseInit+0x78>
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4a1b      	ldr	r2, [pc, #108]	; (8000ca8 <TIM_TimeBaseInit+0xd0>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d008      	beq.n	8000c50 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000c3e:	89fb      	ldrh	r3, [r7, #14]
 8000c40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000c44:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	891a      	ldrh	r2, [r3, #8]
 8000c4a:	89fb      	ldrh	r3, [r7, #14]
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	89fa      	ldrh	r2, [r7, #14]
 8000c54:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	685a      	ldr	r2, [r3, #4]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	881a      	ldrh	r2, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4a09      	ldr	r2, [pc, #36]	; (8000c90 <TIM_TimeBaseInit+0xb8>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d003      	beq.n	8000c76 <TIM_TimeBaseInit+0x9e>
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4a08      	ldr	r2, [pc, #32]	; (8000c94 <TIM_TimeBaseInit+0xbc>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d104      	bne.n	8000c80 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	7a9b      	ldrb	r3, [r3, #10]
 8000c7a:	b29a      	uxth	r2, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2201      	movs	r2, #1
 8000c84:	829a      	strh	r2, [r3, #20]
}
 8000c86:	bf00      	nop
 8000c88:	3714      	adds	r7, #20
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr
 8000c90:	40010000 	.word	0x40010000
 8000c94:	40010400 	.word	0x40010400
 8000c98:	40000400 	.word	0x40000400
 8000c9c:	40000800 	.word	0x40000800
 8000ca0:	40000c00 	.word	0x40000c00
 8000ca4:	40001000 	.word	0x40001000
 8000ca8:	40001400 	.word	0x40001400

08000cac <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
 8000cb4:	460b      	mov	r3, r1
 8000cb6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000cb8:	78fb      	ldrb	r3, [r7, #3]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d008      	beq.n	8000cd0 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	881b      	ldrh	r3, [r3, #0]
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cc8:	b29a      	uxth	r2, r3
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 8000cce:	e007      	b.n	8000ce0 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	881b      	ldrh	r3, [r3, #0]
 8000cd4:	b29b      	uxth	r3, r3
 8000cd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000cda:	b29a      	uxth	r2, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	801a      	strh	r2, [r3, #0]
}
 8000ce0:	bf00      	nop
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bc80      	pop	{r7}
 8000ce8:	4770      	bx	lr

08000cea <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000cea:	b480      	push	{r7}
 8000cec:	b083      	sub	sp, #12
 8000cee:	af00      	add	r7, sp, #0
 8000cf0:	6078      	str	r0, [r7, #4]
 8000cf2:	460b      	mov	r3, r1
 8000cf4:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000cf6:	78fb      	ldrb	r3, [r7, #3]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d008      	beq.n	8000d0e <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	881b      	ldrh	r3, [r3, #0]
 8000d00:	b29b      	uxth	r3, r3
 8000d02:	f043 0301 	orr.w	r3, r3, #1
 8000d06:	b29a      	uxth	r2, r3
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000d0c:	e007      	b.n	8000d1e <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	881b      	ldrh	r3, [r3, #0]
 8000d12:	b29b      	uxth	r3, r3
 8000d14:	f023 0301 	bic.w	r3, r3, #1
 8000d18:	b29a      	uxth	r2, r3
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	801a      	strh	r2, [r3, #0]
}
 8000d1e:	bf00      	nop
 8000d20:	370c      	adds	r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bc80      	pop	{r7}
 8000d26:	4770      	bx	lr

08000d28 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b085      	sub	sp, #20
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000d32:	2300      	movs	r3, #0
 8000d34:	817b      	strh	r3, [r7, #10]
 8000d36:	2300      	movs	r3, #0
 8000d38:	81fb      	strh	r3, [r7, #14]
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	8c1b      	ldrh	r3, [r3, #32]
 8000d42:	b29b      	uxth	r3, r3
 8000d44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d48:	b29a      	uxth	r2, r3
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	8c1b      	ldrh	r3, [r3, #32]
 8000d52:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	889b      	ldrh	r3, [r3, #4]
 8000d58:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	8b9b      	ldrh	r3, [r3, #28]
 8000d5e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8000d60:	897b      	ldrh	r3, [r7, #10]
 8000d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000d66:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8000d68:	897b      	ldrh	r3, [r7, #10]
 8000d6a:	f023 0303 	bic.w	r3, r3, #3
 8000d6e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	881a      	ldrh	r2, [r3, #0]
 8000d74:	897b      	ldrh	r3, [r7, #10]
 8000d76:	4313      	orrs	r3, r2
 8000d78:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8000d7a:	89fb      	ldrh	r3, [r7, #14]
 8000d7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000d80:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	899b      	ldrh	r3, [r3, #12]
 8000d86:	021b      	lsls	r3, r3, #8
 8000d88:	b29a      	uxth	r2, r3
 8000d8a:	89fb      	ldrh	r3, [r7, #14]
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	885b      	ldrh	r3, [r3, #2]
 8000d94:	021b      	lsls	r3, r3, #8
 8000d96:	b29a      	uxth	r2, r3
 8000d98:	89fb      	ldrh	r3, [r7, #14]
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4a22      	ldr	r2, [pc, #136]	; (8000e2c <TIM_OC3Init+0x104>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d003      	beq.n	8000dae <TIM_OC3Init+0x86>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	4a21      	ldr	r2, [pc, #132]	; (8000e30 <TIM_OC3Init+0x108>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d12b      	bne.n	8000e06 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8000dae:	89fb      	ldrh	r3, [r7, #14]
 8000db0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000db4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	89db      	ldrh	r3, [r3, #14]
 8000dba:	021b      	lsls	r3, r3, #8
 8000dbc:	b29a      	uxth	r2, r3
 8000dbe:	89fb      	ldrh	r3, [r7, #14]
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8000dc4:	89fb      	ldrh	r3, [r7, #14]
 8000dc6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000dca:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	889b      	ldrh	r3, [r3, #4]
 8000dd0:	021b      	lsls	r3, r3, #8
 8000dd2:	b29a      	uxth	r2, r3
 8000dd4:	89fb      	ldrh	r3, [r7, #14]
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 8000dda:	89bb      	ldrh	r3, [r7, #12]
 8000ddc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000de0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8000de2:	89bb      	ldrh	r3, [r7, #12]
 8000de4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000de8:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	8a1b      	ldrh	r3, [r3, #16]
 8000dee:	011b      	lsls	r3, r3, #4
 8000df0:	b29a      	uxth	r2, r3
 8000df2:	89bb      	ldrh	r3, [r7, #12]
 8000df4:	4313      	orrs	r3, r2
 8000df6:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	8a5b      	ldrh	r3, [r3, #18]
 8000dfc:	011b      	lsls	r3, r3, #4
 8000dfe:	b29a      	uxth	r2, r3
 8000e00:	89bb      	ldrh	r3, [r7, #12]
 8000e02:	4313      	orrs	r3, r2
 8000e04:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	89ba      	ldrh	r2, [r7, #12]
 8000e0a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	897a      	ldrh	r2, [r7, #10]
 8000e10:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	689a      	ldr	r2, [r3, #8]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	89fa      	ldrh	r2, [r7, #14]
 8000e1e:	841a      	strh	r2, [r3, #32]
}
 8000e20:	bf00      	nop
 8000e22:	3714      	adds	r7, #20
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	40010000 	.word	0x40010000
 8000e30:	40010400 	.word	0x40010400

08000e34 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b085      	sub	sp, #20
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	81bb      	strh	r3, [r7, #12]
 8000e42:	2300      	movs	r3, #0
 8000e44:	817b      	strh	r3, [r7, #10]
 8000e46:	2300      	movs	r3, #0
 8000e48:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	8c1b      	ldrh	r3, [r3, #32]
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000e54:	b29a      	uxth	r2, r3
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	8c1b      	ldrh	r3, [r3, #32]
 8000e5e:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	889b      	ldrh	r3, [r3, #4]
 8000e64:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	8b9b      	ldrh	r3, [r3, #28]
 8000e6a:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8000e6c:	89bb      	ldrh	r3, [r7, #12]
 8000e6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000e72:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8000e74:	89bb      	ldrh	r3, [r7, #12]
 8000e76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000e7a:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	881b      	ldrh	r3, [r3, #0]
 8000e80:	021b      	lsls	r3, r3, #8
 8000e82:	b29a      	uxth	r2, r3
 8000e84:	89bb      	ldrh	r3, [r7, #12]
 8000e86:	4313      	orrs	r3, r2
 8000e88:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8000e8a:	897b      	ldrh	r3, [r7, #10]
 8000e8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000e90:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	899b      	ldrh	r3, [r3, #12]
 8000e96:	031b      	lsls	r3, r3, #12
 8000e98:	b29a      	uxth	r2, r3
 8000e9a:	897b      	ldrh	r3, [r7, #10]
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	885b      	ldrh	r3, [r3, #2]
 8000ea4:	031b      	lsls	r3, r3, #12
 8000ea6:	b29a      	uxth	r2, r3
 8000ea8:	897b      	ldrh	r3, [r7, #10]
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4a11      	ldr	r2, [pc, #68]	; (8000ef8 <TIM_OC4Init+0xc4>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d003      	beq.n	8000ebe <TIM_OC4Init+0x8a>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4a10      	ldr	r2, [pc, #64]	; (8000efc <TIM_OC4Init+0xc8>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d10a      	bne.n	8000ed4 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8000ebe:	89fb      	ldrh	r3, [r7, #14]
 8000ec0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000ec4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	8a1b      	ldrh	r3, [r3, #16]
 8000eca:	019b      	lsls	r3, r3, #6
 8000ecc:	b29a      	uxth	r2, r3
 8000ece:	89fb      	ldrh	r3, [r7, #14]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	89fa      	ldrh	r2, [r7, #14]
 8000ed8:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	89ba      	ldrh	r2, [r7, #12]
 8000ede:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	689a      	ldr	r2, [r3, #8]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	897a      	ldrh	r2, [r7, #10]
 8000eec:	841a      	strh	r2, [r3, #32]
}
 8000eee:	bf00      	nop
 8000ef0:	3714      	adds	r7, #20
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bc80      	pop	{r7}
 8000ef6:	4770      	bx	lr
 8000ef8:	40010000 	.word	0x40010000
 8000efc:	40010400 	.word	0x40010400

08000f00 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	460b      	mov	r3, r1
 8000f0a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	8b9b      	ldrh	r3, [r3, #28]
 8000f14:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8000f16:	89fb      	ldrh	r3, [r7, #14]
 8000f18:	f023 0308 	bic.w	r3, r3, #8
 8000f1c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8000f1e:	89fa      	ldrh	r2, [r7, #14]
 8000f20:	887b      	ldrh	r3, [r7, #2]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	89fa      	ldrh	r2, [r7, #14]
 8000f2a:	839a      	strh	r2, [r3, #28]
}
 8000f2c:	bf00      	nop
 8000f2e:	3714      	adds	r7, #20
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bc80      	pop	{r7}
 8000f34:	4770      	bx	lr

08000f36 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000f36:	b480      	push	{r7}
 8000f38:	b085      	sub	sp, #20
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
 8000f3e:	460b      	mov	r3, r1
 8000f40:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000f42:	2300      	movs	r3, #0
 8000f44:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	8b9b      	ldrh	r3, [r3, #28]
 8000f4a:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8000f4c:	89fb      	ldrh	r3, [r7, #14]
 8000f4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f52:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8000f54:	887b      	ldrh	r3, [r7, #2]
 8000f56:	021b      	lsls	r3, r3, #8
 8000f58:	b29a      	uxth	r2, r3
 8000f5a:	89fb      	ldrh	r3, [r7, #14]
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	89fa      	ldrh	r2, [r7, #14]
 8000f64:	839a      	strh	r2, [r3, #28]
}
 8000f66:	bf00      	nop
 8000f68:	3714      	adds	r7, #20
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bc80      	pop	{r7}
 8000f6e:	4770      	bx	lr

08000f70 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	460b      	mov	r3, r1
 8000f7a:	807b      	strh	r3, [r7, #2]
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000f80:	787b      	ldrb	r3, [r7, #1]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d008      	beq.n	8000f98 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	899b      	ldrh	r3, [r3, #12]
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	887b      	ldrh	r3, [r7, #2]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	b29a      	uxth	r2, r3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8000f96:	e009      	b.n	8000fac <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	899b      	ldrh	r3, [r3, #12]
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	887b      	ldrh	r3, [r7, #2]
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	b29a      	uxth	r2, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	819a      	strh	r2, [r3, #12]
}
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr

08000fb6 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	b083      	sub	sp, #12
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	6078      	str	r0, [r7, #4]
 8000fbe:	460b      	mov	r3, r1
 8000fc0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000fc2:	887b      	ldrh	r3, [r7, #2]
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	b29a      	uxth	r2, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	821a      	strh	r2, [r3, #16]
}
 8000fcc:	bf00      	nop
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr

08000fd6 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 8000fd6:	b480      	push	{r7}
 8000fd8:	b083      	sub	sp, #12
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
 8000fde:	460b      	mov	r3, r1
 8000fe0:	807b      	strh	r3, [r7, #2]
 8000fe2:	4613      	mov	r3, r2
 8000fe4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000fe6:	787b      	ldrb	r3, [r7, #1]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d008      	beq.n	8000ffe <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	899b      	ldrh	r3, [r3, #12]
 8000ff0:	b29a      	uxth	r2, r3
 8000ff2:	887b      	ldrh	r3, [r7, #2]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	b29a      	uxth	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
  }
}
 8000ffc:	e009      	b.n	8001012 <TIM_DMACmd+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	899b      	ldrh	r3, [r3, #12]
 8001002:	b29a      	uxth	r2, r3
 8001004:	887b      	ldrh	r3, [r7, #2]
 8001006:	43db      	mvns	r3, r3
 8001008:	b29b      	uxth	r3, r3
 800100a:	4013      	ands	r3, r2
 800100c:	b29a      	uxth	r2, r3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	819a      	strh	r2, [r3, #12]
}
 8001012:	bf00      	nop
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	bc80      	pop	{r7}
 800101a:	4770      	bx	lr

0800101c <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b08a      	sub	sp, #40	; 0x28
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001026:	2300      	movs	r3, #0
 8001028:	627b      	str	r3, [r7, #36]	; 0x24
 800102a:	2300      	movs	r3, #0
 800102c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800102e:	2300      	movs	r3, #0
 8001030:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001032:	2300      	movs	r3, #0
 8001034:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	8a1b      	ldrh	r3, [r3, #16]
 800103a:	b29b      	uxth	r3, r3
 800103c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800103e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001040:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001044:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	88db      	ldrh	r3, [r3, #6]
 800104a:	461a      	mov	r2, r3
 800104c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800104e:	4313      	orrs	r3, r2
 8001050:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001054:	b29a      	uxth	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	899b      	ldrh	r3, [r3, #12]
 800105e:	b29b      	uxth	r3, r3
 8001060:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001064:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001068:	f023 030c 	bic.w	r3, r3, #12
 800106c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	889a      	ldrh	r2, [r3, #4]
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	891b      	ldrh	r3, [r3, #8]
 8001076:	4313      	orrs	r3, r2
 8001078:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800107e:	4313      	orrs	r3, r2
 8001080:	b29b      	uxth	r3, r3
 8001082:	461a      	mov	r2, r3
 8001084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001086:	4313      	orrs	r3, r2
 8001088:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800108a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800108c:	b29a      	uxth	r2, r3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	8a9b      	ldrh	r3, [r3, #20]
 8001096:	b29b      	uxth	r3, r3
 8001098:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800109a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800109c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80010a0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	899b      	ldrh	r3, [r3, #12]
 80010a6:	461a      	mov	r2, r3
 80010a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010aa:	4313      	orrs	r3, r2
 80010ac:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80010ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b0:	b29a      	uxth	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80010b6:	f107 0308 	add.w	r3, r7, #8
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff fc60 	bl	8000980 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a30      	ldr	r2, [pc, #192]	; (8001184 <USART_Init+0x168>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d003      	beq.n	80010d0 <USART_Init+0xb4>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	4a2f      	ldr	r2, [pc, #188]	; (8001188 <USART_Init+0x16c>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d102      	bne.n	80010d6 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	623b      	str	r3, [r7, #32]
 80010d4:	e001      	b.n	80010da <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	899b      	ldrh	r3, [r3, #12]
 80010de:	b29b      	uxth	r3, r3
 80010e0:	b21b      	sxth	r3, r3
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	da0c      	bge.n	8001100 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80010e6:	6a3a      	ldr	r2, [r7, #32]
 80010e8:	4613      	mov	r3, r2
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	4413      	add	r3, r2
 80010ee:	009a      	lsls	r2, r3, #2
 80010f0:	441a      	add	r2, r3
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80010fc:	61fb      	str	r3, [r7, #28]
 80010fe:	e00b      	b.n	8001118 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001100:	6a3a      	ldr	r2, [r7, #32]
 8001102:	4613      	mov	r3, r2
 8001104:	009b      	lsls	r3, r3, #2
 8001106:	4413      	add	r3, r2
 8001108:	009a      	lsls	r2, r3, #2
 800110a:	441a      	add	r2, r3
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	fbb2 f3f3 	udiv	r3, r2, r3
 8001116:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	4a1c      	ldr	r2, [pc, #112]	; (800118c <USART_Init+0x170>)
 800111c:	fba2 2303 	umull	r2, r3, r2, r3
 8001120:	095b      	lsrs	r3, r3, #5
 8001122:	011b      	lsls	r3, r3, #4
 8001124:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001128:	091b      	lsrs	r3, r3, #4
 800112a:	2264      	movs	r2, #100	; 0x64
 800112c:	fb02 f303 	mul.w	r3, r2, r3
 8001130:	69fa      	ldr	r2, [r7, #28]
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	899b      	ldrh	r3, [r3, #12]
 800113a:	b29b      	uxth	r3, r3
 800113c:	b21b      	sxth	r3, r3
 800113e:	2b00      	cmp	r3, #0
 8001140:	da0c      	bge.n	800115c <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001142:	69bb      	ldr	r3, [r7, #24]
 8001144:	00db      	lsls	r3, r3, #3
 8001146:	3332      	adds	r3, #50	; 0x32
 8001148:	4a10      	ldr	r2, [pc, #64]	; (800118c <USART_Init+0x170>)
 800114a:	fba2 2303 	umull	r2, r3, r2, r3
 800114e:	095b      	lsrs	r3, r3, #5
 8001150:	f003 0307 	and.w	r3, r3, #7
 8001154:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001156:	4313      	orrs	r3, r2
 8001158:	627b      	str	r3, [r7, #36]	; 0x24
 800115a:	e00b      	b.n	8001174 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800115c:	69bb      	ldr	r3, [r7, #24]
 800115e:	011b      	lsls	r3, r3, #4
 8001160:	3332      	adds	r3, #50	; 0x32
 8001162:	4a0a      	ldr	r2, [pc, #40]	; (800118c <USART_Init+0x170>)
 8001164:	fba2 2303 	umull	r2, r3, r2, r3
 8001168:	095b      	lsrs	r3, r3, #5
 800116a:	f003 030f 	and.w	r3, r3, #15
 800116e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001170:	4313      	orrs	r3, r2
 8001172:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8001174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001176:	b29a      	uxth	r2, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	811a      	strh	r2, [r3, #8]
}
 800117c:	bf00      	nop
 800117e:	3728      	adds	r7, #40	; 0x28
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40011000 	.word	0x40011000
 8001188:	40011400 	.word	0x40011400
 800118c:	51eb851f 	.word	0x51eb851f

08001190 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	460b      	mov	r3, r1
 800119a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800119c:	78fb      	ldrb	r3, [r7, #3]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d008      	beq.n	80011b4 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	899b      	ldrh	r3, [r3, #12]
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 80011b2:	e007      	b.n	80011c4 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	899b      	ldrh	r3, [r3, #12]
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80011be:	b29a      	uxth	r2, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	819a      	strh	r2, [r3, #12]
}
 80011c4:	bf00      	nop
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bc80      	pop	{r7}
 80011cc:	4770      	bx	lr

080011ce <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80011ce:	b480      	push	{r7}
 80011d0:	b087      	sub	sp, #28
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
 80011d6:	460b      	mov	r3, r1
 80011d8:	807b      	strh	r3, [r7, #2]
 80011da:	4613      	mov	r3, r2
 80011dc:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80011de:	2300      	movs	r3, #0
 80011e0:	613b      	str	r3, [r7, #16]
 80011e2:	2300      	movs	r3, #0
 80011e4:	60fb      	str	r3, [r7, #12]
 80011e6:	2300      	movs	r3, #0
 80011e8:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 80011ea:	2300      	movs	r3, #0
 80011ec:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80011f2:	887b      	ldrh	r3, [r7, #2]
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	095b      	lsrs	r3, r3, #5
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80011fc:	887b      	ldrh	r3, [r7, #2]
 80011fe:	f003 031f 	and.w	r3, r3, #31
 8001202:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001204:	2201      	movs	r2, #1
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	fa02 f303 	lsl.w	r3, r2, r3
 800120c:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	2b01      	cmp	r3, #1
 8001212:	d103      	bne.n	800121c <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	330c      	adds	r3, #12
 8001218:	617b      	str	r3, [r7, #20]
 800121a:	e009      	b.n	8001230 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	2b02      	cmp	r3, #2
 8001220:	d103      	bne.n	800122a <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	3310      	adds	r3, #16
 8001226:	617b      	str	r3, [r7, #20]
 8001228:	e002      	b.n	8001230 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	3314      	adds	r3, #20
 800122e:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001230:	787b      	ldrb	r3, [r7, #1]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d006      	beq.n	8001244 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	697a      	ldr	r2, [r7, #20]
 800123a:	6811      	ldr	r1, [r2, #0]
 800123c:	68ba      	ldr	r2, [r7, #8]
 800123e:	430a      	orrs	r2, r1
 8001240:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001242:	e006      	b.n	8001252 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	697a      	ldr	r2, [r7, #20]
 8001248:	6811      	ldr	r1, [r2, #0]
 800124a:	68ba      	ldr	r2, [r7, #8]
 800124c:	43d2      	mvns	r2, r2
 800124e:	400a      	ands	r2, r1
 8001250:	601a      	str	r2, [r3, #0]
}
 8001252:	bf00      	nop
 8001254:	371c      	adds	r7, #28
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr

0800125c <UB_VGA_Screen_Init>:

//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
  uint16_t xp,yp;

  VGA.hsync_cnt=0;
 8001262:	4b1b      	ldr	r3, [pc, #108]	; (80012d0 <UB_VGA_Screen_Init+0x74>)
 8001264:	2200      	movs	r2, #0
 8001266:	801a      	strh	r2, [r3, #0]
  VGA.start_adr=0;
 8001268:	4b19      	ldr	r3, [pc, #100]	; (80012d0 <UB_VGA_Screen_Init+0x74>)
 800126a:	2200      	movs	r2, #0
 800126c:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg=0;
 800126e:	4b18      	ldr	r3, [pc, #96]	; (80012d0 <UB_VGA_Screen_Init+0x74>)
 8001270:	2200      	movs	r2, #0
 8001272:	609a      	str	r2, [r3, #8]

  // RAM init total black
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8001274:	2300      	movs	r3, #0
 8001276:	80bb      	strh	r3, [r7, #4]
 8001278:	e017      	b.n	80012aa <UB_VGA_Screen_Init+0x4e>
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 800127a:	2300      	movs	r3, #0
 800127c:	80fb      	strh	r3, [r7, #6]
 800127e:	e00d      	b.n	800129c <UB_VGA_Screen_Init+0x40>
      VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=0;
 8001280:	88ba      	ldrh	r2, [r7, #4]
 8001282:	4613      	mov	r3, r2
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	4413      	add	r3, r2
 8001288:	019b      	lsls	r3, r3, #6
 800128a:	441a      	add	r2, r3
 800128c:	88fb      	ldrh	r3, [r7, #6]
 800128e:	4413      	add	r3, r2
 8001290:	4a10      	ldr	r2, [pc, #64]	; (80012d4 <UB_VGA_Screen_Init+0x78>)
 8001292:	2100      	movs	r1, #0
 8001294:	54d1      	strb	r1, [r2, r3]
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 8001296:	88fb      	ldrh	r3, [r7, #6]
 8001298:	3301      	adds	r3, #1
 800129a:	80fb      	strh	r3, [r7, #6]
 800129c:	88fb      	ldrh	r3, [r7, #6]
 800129e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80012a2:	d9ed      	bls.n	8001280 <UB_VGA_Screen_Init+0x24>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 80012a4:	88bb      	ldrh	r3, [r7, #4]
 80012a6:	3301      	adds	r3, #1
 80012a8:	80bb      	strh	r3, [r7, #4]
 80012aa:	88bb      	ldrh	r3, [r7, #4]
 80012ac:	2bef      	cmp	r3, #239	; 0xef
 80012ae:	d9e4      	bls.n	800127a <UB_VGA_Screen_Init+0x1e>
    }
  }

  // init IO-Pins
  P_VGA_InitIO();
 80012b0:	f000 f85c 	bl	800136c <P_VGA_InitIO>
  // init Timer
  P_VGA_InitTIM();
 80012b4:	f000 f8ae 	bl	8001414 <P_VGA_InitTIM>
  // init DMA
  P_VGA_InitDMA();
 80012b8:	f000 f93e 	bl	8001538 <P_VGA_InitDMA>
  // init Interrupts
  P_VGA_InitINT();
 80012bc:	f000 f910 	bl	80014e0 <P_VGA_InitINT>

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg=DMA2_Stream5->CR;
 80012c0:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <UB_VGA_Screen_Init+0x7c>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a02      	ldr	r2, [pc, #8]	; (80012d0 <UB_VGA_Screen_Init+0x74>)
 80012c6:	6093      	str	r3, [r2, #8]
}
 80012c8:	bf00      	nop
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	2000020c 	.word	0x2000020c
 80012d4:	20000218 	.word	0x20000218
 80012d8:	40026488 	.word	0x40026488

080012dc <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 80012e6:	2300      	movs	r3, #0
 80012e8:	81bb      	strh	r3, [r7, #12]
 80012ea:	e012      	b.n	8001312 <UB_VGA_FillScreen+0x36>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 80012ec:	2300      	movs	r3, #0
 80012ee:	81fb      	strh	r3, [r7, #14]
 80012f0:	e008      	b.n	8001304 <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp,yp,color);
 80012f2:	79fa      	ldrb	r2, [r7, #7]
 80012f4:	89b9      	ldrh	r1, [r7, #12]
 80012f6:	89fb      	ldrh	r3, [r7, #14]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f000 f811 	bl	8001320 <UB_VGA_SetPixel>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 80012fe:	89fb      	ldrh	r3, [r7, #14]
 8001300:	3301      	adds	r3, #1
 8001302:	81fb      	strh	r3, [r7, #14]
 8001304:	89fb      	ldrh	r3, [r7, #14]
 8001306:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800130a:	d3f2      	bcc.n	80012f2 <UB_VGA_FillScreen+0x16>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 800130c:	89bb      	ldrh	r3, [r7, #12]
 800130e:	3301      	adds	r3, #1
 8001310:	81bb      	strh	r3, [r7, #12]
 8001312:	89bb      	ldrh	r3, [r7, #12]
 8001314:	2bef      	cmp	r3, #239	; 0xef
 8001316:	d9e9      	bls.n	80012ec <UB_VGA_FillScreen+0x10>
    }
  }
}
 8001318:	bf00      	nop
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	80fb      	strh	r3, [r7, #6]
 800132a:	460b      	mov	r3, r1
 800132c:	80bb      	strh	r3, [r7, #4]
 800132e:	4613      	mov	r3, r2
 8001330:	70fb      	strb	r3, [r7, #3]
  if(xp>=VGA_DISPLAY_X) xp=0;
 8001332:	88fb      	ldrh	r3, [r7, #6]
 8001334:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001338:	d301      	bcc.n	800133e <UB_VGA_SetPixel+0x1e>
 800133a:	2300      	movs	r3, #0
 800133c:	80fb      	strh	r3, [r7, #6]
  if(yp>=VGA_DISPLAY_Y) yp=0;
 800133e:	88bb      	ldrh	r3, [r7, #4]
 8001340:	2bef      	cmp	r3, #239	; 0xef
 8001342:	d901      	bls.n	8001348 <UB_VGA_SetPixel+0x28>
 8001344:	2300      	movs	r3, #0
 8001346:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=color;
 8001348:	88ba      	ldrh	r2, [r7, #4]
 800134a:	4613      	mov	r3, r2
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	4413      	add	r3, r2
 8001350:	019b      	lsls	r3, r3, #6
 8001352:	441a      	add	r2, r3
 8001354:	88fb      	ldrh	r3, [r7, #6]
 8001356:	4413      	add	r3, r2
 8001358:	4903      	ldr	r1, [pc, #12]	; (8001368 <UB_VGA_SetPixel+0x48>)
 800135a:	78fa      	ldrb	r2, [r7, #3]
 800135c:	54ca      	strb	r2, [r1, r3]
}
 800135e:	bf00      	nop
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr
 8001368:	20000218 	.word	0x20000218

0800136c <P_VGA_InitIO>:
//--------------------------------------------------------------
// interne Funktionen
// init aller IO-Pins
//--------------------------------------------------------------
void P_VGA_InitIO(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
  // init RGB-Pins (PE8 - PE15)
  // as normal GPIOs
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8001372:	2101      	movs	r1, #1
 8001374:	2010      	movs	r0, #16
 8001376:	f7ff fbab 	bl	8000ad0 <RCC_AHB1PeriphClockCmd>

  // Config as Digital output
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11 |
 800137a:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800137e:	603b      	str	r3, [r7, #0]
        GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001380:	2301      	movs	r3, #1
 8001382:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001384:	2300      	movs	r3, #0
 8001386:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001388:	2301      	movs	r3, #1
 800138a:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 800138c:	2303      	movs	r3, #3
 800138e:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOE, &GPIO_InitStructure);
 8001390:	463b      	mov	r3, r7
 8001392:	4619      	mov	r1, r3
 8001394:	481d      	ldr	r0, [pc, #116]	; (800140c <P_VGA_InitIO+0xa0>)
 8001396:	f7ff fa1d 	bl	80007d4 <GPIO_Init>

  GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 800139a:	4b1c      	ldr	r3, [pc, #112]	; (800140c <P_VGA_InitIO+0xa0>)
 800139c:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 80013a0:	835a      	strh	r2, [r3, #26]
  // init of the H-Sync Pin (PB11)
  // using Timer2 and CH4
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80013a2:	2101      	movs	r1, #1
 80013a4:	2002      	movs	r0, #2
 80013a6:	f7ff fb93 	bl	8000ad0 <RCC_AHB1PeriphClockCmd>

  // Config Pins as Digital-out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 80013aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80013ae:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80013b0:	2302      	movs	r3, #2
 80013b2:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80013b4:	2303      	movs	r3, #3
 80013b6:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80013b8:	2300      	movs	r3, #0
 80013ba:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 80013bc:	2301      	movs	r3, #1
 80013be:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 80013c0:	463b      	mov	r3, r7
 80013c2:	4619      	mov	r1, r3
 80013c4:	4812      	ldr	r0, [pc, #72]	; (8001410 <P_VGA_InitIO+0xa4>)
 80013c6:	f7ff fa05 	bl	80007d4 <GPIO_Init>

  // alternative function connect with IO
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_TIM2);
 80013ca:	2201      	movs	r2, #1
 80013cc:	210b      	movs	r1, #11
 80013ce:	4810      	ldr	r0, [pc, #64]	; (8001410 <P_VGA_InitIO+0xa4>)
 80013d0:	f7ff fa8d 	bl	80008ee <GPIO_PinAFConfig>
  // init of V-Sync Pin (PB12)
  // using GPIO
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80013d4:	2101      	movs	r1, #1
 80013d6:	2002      	movs	r0, #2
 80013d8:	f7ff fb7a 	bl	8000ad0 <RCC_AHB1PeriphClockCmd>

  // Config of the Pins as Digital out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 80013dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013e0:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80013e2:	2301      	movs	r3, #1
 80013e4:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80013e6:	2300      	movs	r3, #0
 80013e8:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80013ea:	2301      	movs	r3, #1
 80013ec:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80013ee:	2303      	movs	r3, #3
 80013f0:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 80013f2:	463b      	mov	r3, r7
 80013f4:	4619      	mov	r1, r3
 80013f6:	4806      	ldr	r0, [pc, #24]	; (8001410 <P_VGA_InitIO+0xa4>)
 80013f8:	f7ff f9ec 	bl	80007d4 <GPIO_Init>

  GPIOB->BSRRL = GPIO_Pin_12;
 80013fc:	4b04      	ldr	r3, [pc, #16]	; (8001410 <P_VGA_InitIO+0xa4>)
 80013fe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001402:	831a      	strh	r2, [r3, #24]
}
 8001404:	bf00      	nop
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40021000 	.word	0x40021000
 8001410:	40020400 	.word	0x40020400

08001414 <P_VGA_InitTIM>:
//--------------------------------------------------------------
// internal Function
// init Timer
//--------------------------------------------------------------
void P_VGA_InitTIM(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b088      	sub	sp, #32
 8001418:	af00      	add	r7, sp, #0
  // init of Timer1 for
  // Pixeldata via DMA
  //---------------------------------------------

  // Clock enable
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 800141a:	2101      	movs	r1, #1
 800141c:	2001      	movs	r0, #1
 800141e:	f7ff fb93 	bl	8000b48 <RCC_APB2PeriphClockCmd>

  // Timer1 init
  TIM_TimeBaseStructure.TIM_Period =  VGA_TIM1_PERIODE;
 8001422:	230b      	movs	r3, #11
 8001424:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM1_PRESCALE;
 8001426:	2300      	movs	r3, #0
 8001428:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800142a:	2300      	movs	r3, #0
 800142c:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800142e:	2300      	movs	r3, #0
 8001430:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8001432:	f107 0314 	add.w	r3, r7, #20
 8001436:	4619      	mov	r1, r3
 8001438:	4828      	ldr	r0, [pc, #160]	; (80014dc <P_VGA_InitTIM+0xc8>)
 800143a:	f7ff fbcd 	bl	8000bd8 <TIM_TimeBaseInit>
  // CH4 for HSYNC-Signal
  // CH3 for DMA Trigger start
  //---------------------------------------------

  // Clock enable
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800143e:	2101      	movs	r1, #1
 8001440:	2001      	movs	r0, #1
 8001442:	f7ff fb63 	bl	8000b0c <RCC_APB1PeriphClockCmd>

  // Timer2 init
  TIM_TimeBaseStructure.TIM_Period = VGA_TIM2_HSYNC_PERIODE;
 8001446:	f640 236b 	movw	r3, #2667	; 0xa6b
 800144a:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 800144c:	2300      	movs	r3, #0
 800144e:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8001450:	2300      	movs	r3, #0
 8001452:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001454:	2300      	movs	r3, #0
 8001456:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	4619      	mov	r1, r3
 800145e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001462:	f7ff fbb9 	bl	8000bd8 <TIM_TimeBaseInit>

  // Timer2 Channel 3 ( for DMA Trigger start)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8001466:	2360      	movs	r3, #96	; 0x60
 8001468:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 800146a:	2301      	movs	r3, #1
 800146c:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HTRIGGER_START-VGA_TIM2_DMA_DELAY;
 800146e:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8001472:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8001474:	2302      	movs	r3, #2
 8001476:	81bb      	strh	r3, [r7, #12]
  TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 8001478:	463b      	mov	r3, r7
 800147a:	4619      	mov	r1, r3
 800147c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001480:	f7ff fc52 	bl	8000d28 <TIM_OC3Init>
  TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8001484:	2108      	movs	r1, #8
 8001486:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800148a:	f7ff fd39 	bl	8000f00 <TIM_OC3PreloadConfig>

  // Timer2 Channel 4 (for HSYNC)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800148e:	2360      	movs	r3, #96	; 0x60
 8001490:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8001492:	2301      	movs	r3, #1
 8001494:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HSYNC_IMP;
 8001496:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800149a:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 800149c:	2302      	movs	r3, #2
 800149e:	81bb      	strh	r3, [r7, #12]
  TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 80014a0:	463b      	mov	r3, r7
 80014a2:	4619      	mov	r1, r3
 80014a4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80014a8:	f7ff fcc4 	bl	8000e34 <TIM_OC4Init>
  TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80014ac:	2108      	movs	r1, #8
 80014ae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80014b2:	f7ff fd40 	bl	8000f36 <TIM_OC4PreloadConfig>
  //---------------------------------------------
  // enable all Timers
  //---------------------------------------------

  // Timer1 enable
  TIM_ARRPreloadConfig(TIM1, ENABLE);
 80014b6:	2101      	movs	r1, #1
 80014b8:	4808      	ldr	r0, [pc, #32]	; (80014dc <P_VGA_InitTIM+0xc8>)
 80014ba:	f7ff fbf7 	bl	8000cac <TIM_ARRPreloadConfig>

  // Timer2 enable
  TIM_ARRPreloadConfig(TIM2, ENABLE);
 80014be:	2101      	movs	r1, #1
 80014c0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80014c4:	f7ff fbf2 	bl	8000cac <TIM_ARRPreloadConfig>
  TIM_Cmd(TIM2, ENABLE);
 80014c8:	2101      	movs	r1, #1
 80014ca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80014ce:	f7ff fc0c 	bl	8000cea <TIM_Cmd>

}
 80014d2:	bf00      	nop
 80014d4:	3720      	adds	r7, #32
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40010000 	.word	0x40010000

080014e0 <P_VGA_InitINT>:
//--------------------------------------------------------------
// internal Function
// init Interrupts
//--------------------------------------------------------------
void P_VGA_InitINT(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
  // init from DMA Interrupt
  // for TransferComplete Interrupt
  // DMA2, Stream5, Channel6
  //---------------------------------------------

  DMA_ITConfig(DMA2_Stream5, DMA_IT_TC, ENABLE);
 80014e6:	2201      	movs	r2, #1
 80014e8:	2110      	movs	r1, #16
 80014ea:	4812      	ldr	r0, [pc, #72]	; (8001534 <P_VGA_InitINT+0x54>)
 80014ec:	f7ff f8b4 	bl	8000658 <DMA_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = DMA2_Stream5_IRQn;
 80014f0:	2344      	movs	r3, #68	; 0x44
 80014f2:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80014f4:	2300      	movs	r3, #0
 80014f6:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80014f8:	2300      	movs	r3, #0
 80014fa:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80014fc:	2301      	movs	r3, #1
 80014fe:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8001500:	1d3b      	adds	r3, r7, #4
 8001502:	4618      	mov	r0, r3
 8001504:	f7fe fe6a 	bl	80001dc <NVIC_Init>
  // init of Timer2 Interrupt
  // for HSync-Counter using Update
  // for DMA Trigger START using CH3
  //---------------------------------------------

  TIM_ITConfig(TIM2,TIM_IT_CC3,ENABLE);
 8001508:	2201      	movs	r2, #1
 800150a:	2108      	movs	r1, #8
 800150c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001510:	f7ff fd2e 	bl	8000f70 <TIM_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8001514:	231c      	movs	r3, #28
 8001516:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001518:	2300      	movs	r3, #0
 800151a:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800151c:	2300      	movs	r3, #0
 800151e:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001520:	2301      	movs	r3, #1
 8001522:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8001524:	1d3b      	adds	r3, r7, #4
 8001526:	4618      	mov	r0, r3
 8001528:	f7fe fe58 	bl	80001dc <NVIC_Init>
}
 800152c:	bf00      	nop
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40026488 	.word	0x40026488

08001538 <P_VGA_InitDMA>:
//--------------------------------------------------------------
// internal Function
// init DMA
//--------------------------------------------------------------
void P_VGA_InitDMA(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b090      	sub	sp, #64	; 0x40
 800153c:	af00      	add	r7, sp, #0
  // (look at page 217 of the Ref Manual)
  // DMA=2, Channel=6, Stream=5
  //---------------------------------------------

  // Clock Enable (DMA)
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 800153e:	2101      	movs	r1, #1
 8001540:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001544:	f7ff fac4 	bl	8000ad0 <RCC_AHB1PeriphClockCmd>

  // DMA init (DMA2, Channel6, Stream5)
  DMA_Cmd(DMA2_Stream5, DISABLE);
 8001548:	2100      	movs	r1, #0
 800154a:	481b      	ldr	r0, [pc, #108]	; (80015b8 <P_VGA_InitDMA+0x80>)
 800154c:	f7fe ffea 	bl	8000524 <DMA_Cmd>
  DMA_DeInit(DMA2_Stream5);
 8001550:	4819      	ldr	r0, [pc, #100]	; (80015b8 <P_VGA_InitDMA+0x80>)
 8001552:	f7fe febf 	bl	80002d4 <DMA_DeInit>
  DMA_InitStructure.DMA_Channel = DMA_Channel_6;
 8001556:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
 800155a:	607b      	str	r3, [r7, #4]
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)VGA_GPIOE_ODR_ADDRESS;
 800155c:	4b17      	ldr	r3, [pc, #92]	; (80015bc <P_VGA_InitDMA+0x84>)
 800155e:	60bb      	str	r3, [r7, #8]
  DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&VGA_RAM1;
 8001560:	4b17      	ldr	r3, [pc, #92]	; (80015c0 <P_VGA_InitDMA+0x88>)
 8001562:	60fb      	str	r3, [r7, #12]
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8001564:	2340      	movs	r3, #64	; 0x40
 8001566:	613b      	str	r3, [r7, #16]
  DMA_InitStructure.DMA_BufferSize = VGA_DISPLAY_X+1;
 8001568:	f240 1341 	movw	r3, #321	; 0x141
 800156c:	617b      	str	r3, [r7, #20]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800156e:	2300      	movs	r3, #0
 8001570:	61bb      	str	r3, [r7, #24]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8001572:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001576:	61fb      	str	r3, [r7, #28]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8001578:	2300      	movs	r3, #0
 800157a:	623b      	str	r3, [r7, #32]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 800157c:	2300      	movs	r3, #0
 800157e:	627b      	str	r3, [r7, #36]	; 0x24
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8001580:	2300      	movs	r3, #0
 8001582:	62bb      	str	r3, [r7, #40]	; 0x28
  DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8001584:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001588:	62fb      	str	r3, [r7, #44]	; 0x2c
  DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 800158a:	2300      	movs	r3, #0
 800158c:	633b      	str	r3, [r7, #48]	; 0x30
  DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 800158e:	2301      	movs	r3, #1
 8001590:	637b      	str	r3, [r7, #52]	; 0x34
  DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8001592:	2300      	movs	r3, #0
 8001594:	63bb      	str	r3, [r7, #56]	; 0x38
  DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8001596:	2300      	movs	r3, #0
 8001598:	63fb      	str	r3, [r7, #60]	; 0x3c
  DMA_Init(DMA2_Stream5, &DMA_InitStructure);
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	4619      	mov	r1, r3
 800159e:	4806      	ldr	r0, [pc, #24]	; (80015b8 <P_VGA_InitDMA+0x80>)
 80015a0:	f7fe ff6a 	bl	8000478 <DMA_Init>

  // DMA-Timer1 enable
  TIM_DMACmd(TIM1,TIM_DMA_Update,ENABLE);
 80015a4:	2201      	movs	r2, #1
 80015a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015aa:	4806      	ldr	r0, [pc, #24]	; (80015c4 <P_VGA_InitDMA+0x8c>)
 80015ac:	f7ff fd13 	bl	8000fd6 <TIM_DMACmd>
}
 80015b0:	bf00      	nop
 80015b2:	3740      	adds	r7, #64	; 0x40
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40026488 	.word	0x40026488
 80015bc:	40021015 	.word	0x40021015
 80015c0:	20000218 	.word	0x20000218
 80015c4:	40010000 	.word	0x40010000

080015c8 <TIM2_IRQHandler>:
//
//   CC3-Interrupt    -> starts from DMA
// Watch it.. higher troughput when interrupt flag is left alone
//--------------------------------------------------------------
void TIM2_IRQHandler(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0

  // Interrupt of Timer2 CH3 occurred (for Trigger start)
  TIM_ClearITPendingBit(TIM2, TIM_IT_CC3);
 80015cc:	2108      	movs	r1, #8
 80015ce:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80015d2:	f7ff fcf0 	bl	8000fb6 <TIM_ClearITPendingBit>

  VGA.hsync_cnt++;
 80015d6:	4b26      	ldr	r3, [pc, #152]	; (8001670 <TIM2_IRQHandler+0xa8>)
 80015d8:	881b      	ldrh	r3, [r3, #0]
 80015da:	3301      	adds	r3, #1
 80015dc:	b29a      	uxth	r2, r3
 80015de:	4b24      	ldr	r3, [pc, #144]	; (8001670 <TIM2_IRQHandler+0xa8>)
 80015e0:	801a      	strh	r2, [r3, #0]
  if(VGA.hsync_cnt>=VGA_VSYNC_PERIODE) {
 80015e2:	4b23      	ldr	r3, [pc, #140]	; (8001670 <TIM2_IRQHandler+0xa8>)
 80015e4:	881b      	ldrh	r3, [r3, #0]
 80015e6:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 80015ea:	d905      	bls.n	80015f8 <TIM2_IRQHandler+0x30>
    // -----------
    VGA.hsync_cnt=0;
 80015ec:	4b20      	ldr	r3, [pc, #128]	; (8001670 <TIM2_IRQHandler+0xa8>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr=(uint32_t)(&VGA_RAM1[0]);
 80015f2:	4a20      	ldr	r2, [pc, #128]	; (8001674 <TIM2_IRQHandler+0xac>)
 80015f4:	4b1e      	ldr	r3, [pc, #120]	; (8001670 <TIM2_IRQHandler+0xa8>)
 80015f6:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  if(VGA.hsync_cnt<VGA_VSYNC_IMP) {
 80015f8:	4b1d      	ldr	r3, [pc, #116]	; (8001670 <TIM2_IRQHandler+0xa8>)
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d804      	bhi.n	800160a <TIM2_IRQHandler+0x42>
    // HSync low
    GPIOB->BSRRH = GPIO_Pin_12;
 8001600:	4b1d      	ldr	r3, [pc, #116]	; (8001678 <TIM2_IRQHandler+0xb0>)
 8001602:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001606:	835a      	strh	r2, [r3, #26]
 8001608:	e003      	b.n	8001612 <TIM2_IRQHandler+0x4a>
  }
  else {
    // HSync High
    GPIOB->BSRRL = GPIO_Pin_12;
 800160a:	4b1b      	ldr	r3, [pc, #108]	; (8001678 <TIM2_IRQHandler+0xb0>)
 800160c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001610:	831a      	strh	r2, [r3, #24]
  }

  // Test for DMA start
  if((VGA.hsync_cnt>=VGA_VSYNC_BILD_START) && (VGA.hsync_cnt<=VGA_VSYNC_BILD_STOP)) {
 8001612:	4b17      	ldr	r3, [pc, #92]	; (8001670 <TIM2_IRQHandler+0xa8>)
 8001614:	881b      	ldrh	r3, [r3, #0]
 8001616:	2b23      	cmp	r3, #35	; 0x23
 8001618:	d927      	bls.n	800166a <TIM2_IRQHandler+0xa2>
 800161a:	4b15      	ldr	r3, [pc, #84]	; (8001670 <TIM2_IRQHandler+0xa8>)
 800161c:	881b      	ldrh	r3, [r3, #0]
 800161e:	f240 2202 	movw	r2, #514	; 0x202
 8001622:	4293      	cmp	r3, r2
 8001624:	d821      	bhi.n	800166a <TIM2_IRQHandler+0xa2>
    // after FP start => DMA Transfer

    // DMA2 init
	DMA2_Stream5->CR=VGA.dma2_cr_reg;
 8001626:	4a15      	ldr	r2, [pc, #84]	; (800167c <TIM2_IRQHandler+0xb4>)
 8001628:	4b11      	ldr	r3, [pc, #68]	; (8001670 <TIM2_IRQHandler+0xa8>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	6013      	str	r3, [r2, #0]
    // set adress
    DMA2_Stream5->M0AR=VGA.start_adr;
 800162e:	4a13      	ldr	r2, [pc, #76]	; (800167c <TIM2_IRQHandler+0xb4>)
 8001630:	4b0f      	ldr	r3, [pc, #60]	; (8001670 <TIM2_IRQHandler+0xa8>)
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1|=TIM_CR1_CEN;
 8001636:	4a12      	ldr	r2, [pc, #72]	; (8001680 <TIM2_IRQHandler+0xb8>)
 8001638:	4b11      	ldr	r3, [pc, #68]	; (8001680 <TIM2_IRQHandler+0xb8>)
 800163a:	881b      	ldrh	r3, [r3, #0]
 800163c:	b29b      	uxth	r3, r3
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	b29b      	uxth	r3, r3
 8001644:	8013      	strh	r3, [r2, #0]
    // DMA2 enable
    DMA2_Stream5->CR|=DMA_SxCR_EN;
 8001646:	4a0d      	ldr	r2, [pc, #52]	; (800167c <TIM2_IRQHandler+0xb4>)
 8001648:	4b0c      	ldr	r3, [pc, #48]	; (800167c <TIM2_IRQHandler+0xb4>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	6013      	str	r3, [r2, #0]

    // Test Adrespointer for high
    if((VGA.hsync_cnt & 0x01)!=0) {
 8001652:	4b07      	ldr	r3, [pc, #28]	; (8001670 <TIM2_IRQHandler+0xa8>)
 8001654:	881b      	ldrh	r3, [r3, #0]
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	2b00      	cmp	r3, #0
 800165c:	d005      	beq.n	800166a <TIM2_IRQHandler+0xa2>
      // inc after Hsync
      VGA.start_adr+=(VGA_DISPLAY_X+1);
 800165e:	4b04      	ldr	r3, [pc, #16]	; (8001670 <TIM2_IRQHandler+0xa8>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f203 1341 	addw	r3, r3, #321	; 0x141
 8001666:	4a02      	ldr	r2, [pc, #8]	; (8001670 <TIM2_IRQHandler+0xa8>)
 8001668:	6053      	str	r3, [r2, #4]
    }
  }
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	2000020c 	.word	0x2000020c
 8001674:	20000218 	.word	0x20000218
 8001678:	40020400 	.word	0x40020400
 800167c:	40026488 	.word	0x40026488
 8001680:	40010000 	.word	0x40010000

08001684 <DMA2_Stream5_IRQHandler>:
//   after TransferCompleteInterrupt -> stop DMA
//
// still a bit buggy
//--------------------------------------------------------------
void DMA2_Stream5_IRQHandler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  if(DMA_GetITStatus(DMA2_Stream5, DMA_IT_TCIF5))
 8001688:	490d      	ldr	r1, [pc, #52]	; (80016c0 <DMA2_Stream5_IRQHandler+0x3c>)
 800168a:	480e      	ldr	r0, [pc, #56]	; (80016c4 <DMA2_Stream5_IRQHandler+0x40>)
 800168c:	f7ff f81e 	bl	80006cc <DMA_GetITStatus>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d012      	beq.n	80016bc <DMA2_Stream5_IRQHandler+0x38>
  {
    // TransferInterruptComplete Interrupt from DMA2
    DMA_ClearITPendingBit(DMA2_Stream5, DMA_IT_TCIF5);
 8001696:	490a      	ldr	r1, [pc, #40]	; (80016c0 <DMA2_Stream5_IRQHandler+0x3c>)
 8001698:	480a      	ldr	r0, [pc, #40]	; (80016c4 <DMA2_Stream5_IRQHandler+0x40>)
 800169a:	f7ff f86d 	bl	8000778 <DMA_ClearITPendingBit>
    // stop after all pixels => DMA Transfer stop

    // Timer1 stop
    TIM1->CR1&=~TIM_CR1_CEN;
 800169e:	4a0a      	ldr	r2, [pc, #40]	; (80016c8 <DMA2_Stream5_IRQHandler+0x44>)
 80016a0:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <DMA2_Stream5_IRQHandler+0x44>)
 80016a2:	881b      	ldrh	r3, [r3, #0]
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	f023 0301 	bic.w	r3, r3, #1
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	8013      	strh	r3, [r2, #0]
    // DMA2 disable
    DMA2_Stream5->CR=0;
 80016ae:	4b05      	ldr	r3, [pc, #20]	; (80016c4 <DMA2_Stream5_IRQHandler+0x40>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
    // switch on black
    GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 80016b4:	4b05      	ldr	r3, [pc, #20]	; (80016cc <DMA2_Stream5_IRQHandler+0x48>)
 80016b6:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 80016ba:	835a      	strh	r2, [r3, #26]
  }
}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20008800 	.word	0x20008800
 80016c4:	40026488 	.word	0x40026488
 80016c8:	40010000 	.word	0x40010000
 80016cc:	40021000 	.word	0x40021000

080016d0 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80016d4:	4b38      	ldr	r3, [pc, #224]	; (80017b8 <Audio_MAL_IRQHandler+0xe8>)
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	4b38      	ldr	r3, [pc, #224]	; (80017bc <Audio_MAL_IRQHandler+0xec>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4619      	mov	r1, r3
 80016de:	4610      	mov	r0, r2
 80016e0:	f7fe ff52 	bl	8000588 <DMA_GetFlagStatus>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d064      	beq.n	80017b4 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80016ea:	4b35      	ldr	r3, [pc, #212]	; (80017c0 <Audio_MAL_IRQHandler+0xf0>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d04c      	beq.n	800178c <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80016f2:	bf00      	nop
 80016f4:	4b30      	ldr	r3, [pc, #192]	; (80017b8 <Audio_MAL_IRQHandler+0xe8>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7fe ff2e 	bl	800055a <DMA_GetCmdStatus>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d1f7      	bne.n	80016f4 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8001704:	4b2c      	ldr	r3, [pc, #176]	; (80017b8 <Audio_MAL_IRQHandler+0xe8>)
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	4b2c      	ldr	r3, [pc, #176]	; (80017bc <Audio_MAL_IRQHandler+0xec>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4619      	mov	r1, r3
 800170e:	4610      	mov	r0, r2
 8001710:	f7fe ff74 	bl	80005fc <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8001714:	4b2b      	ldr	r3, [pc, #172]	; (80017c4 <Audio_MAL_IRQHandler+0xf4>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	461a      	mov	r2, r3
 800171a:	4b2b      	ldr	r3, [pc, #172]	; (80017c8 <Audio_MAL_IRQHandler+0xf8>)
 800171c:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 800171e:	4b28      	ldr	r3, [pc, #160]	; (80017c0 <Audio_MAL_IRQHandler+0xf0>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001726:	4293      	cmp	r3, r2
 8001728:	bf28      	it	cs
 800172a:	4613      	movcs	r3, r2
 800172c:	4a26      	ldr	r2, [pc, #152]	; (80017c8 <Audio_MAL_IRQHandler+0xf8>)
 800172e:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8001730:	4b21      	ldr	r3, [pc, #132]	; (80017b8 <Audio_MAL_IRQHandler+0xe8>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4924      	ldr	r1, [pc, #144]	; (80017c8 <Audio_MAL_IRQHandler+0xf8>)
 8001736:	4618      	mov	r0, r3
 8001738:	f7fe fe9e 	bl	8000478 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 800173c:	4b1e      	ldr	r3, [pc, #120]	; (80017b8 <Audio_MAL_IRQHandler+0xe8>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2101      	movs	r1, #1
 8001742:	4618      	mov	r0, r3
 8001744:	f7fe feee 	bl	8000524 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8001748:	4b1e      	ldr	r3, [pc, #120]	; (80017c4 <Audio_MAL_IRQHandler+0xf4>)
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	4b1c      	ldr	r3, [pc, #112]	; (80017c0 <Audio_MAL_IRQHandler+0xf0>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001754:	d203      	bcs.n	800175e <Audio_MAL_IRQHandler+0x8e>
 8001756:	4b1a      	ldr	r3, [pc, #104]	; (80017c0 <Audio_MAL_IRQHandler+0xf0>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	e000      	b.n	8001760 <Audio_MAL_IRQHandler+0x90>
 800175e:	4b1b      	ldr	r3, [pc, #108]	; (80017cc <Audio_MAL_IRQHandler+0xfc>)
 8001760:	4413      	add	r3, r2
 8001762:	4a18      	ldr	r2, [pc, #96]	; (80017c4 <Audio_MAL_IRQHandler+0xf4>)
 8001764:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8001766:	4b16      	ldr	r3, [pc, #88]	; (80017c0 <Audio_MAL_IRQHandler+0xf0>)
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	4b15      	ldr	r3, [pc, #84]	; (80017c0 <Audio_MAL_IRQHandler+0xf0>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001772:	428b      	cmp	r3, r1
 8001774:	bf28      	it	cs
 8001776:	460b      	movcs	r3, r1
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	4a11      	ldr	r2, [pc, #68]	; (80017c0 <Audio_MAL_IRQHandler+0xf0>)
 800177c:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 800177e:	4b0e      	ldr	r3, [pc, #56]	; (80017b8 <Audio_MAL_IRQHandler+0xe8>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2101      	movs	r1, #1
 8001784:	4618      	mov	r0, r3
 8001786:	f7fe fecd 	bl	8000524 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800178a:	e013      	b.n	80017b4 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 800178c:	4b0a      	ldr	r3, [pc, #40]	; (80017b8 <Audio_MAL_IRQHandler+0xe8>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2100      	movs	r1, #0
 8001792:	4618      	mov	r0, r3
 8001794:	f7fe fec6 	bl	8000524 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8001798:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <Audio_MAL_IRQHandler+0xe8>)
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	4b07      	ldr	r3, [pc, #28]	; (80017bc <Audio_MAL_IRQHandler+0xec>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4619      	mov	r1, r3
 80017a2:	4610      	mov	r0, r2
 80017a4:	f7fe ff2a 	bl	80005fc <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 80017a8:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <Audio_MAL_IRQHandler+0xf4>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2100      	movs	r1, #0
 80017ae:	4618      	mov	r0, r3
 80017b0:	f000 fd07 	bl	80021c2 <EVAL_AUDIO_TransferComplete_CallBack>
}
 80017b4:	bf00      	nop
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	20000018 	.word	0x20000018
 80017bc:	2000001c 	.word	0x2000001c
 80017c0:	20000010 	.word	0x20000010
 80017c4:	20012f0c 	.word	0x20012f0c
 80017c8:	20012f4c 	.word	0x20012f4c
 80017cc:	0001fffe 	.word	0x0001fffe

080017d0 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80017d4:	f7ff ff7c 	bl	80016d0 <Audio_MAL_IRQHandler>
}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}

080017dc <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80017e0:	f7ff ff76 	bl	80016d0 <Audio_MAL_IRQHandler>
}
 80017e4:	bf00      	nop
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80017ec:	2102      	movs	r1, #2
 80017ee:	480d      	ldr	r0, [pc, #52]	; (8001824 <SPI3_IRQHandler+0x3c>)
 80017f0:	f7ff f9d6 	bl	8000ba0 <SPI_I2S_GetFlagStatus>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d011      	beq.n	800181e <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80017fa:	4b0b      	ldr	r3, [pc, #44]	; (8001828 <SPI3_IRQHandler+0x40>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d106      	bne.n	8001810 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8001802:	f000 fce8 	bl	80021d6 <EVAL_AUDIO_GetSampleCallBack>
 8001806:	4603      	mov	r3, r0
 8001808:	4619      	mov	r1, r3
 800180a:	2004      	movs	r0, #4
 800180c:	f7fe fd48 	bl	80002a0 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8001810:	f000 fce1 	bl	80021d6 <EVAL_AUDIO_GetSampleCallBack>
 8001814:	4603      	mov	r3, r0
 8001816:	4619      	mov	r1, r3
 8001818:	4802      	ldr	r0, [pc, #8]	; (8001824 <SPI3_IRQHandler+0x3c>)
 800181a:	f7ff f9b3 	bl	8000b84 <SPI_I2S_SendData>
  }
}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40003c00 	.word	0x40003c00
 8001828:	20000014 	.word	0x20000014

0800182c <_ZN11InputOutputC1Ev>:
 *      Author: M
 */

#include <InputOutput.h>

InputOutput::InputOutput() {
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	4a0b      	ldr	r2, [pc, #44]	; (8001864 <_ZN11InputOutputC1Ev+0x38>)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	3304      	adds	r3, #4
 800183e:	4618      	mov	r0, r3
 8001840:	f000 fa1e 	bl	8001c80 <_ZN4UARTC1Ev>
	// TODO Auto-generated constructor stub
	err = 0;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	err = initUART();
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f000 f846 	bl	80018de <_ZN11InputOutput8initUARTEv>
 8001852:	4602      	mov	r2, r0
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4618      	mov	r0, r3
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	08002730 	.word	0x08002730

08001868 <_ZN11InputOutputD1Ev>:

InputOutput::~InputOutput() {
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	4a06      	ldr	r2, [pc, #24]	; (800188c <_ZN11InputOutputD1Ev+0x24>)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	3304      	adds	r3, #4
 800187a:	4618      	mov	r0, r3
 800187c:	f000 fa12 	bl	8001ca4 <_ZN4UARTD1Ev>
	// TODO Auto-generated destructor stub
}
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	4618      	mov	r0, r3
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	08002730 	.word	0x08002730

08001890 <_ZN11InputOutputD0Ev>:
InputOutput::~InputOutput() {
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
}
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f7ff ffe5 	bl	8001868 <_ZN11InputOutputD1Ev>
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f000 fd9e 	bl	80023e0 <_ZdlPv>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	4618      	mov	r0, r3
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <_ZN4UARTaSERKS_>:
#define LF 10 // linefeed char

/*!
 * \brief De UART class
 */
class UART {
 80018ae:	b480      	push	{r7}
 80018b0:	b083      	sub	sp, #12
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
 80018b6:	6039      	str	r1, [r7, #0]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	1d19      	adds	r1, r3, #4
 80018bc:	2277      	movs	r2, #119	; 0x77
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	3304      	adds	r3, #4
 80018c2:	2a00      	cmp	r2, #0
 80018c4:	db05      	blt.n	80018d2 <_ZN4UARTaSERKS_+0x24>
 80018c6:	7818      	ldrb	r0, [r3, #0]
 80018c8:	7008      	strb	r0, [r1, #0]
 80018ca:	3101      	adds	r1, #1
 80018cc:	3301      	adds	r3, #1
 80018ce:	3a01      	subs	r2, #1
 80018d0:	e7f7      	b.n	80018c2 <_ZN4UARTaSERKS_+0x14>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4618      	mov	r0, r3
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	bc80      	pop	{r7}
 80018dc:	4770      	bx	lr

080018de <_ZN11InputOutput8initUARTEv>:
 */
int InputOutput::read(char *buf){
	u1.read(buf);
}

int InputOutput::initUART(){
 80018de:	b590      	push	{r4, r7, lr}
 80018e0:	b0a3      	sub	sp, #140	; 0x8c
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
	u1 = UART();
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	1d1c      	adds	r4, r3, #4
 80018ea:	f107 030c 	add.w	r3, r7, #12
 80018ee:	4618      	mov	r0, r3
 80018f0:	f000 f9c6 	bl	8001c80 <_ZN4UARTC1Ev>
 80018f4:	f107 030c 	add.w	r3, r7, #12
 80018f8:	4619      	mov	r1, r3
 80018fa:	4620      	mov	r0, r4
 80018fc:	f7ff ffd7 	bl	80018ae <_ZN4UARTaSERKS_>
 8001900:	f107 030c 	add.w	r3, r7, #12
 8001904:	4618      	mov	r0, r3
 8001906:	f000 f9cd 	bl	8001ca4 <_ZN4UARTD1Ev>
}
 800190a:	bf00      	nop
 800190c:	4618      	mov	r0, r3
 800190e:	378c      	adds	r7, #140	; 0x8c
 8001910:	46bd      	mov	sp, r7
 8001912:	bd90      	pop	{r4, r7, pc}

08001914 <_ZN9VgascreenaSERKS_>:
 * \brief de VGA class
 */
#ifndef VGASCREEN_H_
#define VGASCREEN_H_

class Vgascreen {
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685a      	ldr	r2, [r3, #4]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	605a      	str	r2, [r3, #4]
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	689a      	ldr	r2, [r3, #8]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	609a      	str	r2, [r3, #8]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4618      	mov	r0, r3
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr
	...

0800193c <_ZN10LogicLayerC1Ev>:

/*!
 * \brief teken een lijn.
 * \param paramter int.
 */
LogicLayer::LogicLayer() {
 800193c:	b590      	push	{r4, r7, lr}
 800193e:	b087      	sub	sp, #28
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	4a12      	ldr	r2, [pc, #72]	; (8001990 <_ZN10LogicLayerC1Ev+0x54>)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	3304      	adds	r3, #4
 800194e:	4618      	mov	r0, r3
 8001950:	f000 fb24 	bl	8001f9c <_ZN9VgascreenC1Ev>
	// TODO Auto-generated constructor stub
	screen = Vgascreen();
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	1d1c      	adds	r4, r3, #4
 8001958:	f107 030c 	add.w	r3, r7, #12
 800195c:	4618      	mov	r0, r3
 800195e:	f000 fb1d 	bl	8001f9c <_ZN9VgascreenC1Ev>
 8001962:	f107 030c 	add.w	r3, r7, #12
 8001966:	4619      	mov	r1, r3
 8001968:	4620      	mov	r0, r4
 800196a:	f7ff ffd3 	bl	8001914 <_ZN9VgascreenaSERKS_>
 800196e:	f107 030c 	add.w	r3, r7, #12
 8001972:	4618      	mov	r0, r3
 8001974:	f000 fb24 	bl	8001fc0 <_ZN9VgascreenD1Ev>
	bufCount = 0;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	611a      	str	r2, [r3, #16]
	lastCount = 0;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	615a      	str	r2, [r3, #20]
	//command = command;
}
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4618      	mov	r0, r3
 8001988:	371c      	adds	r7, #28
 800198a:	46bd      	mov	sp, r7
 800198c:	bd90      	pop	{r4, r7, pc}
 800198e:	bf00      	nop
 8001990:	08002740 	.word	0x08002740

08001994 <_ZN10LogicLayerD1Ev>:

/*!
 * \brief teken een lijn.
 * \param paramter int.
 */
LogicLayer::~LogicLayer() {
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	4a06      	ldr	r2, [pc, #24]	; (80019b8 <_ZN10LogicLayerD1Ev+0x24>)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	3304      	adds	r3, #4
 80019a6:	4618      	mov	r0, r3
 80019a8:	f000 fb0a 	bl	8001fc0 <_ZN9VgascreenD1Ev>
	// TODO Auto-generated destructor stub
}
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4618      	mov	r0, r3
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	08002740 	.word	0x08002740

080019bc <_ZN10LogicLayerD0Ev>:
LogicLayer::~LogicLayer() {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
}
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f7ff ffe5 	bl	8001994 <_ZN10LogicLayerD1Ev>
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f000 fd08 	bl	80023e0 <_ZdlPv>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4618      	mov	r0, r3
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
	...

080019dc <_ZN10LogicLayer4execEv>:

/*!
 * \brief teken een lijn.
 * \param paramter int.
 */
int LogicLayer::exec(){
 80019dc:	b580      	push	{r7, lr}
 80019de:	b09e      	sub	sp, #120	; 0x78
 80019e0:	af04      	add	r7, sp, #16
 80019e2:	6078      	str	r0, [r7, #4]
	int i = 0;
 80019e4:	2300      	movs	r3, #0
 80019e6:	663b      	str	r3, [r7, #96]	; 0x60
	i = 1-1;
 80019e8:	2300      	movs	r3, #0
 80019ea:	663b      	str	r3, [r7, #96]	; 0x60
	char *str;
	char str2[10],str3[10],str4[10],str5[10],str6[10];
	int k;
	str = getInput(i);
 80019ec:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f000 f936 	bl	8001c60 <_ZN10LogicLayer8getInputEi>
 80019f4:	65f8      	str	r0, [r7, #92]	; 0x5c
	//strcpy(str, inputArray[0]);

	if (strcmp(str,"exec") == 0){
 80019f6:	4964      	ldr	r1, [pc, #400]	; (8001b88 <_ZN10LogicLayer4execEv+0x1ac>)
 80019f8:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80019fa:	f7fe fbe5 	bl	80001c8 <strcmp>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d104      	bne.n	8001a0e <_ZN10LogicLayer4execEv+0x32>
		execBuffer();
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f000 f909 	bl	8001c1c <_ZN10LogicLayer10execBufferEv>
		return 0;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	e0b8      	b.n	8001b80 <_ZN10LogicLayer4execEv+0x1a4>
	}else if (strcmp(str,"buffer") == 0){
 8001a0e:	495f      	ldr	r1, [pc, #380]	; (8001b8c <_ZN10LogicLayer4execEv+0x1b0>)
 8001a10:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001a12:	f7fe fbd9 	bl	80001c8 <strcmp>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d12c      	bne.n	8001a76 <_ZN10LogicLayer4execEv+0x9a>

		for(int j = 0; j<BUFFER_LENGTH; j++){
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	667b      	str	r3, [r7, #100]	; 0x64
 8001a20:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a22:	2b09      	cmp	r3, #9
 8001a24:	dc0e      	bgt.n	8001a44 <_ZN10LogicLayer4execEv+0x68>
			inputArray[j] = inputArray[j + 1];
 8001a26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a28:	1c5a      	adds	r2, r3, #1
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	321a      	adds	r2, #26
 8001a2e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001a36:	321a      	adds	r2, #26
 8001a38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for(int j = 0; j<BUFFER_LENGTH; j++){
 8001a3c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a3e:	3301      	adds	r3, #1
 8001a40:	667b      	str	r3, [r7, #100]	; 0x64
 8001a42:	e7ed      	b.n	8001a20 <_ZN10LogicLayer4execEv+0x44>
		}
		bufferedCommands[bufCount] = *inputArray;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	691a      	ldr	r2, [r3, #16]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3210      	adds	r2, #16
 8001a50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		bufCount++;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	691b      	ldr	r3, [r3, #16]
 8001a58:	1c5a      	adds	r2, r3, #1
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	611a      	str	r2, [r3, #16]

		if (bufCount >= 10){
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	2b09      	cmp	r3, #9
 8001a64:	dd02      	ble.n	8001a6c <_ZN10LogicLayer4execEv+0x90>
			bufCount = 0;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	611a      	str	r2, [r3, #16]
		}

		clearInputArray();
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f000 f8df 	bl	8001c30 <_ZN10LogicLayer15clearInputArrayEv>
		return 0;
 8001a72:	2300      	movs	r3, #0
 8001a74:	e084      	b.n	8001b80 <_ZN10LogicLayer4execEv+0x1a4>
	}else if (strcmp(str,"repeat") == 0){
 8001a76:	4946      	ldr	r1, [pc, #280]	; (8001b90 <_ZN10LogicLayer4execEv+0x1b4>)
 8001a78:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001a7a:	f7fe fba5 	bl	80001c8 <strcmp>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d104      	bne.n	8001a8e <_ZN10LogicLayer4execEv+0xb2>
		repeat();
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f000 f8bf 	bl	8001c08 <_ZN10LogicLayer6repeatEv>
		return 0;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	e078      	b.n	8001b80 <_ZN10LogicLayer4execEv+0x1a4>
	}

	//char *str2;
	strcpy(str2,inputArray[1]);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001a92:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001a96:	4611      	mov	r1, r2
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f000 fd1d 	bl	80024d8 <strcpy>
	strcpy(str3,inputArray[2]);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001aa2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001aa6:	4611      	mov	r1, r2
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f000 fd15 	bl	80024d8 <strcpy>
	strcpy(str4,inputArray[3]);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001ab2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ab6:	4611      	mov	r1, r2
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f000 fd0d 	bl	80024d8 <strcpy>
	strcpy(str5,inputArray[4]);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8001ac2:	f107 0318 	add.w	r3, r7, #24
 8001ac6:	4611      	mov	r1, r2
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f000 fd05 	bl	80024d8 <strcpy>
	strcpy(str6,inputArray[5]);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8001ad2:	f107 030c 	add.w	r3, r7, #12
 8001ad6:	4611      	mov	r1, r2
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f000 fcfd 	bl	80024d8 <strcpy>
	//str2 = inputArray[1];
	//int z = atoi(str2);

	if (strcmp(str,"lijn") == 0){
 8001ade:	492d      	ldr	r1, [pc, #180]	; (8001b94 <_ZN10LogicLayer4execEv+0x1b8>)
 8001ae0:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001ae2:	f7fe fb71 	bl	80001c8 <strcmp>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d134      	bne.n	8001b56 <_ZN10LogicLayer4execEv+0x17a>
		int a = (int)strtol(str2, NULL, 10);
 8001aec:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001af0:	220a      	movs	r2, #10
 8001af2:	2100      	movs	r1, #0
 8001af4:	4618      	mov	r0, r3
 8001af6:	f000 fda3 	bl	8002640 <strtol>
 8001afa:	65b8      	str	r0, [r7, #88]	; 0x58
		int b = (int)strtol(str3, NULL, 10);
 8001afc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b00:	220a      	movs	r2, #10
 8001b02:	2100      	movs	r1, #0
 8001b04:	4618      	mov	r0, r3
 8001b06:	f000 fd9b 	bl	8002640 <strtol>
 8001b0a:	6578      	str	r0, [r7, #84]	; 0x54
		int c = (int)strtol(str4, NULL, 10);
 8001b0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b10:	220a      	movs	r2, #10
 8001b12:	2100      	movs	r1, #0
 8001b14:	4618      	mov	r0, r3
 8001b16:	f000 fd93 	bl	8002640 <strtol>
 8001b1a:	6538      	str	r0, [r7, #80]	; 0x50
		int d = (int)strtol(str5, NULL, 10);
 8001b1c:	f107 0318 	add.w	r3, r7, #24
 8001b20:	220a      	movs	r2, #10
 8001b22:	2100      	movs	r1, #0
 8001b24:	4618      	mov	r0, r3
 8001b26:	f000 fd8b 	bl	8002640 <strtol>
 8001b2a:	64f8      	str	r0, [r7, #76]	; 0x4c
		int e = (int)strtol(str6, NULL, 10);
 8001b2c:	f107 030c 	add.w	r3, r7, #12
 8001b30:	220a      	movs	r2, #10
 8001b32:	2100      	movs	r1, #0
 8001b34:	4618      	mov	r0, r3
 8001b36:	f000 fd83 	bl	8002640 <strtol>
 8001b3a:	64b8      	str	r0, [r7, #72]	; 0x48
		//a = 12;
		screen.draw_line(a,b,c,d,e,55);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	1d18      	adds	r0, r3, #4
 8001b40:	2337      	movs	r3, #55	; 0x37
 8001b42:	9302      	str	r3, [sp, #8]
 8001b44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b46:	9301      	str	r3, [sp, #4]
 8001b48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b4e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001b50:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001b52:	f000 fa62 	bl	800201a <_ZN9Vgascreen9draw_lineEiiiiii>

	}else{
		return 10;
	}*/

	lastCommands[lastCount] = *inputArray;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	695a      	ldr	r2, [r3, #20]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	3206      	adds	r2, #6
 8001b62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	lastCount++;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	695b      	ldr	r3, [r3, #20]
 8001b6a:	1c5a      	adds	r2, r3, #1
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	615a      	str	r2, [r3, #20]

	if(lastCount >= BUFFER_LENGTH){
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	695b      	ldr	r3, [r3, #20]
 8001b74:	2b09      	cmp	r3, #9
 8001b76:	dd02      	ble.n	8001b7e <_ZN10LogicLayer4execEv+0x1a2>
		lastCount = 0;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	615a      	str	r2, [r3, #20]
	}

	//clearInputArray();
	return 0;
 8001b7e:	2300      	movs	r3, #0
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3768      	adds	r7, #104	; 0x68
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	080026cc 	.word	0x080026cc
 8001b8c:	080026d4 	.word	0x080026d4
 8001b90:	080026dc 	.word	0x080026dc
 8001b94:	080026e4 	.word	0x080026e4

08001b98 <_ZN10LogicLayer10setCommandEPc>:

/*!
 * \brief teken een lijn.
 * \param paramter int.
 */
int LogicLayer::setCommand(char *buf){
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b0a0      	sub	sp, #128	; 0x80
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	6039      	str	r1, [r7, #0]
	int i = 1;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	67fb      	str	r3, [r7, #124]	; 0x7c
	int j = 1;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	677b      	str	r3, [r7, #116]	; 0x74
	char str[100];
	strcpy(str, buf);
 8001baa:	f107 0310 	add.w	r3, r7, #16
 8001bae:	6839      	ldr	r1, [r7, #0]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f000 fc91 	bl	80024d8 <strcpy>
	char *saveptr;
	char *out;

	out = strtok_r(str, ",", &saveptr);
 8001bb6:	f107 020c 	add.w	r2, r7, #12
 8001bba:	f107 0310 	add.w	r3, r7, #16
 8001bbe:	4911      	ldr	r1, [pc, #68]	; (8001c04 <_ZN10LogicLayer10setCommandEPc+0x6c>)
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f000 fcba 	bl	800253a <strtok_r>
 8001bc6:	67b8      	str	r0, [r7, #120]	; 0x78
	inputArray[0] = out;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001bcc:	669a      	str	r2, [r3, #104]	; 0x68

	while(out != NULL){
 8001bce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d011      	beq.n	8001bf8 <_ZN10LogicLayer10setCommandEPc+0x60>
		out = strtok_r(NULL, ",", &saveptr);
 8001bd4:	f107 030c 	add.w	r3, r7, #12
 8001bd8:	461a      	mov	r2, r3
 8001bda:	490a      	ldr	r1, [pc, #40]	; (8001c04 <_ZN10LogicLayer10setCommandEPc+0x6c>)
 8001bdc:	2000      	movs	r0, #0
 8001bde:	f000 fcac 	bl	800253a <strtok_r>
 8001be2:	67b8      	str	r0, [r7, #120]	; 0x78
		inputArray[i] = out;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001be8:	321a      	adds	r2, #26
 8001bea:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001bec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		i++;
 8001bf0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	67fb      	str	r3, [r7, #124]	; 0x7c
	while(out != NULL){
 8001bf6:	e7ea      	b.n	8001bce <_ZN10LogicLayer10setCommandEPc+0x36>
	}
	return 0;
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3780      	adds	r7, #128	; 0x80
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	080026ec 	.word	0x080026ec

08001c08 <_ZN10LogicLayer6repeatEv>:

/*!
 * \brief teken een lijn.
 * \param paramter int.
 */
int LogicLayer::repeat(){
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]

}
 8001c10:	bf00      	nop
 8001c12:	4618      	mov	r0, r3
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bc80      	pop	{r7}
 8001c1a:	4770      	bx	lr

08001c1c <_ZN10LogicLayer10execBufferEv>:

/*!
 * \brief teken een lijn.
 * \param paramter int.
 */
int LogicLayer::execBuffer(){
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]

}
 8001c24:	bf00      	nop
 8001c26:	4618      	mov	r0, r3
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bc80      	pop	{r7}
 8001c2e:	4770      	bx	lr

08001c30 <_ZN10LogicLayer15clearInputArrayEv>:
 */
int LogicLayer::waitMs(){

}

void LogicLayer::clearInputArray(){
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
	for(int i = 0; i< INPUT_LENGTH; i++){
 8001c38:	2300      	movs	r3, #0
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2b09      	cmp	r3, #9
 8001c40:	dc09      	bgt.n	8001c56 <_ZN10LogicLayer15clearInputArrayEv+0x26>
		inputArray[i] = 0;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	68fa      	ldr	r2, [r7, #12]
 8001c46:	321a      	adds	r2, #26
 8001c48:	2100      	movs	r1, #0
 8001c4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(int i = 0; i< INPUT_LENGTH; i++){
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	3301      	adds	r3, #1
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	e7f2      	b.n	8001c3c <_ZN10LogicLayer15clearInputArrayEv+0xc>
	}
}
 8001c56:	bf00      	nop
 8001c58:	3714      	adds	r7, #20
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr

08001c60 <_ZN10LogicLayer8getInputEi>:

char* LogicLayer::getInput(int index){
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	6039      	str	r1, [r7, #0]
	return inputArray[index];
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	683a      	ldr	r2, [r7, #0]
 8001c6e:	321a      	adds	r2, #26
 8001c70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bc80      	pop	{r7}
 8001c7c:	4770      	bx	lr
	...

08001c80 <_ZN4UARTC1Ev>:
 *      Author: M
 */

#include <UART.h>

UART::UART() {
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	4a05      	ldr	r2, [pc, #20]	; (8001ca0 <_ZN4UARTC1Ev+0x20>)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
	init();
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f000 f828 	bl	8001ce4 <_ZN4UART4initEv>

}
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4618      	mov	r0, r3
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	08002750 	.word	0x08002750

08001ca4 <_ZN4UARTD1Ev>:

UART::~UART() {
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	4a04      	ldr	r2, [pc, #16]	; (8001cc0 <_ZN4UARTD1Ev+0x1c>)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bc80      	pop	{r7}
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	08002750 	.word	0x08002750

08001cc4 <_ZN4UARTD0Ev>:
UART::~UART() {
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
}
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f7ff ffe9 	bl	8001ca4 <_ZN4UARTD1Ev>
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f000 fb84 	bl	80023e0 <_ZdlPv>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <_ZN4UART4initEv>:

/*!
 * \brief teken een lijn.
 * \param paramter int.
 */
int UART::init(){
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b088      	sub	sp, #32
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
	  /* --------------------------- System Clocks Configuration -----------------*/
	  /* USART2 clock enable */
	  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8001cec:	2101      	movs	r1, #1
 8001cee:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001cf2:	f7fe ff0b 	bl	8000b0c <RCC_APB1PeriphClockCmd>

	  /* GPIOA clock enable */
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001cf6:	2101      	movs	r1, #1
 8001cf8:	2001      	movs	r0, #1
 8001cfa:	f7fe fee9 	bl	8000ad0 <RCC_AHB1PeriphClockCmd>

	  GPIO_InitTypeDef GPIO_InitStructure;

	  /*-------------------------- GPIO Configuration ----------------------------*/
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 8001cfe:	230c      	movs	r3, #12
 8001d00:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001d02:	2302      	movs	r3, #2
 8001d04:	773b      	strb	r3, [r7, #28]
	  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001d06:	2300      	movs	r3, #0
 8001d08:	77bb      	strb	r3, [r7, #30]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	77fb      	strb	r3, [r7, #31]
	  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	777b      	strb	r3, [r7, #29]
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001d12:	f107 0318 	add.w	r3, r7, #24
 8001d16:	4619      	mov	r1, r3
 8001d18:	4817      	ldr	r0, [pc, #92]	; (8001d78 <_ZN4UART4initEv+0x94>)
 8001d1a:	f7fe fd5b 	bl	80007d4 <GPIO_Init>

	  /* Connect USART pins to AF */
	  GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);   // USART2_TX
 8001d1e:	2207      	movs	r2, #7
 8001d20:	2102      	movs	r1, #2
 8001d22:	4815      	ldr	r0, [pc, #84]	; (8001d78 <_ZN4UART4initEv+0x94>)
 8001d24:	f7fe fde3 	bl	80008ee <GPIO_PinAFConfig>
	  GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);  // USART2_RX
 8001d28:	2207      	movs	r2, #7
 8001d2a:	2103      	movs	r1, #3
 8001d2c:	4812      	ldr	r0, [pc, #72]	; (8001d78 <_ZN4UART4initEv+0x94>)
 8001d2e:	f7fe fdde 	bl	80008ee <GPIO_PinAFConfig>
	      - One Stop Bit
	      - No parity
	      - Hardware flow control disabled (RTS and CTS signals)
	      - Receive and transmit enabled
	*/
	USART_InitStructure.USART_BaudRate = 115200;
 8001d32:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001d36:	60bb      	str	r3, [r7, #8]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	81fb      	strh	r3, [r7, #14]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8001d40:	2300      	movs	r3, #0
 8001d42:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001d44:	2300      	movs	r3, #0
 8001d46:	82bb      	strh	r3, [r7, #20]

	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001d48:	230c      	movs	r3, #12
 8001d4a:	827b      	strh	r3, [r7, #18]

	USART_Init(USART2, &USART_InitStructure);
 8001d4c:	f107 0308 	add.w	r3, r7, #8
 8001d50:	4619      	mov	r1, r3
 8001d52:	480a      	ldr	r0, [pc, #40]	; (8001d7c <_ZN4UART4initEv+0x98>)
 8001d54:	f7ff f962 	bl	800101c <USART_Init>
	USART_ITConfig(USART2,USART_IT_RXNE,ENABLE);
 8001d58:	2201      	movs	r2, #1
 8001d5a:	f240 5125 	movw	r1, #1317	; 0x525
 8001d5e:	4807      	ldr	r0, [pc, #28]	; (8001d7c <_ZN4UART4initEv+0x98>)
 8001d60:	f7ff fa35 	bl	80011ce <USART_ITConfig>

	USART_Cmd(USART2, ENABLE);
 8001d64:	2101      	movs	r1, #1
 8001d66:	4805      	ldr	r0, [pc, #20]	; (8001d7c <_ZN4UART4initEv+0x98>)
 8001d68:	f7ff fa12 	bl	8001190 <USART_Cmd>
}
 8001d6c:	bf00      	nop
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3720      	adds	r7, #32
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40020000 	.word	0x40020000
 8001d7c:	40004400 	.word	0x40004400

08001d80 <_ZN10LogicLayeraSERKS_>:

#define BUFFER_LENGTH 10
#define INPUT_LENGTH 10


class LogicLayer {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	1d1a      	adds	r2, r3, #4
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	3304      	adds	r3, #4
 8001d92:	4619      	mov	r1, r3
 8001d94:	4610      	mov	r0, r2
 8001d96:	f7ff fdbd 	bl	8001914 <_ZN9VgascreenaSERKS_>
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	691a      	ldr	r2, [r3, #16]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	611a      	str	r2, [r3, #16]
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	695a      	ldr	r2, [r3, #20]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	615a      	str	r2, [r3, #20]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	f103 0118 	add.w	r1, r3, #24
 8001db0:	2209      	movs	r2, #9
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	3318      	adds	r3, #24
 8001db6:	2a00      	cmp	r2, #0
 8001db8:	db05      	blt.n	8001dc6 <_ZN10LogicLayeraSERKS_+0x46>
 8001dba:	6818      	ldr	r0, [r3, #0]
 8001dbc:	6008      	str	r0, [r1, #0]
 8001dbe:	3104      	adds	r1, #4
 8001dc0:	3304      	adds	r3, #4
 8001dc2:	3a01      	subs	r2, #1
 8001dc4:	e7f7      	b.n	8001db6 <_ZN10LogicLayeraSERKS_+0x36>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f103 0140 	add.w	r1, r3, #64	; 0x40
 8001dcc:	2209      	movs	r2, #9
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	3340      	adds	r3, #64	; 0x40
 8001dd2:	2a00      	cmp	r2, #0
 8001dd4:	db05      	blt.n	8001de2 <_ZN10LogicLayeraSERKS_+0x62>
 8001dd6:	6818      	ldr	r0, [r3, #0]
 8001dd8:	6008      	str	r0, [r1, #0]
 8001dda:	3104      	adds	r1, #4
 8001ddc:	3304      	adds	r3, #4
 8001dde:	3a01      	subs	r2, #1
 8001de0:	e7f7      	b.n	8001dd2 <_ZN10LogicLayeraSERKS_+0x52>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f103 0168 	add.w	r1, r3, #104	; 0x68
 8001de8:	2209      	movs	r2, #9
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	3368      	adds	r3, #104	; 0x68
 8001dee:	2a00      	cmp	r2, #0
 8001df0:	db05      	blt.n	8001dfe <_ZN10LogicLayeraSERKS_+0x7e>
 8001df2:	6818      	ldr	r0, [r3, #0]
 8001df4:	6008      	str	r0, [r1, #0]
 8001df6:	3104      	adds	r1, #4
 8001df8:	3304      	adds	r3, #4
 8001dfa:	3a01      	subs	r2, #1
 8001dfc:	e7f7      	b.n	8001dee <_ZN10LogicLayeraSERKS_+0x6e>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4618      	mov	r0, r3
 8001e02:	3708      	adds	r7, #8
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <_ZN11InputOutputaSERKS_>:
#ifndef INPUTOUTPUT_H_
#define INPUTOUTPUT_H_

#include <UART.h>

class InputOutput {
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	6039      	str	r1, [r7, #0]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	1d1a      	adds	r2, r3, #4
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	3304      	adds	r3, #4
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4610      	mov	r0, r2
 8001e1e:	f7ff fd46 	bl	80018ae <_ZN4UARTaSERKS_>
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4618      	mov	r0, r3
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <_ZN13UserinterfaceC1Ev>:
 *      Author: M
 */

#include <Userinterface.h>

Userinterface::Userinterface() {
 8001e38:	b590      	push	{r4, r7, lr}
 8001e3a:	b0c9      	sub	sp, #292	; 0x124
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	1d3b      	adds	r3, r7, #4
 8001e40:	6018      	str	r0, [r3, #0]
 8001e42:	4a21      	ldr	r2, [pc, #132]	; (8001ec8 <_ZN13UserinterfaceC1Ev+0x90>)
 8001e44:	1d3b      	adds	r3, r7, #4
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	1d3b      	adds	r3, r7, #4
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	336c      	adds	r3, #108	; 0x6c
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff fd73 	bl	800193c <_ZN10LogicLayerC1Ev>
 8001e56:	1d3b      	adds	r3, r7, #4
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	33fc      	adds	r3, #252	; 0xfc
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7ff fce5 	bl	800182c <_ZN11InputOutputC1Ev>
	// TODO Auto-generated constructor stub
	LL = LogicLayer();
 8001e62:	1d3b      	adds	r3, r7, #4
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f103 046c 	add.w	r4, r3, #108	; 0x6c
 8001e6a:	f107 030c 	add.w	r3, r7, #12
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff fd64 	bl	800193c <_ZN10LogicLayerC1Ev>
 8001e74:	f107 030c 	add.w	r3, r7, #12
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4620      	mov	r0, r4
 8001e7c:	f7ff ff80 	bl	8001d80 <_ZN10LogicLayeraSERKS_>
 8001e80:	f107 030c 	add.w	r3, r7, #12
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff fd85 	bl	8001994 <_ZN10LogicLayerD1Ev>
	IO = InputOutput();
 8001e8a:	1d3b      	adds	r3, r7, #4
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f103 04fc 	add.w	r4, r3, #252	; 0xfc
 8001e92:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7ff fcc8 	bl	800182c <_ZN11InputOutputC1Ev>
 8001e9c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4620      	mov	r0, r4
 8001ea4:	f7ff ffb0 	bl	8001e08 <_ZN11InputOutputaSERKS_>
 8001ea8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff fcdb 	bl	8001868 <_ZN11InputOutputD1Ev>
	err = 0;
 8001eb2:	1d3b      	adds	r3, r7, #4
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	669a      	str	r2, [r3, #104]	; 0x68
}
 8001eba:	1d3b      	adds	r3, r7, #4
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd90      	pop	{r4, r7, pc}
 8001ec8:	08002760 	.word	0x08002760

08001ecc <_ZN13UserinterfaceD1Ev>:

Userinterface::~Userinterface() {
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	4a08      	ldr	r2, [pc, #32]	; (8001ef8 <_ZN13UserinterfaceD1Ev+0x2c>)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	33fc      	adds	r3, #252	; 0xfc
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7ff fcc2 	bl	8001868 <_ZN11InputOutputD1Ev>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	336c      	adds	r3, #108	; 0x6c
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff fd53 	bl	8001994 <_ZN10LogicLayerD1Ev>
	// TODO Auto-generated destructor stub
}
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	08002760 	.word	0x08002760

08001efc <_ZN13UserinterfaceD0Ev>:
Userinterface::~Userinterface() {
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
}
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f7ff ffe1 	bl	8001ecc <_ZN13UserinterfaceD1Ev>
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 fa68 	bl	80023e0 <_ZdlPv>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
	...

08001f1c <_ZN13Userinterface8mainLoopEv>:

void Userinterface::mainLoop(){
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
	LL.setCommand("lijn,10,100,200,220,4");
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	336c      	adds	r3, #108	; 0x6c
 8001f28:	4918      	ldr	r1, [pc, #96]	; (8001f8c <_ZN13Userinterface8mainLoopEv+0x70>)
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff fe34 	bl	8001b98 <_ZN10LogicLayer10setCommandEPc>

	LL.exec();
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	336c      	adds	r3, #108	; 0x6c
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff fd51 	bl	80019dc <_ZN10LogicLayer4execEv>

	char test[] = "hallo";
 8001f3a:	4a15      	ldr	r2, [pc, #84]	; (8001f90 <_ZN13Userinterface8mainLoopEv+0x74>)
 8001f3c:	f107 030c 	add.w	r3, r7, #12
 8001f40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f44:	6018      	str	r0, [r3, #0]
 8001f46:	3304      	adds	r3, #4
 8001f48:	8019      	strh	r1, [r3, #0]
	while(err==0){
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d118      	bne.n	8001f84 <_ZN13Userinterface8mainLoopEv+0x68>

	//LL.setCommand("lijn,100,1,100,1,4");

	//LL.exec();

		for(int i = 0; i < 100000000; i++){
 8001f52:	2300      	movs	r3, #0
 8001f54:	617b      	str	r3, [r7, #20]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	4a0e      	ldr	r2, [pc, #56]	; (8001f94 <_ZN13Userinterface8mainLoopEv+0x78>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	dc06      	bgt.n	8001f6c <_ZN13Userinterface8mainLoopEv+0x50>
			i++;
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	3301      	adds	r3, #1
 8001f62:	617b      	str	r3, [r7, #20]
		for(int i = 0; i < 100000000; i++){
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	3301      	adds	r3, #1
 8001f68:	617b      	str	r3, [r7, #20]
 8001f6a:	e7f4      	b.n	8001f56 <_ZN13Userinterface8mainLoopEv+0x3a>
		}

	LL.setCommand("lijn,100,10,100,100,8");
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	336c      	adds	r3, #108	; 0x6c
 8001f70:	4909      	ldr	r1, [pc, #36]	; (8001f98 <_ZN13Userinterface8mainLoopEv+0x7c>)
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff fe10 	bl	8001b98 <_ZN10LogicLayer10setCommandEPc>
	LL.exec();
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	336c      	adds	r3, #108	; 0x6c
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7ff fd2d 	bl	80019dc <_ZN10LogicLayer4execEv>
	while(err==0){
 8001f82:	e7e2      	b.n	8001f4a <_ZN13Userinterface8mainLoopEv+0x2e>

	}
}
 8001f84:	bf00      	nop
 8001f86:	3718      	adds	r7, #24
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	080026f0 	.word	0x080026f0
 8001f90:	08002720 	.word	0x08002720
 8001f94:	05f5e0ff 	.word	0x05f5e0ff
 8001f98:	08002708 	.word	0x08002708

08001f9c <_ZN9VgascreenC1Ev>:
#include<stdlib.h>
#include <string.h>
#include <Vgascreen.h>
#include <algorithm>

Vgascreen::Vgascreen() {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	4a05      	ldr	r2, [pc, #20]	; (8001fbc <_ZN9VgascreenC1Ev+0x20>)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
	init_VGA();
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f000 f827 	bl	8001ffe <_ZN9Vgascreen8init_VGAEv>
}
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	08002770 	.word	0x08002770

08001fc0 <_ZN9VgascreenD1Ev>:

Vgascreen::~Vgascreen() {
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	4a04      	ldr	r2, [pc, #16]	; (8001fdc <_ZN9VgascreenD1Ev+0x1c>)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	08002770 	.word	0x08002770

08001fe0 <_ZN9VgascreenD0Ev>:
Vgascreen::~Vgascreen() {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
}
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f7ff ffe9 	bl	8001fc0 <_ZN9VgascreenD1Ev>
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f000 f9f6 	bl	80023e0 <_ZdlPv>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <_ZN9Vgascreen8init_VGAEv>:


int Vgascreen::init_VGA(){
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b082      	sub	sp, #8
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
	UB_VGA_Screen_Init(); // Init VGA-Screen
 8002006:	f7ff f929 	bl	800125c <UB_VGA_Screen_Init>
	UB_VGA_FillScreen(VGA_COL_GREEN);// Set screen green.
 800200a:	201c      	movs	r0, #28
 800200c:	f7ff f966 	bl	80012dc <UB_VGA_FillScreen>
	return 0;
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}

0800201a <_ZN9Vgascreen9draw_lineEiiiiii>:
	x_pos = x;// Set x position.
	y_pos = y;// Set y position.
	return 0;
}

int Vgascreen::draw_line(int x1, int y1, int x2, int y2, int width, int color){
 800201a:	b580      	push	{r7, lr}
 800201c:	b08c      	sub	sp, #48	; 0x30
 800201e:	af00      	add	r7, sp, #0
 8002020:	60f8      	str	r0, [r7, #12]
 8002022:	60b9      	str	r1, [r7, #8]
 8002024:	607a      	str	r2, [r7, #4]
 8002026:	603b      	str	r3, [r7, #0]
	//int b = (int)strtol("100", NULL, 10);
	const int dx = abs(x1-x2);
 8002028:	68ba      	ldr	r2, [r7, #8]
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	2b00      	cmp	r3, #0
 8002030:	bfb8      	it	lt
 8002032:	425b      	neglt	r3, r3
 8002034:	61fb      	str	r3, [r7, #28]
	const int dy = abs(y1-y2);
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	2b00      	cmp	r3, #0
 800203e:	bfb8      	it	lt
 8002040:	425b      	neglt	r3, r3
 8002042:	61bb      	str	r3, [r7, #24]
	bool a= true;
 8002044:	2301      	movs	r3, #1
 8002046:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if(dy>dx){
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	429a      	cmp	r2, r3
 8002050:	dd0c      	ble.n	800206c <_ZN9Vgascreen9draw_lineEiiiiii+0x52>
		std::swap(x1, y1);
 8002052:	1d3a      	adds	r2, r7, #4
 8002054:	f107 0308 	add.w	r3, r7, #8
 8002058:	4611      	mov	r1, r2
 800205a:	4618      	mov	r0, r3
 800205c:	f000 f88f 	bl	800217e <_ZSt4swapIiEvRT_S1_>
		std::swap(x2, y2);
 8002060:	463b      	mov	r3, r7
 8002062:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002066:	4618      	mov	r0, r3
 8002068:	f000 f889 	bl	800217e <_ZSt4swapIiEvRT_S1_>
	}

	if(x1>x2){
 800206c:	68ba      	ldr	r2, [r7, #8]
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	429a      	cmp	r2, r3
 8002072:	dd0c      	ble.n	800208e <_ZN9Vgascreen9draw_lineEiiiiii+0x74>
		std::swap(x1,x2);
 8002074:	463a      	mov	r2, r7
 8002076:	f107 0308 	add.w	r3, r7, #8
 800207a:	4611      	mov	r1, r2
 800207c:	4618      	mov	r0, r3
 800207e:	f000 f87e 	bl	800217e <_ZSt4swapIiEvRT_S1_>
		std::swap(y1,y2);
 8002082:	1d3b      	adds	r3, r7, #4
 8002084:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002088:	4618      	mov	r0, r3
 800208a:	f000 f878 	bl	800217e <_ZSt4swapIiEvRT_S1_>
	}

	if(y1>y2){
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002092:	429a      	cmp	r2, r3
 8002094:	dd02      	ble.n	800209c <_ZN9Vgascreen9draw_lineEiiiiii+0x82>
		a = false;
 8002096:	2300      	movs	r3, #0
 8002098:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	int y;
	int c;
	for(int j = 0; j< width; j++){
 800209c:	2300      	movs	r3, #0
 800209e:	627b      	str	r3, [r7, #36]	; 0x24
 80020a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020a4:	429a      	cmp	r2, r3
 80020a6:	da65      	bge.n	8002174 <_ZN9Vgascreen9draw_lineEiiiiii+0x15a>
		for(int i = x1; i< x2; i++){
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	623b      	str	r3, [r7, #32]
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	6a3a      	ldr	r2, [r7, #32]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	da55      	bge.n	8002160 <_ZN9Vgascreen9draw_lineEiiiiii+0x146>
			c = i - x1;
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	6a3a      	ldr	r2, [r7, #32]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	617b      	str	r3, [r7, #20]
			if(a){
 80020bc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d019      	beq.n	80020f8 <_ZN9Vgascreen9draw_lineEiiiiii+0xde>
				if(dx>dy){
 80020c4:	69fa      	ldr	r2, [r7, #28]
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	dd0a      	ble.n	80020e2 <_ZN9Vgascreen9draw_lineEiiiiii+0xc8>
					y = y1 + dy * (c) / dx;
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	697a      	ldr	r2, [r7, #20]
 80020d0:	fb02 f203 	mul.w	r2, r2, r3
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	fb92 f2f3 	sdiv	r2, r2, r3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4413      	add	r3, r2
 80020de:	62bb      	str	r3, [r7, #40]	; 0x28
 80020e0:	e023      	b.n	800212a <_ZN9Vgascreen9draw_lineEiiiiii+0x110>
				}else{
					y = y1 + dx * (c) / dy;
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	697a      	ldr	r2, [r7, #20]
 80020e6:	fb02 f203 	mul.w	r2, r2, r3
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	fb92 f2f3 	sdiv	r2, r2, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4413      	add	r3, r2
 80020f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80020f6:	e018      	b.n	800212a <_ZN9Vgascreen9draw_lineEiiiiii+0x110>
				}
			}else {
				if(dx>dy){
 80020f8:	69fa      	ldr	r2, [r7, #28]
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	dd0a      	ble.n	8002116 <_ZN9Vgascreen9draw_lineEiiiiii+0xfc>
					y = y1 - dy * (c) / dx;
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	6979      	ldr	r1, [r7, #20]
 8002106:	fb01 f103 	mul.w	r1, r1, r3
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	fb91 f3f3 	sdiv	r3, r1, r3
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	62bb      	str	r3, [r7, #40]	; 0x28
 8002114:	e009      	b.n	800212a <_ZN9Vgascreen9draw_lineEiiiiii+0x110>
				}else{
					y = y1 - dx * (c) / dy;
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	6979      	ldr	r1, [r7, #20]
 800211c:	fb01 f103 	mul.w	r1, r1, r3
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	fb91 f3f3 	sdiv	r3, r1, r3
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	62bb      	str	r3, [r7, #40]	; 0x28
				}
			}
			int xset = i;
 800212a:	6a3b      	ldr	r3, [r7, #32]
 800212c:	613b      	str	r3, [r7, #16]
			if (dx>dy){
 800212e:	69fa      	ldr	r2, [r7, #28]
 8002130:	69bb      	ldr	r3, [r7, #24]
 8002132:	429a      	cmp	r2, r3
 8002134:	dd08      	ble.n	8002148 <_ZN9Vgascreen9draw_lineEiiiiii+0x12e>
				UB_VGA_SetPixel((xset),(y),126);
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	b29b      	uxth	r3, r3
 800213a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800213c:	b291      	uxth	r1, r2
 800213e:	227e      	movs	r2, #126	; 0x7e
 8002140:	4618      	mov	r0, r3
 8002142:	f7ff f8ed 	bl	8001320 <UB_VGA_SetPixel>
 8002146:	e007      	b.n	8002158 <_ZN9Vgascreen9draw_lineEiiiiii+0x13e>
			}else{
				UB_VGA_SetPixel((y),(xset),126);
 8002148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800214a:	b29b      	uxth	r3, r3
 800214c:	693a      	ldr	r2, [r7, #16]
 800214e:	b291      	uxth	r1, r2
 8002150:	227e      	movs	r2, #126	; 0x7e
 8002152:	4618      	mov	r0, r3
 8002154:	f7ff f8e4 	bl	8001320 <UB_VGA_SetPixel>
		for(int i = x1; i< x2; i++){
 8002158:	6a3b      	ldr	r3, [r7, #32]
 800215a:	3301      	adds	r3, #1
 800215c:	623b      	str	r3, [r7, #32]
 800215e:	e7a5      	b.n	80020ac <_ZN9Vgascreen9draw_lineEiiiiii+0x92>
			}
		}

		y1 += 1;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3301      	adds	r3, #1
 8002164:	607b      	str	r3, [r7, #4]
		y2 += 1;
 8002166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002168:	3301      	adds	r3, #1
 800216a:	63bb      	str	r3, [r7, #56]	; 0x38
	for(int j = 0; j< width; j++){
 800216c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216e:	3301      	adds	r3, #1
 8002170:	627b      	str	r3, [r7, #36]	; 0x24
 8002172:	e795      	b.n	80020a0 <_ZN9Vgascreen9draw_lineEiiiiii+0x86>

	}
	return 0;
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3730      	adds	r7, #48	; 0x30
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <_ZSt4swapIiEvRT_S1_>:
    swap(_Tp& __a, _Tp& __b)
    noexcept(__and_<is_nothrow_move_constructible<_Tp>,
	            is_nothrow_move_assignable<_Tp>>::value)
#else
    void
    swap(_Tp& __a, _Tp& __b)
 800217e:	b480      	push	{r7}
 8002180:	b085      	sub	sp, #20
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
 8002186:	6039      	str	r1, [r7, #0]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	68fa      	ldr	r2, [r7, #12]
 800219a:	601a      	str	r2, [r3, #0]
    }
 800219c:	bf00      	nop
 800219e:	3714      	adds	r7, #20
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bc80      	pop	{r7}
 80021a4:	4770      	bx	lr

080021a6 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b0e0      	sub	sp, #384	; 0x180
 80021aa:	af00      	add	r7, sp, #0
  *  SCB->VTOR register.  
  *  E.g.  SCB->VTOR = 0x20000000;  
  */
  /** @code */
  /* TODO - Add your application code here */
  SystemInit(); // System speed to 168MHz
 80021ac:	f000 f870 	bl	8002290 <SystemInit>
  Userinterface UI = Userinterface();
 80021b0:	463b      	mov	r3, r7
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7ff fe40 	bl	8001e38 <_ZN13UserinterfaceC1Ev>


  /* Infinite loop */
  while (1)
  {
	UI.mainLoop();
 80021b8:	463b      	mov	r3, r7
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff feae 	bl	8001f1c <_ZN13Userinterface8mainLoopEv>
 80021c0:	e7fa      	b.n	80021b8 <main+0x12>

080021c2 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
extern "C" void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 80021c2:	b480      	push	{r7}
 80021c4:	b083      	sub	sp, #12
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]
 80021ca:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80021cc:	bf00      	nop
}
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bc80      	pop	{r7}
 80021d4:	4770      	bx	lr

080021d6 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
extern "C" uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 80021d6:	b480      	push	{r7}
 80021d8:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 80021da:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80021de:	4618      	mov	r0, r3
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bc80      	pop	{r7}
 80021e4:	4770      	bx	lr
	...

080021e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80021e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002220 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80021ec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80021ee:	e003      	b.n	80021f8 <LoopCopyDataInit>

080021f0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80021f0:	4b0c      	ldr	r3, [pc, #48]	; (8002224 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80021f2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80021f4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80021f6:	3104      	adds	r1, #4

080021f8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80021f8:	480b      	ldr	r0, [pc, #44]	; (8002228 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80021fa:	4b0c      	ldr	r3, [pc, #48]	; (800222c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80021fc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80021fe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002200:	d3f6      	bcc.n	80021f0 <CopyDataInit>
  ldr  r2, =_sbss
 8002202:	4a0b      	ldr	r2, [pc, #44]	; (8002230 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002204:	e002      	b.n	800220c <LoopFillZerobss>

08002206 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002206:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002208:	f842 3b04 	str.w	r3, [r2], #4

0800220c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800220c:	4b09      	ldr	r3, [pc, #36]	; (8002234 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800220e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002210:	d3f9      	bcc.n	8002206 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002212:	f000 f83d 	bl	8002290 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002216:	f000 f8e5 	bl	80023e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800221a:	f7ff ffc4 	bl	80021a6 <main>
  bx  lr    
 800221e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002220:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002224:	0800288c 	.word	0x0800288c
  ldr  r0, =_sdata
 8002228:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800222c:	200001f0 	.word	0x200001f0
  ldr  r2, =_sbss
 8002230:	200001f0 	.word	0x200001f0
  ldr  r3, = _ebss
 8002234:	20012f88 	.word	0x20012f88

08002238 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002238:	e7fe      	b.n	8002238 <ADC_IRQHandler>

0800223a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800223a:	b480      	push	{r7}
 800223c:	af00      	add	r7, sp, #0
}
 800223e:	bf00      	nop
 8002240:	46bd      	mov	sp, r7
 8002242:	bc80      	pop	{r7}
 8002244:	4770      	bx	lr

08002246 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002246:	b480      	push	{r7}
 8002248:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800224a:	e7fe      	b.n	800224a <HardFault_Handler+0x4>

0800224c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002250:	e7fe      	b.n	8002250 <MemManage_Handler+0x4>

08002252 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002252:	b480      	push	{r7}
 8002254:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8002256:	e7fe      	b.n	8002256 <BusFault_Handler+0x4>

08002258 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800225c:	e7fe      	b.n	800225c <UsageFault_Handler+0x4>

0800225e <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800225e:	b480      	push	{r7}
 8002260:	af00      	add	r7, sp, #0
}
 8002262:	bf00      	nop
 8002264:	46bd      	mov	sp, r7
 8002266:	bc80      	pop	{r7}
 8002268:	4770      	bx	lr

0800226a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800226a:	b480      	push	{r7}
 800226c:	af00      	add	r7, sp, #0
}
 800226e:	bf00      	nop
 8002270:	46bd      	mov	sp, r7
 8002272:	bc80      	pop	{r7}
 8002274:	4770      	bx	lr

08002276 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8002276:	b480      	push	{r7}
 8002278:	af00      	add	r7, sp, #0
}
 800227a:	bf00      	nop
 800227c:	46bd      	mov	sp, r7
 800227e:	bc80      	pop	{r7}
 8002280:	4770      	bx	lr

08002282 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8002282:	b480      	push	{r7}
 8002284:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8002286:	bf00      	nop
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr
	...

08002290 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002294:	4a12      	ldr	r2, [pc, #72]	; (80022e0 <SystemInit+0x50>)
 8002296:	4b12      	ldr	r3, [pc, #72]	; (80022e0 <SystemInit+0x50>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f043 0301 	orr.w	r3, r3, #1
 800229e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80022a0:	4b0f      	ldr	r3, [pc, #60]	; (80022e0 <SystemInit+0x50>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80022a6:	4a0e      	ldr	r2, [pc, #56]	; (80022e0 <SystemInit+0x50>)
 80022a8:	4b0d      	ldr	r3, [pc, #52]	; (80022e0 <SystemInit+0x50>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80022b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022b4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80022b6:	4b0a      	ldr	r3, [pc, #40]	; (80022e0 <SystemInit+0x50>)
 80022b8:	4a0a      	ldr	r2, [pc, #40]	; (80022e4 <SystemInit+0x54>)
 80022ba:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80022bc:	4a08      	ldr	r2, [pc, #32]	; (80022e0 <SystemInit+0x50>)
 80022be:	4b08      	ldr	r3, [pc, #32]	; (80022e0 <SystemInit+0x50>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80022c8:	4b05      	ldr	r3, [pc, #20]	; (80022e0 <SystemInit+0x50>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80022ce:	f000 f80d 	bl	80022ec <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80022d2:	4b05      	ldr	r3, [pc, #20]	; (80022e8 <SystemInit+0x58>)
 80022d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022d8:	609a      	str	r2, [r3, #8]
#endif
}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40023800 	.word	0x40023800
 80022e4:	24003010 	.word	0x24003010
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	607b      	str	r3, [r7, #4]
 80022f6:	2300      	movs	r3, #0
 80022f8:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80022fa:	4a35      	ldr	r2, [pc, #212]	; (80023d0 <SetSysClock+0xe4>)
 80022fc:	4b34      	ldr	r3, [pc, #208]	; (80023d0 <SetSysClock+0xe4>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002304:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002306:	4b32      	ldr	r3, [pc, #200]	; (80023d0 <SetSysClock+0xe4>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800230e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	3301      	adds	r3, #1
 8002314:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d103      	bne.n	8002324 <SetSysClock+0x38>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002322:	d1f0      	bne.n	8002306 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002324:	4b2a      	ldr	r3, [pc, #168]	; (80023d0 <SetSysClock+0xe4>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d002      	beq.n	8002336 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002330:	2301      	movs	r3, #1
 8002332:	603b      	str	r3, [r7, #0]
 8002334:	e001      	b.n	800233a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8002336:	2300      	movs	r3, #0
 8002338:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	2b01      	cmp	r3, #1
 800233e:	d142      	bne.n	80023c6 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002340:	4a23      	ldr	r2, [pc, #140]	; (80023d0 <SetSysClock+0xe4>)
 8002342:	4b23      	ldr	r3, [pc, #140]	; (80023d0 <SetSysClock+0xe4>)
 8002344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002346:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800234a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 800234c:	4a21      	ldr	r2, [pc, #132]	; (80023d4 <SetSysClock+0xe8>)
 800234e:	4b21      	ldr	r3, [pc, #132]	; (80023d4 <SetSysClock+0xe8>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002356:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8002358:	4a1d      	ldr	r2, [pc, #116]	; (80023d0 <SetSysClock+0xe4>)
 800235a:	4b1d      	ldr	r3, [pc, #116]	; (80023d0 <SetSysClock+0xe4>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002360:	4a1b      	ldr	r2, [pc, #108]	; (80023d0 <SetSysClock+0xe4>)
 8002362:	4b1b      	ldr	r3, [pc, #108]	; (80023d0 <SetSysClock+0xe4>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800236a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800236c:	4a18      	ldr	r2, [pc, #96]	; (80023d0 <SetSysClock+0xe4>)
 800236e:	4b18      	ldr	r3, [pc, #96]	; (80023d0 <SetSysClock+0xe4>)
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8002376:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8002378:	4b15      	ldr	r3, [pc, #84]	; (80023d0 <SetSysClock+0xe4>)
 800237a:	4a17      	ldr	r2, [pc, #92]	; (80023d8 <SetSysClock+0xec>)
 800237c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800237e:	4a14      	ldr	r2, [pc, #80]	; (80023d0 <SetSysClock+0xe4>)
 8002380:	4b13      	ldr	r3, [pc, #76]	; (80023d0 <SetSysClock+0xe4>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002388:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800238a:	bf00      	nop
 800238c:	4b10      	ldr	r3, [pc, #64]	; (80023d0 <SetSysClock+0xe4>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d0f9      	beq.n	800238c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8002398:	4b10      	ldr	r3, [pc, #64]	; (80023dc <SetSysClock+0xf0>)
 800239a:	f240 6205 	movw	r2, #1541	; 0x605
 800239e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80023a0:	4a0b      	ldr	r2, [pc, #44]	; (80023d0 <SetSysClock+0xe4>)
 80023a2:	4b0b      	ldr	r3, [pc, #44]	; (80023d0 <SetSysClock+0xe4>)
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f023 0303 	bic.w	r3, r3, #3
 80023aa:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80023ac:	4a08      	ldr	r2, [pc, #32]	; (80023d0 <SetSysClock+0xe4>)
 80023ae:	4b08      	ldr	r3, [pc, #32]	; (80023d0 <SetSysClock+0xe4>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f043 0302 	orr.w	r3, r3, #2
 80023b6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80023b8:	bf00      	nop
 80023ba:	4b05      	ldr	r3, [pc, #20]	; (80023d0 <SetSysClock+0xe4>)
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f003 030c 	and.w	r3, r3, #12
 80023c2:	2b08      	cmp	r3, #8
 80023c4:	d1f9      	bne.n	80023ba <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80023c6:	bf00      	nop
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bc80      	pop	{r7}
 80023ce:	4770      	bx	lr
 80023d0:	40023800 	.word	0x40023800
 80023d4:	40007000 	.word	0x40007000
 80023d8:	07405408 	.word	0x07405408
 80023dc:	40023c00 	.word	0x40023c00

080023e0 <_ZdlPv>:
 80023e0:	f000 b824 	b.w	800242c <free>

080023e4 <__libc_init_array>:
 80023e4:	b570      	push	{r4, r5, r6, lr}
 80023e6:	4e0d      	ldr	r6, [pc, #52]	; (800241c <__libc_init_array+0x38>)
 80023e8:	4c0d      	ldr	r4, [pc, #52]	; (8002420 <__libc_init_array+0x3c>)
 80023ea:	1ba4      	subs	r4, r4, r6
 80023ec:	10a4      	asrs	r4, r4, #2
 80023ee:	2500      	movs	r5, #0
 80023f0:	42a5      	cmp	r5, r4
 80023f2:	d109      	bne.n	8002408 <__libc_init_array+0x24>
 80023f4:	4e0b      	ldr	r6, [pc, #44]	; (8002424 <__libc_init_array+0x40>)
 80023f6:	4c0c      	ldr	r4, [pc, #48]	; (8002428 <__libc_init_array+0x44>)
 80023f8:	f000 f95c 	bl	80026b4 <_init>
 80023fc:	1ba4      	subs	r4, r4, r6
 80023fe:	10a4      	asrs	r4, r4, #2
 8002400:	2500      	movs	r5, #0
 8002402:	42a5      	cmp	r5, r4
 8002404:	d105      	bne.n	8002412 <__libc_init_array+0x2e>
 8002406:	bd70      	pop	{r4, r5, r6, pc}
 8002408:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800240c:	4798      	blx	r3
 800240e:	3501      	adds	r5, #1
 8002410:	e7ee      	b.n	80023f0 <__libc_init_array+0xc>
 8002412:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002416:	4798      	blx	r3
 8002418:	3501      	adds	r5, #1
 800241a:	e7f2      	b.n	8002402 <__libc_init_array+0x1e>
 800241c:	08002884 	.word	0x08002884
 8002420:	08002884 	.word	0x08002884
 8002424:	08002884 	.word	0x08002884
 8002428:	08002888 	.word	0x08002888

0800242c <free>:
 800242c:	4b02      	ldr	r3, [pc, #8]	; (8002438 <free+0xc>)
 800242e:	4601      	mov	r1, r0
 8002430:	6818      	ldr	r0, [r3, #0]
 8002432:	f000 b803 	b.w	800243c <_free_r>
 8002436:	bf00      	nop
 8002438:	20000020 	.word	0x20000020

0800243c <_free_r>:
 800243c:	b538      	push	{r3, r4, r5, lr}
 800243e:	4605      	mov	r5, r0
 8002440:	2900      	cmp	r1, #0
 8002442:	d045      	beq.n	80024d0 <_free_r+0x94>
 8002444:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002448:	1f0c      	subs	r4, r1, #4
 800244a:	2b00      	cmp	r3, #0
 800244c:	bfb8      	it	lt
 800244e:	18e4      	addlt	r4, r4, r3
 8002450:	f000 f921 	bl	8002696 <__malloc_lock>
 8002454:	4a1f      	ldr	r2, [pc, #124]	; (80024d4 <_free_r+0x98>)
 8002456:	6813      	ldr	r3, [r2, #0]
 8002458:	4610      	mov	r0, r2
 800245a:	b933      	cbnz	r3, 800246a <_free_r+0x2e>
 800245c:	6063      	str	r3, [r4, #4]
 800245e:	6014      	str	r4, [r2, #0]
 8002460:	4628      	mov	r0, r5
 8002462:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002466:	f000 b917 	b.w	8002698 <__malloc_unlock>
 800246a:	42a3      	cmp	r3, r4
 800246c:	d90c      	bls.n	8002488 <_free_r+0x4c>
 800246e:	6821      	ldr	r1, [r4, #0]
 8002470:	1862      	adds	r2, r4, r1
 8002472:	4293      	cmp	r3, r2
 8002474:	bf04      	itt	eq
 8002476:	681a      	ldreq	r2, [r3, #0]
 8002478:	685b      	ldreq	r3, [r3, #4]
 800247a:	6063      	str	r3, [r4, #4]
 800247c:	bf04      	itt	eq
 800247e:	1852      	addeq	r2, r2, r1
 8002480:	6022      	streq	r2, [r4, #0]
 8002482:	6004      	str	r4, [r0, #0]
 8002484:	e7ec      	b.n	8002460 <_free_r+0x24>
 8002486:	4613      	mov	r3, r2
 8002488:	685a      	ldr	r2, [r3, #4]
 800248a:	b10a      	cbz	r2, 8002490 <_free_r+0x54>
 800248c:	42a2      	cmp	r2, r4
 800248e:	d9fa      	bls.n	8002486 <_free_r+0x4a>
 8002490:	6819      	ldr	r1, [r3, #0]
 8002492:	1858      	adds	r0, r3, r1
 8002494:	42a0      	cmp	r0, r4
 8002496:	d10b      	bne.n	80024b0 <_free_r+0x74>
 8002498:	6820      	ldr	r0, [r4, #0]
 800249a:	4401      	add	r1, r0
 800249c:	1858      	adds	r0, r3, r1
 800249e:	4282      	cmp	r2, r0
 80024a0:	6019      	str	r1, [r3, #0]
 80024a2:	d1dd      	bne.n	8002460 <_free_r+0x24>
 80024a4:	6810      	ldr	r0, [r2, #0]
 80024a6:	6852      	ldr	r2, [r2, #4]
 80024a8:	605a      	str	r2, [r3, #4]
 80024aa:	4401      	add	r1, r0
 80024ac:	6019      	str	r1, [r3, #0]
 80024ae:	e7d7      	b.n	8002460 <_free_r+0x24>
 80024b0:	d902      	bls.n	80024b8 <_free_r+0x7c>
 80024b2:	230c      	movs	r3, #12
 80024b4:	602b      	str	r3, [r5, #0]
 80024b6:	e7d3      	b.n	8002460 <_free_r+0x24>
 80024b8:	6820      	ldr	r0, [r4, #0]
 80024ba:	1821      	adds	r1, r4, r0
 80024bc:	428a      	cmp	r2, r1
 80024be:	bf04      	itt	eq
 80024c0:	6811      	ldreq	r1, [r2, #0]
 80024c2:	6852      	ldreq	r2, [r2, #4]
 80024c4:	6062      	str	r2, [r4, #4]
 80024c6:	bf04      	itt	eq
 80024c8:	1809      	addeq	r1, r1, r0
 80024ca:	6021      	streq	r1, [r4, #0]
 80024cc:	605c      	str	r4, [r3, #4]
 80024ce:	e7c7      	b.n	8002460 <_free_r+0x24>
 80024d0:	bd38      	pop	{r3, r4, r5, pc}
 80024d2:	bf00      	nop
 80024d4:	20012f08 	.word	0x20012f08

080024d8 <strcpy>:
 80024d8:	4603      	mov	r3, r0
 80024da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80024de:	f803 2b01 	strb.w	r2, [r3], #1
 80024e2:	2a00      	cmp	r2, #0
 80024e4:	d1f9      	bne.n	80024da <strcpy+0x2>
 80024e6:	4770      	bx	lr

080024e8 <__strtok_r>:
 80024e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024ea:	b918      	cbnz	r0, 80024f4 <__strtok_r+0xc>
 80024ec:	6810      	ldr	r0, [r2, #0]
 80024ee:	b908      	cbnz	r0, 80024f4 <__strtok_r+0xc>
 80024f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024f2:	4620      	mov	r0, r4
 80024f4:	4604      	mov	r4, r0
 80024f6:	460f      	mov	r7, r1
 80024f8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80024fc:	f817 6b01 	ldrb.w	r6, [r7], #1
 8002500:	b91e      	cbnz	r6, 800250a <__strtok_r+0x22>
 8002502:	b965      	cbnz	r5, 800251e <__strtok_r+0x36>
 8002504:	6015      	str	r5, [r2, #0]
 8002506:	4628      	mov	r0, r5
 8002508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800250a:	42b5      	cmp	r5, r6
 800250c:	d1f6      	bne.n	80024fc <__strtok_r+0x14>
 800250e:	2b00      	cmp	r3, #0
 8002510:	d1ef      	bne.n	80024f2 <__strtok_r+0xa>
 8002512:	6014      	str	r4, [r2, #0]
 8002514:	7003      	strb	r3, [r0, #0]
 8002516:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002518:	461c      	mov	r4, r3
 800251a:	e00c      	b.n	8002536 <__strtok_r+0x4e>
 800251c:	b915      	cbnz	r5, 8002524 <__strtok_r+0x3c>
 800251e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002522:	460e      	mov	r6, r1
 8002524:	f816 5b01 	ldrb.w	r5, [r6], #1
 8002528:	42ab      	cmp	r3, r5
 800252a:	d1f7      	bne.n	800251c <__strtok_r+0x34>
 800252c:	2b00      	cmp	r3, #0
 800252e:	d0f3      	beq.n	8002518 <__strtok_r+0x30>
 8002530:	2300      	movs	r3, #0
 8002532:	f804 3c01 	strb.w	r3, [r4, #-1]
 8002536:	6014      	str	r4, [r2, #0]
 8002538:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800253a <strtok_r>:
 800253a:	2301      	movs	r3, #1
 800253c:	f7ff bfd4 	b.w	80024e8 <__strtok_r>

08002540 <_strtol_l.isra.0>:
 8002540:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002544:	4680      	mov	r8, r0
 8002546:	4689      	mov	r9, r1
 8002548:	4692      	mov	sl, r2
 800254a:	461f      	mov	r7, r3
 800254c:	468b      	mov	fp, r1
 800254e:	465d      	mov	r5, fp
 8002550:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002552:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002556:	f000 f889 	bl	800266c <__locale_ctype_ptr_l>
 800255a:	4420      	add	r0, r4
 800255c:	7846      	ldrb	r6, [r0, #1]
 800255e:	f016 0608 	ands.w	r6, r6, #8
 8002562:	d10b      	bne.n	800257c <_strtol_l.isra.0+0x3c>
 8002564:	2c2d      	cmp	r4, #45	; 0x2d
 8002566:	d10b      	bne.n	8002580 <_strtol_l.isra.0+0x40>
 8002568:	782c      	ldrb	r4, [r5, #0]
 800256a:	2601      	movs	r6, #1
 800256c:	f10b 0502 	add.w	r5, fp, #2
 8002570:	b167      	cbz	r7, 800258c <_strtol_l.isra.0+0x4c>
 8002572:	2f10      	cmp	r7, #16
 8002574:	d114      	bne.n	80025a0 <_strtol_l.isra.0+0x60>
 8002576:	2c30      	cmp	r4, #48	; 0x30
 8002578:	d00a      	beq.n	8002590 <_strtol_l.isra.0+0x50>
 800257a:	e011      	b.n	80025a0 <_strtol_l.isra.0+0x60>
 800257c:	46ab      	mov	fp, r5
 800257e:	e7e6      	b.n	800254e <_strtol_l.isra.0+0xe>
 8002580:	2c2b      	cmp	r4, #43	; 0x2b
 8002582:	bf04      	itt	eq
 8002584:	782c      	ldrbeq	r4, [r5, #0]
 8002586:	f10b 0502 	addeq.w	r5, fp, #2
 800258a:	e7f1      	b.n	8002570 <_strtol_l.isra.0+0x30>
 800258c:	2c30      	cmp	r4, #48	; 0x30
 800258e:	d127      	bne.n	80025e0 <_strtol_l.isra.0+0xa0>
 8002590:	782b      	ldrb	r3, [r5, #0]
 8002592:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8002596:	2b58      	cmp	r3, #88	; 0x58
 8002598:	d14b      	bne.n	8002632 <_strtol_l.isra.0+0xf2>
 800259a:	786c      	ldrb	r4, [r5, #1]
 800259c:	2710      	movs	r7, #16
 800259e:	3502      	adds	r5, #2
 80025a0:	2e00      	cmp	r6, #0
 80025a2:	bf0c      	ite	eq
 80025a4:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80025a8:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80025ac:	2200      	movs	r2, #0
 80025ae:	fbb1 fef7 	udiv	lr, r1, r7
 80025b2:	4610      	mov	r0, r2
 80025b4:	fb07 1c1e 	mls	ip, r7, lr, r1
 80025b8:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80025bc:	2b09      	cmp	r3, #9
 80025be:	d811      	bhi.n	80025e4 <_strtol_l.isra.0+0xa4>
 80025c0:	461c      	mov	r4, r3
 80025c2:	42a7      	cmp	r7, r4
 80025c4:	dd1d      	ble.n	8002602 <_strtol_l.isra.0+0xc2>
 80025c6:	1c53      	adds	r3, r2, #1
 80025c8:	d007      	beq.n	80025da <_strtol_l.isra.0+0x9a>
 80025ca:	4586      	cmp	lr, r0
 80025cc:	d316      	bcc.n	80025fc <_strtol_l.isra.0+0xbc>
 80025ce:	d101      	bne.n	80025d4 <_strtol_l.isra.0+0x94>
 80025d0:	45a4      	cmp	ip, r4
 80025d2:	db13      	blt.n	80025fc <_strtol_l.isra.0+0xbc>
 80025d4:	fb00 4007 	mla	r0, r0, r7, r4
 80025d8:	2201      	movs	r2, #1
 80025da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80025de:	e7eb      	b.n	80025b8 <_strtol_l.isra.0+0x78>
 80025e0:	270a      	movs	r7, #10
 80025e2:	e7dd      	b.n	80025a0 <_strtol_l.isra.0+0x60>
 80025e4:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80025e8:	2b19      	cmp	r3, #25
 80025ea:	d801      	bhi.n	80025f0 <_strtol_l.isra.0+0xb0>
 80025ec:	3c37      	subs	r4, #55	; 0x37
 80025ee:	e7e8      	b.n	80025c2 <_strtol_l.isra.0+0x82>
 80025f0:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80025f4:	2b19      	cmp	r3, #25
 80025f6:	d804      	bhi.n	8002602 <_strtol_l.isra.0+0xc2>
 80025f8:	3c57      	subs	r4, #87	; 0x57
 80025fa:	e7e2      	b.n	80025c2 <_strtol_l.isra.0+0x82>
 80025fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002600:	e7eb      	b.n	80025da <_strtol_l.isra.0+0x9a>
 8002602:	1c53      	adds	r3, r2, #1
 8002604:	d108      	bne.n	8002618 <_strtol_l.isra.0+0xd8>
 8002606:	2322      	movs	r3, #34	; 0x22
 8002608:	f8c8 3000 	str.w	r3, [r8]
 800260c:	4608      	mov	r0, r1
 800260e:	f1ba 0f00 	cmp.w	sl, #0
 8002612:	d107      	bne.n	8002624 <_strtol_l.isra.0+0xe4>
 8002614:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002618:	b106      	cbz	r6, 800261c <_strtol_l.isra.0+0xdc>
 800261a:	4240      	negs	r0, r0
 800261c:	f1ba 0f00 	cmp.w	sl, #0
 8002620:	d00c      	beq.n	800263c <_strtol_l.isra.0+0xfc>
 8002622:	b122      	cbz	r2, 800262e <_strtol_l.isra.0+0xee>
 8002624:	3d01      	subs	r5, #1
 8002626:	f8ca 5000 	str.w	r5, [sl]
 800262a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800262e:	464d      	mov	r5, r9
 8002630:	e7f9      	b.n	8002626 <_strtol_l.isra.0+0xe6>
 8002632:	2430      	movs	r4, #48	; 0x30
 8002634:	2f00      	cmp	r7, #0
 8002636:	d1b3      	bne.n	80025a0 <_strtol_l.isra.0+0x60>
 8002638:	2708      	movs	r7, #8
 800263a:	e7b1      	b.n	80025a0 <_strtol_l.isra.0+0x60>
 800263c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002640 <strtol>:
 8002640:	4b08      	ldr	r3, [pc, #32]	; (8002664 <strtol+0x24>)
 8002642:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002644:	681c      	ldr	r4, [r3, #0]
 8002646:	4d08      	ldr	r5, [pc, #32]	; (8002668 <strtol+0x28>)
 8002648:	6a23      	ldr	r3, [r4, #32]
 800264a:	2b00      	cmp	r3, #0
 800264c:	bf08      	it	eq
 800264e:	462b      	moveq	r3, r5
 8002650:	9300      	str	r3, [sp, #0]
 8002652:	4613      	mov	r3, r2
 8002654:	460a      	mov	r2, r1
 8002656:	4601      	mov	r1, r0
 8002658:	4620      	mov	r0, r4
 800265a:	f7ff ff71 	bl	8002540 <_strtol_l.isra.0>
 800265e:	b003      	add	sp, #12
 8002660:	bd30      	pop	{r4, r5, pc}
 8002662:	bf00      	nop
 8002664:	20000020 	.word	0x20000020
 8002668:	20000084 	.word	0x20000084

0800266c <__locale_ctype_ptr_l>:
 800266c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8002670:	4770      	bx	lr

08002672 <__ascii_mbtowc>:
 8002672:	b082      	sub	sp, #8
 8002674:	b901      	cbnz	r1, 8002678 <__ascii_mbtowc+0x6>
 8002676:	a901      	add	r1, sp, #4
 8002678:	b142      	cbz	r2, 800268c <__ascii_mbtowc+0x1a>
 800267a:	b14b      	cbz	r3, 8002690 <__ascii_mbtowc+0x1e>
 800267c:	7813      	ldrb	r3, [r2, #0]
 800267e:	600b      	str	r3, [r1, #0]
 8002680:	7812      	ldrb	r2, [r2, #0]
 8002682:	1c10      	adds	r0, r2, #0
 8002684:	bf18      	it	ne
 8002686:	2001      	movne	r0, #1
 8002688:	b002      	add	sp, #8
 800268a:	4770      	bx	lr
 800268c:	4610      	mov	r0, r2
 800268e:	e7fb      	b.n	8002688 <__ascii_mbtowc+0x16>
 8002690:	f06f 0001 	mvn.w	r0, #1
 8002694:	e7f8      	b.n	8002688 <__ascii_mbtowc+0x16>

08002696 <__malloc_lock>:
 8002696:	4770      	bx	lr

08002698 <__malloc_unlock>:
 8002698:	4770      	bx	lr

0800269a <__ascii_wctomb>:
 800269a:	b149      	cbz	r1, 80026b0 <__ascii_wctomb+0x16>
 800269c:	2aff      	cmp	r2, #255	; 0xff
 800269e:	bf85      	ittet	hi
 80026a0:	238a      	movhi	r3, #138	; 0x8a
 80026a2:	6003      	strhi	r3, [r0, #0]
 80026a4:	700a      	strbls	r2, [r1, #0]
 80026a6:	f04f 30ff 	movhi.w	r0, #4294967295
 80026aa:	bf98      	it	ls
 80026ac:	2001      	movls	r0, #1
 80026ae:	4770      	bx	lr
 80026b0:	4608      	mov	r0, r1
 80026b2:	4770      	bx	lr

080026b4 <_init>:
 80026b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026b6:	bf00      	nop
 80026b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ba:	bc08      	pop	{r3}
 80026bc:	469e      	mov	lr, r3
 80026be:	4770      	bx	lr

080026c0 <_fini>:
 80026c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026c2:	bf00      	nop
 80026c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026c6:	bc08      	pop	{r3}
 80026c8:	469e      	mov	lr, r3
 80026ca:	4770      	bx	lr
