xpm_memory.sv,systemverilog,xpm,../../../../../../../../opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,
uram_2w_2r.v,verilog,xil_defaultlib,../../../bd/uramx2/ipshared/074c/uram_2w2r.srcs/sources_1/new/uram_2w_2r.v,
uramx2_uram_2w_2r_0_0.v,verilog,xil_defaultlib,../../../bd/uramx2/ip/uramx2_uram_2w_2r_0_0/sim/uramx2_uram_2w_2r_0_0.v,
uramx2_uram_2w_2r_0_1.v,verilog,xil_defaultlib,../../../bd/uramx2/ip/uramx2_uram_2w_2r_0_1/sim/uramx2_uram_2w_2r_0_1.v,
uramx2.v,verilog,xil_defaultlib,../../../bd/uramx2/sim/uramx2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
