verilog xil_defaultlib --include "../../../../w5500StateMachine.gen/sources_1/ip/axis_data_fifo_8bit/hdl" \
"../../../../w5500StateMachine.gen/sources_1/ip/axis_data_fifo_8bit/sim/axis_data_fifo_8bit.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
