#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Tue Dec 15 14:08:53 2020
# Process ID: 7856
# Log file: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/vivado.log
# Journal file: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Logiciel/Xilinx/Vivado/2014.3.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 726.336 ; gain = 177.754
remove_files C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.srcs/sources_1/imports/chronometer/display.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.srcs/sources_1/imports/chronometer/chronometer.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.srcs/sources_1/imports/chronometer/compteur_n.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.srcs/sources_1/imports/chronometer/hex2led.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.srcs/sources_1/imports/chronometer/led_control.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files -fileset constrs_1 C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.srcs/constrs_1/imports/chronometer/Basys3_Master.xdc
add_files -fileset constrs_1 -norecurse C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/Basys3_Master.xdc
add_files -norecurse {C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/tb_chronometer.vhd
update_compile_order -fileset sim_1
close_project
open_project C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Logiciel/Xilinx/Vivado/2014.3.1/data/ip'.
remove_files -fileset constrs_1 C:/Users/remi_cellard/Vivado_Projects/chronometer/Basys3_Master.xdc
remove_files C:/Users/remi_cellard/Vivado_Projects/chronometer/display.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files C:/Users/remi_cellard/Vivado_Projects/chronometer/hex2led.vhd
remove_files C:/Users/remi_cellard/Vivado_Projects/chronometer/led_control.vhd
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd:1]
[Tue Dec 15 14:12:13 2020] Launched synth_2...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from D:/Logiciel/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from D:/Logiciel/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from D:/Logiciel/Xilinx/Vivado/2014.3.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Logiciel/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Logiciel/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from D:/Logiciel/Xilinx/Vivado/2014.3.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Logiciel/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1065.980 ; gain = 312.168
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd:1]
[Tue Dec 15 14:13:36 2020] Launched synth_2...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.runs/synth_2/runme.log
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1475.016 ; gain = 0.000
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd:1]
[Tue Dec 15 14:15:47 2020] Launched synth_2...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.runs/synth_2/runme.log
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1647.375 ; gain = 0.000
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd:1]
[Tue Dec 15 14:17:58 2020] Launched synth_2...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:35]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd:1]
[Tue Dec 15 14:18:45 2020] Launched synth_2...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd:1]
[Tue Dec 15 14:20:14 2020] Launched synth_2...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.runs/synth_2/runme.log
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.625 ; gain = 0.000
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd:1]
[Tue Dec 15 14:21:36 2020] Launched synth_2...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.runs/synth_2/runme.log
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.656 ; gain = 0.000
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd:1]
[Tue Dec 15 14:26:02 2020] Launched synth_2...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd:1]
[Tue Dec 15 14:28:17 2020] Launched synth_2...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.runs/synth_2/runme.log
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2219.621 ; gain = 0.000
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd:1]
[Tue Dec 15 14:35:26 2020] Launched synth_2...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.runs/synth_2/runme.log
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2396.688 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "component". [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:30]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:35]
CRITICAL WARNING: [HDL 9-806] Syntax error near "architecture". [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:51]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd:1]
[Tue Dec 15 14:37:26 2020] Launched synth_2...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.runs/synth_2/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd:1]
[Tue Dec 15 14:37:56 2020] Launched synth_2...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd:1]
[Tue Dec 15 14:39:05 2020] Launched synth_2...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.runs/synth_2/runme.log
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2557.609 ; gain = 0.000
close_project
open_project C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Logiciel/Xilinx/Vivado/2014.3.1/data/ip'.
update_compile_order -fileset sim_1
close_project
open_project C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Logiciel/Xilinx/Vivado/2014.3.1/data/ip'.
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd:1]
[Tue Dec 15 14:47:55 2020] Launched synth_2...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2802.094 ; gain = 0.000
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/chronometer/compteur_n.vhd:1]
[Tue Dec 15 14:57:33 2020] Launched synth_2...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/chronometer/chronometer.runs/synth_2/runme.log
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2940.621 ; gain = 0.000
close_project
close_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3125.148 ; gain = 184.527
open_project C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Logiciel/Xilinx/Vivado/2014.3.1/data/ip'.
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd:1]
[Tue Dec 15 14:59:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3125.148 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd:1]
[Tue Dec 15 15:00:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/synth_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Dec 15 15:02:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd:1]
[Tue Dec 15 15:07:26 2020] Launched synth_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/synth_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Dec 15 15:08:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd:1]
[Tue Dec 15 15:11:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd:1]
[Tue Dec 15 15:12:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/synth_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Dec 15 15:13:27 2020] Launched impl_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd:1]
[Tue Dec 15 15:19:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd:1]
[Tue Dec 15 15:21:59 2020] Launched synth_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3340.402 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Dec 15 15:30:20 2020] Launched synth_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/synth_1/runme.log
[Tue Dec 15 15:30:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Dec 15 15:41:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/synth_1/runme.log
[Tue Dec 15 15:41:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/chronometer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/compteur_n.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/display.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/hex2led.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd" into library xil_defaultlib [C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/led_control.vhd:1]
[Tue Dec 15 15:45:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/synth_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Dec 15 15:45:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/fpga_chronometer.runs/impl_1/runme.log
exit
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 3 >= 3 (See C:/Users/remi_cellard/Vivado_Projects/fpga_chronometer/vivado_pid7856.debug)
