#------------------------------------------------------------
#
# Basic Synthesis Script (TCL format)
#                                  
# Revision History                
#   1/15/03  : Author Shane T. Gehring - from class example
#   2/09/07  : Author Zhengtao Yu      - from class example
#   12/14/07 : Author Ravi Jenkal      - updated to 180 nm & tcl
#
#------------------------------------------------------------
#---------------------------------------------------------
# Read in Verilog file and map (synthesize) onto a generic
# library.
# MAKE SURE THAT YOU CORRECT ALL WARNINGS THAT APPEAR
# during the execution of the read command are fixed 
# or understood to have no impact.
# ALSO CHECK your latch/flip-flop list for unintended 
# latches                                            
#---------------------------------------------------------
read_verilog -rtl $::env(RTL_FILES)
Loading db file '/mnt/coe/workspace/ece/ece720-common/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/gtech.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm'
  Loading link library 'gtech'
Loading verilog file '/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'
Running PRESTO HDLC
Compiling source file /mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v
Opening include file ../testbench//defines.vh
Warning:  /mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v:907: signed to unsigned assignment occurs. (VER-318)
Warning: Could not open default SVF file /mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/synthesis/svf/default.svf for writing.

Statistics for case statements in always block at line 229 in file
	'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           232            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 965 in file
	'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           966            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MyDesign line 219 in file
		'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 824 in file
		'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'.
=================================================================================================
|             Register Name             |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================================
| q_state_input_sram_read_address_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================================

Inferred memory devices in process
	in routine MyDesign line 843 in file
		'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
| scratchpad_sram_read_address_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
==============================================================================================

Inferred memory devices in process
	in routine MyDesign line 861 in file
		'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| q_gates_sram_read_address_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
	in routine MyDesign line 872 in file
		'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    m_counter_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 883 in file
		'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    a_counter_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 894 in file
		'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    b_counter_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 905 in file
		'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   a_max_value_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   m_max_value_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 914 in file
		'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
| scratchpad_sram_write_address_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================================

Inferred memory devices in process
	in routine MyDesign line 930 in file
		'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'.
===================================================================================================
|              Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================================
| q_state_output_sram_write_address_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================================

Inferred memory devices in process
	in routine MyDesign line 945 in file
		'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
| scratchpad_sram_write_enable_r_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==============================================================================================

Inferred memory devices in process
	in routine MyDesign line 955 in file
		'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
| q_state_output_sram_write_enable_r_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================================

Inferred memory devices in process
	in routine MyDesign line 988 in file
		'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| accumulate_real_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 1011 in file
		'/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| accumulate_img_reg  | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/mnt/ncsudrive/s/skhan25/564/564_Project/564_Project/rtl/MyDesign.db:MyDesign'
Loaded 4 designs.
Current design is 'MyDesign'.
MyDesign DW_fp_mac_inst DW_fp_mult_inst DW_fp_add_inst
