Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Jun  5 08:33:47 2017
| Host         : mikedog running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+-------------------------------+------------------+----------------+
|          Clock Signal          | Enable Signal |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------------+---------------+-------------------------------+------------------+----------------+
|  counter0/Q_reg[1]_LDC_i_1_n_0 |               | counter0/Q_OBUF[3]            |                1 |              1 |
|  clk_IBUF_BUFG                 |               |                               |                1 |              1 |
|  clk_IBUF_BUFG                 |               | counter0/Q_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                 |               | counter0/Q_OBUF[3]            |                1 |              1 |
|  clk_IBUF_BUFG                 |               | counter0/Q[3]_i_2_n_0         |                1 |              3 |
+--------------------------------+---------------+-------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 3      |                     1 |
+--------+-----------------------+


