// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2023 MediaTek Inc.
 * Author: Chong-ming Wei <chong-ming.wei@mediatek.com>
 */

&clkitg {
	status = "okay";
	bring-up@0 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x0>;
		clocks =
			<&cksys_clk CLK_CK_UART_SEL>,
			<&cksys_clk CLK_CK_ADSP_SEL>,
			<&cksys_clk CLK_CK_ADSP_UARTHUB_BCLK_SEL>,
			<&cksys_clk CLK_CK_TL_SEL>,
			<&cksys_clk CLK_CK_TL_P1_SEL>,
			<&cksys_clk CLK_CK_TL_P2_SEL>,
			<&cksys_clk CLK_CK_UARTHUB_BCLK_SEL>,
			<&apmixedsys_clk CLK_APMIXED_UNIVPLL>,
			<&apmixedsys_clk CLK_APMIXED_ADSPPLL>,
			<&cksys_gp2_clk CLK_CK2_IMG1_SEL>,
			<&cksys_gp2_clk CLK_CK2_IPE_SEL>,
			<&cksys_gp2_clk CLK_CK2_CAM_SEL>,
			<&cksys_gp2_clk CLK_CK2_CAMTM_SEL>,
			<&cksys_gp2_clk CLK_CK2_DPE_SEL>,
			<&cksys_gp2_clk CLK_CK2_VDEC_SEL>,
			<&cksys_gp2_clk CLK_CK2_CCUSYS_SEL>,
			<&cksys_gp2_clk CLK_CK2_CCUTM_SEL>,
			<&cksys_gp2_clk CLK_CK2_VENC_SEL>,
			<&cksys_gp2_clk CLK_CK2_DP1_SEL>,
			<&cksys_gp2_clk CLK_CK2_DP0_SEL>,
			<&cksys_gp2_clk CLK_CK2_DISP_SEL>,
			<&cksys_gp2_clk CLK_CK2_MMINFRA_SEL>,
			<&cksys_gp2_clk CLK_CK2_MMINFRA_SNOC_SEL>,
			<&cksys_gp2_clk CLK_CK2_MMUP_SEL>,
			<&cksys_gp2_clk CLK_CK2_MMINFRA_AO_SEL>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_MAINPLL2>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_UNIVPLL2>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_MMPLL2>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_IMGPLL>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_TVDPLL1>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_TVDPLL2>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_TVDPLL3>,
			<&vlp_cksys_clk CLK_VLP_CK_VLP_APLL1>,
			<&vlp_cksys_clk CLK_VLP_CK_VLP_APLL2>,
			<&vlp_cksys_clk CLK_VLP_CK_MMINFRA_VLP_SEL>;
	};
	bring-up-smi@1 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x7>;
		clocks =
			<&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0_SMI>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB1_SMI>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_IMG_26M>,
			<&imgsys_main_clk CLK_IMG_LARB12_SMI>,
			<&imgsys_main_clk CLK_IMG_LARB9_SMI>,
			<&imgsys_main_clk CLK_IMG_ADL_LARB_SMI>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON0_SMI>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON1_SMI>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON2_SMI>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON3_SMI>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON4_SMI>,
			<&imgsys_main_clk CLK_IMG_TRAW0>,
			<&imgsys_main_clk CLK_IMG_TRAW1>,
			<&imgsys_main_clk CLK_IMG_DIP0>,
			<&imgsys_main_clk CLK_IMG_WPE0>,
			<&imgsys_main_clk CLK_IMG_WPE1>,
			<&imgsys_main_clk CLK_IMG_WPE2>,
			<&imgsys_main_clk CLK_IMG_IPE>,
			<&traw_dip1_clk CLK_TRAW_DIP1_LARB28_SMI>,
			<&traw_dip1_clk CLK_TRAW_DIP1_LARB40_SMI>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB10_SMI>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB15_SMI>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB38_SMI>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB39_SMI>,
			<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB15_SMI>,
			<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB39_SMI>,
			<&wpe1_dip1_clk CLK_WPE1_DIP1_LARB11_SMI>,
			<&wpe2_dip1_clk CLK_WPE2_DIP1_LARB11_SMI>,
			<&wpe3_dip1_clk CLK_WPE3_DIP1_LARB11_SMI>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LARB1_CKEN_SMI>,
			<&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE0_LARB_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE1_VENC_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC_SMI>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE0_LARB_SMI>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE1_VENC_SMI>,
			<&cam_vcore_r1a_clk CLK__26M_SMI>,
			<&cam_vcore_r1a_clk CLK_VCORE>,
			<&cam_vcore_r1a_clk CLK_2MM0_SUBCOMMON_DCM_DIS>,
			<&cam_vcore_r1a_clk CLK_CAM_V_MM0_SUBCOMM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB27_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB29_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_SUB_COMMON_DCM_DIS_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_SUB_COMMON_DCM_DIS_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_DPE>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_GALS_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_CAMTG_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW0_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW1_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW2_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW3_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA0_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA1_SMI>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19_SMI>,
			<&camsys_rawa_clk CLK_CAM_RA_LARBX_SMI>,
			<&camsys_yuva_clk CLK_CAM_YA_LARBX_SMI>,
			<&camsys_rawb_clk CLK_CAM_RB_LARBX_SMI>,
			<&camsys_yuvb_clk CLK_CAM_YB_LARBX_SMI>,
			<&camsys_rawc_clk CLK_CAM_RC_LARBX_SMI>,
			<&camsys_yuvc_clk CLK_CAM_YC_LARBX_SMI>,
			<&ccu_main_clk CLK_CCLARB30_CON_SMI>,
			<&ccu_main_clk CLK_CCUSYS_CCU0_CON_SMI>,
			<&disp_vdisp_ao_config_clk CLK_MM_V_SMI_SUB_SOMM0_SMI>,
			<&dispsys_config_clk CLK_MM_SMI_SUB_COMM0_SMI>,
			<&dispsys1_config_clk CLK_MM1_SMI_LARB0_SMI>,
			<&ovlsys_config_clk CLK_OVL_SMI_SMI>,
			<&ovlsys1_config_clk CLK_OVL1_SMI_SMI>;
	};
	bring-up-disp@2 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x1>;
		clocks =
			<&disp_vdisp_ao_config_clk CLK_MM_V_DISP_VDISP_AO_CONFIG_DISP>,
			<&disp_vdisp_ao_config_clk CLK_MM_V_DISP_DPC_DISP>,
			<&dispsys_config_clk CLK_MM_CONFIG_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_MUTEX0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC1_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC2_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC3_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC4_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC5_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC6_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC7_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC8_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC9_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC10_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC11_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC12_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC13_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC14_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC15_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC1_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC2_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC3_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC4_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC5_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC6_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC7_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC8_DISP>,
			<&dispsys_config_clk CLK_MM_MDP_RDMA0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_POSTMASK0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_POSTMASK1_DISP>,
			<&dispsys_config_clk CLK_MM_MDP_RSZ0_DISP>,
			<&dispsys_config_clk CLK_MM_MDP_RSZ1_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_SPR0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_WDMA0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_Y2R0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_FAKE_ENG0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISPSYS1_CONFIG_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISPSYS1_S_CONFIG_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_MUTEX0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC20_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC21_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC22_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC23_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC24_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC25_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC26_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC27_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC28_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_RELAY0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_RELAY1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_RELAY2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_RELAY3_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DP_INTF0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DP_INTF1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP3_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DVO0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_GDMA0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_MERGE0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_MERGE1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_MERGE2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_R2Y0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER3_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_VDCM0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA3_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA4_DISP>,
			<&dispsys1_config_clk CLK_MM1_MDP_RDMA1_DISP>,
			<&dispsys1_config_clk CLK_MM1_MOD1_DISP>,
			<&dispsys1_config_clk CLK_MM1_MOD2_DISP>,
			<&dispsys1_config_clk CLK_MM1_MOD3_DISP>,
			<&dispsys1_config_clk CLK_MM1_MOD4_DISP>,
			<&dispsys1_config_clk CLK_MM1_MOD5_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG0_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG1_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG2_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG3_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG4_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG5_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG6_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG7_DISP>,
			<&dispsys1_config_clk CLK_MM1_F26M_DISP>,
			<&ovlsys_config_clk CLK_OVLSYS_CONFIG_DISP>,
			<&ovlsys_config_clk CLK_OVL_FAKE_ENG0_DISP>,
			<&ovlsys_config_clk CLK_OVL_FAKE_ENG1_DISP>,
			<&ovlsys_config_clk CLK_OVL_MUTEX0_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA0_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA1_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA2_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA3_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA4_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA5_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA6_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA7_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA8_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA9_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER0_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER1_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER2_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER3_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER4_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER5_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER6_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER7_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER8_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER9_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC0_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC1_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC2_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC3_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC4_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC5_DISP>,
			<&ovlsys_config_clk CLK_OVL_MDP_RSZ0_DISP>,
			<&ovlsys_config_clk CLK_OVL_MDP_RSZ1_DISP>,
			<&ovlsys_config_clk CLK_OVL_DISP_WDMA0_DISP>,
			<&ovlsys_config_clk CLK_OVL_DISP_WDMA1_DISP>,
			<&ovlsys_config_clk CLK_OVL_UFBC_WDMA0_DISP>,
			<&ovlsys_config_clk CLK_OVL_MDP_RDMA0_DISP>,
			<&ovlsys_config_clk CLK_OVL_MDP_RDMA1_DISP>,
			<&ovlsys_config_clk CLK_OVL_BWM0_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI0_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI1_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI2_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI3_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI4_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI5_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI6_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI7_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI8_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO0_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO1_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO2_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO3_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO4_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO5_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO6_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO7_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO8_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO9_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO10_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO11_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO12_DISP>,
			<&ovlsys_config_clk CLK_OVLSYS_RELAY0_DISP>,
			<&ovlsys_config_clk CLK_OVL_INLINEROT0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVLSYS_CONFIG_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_FAKE_ENG0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_FAKE_ENG1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_MUTEX0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA2_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA3_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA4_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA5_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA6_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA7_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA8_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA9_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER2_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER3_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER4_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER5_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER6_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER7_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER8_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER9_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC2_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC3_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC4_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC5_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_MDP_RSZ0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_MDP_RSZ1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_DISP_WDMA0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_DISP_WDMA1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_UFBC_WDMA0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_MDP_RDMA0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_MDP_RDMA1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BWM0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI2_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI3_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI4_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI5_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI6_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI7_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI8_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO2_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO3_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO4_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO5_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO6_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO7_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO8_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO9_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO10_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO11_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO12_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVLSYS_RELAY0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_INLINEROT0_DISP>;
	};
	bring-up-venc@3 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x2>;
		clocks =
			<&venc_gcon_clk CLK_VEN1_CKE0_LARB_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE1_VENC_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE5_GALS_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE29_VENC_ADAB_CTRL_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE29_VENC_XPC_CTRL_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE6_GALS_SRAM_VENC>,
			<&venc_gcon_clk CLK_VEN1_RES_FLAT_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE5_GALS_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE29_VENC_XPC_CTRL_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE6_GALS_SRAM_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_RES_FLAT_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE0_LARB_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE1_VENC_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE5_GALS_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE29_VENC_XPC_CTRL_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE6_GALS_SRAM_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_RES_FLAT_VENC>;
	};
	bring-up-uisp@4 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x3>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_UISP>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_UISP_UISP>;
	};
	bring-up-camraw@6 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x5>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_FAKE_ENG_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_IPS_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_QOF_CON_1_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_BLS_FULL_CON_1_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_BLS_PART_CON_1_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_RTCQ_CON_1_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_SUB_COMMON_DCM_DIS_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_SUB_COMMON_DCM_DIS_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_SUB_COMMON_DCM_DIS_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_SUB_COMMON_DCM_DIS_CAMRAW>,
			<&cam_vcore_r1a_clk CLK__26M>,
			<&cam_vcore_r1a_clk CLK_VCORE_CAMRAW>,
			<&cam_vcore_r1a_clk CLK__26M_CAMRAW>,
			<&cam_vcore_r1a_clk CLK_2MM0_SUBCOMMON_DCM_DIS_CAMRAW>,
			<&cam_vcore_r1a_clk CLK_CAM_V_MM0_SUBCOMM_CAMRAW>;
	};
	bring-up-pdaf@7 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x6>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_PDAF>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX_PDAF>,
			<&camsys_mraw_clk CLK_CAM_MR_GALS_PDAF>,
			<&camsys_mraw_clk CLK_CAM_MR_CAMTG_PDAF>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW0_PDAF>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW1_PDAF>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW2_PDAF>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW3_PDAF>;
	};
	bring-up-jpgdec@9 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x9>;
		clocks =
			<&venc_gcon_clk CLK_VEN1_CKE0_LARB_JPGDEC>,
			<&venc_gcon_clk CLK_VEN1_CKE3_JPGDEC_JPGDEC>,
			<&venc_gcon_clk CLK_VEN1_CKE4_JPGDEC_C1_JPGDEC>,
			<&venc_gcon_clk CLK_VEN1_CKE5_GALS_JPGDEC>,
			<&venc_gcon_clk CLK_VEN1_CKE29_VENC_XPC_CTRL_JPGDEC>,
			<&venc_gcon_clk CLK_VEN1_RES_FLAT_JPGDEC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_JPGDEC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE3_JPGDEC_JPGDEC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE5_GALS_JPGDEC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE29_VENC_XPC_CTRL_JPGDEC>,
			<&venc_gcon_core1_clk CLK_VEN2_RES_FLAT_JPGDEC>;
	};
	bring-up-pq@a {
		compatible = "mediatek,clk-bring-up";
		reg = <0xa>;
		clocks =
			<&dispsys_config_clk CLK_MM_DISP_AAL0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_AAL1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_C3D0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_C3D1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_C3D2_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_C3D3_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR2_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR3_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CHIST0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CHIST1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_COLOR0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_COLOR1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_GAMMA0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_GAMMA1_PQ>,
			<&dispsys_config_clk CLK_MM_MDP_AAL0_PQ>,
			<&dispsys_config_clk CLK_MM_MDP_AAL1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_TDSHP0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_TDSHP1_PQ>,
			<&dispsys1_config_clk CLK_MM1_DISP_ODDMR0_PQ>,
			<&dispsys1_config_clk CLK_MM1_DISP_POSTALIGN0_PQ>,
			<&dispsys1_config_clk CLK_MM1_DISP_DITHER2_PQ>;
	};
	bring-up-ccu@b {
		compatible = "mediatek,clk-bring-up";
		reg = <0xb>;
		clocks =
			<&cam_vcore_r1a_clk CLK__26M>,
			<&cam_vcore_r1a_clk CLK_CAM_V_MM0_SUBCOMM_CCU>,
			<&ccu_main_clk CLK_CCLARB30_CON_CCU>,
			<&ccu_main_clk CLK_CCU2INFRA_GALS_CON_CCU>,
			<&ccu_main_clk CLK_CCU2MM0_GALS_CON_CCU>;
	};
	bring-up-uart@d {
		compatible = "mediatek,clk-bring-up";
		reg = <0xd>;
		clocks =
			<&pericfg_ao_clk CLK_PERAO_UART0_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_UART1_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_UART2_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_UART3_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_UART4_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_UART5_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_UART>;
	};
	bring-up-camera-p2@e {
		compatible = "mediatek,clk-bring-up";
		reg = <0xe>;
		clocks =
			<&imgsys_main_clk CLK_IMG_FDVT_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_ME_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_MMG_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_LARB12_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_LARB9_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_TRAW0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_TRAW1_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_DIP0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_WPE0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_IPE_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_WPE1_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_WPE2_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_ADL_LARB_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_ADLRD_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_ADLWR0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_AVS_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_IPS_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_ADLWR1_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_ROOTCQ_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_BLS_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON1_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON2_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON3_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON4_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_DIP0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_DIP1_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_TRAW0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_WPE0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_WPE1_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_WPE2_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_TRX_IPE0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_TRX_IPE1_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG26_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_BWR_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_CAMERA_P2>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP_CAMERA_P2>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN_CAMERA_P2>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0_CAMERA_P2>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB1_CAMERA_P2>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_IMG_26M_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_TRAW0>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_TRAW0>,
			<&traw_dip1_clk CLK_TRAW_DIP1_LARB28_CAMERA_P2>,
			<&traw_dip1_clk CLK_TRAW_DIP1_LARB40_CAMERA_P2>,
			<&traw_dip1_clk CLK_TRAW_DIP1_TRAW_CAMERA_P2>,
			<&traw_dip1_clk CLK_TRAW_DIP1_GALS_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_TRAW0>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_TRAW0>,
			<&traw_cap_dip1_clk CLK_TRAW_CAP_DIP1_TRAW_CAP_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS0_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS1_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS2_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS3_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB10_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB15_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB38_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB39_CAMERA_P2>,
			<&dip_nr1_dip1_clk CLK_DIP_NR1_DIP1_LARB_CAMERA_P2>,
			<&dip_nr1_dip1_clk CLK_DIP_NR1_DIP1_DIP_NR1_CAMERA_P2>,
			<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_DIP_NR_CAMERA_P2>,
			<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB15_CAMERA_P2>,
			<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB39_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_WPE0>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_WPE0>,
			<&wpe1_dip1_clk CLK_WPE1_DIP1_LARB11_CAMERA_P2>,
			<&wpe1_dip1_clk CLK_WPE1_DIP1_WPE_CAMERA_P2>,
			<&wpe1_dip1_clk CLK_WPE1_DIP1_GALS0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_WPE1>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_WPE1>,
			<&wpe2_dip1_clk CLK_WPE2_DIP1_LARB11_CAMERA_P2>,
			<&wpe2_dip1_clk CLK_WPE2_DIP1_WPE_CAMERA_P2>,
			<&wpe2_dip1_clk CLK_WPE2_DIP1_GALS0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_WPE2>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_WPE2>,
			<&wpe3_dip1_clk CLK_WPE3_DIP1_LARB11_CAMERA_P2>,
			<&wpe3_dip1_clk CLK_WPE3_DIP1_WPE_CAMERA_P2>,
			<&wpe3_dip1_clk CLK_WPE3_DIP1_GALS0_CAMERA_P2>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_DPE_CAMERA_P2>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DPE_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_FUS_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DHZE_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS_CAMERA_P2>;
	};
	bring-up-cambwr@11 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x11>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_BWR_CON_1_CAMBWR>;
	};
	bring-up-camrawa@12 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x12>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_ADLRD_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_ADLWR_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA>,
			<&camsys_rawa_clk CLK_CAM_RA_LARBX_CAMRAWA>,
			<&camsys_rawa_clk CLK_CAM_RA_CAM_CAMRAWA>,
			<&camsys_rawa_clk CLK_CAM_RA_CAMTG_CAMRAWA>,
			<&camsys_rawa_clk CLK_CAM_RA_RAW2MM_GALS_CAMRAWA>,
			<&camsys_rawa_clk CLK_CAM_RA_YUV2RAW2MM_GALS_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA>,
			<&camsys_yuva_clk CLK_CAM_YA_LARBX_CAMRAWA>,
			<&camsys_yuva_clk CLK_CAM_YA_CAM_CAMRAWA>,
			<&camsys_yuva_clk CLK_CAM_YA_CAMTG_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA>,
			<&camsys_rmsa_clk CLK_CAMSYS_RMSA_LARBX_CAMRAWA>,
			<&camsys_rmsa_clk CLK_CAMSYS_RMSA_CAM_CAMRAWA>,
			<&camsys_rmsa_clk CLK_CAMSYS_RMSA_CAMTG_CAMRAWA>;
	};
	bring-up-vdec@14 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x14>;
		clocks =
			<&vdec_soc_gcon_base_clk CLK_VDE1_LARB1_CKEN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_CKEN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_ACTIVE_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_CKEN_ENG_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_CKEN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_ACTIVE_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_CKEN_ENG_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_SOC_APTV_EN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_SOC_APTV_TOP_EN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_SOC_IPS_EN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_LAT_CKEN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_LAT_ACTIVE_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_LAT_CKEN_ENG_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_ACTIVE_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN_ENG_VDEC>;
	};
	bring-up-camrawb@18 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x18>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_ADLRD_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_ADLWR_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB>,
			<&camsys_rawb_clk CLK_CAM_RB_LARBX_CAMRAWB>,
			<&camsys_rawb_clk CLK_CAM_RB_CAM_CAMRAWB>,
			<&camsys_rawb_clk CLK_CAM_RB_CAMTG_CAMRAWB>,
			<&camsys_rawb_clk CLK_CAM_RB_RAW2MM_GALS_CAMRAWB>,
			<&camsys_rawb_clk CLK_CAM_RB_YUV2RAW2MM_GALS_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB>,
			<&camsys_yuvb_clk CLK_CAM_YB_LARBX_CAMRAWB>,
			<&camsys_yuvb_clk CLK_CAM_YB_CAM_CAMRAWB>,
			<&camsys_yuvb_clk CLK_CAM_YB_CAMTG_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB>,
			<&camsys_rmsb_clk CLK_CAMSYS_RMSB_LARBX_CAMRAWB>,
			<&camsys_rmsb_clk CLK_CAMSYS_RMSB_CAM_CAMRAWB>,
			<&camsys_rmsb_clk CLK_CAMSYS_RMSB_CAMTG_CAMRAWB>;
	};
	bring-up-camrawc@19 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x19>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBC_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_ADLRD_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_ADLWR_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBC>,
			<&camsys_rawc_clk CLK_CAM_RC_LARBX_CAMRAWC>,
			<&camsys_rawc_clk CLK_CAM_RC_CAM_CAMRAWC>,
			<&camsys_rawc_clk CLK_CAM_RC_CAMTG_CAMRAWC>,
			<&camsys_rawc_clk CLK_CAM_RC_RAW2MM_GALS_CAMRAWC>,
			<&camsys_rawc_clk CLK_CAM_RC_YUV2RAW2MM_GALS_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBC>,
			<&camsys_yuvc_clk CLK_CAM_YC_LARBX_CAMRAWC>,
			<&camsys_yuvc_clk CLK_CAM_YC_CAM_CAMRAWC>,
			<&camsys_yuvc_clk CLK_CAM_YC_CAMTG_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBC>,
			<&camsys_rmsc_clk CLK_CAMSYS_RMSC_LARBX_CAMRAWC>,
			<&camsys_rmsc_clk CLK_CAMSYS_RMSC_CAM_CAMRAWC>,
			<&camsys_rmsc_clk CLK_CAMSYS_RMSC_CAMTG_CAMRAWC>;
	};
	bring-up-ccu1@1a {
		compatible = "mediatek,clk-bring-up";
		reg = <0x1a>;
		clocks =
			<&ccu_main_clk CLK_CCUSYS_CCU1_CON_CCU1>;
	};
	bring-up-camsv@1d {
		compatible = "mediatek,clk-bring-up";
		reg = <0x1d>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB29_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_A_CON_1_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_B_CON_1_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_C_CON_1_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_D_CON_1_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_E_CON_1_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_CON_1_CAMSV>;
	};

	bring-up-pda@20 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x20>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA0_PDA>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA1_PDA>;
	};
	bring-up-pcie@22 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x22>;
		clocks =
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_MAC_P0_TL_PCIE>,
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_MAC_P0_REF_PCIE>,
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_PHY_P0_MCU_BUS_PCIE>,
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_PHY_P0_PEXTP_REF_PCIE>,
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_MAC_P0_AXI_250_PCIE>,
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_MAC_P0_AHB_APB_PCIE>,
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_MAC_P0_PL_P_PCIE>,
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_VLP_AO_P0_LP_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P1_TL_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P1_REF_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P2_TL_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P2_REF_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_PHY_P1_MCU_BUS_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_PHY_P1_PEXTP_REF_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_PHY_P2_MCU_BUS_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_PHY_P2_PEXTP_REF_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P1_AXI_250_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P1_AHB_APB_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P1_PL_P_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P2_AXI_250_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P2_AHB_APB_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P2_PL_P_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_VLP_AO_P1_LP_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_VLP_AO_P2_LP_PCIE>;
	};
	bring-up-ccu0@24 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x24>;
		clocks =
			<&ccu_main_clk CLK_CCUSYS_CCU0_CON_CCU0>;
	};
	bring-up-pd-pextp-mac0@2a {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2a>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_MAC0>;
	};
	bring-up-pd-pextp-mac1@2b {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2b>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_MAC1>;
	};
	bring-up-pd-pextp-mac2@2c {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2c>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_MAC2>;
	};
	bring-up-pd-pextp-phy0@2d {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2d>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_PHY0>;
	};
	bring-up-pd-pextp-phy1@2e {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2e>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_PHY1>;
	};
	bring-up-pd-pextp-phy2@2f {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2f>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_PHY2>;
	};
	bring-up-pd-adsp-top-dormant@31 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x31>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_ADSP_TOP_DORMANT>;
	};
	bring-up-pd-adsp-infra@32 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x32>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_ADSP_INFRA>;
	};
	bring-up-pd-adsp-ao@33 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x33>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_ADSP_AO>;
	};
	bring-up-pd-mm-proc-dormant@34 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x34>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_MM_PROC_DORMANT>;
	};
	bring-up-pd-ssrsys@35 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x35>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_SSR>;
	};
	bring-up-pd-isp-traw@38 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x38>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_TRAW>;
	};
	bring-up-pd-isp-dip@39 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x39>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_DIP>;
	};
	bring-up-pd-isp-main@3a {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3a>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_MAIN>;
	};
	bring-up-pd-isp-vcore@3b {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3b>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_VCORE>;
	};
	bring-up-pd-isp-wpe-eis@3c {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3c>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_WPE_EIS>;
	};
	bring-up-pd-isp-wpe-tnr@3d {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3d>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_WPE_TNR>;
	};
	bring-up-pd-isp-wpe-lite@3e {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3e>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_WPE_LITE>;
	};
	bring-up-pd-vde0@3f {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3f>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VDE0>;
	};
	bring-up-pd-vde1@40 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x40>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VDE1>;
	};
	bring-up-pd-vde-vcore0@41 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x41>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VDE_VCORE0>;
	};
	bring-up-pd-ven0@42 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x42>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN0>;
	};
	bring-up-pd-ven1@43 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x43>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN1>;
	};
	bring-up-pd-ven2@44 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x44>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN2>;
	};
	bring-up-pd-cam-mraw@45 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x45>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MRAW>;
	};
	bring-up-pd-cam-rawa@46 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x46>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWA>;
	};
	bring-up-pd-cam-rawb@47 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x47>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWB>;
	};
	bring-up-pd-cam-rawc@48 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x48>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWC>;
	};
	bring-up-pd-cam-rmsa@49 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x49>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RMSA>;
	};
	bring-up-pd-cam-rmsb@4a {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x4a>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RMSB>;
	};
	bring-up-pd-cam-rmsc@4b {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x4b>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RMSC>;
	};
	bring-up-pd-cam-main@4c {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x4c>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>;
	};
	bring-up-pd-cam-vcore@4d {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x4d>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_VCORE>;
	};
	bring-up-pd-cam-ccu@4e {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x4e>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_CCU>;
	};
	bring-up-pd-disp-vcore@4f {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x4f>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DISP_VCORE>;
	};
	bring-up-pd-dis0-dormant@50 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x50>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DIS0_DORMANT>;
	};
	bring-up-pd-dis1-dormant@51 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x51>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DIS1_DORMANT>;
	};
	bring-up-pd-ovl0-dormant@52 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x52>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_OVL0_DORMANT>;
	};
	bring-up-pd-ovl1-dormant@53 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x53>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_OVL1_DORMANT>;
	};
	bring-up-pd-disp-edptx-dormant@54 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x54>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DISP_EDPTX_DORMANT>;
	};
	bring-up-pd-disp-dptx-dormant@55 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x55>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DISP_DPTX_DORMANT>;
	};
	bring-up-pd-mm-infra0@58 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x58>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA0>;
	};
	bring-up-pd-mm-infra1@59 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x59>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA1>;
	};
	bring-up-pd-mm-infra-ao@5a {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x5a>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA_AO>;
	};
	bring-up-pd-dsi-phy0@5d {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x5d>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DSI_PHY0>;
	};
	bring-up-pd-dsi-phy1@5e {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x5e>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DSI_PHY1>;
	};
	bring-up-pd-dsi-phy2@5f {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x5f>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DSI_PHY2>;
	};
};
