synthesis:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Thu May 19 22:55:56 2016


Command Line:  synthesis -f MachXO_7000HE_Testproject_impl1_lattice.synproj -gui -msgset Z:/GITHUB/Lattice/MachXO2700HETestproject/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = lcd_FSM.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data (searchpath added)
-p Z:/GITHUB/Lattice/MachXO2700HETestproject/impl1 (searchpath added)
-p Z:/GITHUB/Lattice/MachXO2700HETestproject (searchpath added)
VHDL library = work
VHDL design file = Z:/GITHUB/Lattice/MachXO2700HETestproject/lcd_sender.vhd
VHDL design file = Z:/GITHUB/Lattice/MachXO2700HETestproject/lcd_FSM.vhd
NGD file = MachXO_7000HE_Testproject_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "Z:/GITHUB/Lattice/MachXO2700HETestproject/impl1". VHDL-1504
Analyzing VHDL file z:/github/lattice/machxo2700hetestproject/lcd_sender.vhd. VHDL-1481
INFO - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_sender.vhd(8): analyzing entity lcd_sender. VHDL-1012
INFO - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_sender.vhd(22): analyzing architecture beh_lcd_sender. VHDL-1010
Analyzing VHDL file z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd. VHDL-1481
INFO - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(8): analyzing entity lcd_fsm. VHDL-1012
INFO - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(21): analyzing architecture beh_lcd_fsm. VHDL-1010
unit lcd_FSM is not yet analyzed. VHDL-1485
z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(8): executing lcd_FSM(beh_lcd_FSM)

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(44): using initial value 'U' for data1command0_i since it is never assigned. VHDL-1303
INFO - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(91): others clause is never selected. VHDL-1172
WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(19): replacing existing netlist lcd_FSM(beh_lcd_FSM). VHDL-1205
Top module name (VHDL): lcd_FSM
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = lcd_FSM.
WARNING - synthesis: lcd_data[15] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_data[14] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_data[13] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_data[12] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_data[11] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_data[10] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_data[9] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_data[8] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_data[7] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_data[6] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_data[5] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_data[4] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_data[3] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_data[2] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_data[1] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_data[0] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_wr is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: lcd_rs is not assigned a value (floating) -- simulation mismatch possible.
######## Missing driver on net n83. Patching with GND.
######## Missing driver on net n84. Patching with GND.
######## Missing driver on net n85. Patching with GND.
######## Missing driver on net n86. Patching with GND.
######## Missing driver on net n87. Patching with GND.
######## Missing driver on net n88. Patching with GND.
######## Missing driver on net n89. Patching with GND.
######## Missing driver on net n90. Patching with GND.
######## Missing driver on net n91. Patching with GND.
######## Missing driver on net n92. Patching with GND.
######## Missing driver on net n93. Patching with GND.
######## Missing driver on net n94. Patching with GND.
######## Missing driver on net n95. Patching with GND.
######## Missing driver on net n96. Patching with GND.
######## Missing driver on net n97. Patching with GND.
######## Missing driver on net n98. Patching with GND.
######## Missing driver on net n99. Patching with GND.
######## Missing driver on net n100. Patching with GND.
WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i1 input is stuck at Zero

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i2 input is stuck at Zero

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i3 input is stuck at Zero

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i4 input is stuck at Zero

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i5 input is stuck at Zero

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i6 input is stuck at Zero

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i7 input is stuck at Zero

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i8 input is stuck at Zero

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i9 input is stuck at Zero

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i10 input is stuck at Zero

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i11 input is stuck at Zero

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i12 input is stuck at Zero

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i13 input is stuck at Zero

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i14 input is stuck at Zero

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i15 input is stuck at Zero

WARNING - synthesis: z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i16 input is stuck at Zero

INFO - synthesis: Extracted state machine for register 'PS_FSM' with one-hot encoding
State machine has 7 reachable states with original encodings of:

 000 

 001 

 010 

 011 

 100 

 101 

 110 

original encoding -> new encoding (one-hot encoding)

 000 -> 0000001

 001 -> 0000010

 010 -> 0000100

 011 -> 0001000

 100 -> 0010000

 101 -> 0100000

 110 -> 1000000




WARNING - synthesis: Bit 0 of Register PS_FSM_FSM is stuck at Zero
GSR instance connected to net n139.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in lcd_FSM_drc.log.
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'datacommand' has no load.
WARNING - synthesis: input pad net 'datacommand' has no legal load.
WARNING - synthesis: logical net 'data[15]' has no load.
WARNING - synthesis: input pad net 'data[15]' has no legal load.
WARNING - synthesis: logical net 'data[14]' has no load.
WARNING - synthesis: input pad net 'data[14]' has no legal load.
WARNING - synthesis: logical net 'data[13]' has no load.
WARNING - synthesis: input pad net 'data[13]' has no legal load.
WARNING - synthesis: logical net 'data[12]' has no load.
WARNING - synthesis: input pad net 'data[12]' has no legal load.
WARNING - synthesis: logical net 'data[11]' has no load.
WARNING - synthesis: input pad net 'data[11]' has no legal load.
WARNING - synthesis: logical net 'data[10]' has no load.
WARNING - synthesis: input pad net 'data[10]' has no legal load.
WARNING - synthesis: logical net 'data[9]' has no load.
WARNING - synthesis: input pad net 'data[9]' has no legal load.
WARNING - synthesis: logical net 'data[8]' has no load.
WARNING - synthesis: input pad net 'data[8]' has no legal load.
WARNING - synthesis: logical net 'data[7]' has no load.
WARNING - synthesis: input pad net 'data[7]' has no legal load.
WARNING - synthesis: logical net 'data[6]' has no load.
WARNING - synthesis: input pad net 'data[6]' has no legal load.
WARNING - synthesis: logical net 'data[5]' has no load.
WARNING - synthesis: input pad net 'data[5]' has no legal load.
WARNING - synthesis: logical net 'data[4]' has no load.
WARNING - synthesis: input pad net 'data[4]' has no legal load.
WARNING - synthesis: logical net 'data[3]' has no load.
WARNING - synthesis: input pad net 'data[3]' has no legal load.
WARNING - synthesis: logical net 'data[2]' has no load.
WARNING - synthesis: input pad net 'data[2]' has no legal load.
WARNING - synthesis: logical net 'data[1]' has no load.
WARNING - synthesis: input pad net 'data[1]' has no legal load.
WARNING - synthesis: logical net 'data[0]' has no load.
WARNING - synthesis: input pad net 'data[0]' has no legal load.
WARNING - synthesis: DRC complete with 34 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file MachXO_7000HE_Testproject_impl1.ngd.

################### Begin Area Report (lcd_FSM)######################
Number of register bits => 8 of 7209 (0 % )
FD1P3IX => 1
FD1S3AX => 6
FD1S3AY => 1
GSR => 1
IB => 2
LUT4 => 4
OB => 1
OBZ => 18
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 8
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
  Net : clk_c_enable_1, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : rst_c, loads : 3
  Net : n133, loads : 2
  Net : n116, loads : 2
  Net : debug_c, loads : 1
  Net : n141, loads : 1
  Net : clk_c_enable_1, loads : 1
  Net : n173, loads : 1
  Net : n175, loads : 1
  Net : n117, loads : 1
  Net : n115, loads : 1
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |    1.000 MHz|  344.828 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 70.203  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.654  secs
--------------------------------------------------------------
