<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="EE3207E_Project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="divider_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ext_interrupt_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="i8051_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="i8051_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="i8051_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="i8051_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="i8051_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="i8051_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="i8051_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="i8051_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="i8051_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="i8051_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="i8051_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="i8051_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="i8051_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i8051_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="i8051_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="i8051_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="i8051_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="i8051_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="i8051_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="i8051_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="i8051_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="i8051_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="i8051_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="i8051_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="i8051_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i8051_top_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="i8051_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="i8051_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="i8051_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="i8051_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="i8051_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="i8051_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="i8051_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="i8051_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="i8051_top_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i8051_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="i8051_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="i8051_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="i8051_top_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i8051_top_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="i8051_top_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="int_rom_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="int_rom_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="internal_ram_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="internal_ram_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regfile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regfile_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sequencer2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sequencer2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sequencer2.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sequencer2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sequencer2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ee3207e_project_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ee3207e_project_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_ee3207e_project_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ee3207e_project_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1352895703" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1352895703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352896501" xil_pn:in_ck="4729710122703049840" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1352896501">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="8051_top_fpga.vhd"/>
      <outfile xil_pn:name="constants.vhd"/>
      <outfile xil_pn:name="csadder.vhd"/>
      <outfile xil_pn:name="divider.vhd"/>
      <outfile xil_pn:name="ext_interrupt.vhd"/>
      <outfile xil_pn:name="fastalu.vhd"/>
      <outfile xil_pn:name="int_handler.vhd"/>
      <outfile xil_pn:name="int_ram.vhd"/>
      <outfile xil_pn:name="int_rom.vhd"/>
      <outfile xil_pn:name="multiplier.vhd"/>
      <outfile xil_pn:name="regfile.vhd"/>
      <outfile xil_pn:name="sequencer2.vhd"/>
      <outfile xil_pn:name="test_ee3207e_project.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1352895718" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7591569894068726650" xil_pn:start_ts="1352895718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352895718" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6910208796046328078" xil_pn:start_ts="1352895718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352895703" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3428645901861359232" xil_pn:start_ts="1352895703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352895703" xil_pn:in_ck="4729710122703049840" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1352895703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="8051_top_fpga.vhd"/>
      <outfile xil_pn:name="constants.vhd"/>
      <outfile xil_pn:name="csadder.vhd"/>
      <outfile xil_pn:name="divider.vhd"/>
      <outfile xil_pn:name="ext_interrupt.vhd"/>
      <outfile xil_pn:name="fastalu.vhd"/>
      <outfile xil_pn:name="int_handler.vhd"/>
      <outfile xil_pn:name="int_ram.vhd"/>
      <outfile xil_pn:name="int_rom.vhd"/>
      <outfile xil_pn:name="multiplier.vhd"/>
      <outfile xil_pn:name="regfile.vhd"/>
      <outfile xil_pn:name="sequencer2.vhd"/>
      <outfile xil_pn:name="test_ee3207e_project.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1352895728" xil_pn:in_ck="4729710122703049840" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8629398236752352170" xil_pn:start_ts="1352895718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_ee3207e_project_beh.prj"/>
      <outfile xil_pn:name="test_ee3207e_project_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1352895728" xil_pn:in_ck="397213894256757400" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8688652462051550455" xil_pn:start_ts="1352895728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_ee3207e_project_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1352897003" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1352897003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352897003" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4531691152430645036" xil_pn:start_ts="1352897003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352897003" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3428645901861359232" xil_pn:start_ts="1352897003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352897003" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1352897003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352897003" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3155480822542386860" xil_pn:start_ts="1352897003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352897003" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-4094180764884733158" xil_pn:start_ts="1352897003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352897003" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7116383218268079690" xil_pn:start_ts="1352897003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352897228" xil_pn:in_ck="518894953691706960" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7296055040631633189" xil_pn:start_ts="1352897003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="i8051_top.lso"/>
      <outfile xil_pn:name="i8051_top.ngc"/>
      <outfile xil_pn:name="i8051_top.ngr"/>
      <outfile xil_pn:name="i8051_top.prj"/>
      <outfile xil_pn:name="i8051_top.stx"/>
      <outfile xil_pn:name="i8051_top.syr"/>
      <outfile xil_pn:name="i8051_top.xst"/>
      <outfile xil_pn:name="i8051_top_stx_beh.prj"/>
      <outfile xil_pn:name="i8051_top_vhdl.prj"/>
      <outfile xil_pn:name="i8051_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1352897228" xil_pn:in_ck="-6432634985234099755" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3235271162397068641" xil_pn:start_ts="1352897228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352897236" xil_pn:in_ck="8074360047020979908" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="610579443499637143" xil_pn:start_ts="1352897228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="i8051_top.bld"/>
      <outfile xil_pn:name="i8051_top.ngd"/>
      <outfile xil_pn:name="i8051_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1352897248" xil_pn:in_ck="7774481819340828773" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-2836189773595213093" xil_pn:start_ts="1352897236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="i8051_top.pcf"/>
      <outfile xil_pn:name="i8051_top_map.map"/>
      <outfile xil_pn:name="i8051_top_map.mrp"/>
      <outfile xil_pn:name="i8051_top_map.ncd"/>
      <outfile xil_pn:name="i8051_top_map.ngm"/>
      <outfile xil_pn:name="i8051_top_map.xrpt"/>
      <outfile xil_pn:name="i8051_top_summary.xml"/>
      <outfile xil_pn:name="i8051_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1352897533" xil_pn:in_ck="7153786914010112542" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3373904778572030817" xil_pn:start_ts="1352897248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="i8051_top.ncd"/>
      <outfile xil_pn:name="i8051_top.pad"/>
      <outfile xil_pn:name="i8051_top.par"/>
      <outfile xil_pn:name="i8051_top.ptwx"/>
      <outfile xil_pn:name="i8051_top.unroutes"/>
      <outfile xil_pn:name="i8051_top.xpi"/>
      <outfile xil_pn:name="i8051_top_pad.csv"/>
      <outfile xil_pn:name="i8051_top_pad.txt"/>
      <outfile xil_pn:name="i8051_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1352897564" xil_pn:in_ck="-6432634985234107380" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="-426368325978129584" xil_pn:start_ts="1352897533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="i8051_top.bgn"/>
      <outfile xil_pn:name="i8051_top.bit"/>
      <outfile xil_pn:name="i8051_top.drc"/>
      <outfile xil_pn:name="i8051_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1352897533" xil_pn:in_ck="-7981824348007876255" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1352897525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="i8051_top.twr"/>
      <outfile xil_pn:name="i8051_top.twx"/>
    </transform>
  </transforms>

</generated_project>
