(declare-fun temp746_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp746_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp746_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp746_4 () (_ BitVec 64))
(declare-fun temp746_5 () (_ BitVec 64))
(declare-fun temp746_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp746_7 () (_ BitVec 64))
(declare-fun temp746_8 () (_ BitVec 64))
(declare-fun temp746_9 () (_ BitVec 64))
(declare-fun temp746_10 () (_ BitVec 64))
(declare-fun temp746_11 () (_ BitVec 64))
(declare-fun temp746_12 () (_ BitVec 64))
(declare-fun temp746_13 () (_ BitVec 64))
(declare-fun temp746_14 () (_ BitVec 64))
(declare-fun temp746_15 () (_ BitVec 64))
(declare-fun temp746_16 () (_ BitVec 64))
(declare-fun temp746_17 () (_ BitVec 64))
(declare-fun temp746_18 () (_ BitVec 64))
(declare-fun temp746_19 () (_ BitVec 64))
(declare-fun temp746_20 () (_ BitVec 64))
(declare-fun temp746_21 () (_ BitVec 64))
(declare-fun temp746_22 () (_ BitVec 64))
(declare-fun temp746_23 () (_ BitVec 64))
(declare-fun temp746_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp746_25 () (_ BitVec 64))
(declare-fun var2692541 () (_ BitVec 64))
(declare-fun var2692553 () (_ BitVec 64))
(declare-fun temp746_26 () (_ BitVec 64))
(declare-fun var5969341 () (_ BitVec 64))
(declare-fun var5969353 () (_ BitVec 64))
(assert (= temp746_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp746_1)))
(assert (= temp746_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp746_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp746_3 #xffffffffffffffff))
(assert (= var71509 temp746_3))
(assert (= temp746_4 #x0000000000000000))
(assert (= temp746_5 temp746_4))
(assert (= temp746_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp746_5)))
(assert (= temp746_7 #x0000000000000001))
(assert (= temp746_8 temp746_7))
(assert (= temp746_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp746_8)))
(assert (= temp746_10 #x0000000000000002))
(assert (= temp746_11 temp746_10))
(assert (= temp746_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp746_11)))
(assert (= temp746_13 #x0000000000000003))
(assert (= temp746_14 temp746_13))
(assert (= temp746_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp746_14)))
(assert (= temp746_16 #x0000000000000004))
(assert (= temp746_17 temp746_16))
(assert (= temp746_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp746_17)))
(assert (= temp746_19 #x0000000000000005))
(assert (= temp746_20 temp746_19))
(assert (= temp746_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp746_20)))
(assert (= temp746_22 #x0000000000000000))
(assert (= temp746_23
   (ite (bvslt var71509 temp746_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp746_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp746_23)))
(assert (= var75972 temp746_24))
(assert (bvslt (ite (bvslt var71509 temp746_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp746_25 #x0000000000000001))
(assert (= var2692541 temp746_25))
(assert (= var2692553 var2692541))
(assert (= temp746_26 #x0000000000000001))
(assert (= var5969341 temp746_26))
(assert (= var5969353 var5969341))
(model-add temp746_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp746_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp746_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp746_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp746_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp746_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp746_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp746_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp746_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp746_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp746_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp746_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp746_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp746_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp746_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp746_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp746_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp746_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp746_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp746_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp746_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp746_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp746_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp746_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp746_25 () (_ BitVec 64) #x0000000000000001)
(model-add var2692541 () (_ BitVec 64) #x0000000000000001)
(model-add var2692553 () (_ BitVec 64) #x0000000000000001)
(model-add temp746_26 () (_ BitVec 64) #x0000000000000001)
(model-add var5969341 () (_ BitVec 64) #x0000000000000001)
(model-add var5969353 () (_ BitVec 64) #x0000000000000001)






