;redcode
;assert 1
	SPL 0, <-92
	CMP -207, <-120
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	SUB 31, 20
	SLT <-40, 10
	DJN 104, <10
	SPL @42, #901
	SLT <-40, 10
	SUB @124, 500
	DJN -1, @-20
	JMZ -9, @-20
	SUB 0, 100
	SUB 31, 20
	SPL 12, <10
	SPL <121, 103
	SUB 12, @10
	SUB 734, 20
	SUB @1, 2
	SUB 734, 20
	SUB @121, 103
	SUB 180, 200
	SUB @121, 103
	SUB 12, @10
	SUB -207, <-120
	SUB -4, <-20
	SPL 0, -9
	SPL @72, #200
	SUB #72, @200
	SLT 721, -0
	SUB @129, 106
	JMZ -9, @-20
	SUB @-127, 100
	SUB @-127, 100
	ADD #270, <1
	SUB @129, 106
	SUB @129, 106
	SUB #72, @200
	ADD #270, <1
	SPL 0, <-92
	SUB #72, @200
	CMP -207, <-120
	SPL 0, <-92
	SPL 0, <-92
	CMP -207, <-120
	SPL 0, <-92
	SUB -7, <-120
	MOV -1, <-20
	SPL 0, <-92
