
STM32_ESP32_STRUCTURE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000015e4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080016f0  080016f0  000026f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800171c  0800171c  00003014  2**0
                  CONTENTS
  4 .ARM          00000000  0800171c  0800171c  00003014  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800171c  0800171c  00003014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800171c  0800171c  0000271c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001720  08001720  00002720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08001724  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  20000014  08001738  00003014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000084  08001738  00003084  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00003014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006333  00000000  00000000  0000303d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001224  00000000  00000000  00009370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005f0  00000000  00000000  0000a598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000487  00000000  00000000  0000ab88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000180bf  00000000  00000000  0000b00f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000748a  00000000  00000000  000230ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081b52  00000000  00000000  0002a558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ac0aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016d8  00000000  00000000  000ac0f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000ad7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000014 	.word	0x20000014
 8000128:	00000000 	.word	0x00000000
 800012c:	080016d8 	.word	0x080016d8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000018 	.word	0x20000018
 8000148:	080016d8 	.word	0x080016d8

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 f998 	bl	8000484 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f81a 	bl	800018c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f896 	bl	8000288 <_ZL12MX_GPIO_Initv>
  MX_USART1_UART_Init();
 800015c:	f000 f866 	bl	800022c <_ZL19MX_USART1_UART_Initv>
//	  a.d = 2;
//	  a.e = 2;
//	  a.f = 4;
//	  memcpy(&a, arr, sizeof(a));
//	  HAL_UART_Transmit(&huart1, arr, sizeof(arr), HAL_MAX_DELAY);
	  memcpy(byteArray, &data, sizeof(Data));
 8000160:	4b07      	ldr	r3, [pc, #28]	@ (8000180 <main+0x34>)
 8000162:	4a08      	ldr	r2, [pc, #32]	@ (8000184 <main+0x38>)
 8000164:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000168:	6018      	str	r0, [r3, #0]
 800016a:	3304      	adds	r3, #4
 800016c:	8019      	strh	r1, [r3, #0]
      HAL_UART_Transmit(&huart1, byteArray, sizeof(byteArray), HAL_MAX_DELAY);
 800016e:	f04f 33ff 	mov.w	r3, #4294967295
 8000172:	2206      	movs	r2, #6
 8000174:	4902      	ldr	r1, [pc, #8]	@ (8000180 <main+0x34>)
 8000176:	4804      	ldr	r0, [pc, #16]	@ (8000188 <main+0x3c>)
 8000178:	f001 f8ae 	bl	80012d8 <HAL_UART_Transmit>
	  memcpy(byteArray, &data, sizeof(Data));
 800017c:	bf00      	nop
 800017e:	e7ef      	b.n	8000160 <main+0x14>
 8000180:	20000078 	.word	0x20000078
 8000184:	20000000 	.word	0x20000000
 8000188:	20000030 	.word	0x20000030

0800018c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800018c:	b580      	push	{r7, lr}
 800018e:	b090      	sub	sp, #64	@ 0x40
 8000190:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000192:	f107 0318 	add.w	r3, r7, #24
 8000196:	2228      	movs	r2, #40	@ 0x28
 8000198:	2100      	movs	r1, #0
 800019a:	4618      	mov	r0, r3
 800019c:	f001 fa70 	bl	8001680 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001a0:	1d3b      	adds	r3, r7, #4
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
 80001a6:	605a      	str	r2, [r3, #4]
 80001a8:	609a      	str	r2, [r3, #8]
 80001aa:	60da      	str	r2, [r3, #12]
 80001ac:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001ae:	2301      	movs	r3, #1
 80001b0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001b6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001b8:	2300      	movs	r3, #0
 80001ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001bc:	2301      	movs	r3, #1
 80001be:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001c0:	2302      	movs	r3, #2
 80001c2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001ca:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80001ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001d0:	f107 0318 	add.w	r3, r7, #24
 80001d4:	4618      	mov	r0, r3
 80001d6:	f000 fc1f 	bl	8000a18 <HAL_RCC_OscConfig>
 80001da:	4603      	mov	r3, r0
 80001dc:	2b00      	cmp	r3, #0
 80001de:	bf14      	ite	ne
 80001e0:	2301      	movne	r3, #1
 80001e2:	2300      	moveq	r3, #0
 80001e4:	b2db      	uxtb	r3, r3
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d001      	beq.n	80001ee <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 80001ea:	f000 f86f 	bl	80002cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ee:	230f      	movs	r3, #15
 80001f0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001f2:	2302      	movs	r3, #2
 80001f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001f6:	2300      	movs	r3, #0
 80001f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80001fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000200:	2300      	movs	r3, #0
 8000202:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000204:	1d3b      	adds	r3, r7, #4
 8000206:	2102      	movs	r1, #2
 8000208:	4618      	mov	r0, r3
 800020a:	f000 fe87 	bl	8000f1c <HAL_RCC_ClockConfig>
 800020e:	4603      	mov	r3, r0
 8000210:	2b00      	cmp	r3, #0
 8000212:	bf14      	ite	ne
 8000214:	2301      	movne	r3, #1
 8000216:	2300      	moveq	r3, #0
 8000218:	b2db      	uxtb	r3, r3
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 800021e:	f000 f855 	bl	80002cc <Error_Handler>
  }
}
 8000222:	bf00      	nop
 8000224:	3740      	adds	r7, #64	@ 0x40
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}
	...

0800022c <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000230:	4b13      	ldr	r3, [pc, #76]	@ (8000280 <_ZL19MX_USART1_UART_Initv+0x54>)
 8000232:	4a14      	ldr	r2, [pc, #80]	@ (8000284 <_ZL19MX_USART1_UART_Initv+0x58>)
 8000234:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000236:	4b12      	ldr	r3, [pc, #72]	@ (8000280 <_ZL19MX_USART1_UART_Initv+0x54>)
 8000238:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800023c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800023e:	4b10      	ldr	r3, [pc, #64]	@ (8000280 <_ZL19MX_USART1_UART_Initv+0x54>)
 8000240:	2200      	movs	r2, #0
 8000242:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000244:	4b0e      	ldr	r3, [pc, #56]	@ (8000280 <_ZL19MX_USART1_UART_Initv+0x54>)
 8000246:	2200      	movs	r2, #0
 8000248:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800024a:	4b0d      	ldr	r3, [pc, #52]	@ (8000280 <_ZL19MX_USART1_UART_Initv+0x54>)
 800024c:	2200      	movs	r2, #0
 800024e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000250:	4b0b      	ldr	r3, [pc, #44]	@ (8000280 <_ZL19MX_USART1_UART_Initv+0x54>)
 8000252:	220c      	movs	r2, #12
 8000254:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000256:	4b0a      	ldr	r3, [pc, #40]	@ (8000280 <_ZL19MX_USART1_UART_Initv+0x54>)
 8000258:	2200      	movs	r2, #0
 800025a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800025c:	4b08      	ldr	r3, [pc, #32]	@ (8000280 <_ZL19MX_USART1_UART_Initv+0x54>)
 800025e:	2200      	movs	r2, #0
 8000260:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000262:	4807      	ldr	r0, [pc, #28]	@ (8000280 <_ZL19MX_USART1_UART_Initv+0x54>)
 8000264:	f000 ffe8 	bl	8001238 <HAL_UART_Init>
 8000268:	4603      	mov	r3, r0
 800026a:	2b00      	cmp	r3, #0
 800026c:	bf14      	ite	ne
 800026e:	2301      	movne	r3, #1
 8000270:	2300      	moveq	r3, #0
 8000272:	b2db      	uxtb	r3, r3
 8000274:	2b00      	cmp	r3, #0
 8000276:	d001      	beq.n	800027c <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 8000278:	f000 f828 	bl	80002cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800027c:	bf00      	nop
 800027e:	bd80      	pop	{r7, pc}
 8000280:	20000030 	.word	0x20000030
 8000284:	40013800 	.word	0x40013800

08000288 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000288:	b480      	push	{r7}
 800028a:	b083      	sub	sp, #12
 800028c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800028e:	4b0e      	ldr	r3, [pc, #56]	@ (80002c8 <_ZL12MX_GPIO_Initv+0x40>)
 8000290:	699b      	ldr	r3, [r3, #24]
 8000292:	4a0d      	ldr	r2, [pc, #52]	@ (80002c8 <_ZL12MX_GPIO_Initv+0x40>)
 8000294:	f043 0320 	orr.w	r3, r3, #32
 8000298:	6193      	str	r3, [r2, #24]
 800029a:	4b0b      	ldr	r3, [pc, #44]	@ (80002c8 <_ZL12MX_GPIO_Initv+0x40>)
 800029c:	699b      	ldr	r3, [r3, #24]
 800029e:	f003 0320 	and.w	r3, r3, #32
 80002a2:	607b      	str	r3, [r7, #4]
 80002a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002a6:	4b08      	ldr	r3, [pc, #32]	@ (80002c8 <_ZL12MX_GPIO_Initv+0x40>)
 80002a8:	699b      	ldr	r3, [r3, #24]
 80002aa:	4a07      	ldr	r2, [pc, #28]	@ (80002c8 <_ZL12MX_GPIO_Initv+0x40>)
 80002ac:	f043 0304 	orr.w	r3, r3, #4
 80002b0:	6193      	str	r3, [r2, #24]
 80002b2:	4b05      	ldr	r3, [pc, #20]	@ (80002c8 <_ZL12MX_GPIO_Initv+0x40>)
 80002b4:	699b      	ldr	r3, [r3, #24]
 80002b6:	f003 0304 	and.w	r3, r3, #4
 80002ba:	603b      	str	r3, [r7, #0]
 80002bc:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80002be:	bf00      	nop
 80002c0:	370c      	adds	r7, #12
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bc80      	pop	{r7}
 80002c6:	4770      	bx	lr
 80002c8:	40021000 	.word	0x40021000

080002cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002cc:	b480      	push	{r7}
 80002ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002d0:	b672      	cpsid	i
}
 80002d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002d4:	bf00      	nop
 80002d6:	e7fd      	b.n	80002d4 <Error_Handler+0x8>

080002d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	b085      	sub	sp, #20
 80002dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80002de:	4b15      	ldr	r3, [pc, #84]	@ (8000334 <HAL_MspInit+0x5c>)
 80002e0:	699b      	ldr	r3, [r3, #24]
 80002e2:	4a14      	ldr	r2, [pc, #80]	@ (8000334 <HAL_MspInit+0x5c>)
 80002e4:	f043 0301 	orr.w	r3, r3, #1
 80002e8:	6193      	str	r3, [r2, #24]
 80002ea:	4b12      	ldr	r3, [pc, #72]	@ (8000334 <HAL_MspInit+0x5c>)
 80002ec:	699b      	ldr	r3, [r3, #24]
 80002ee:	f003 0301 	and.w	r3, r3, #1
 80002f2:	60bb      	str	r3, [r7, #8]
 80002f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000334 <HAL_MspInit+0x5c>)
 80002f8:	69db      	ldr	r3, [r3, #28]
 80002fa:	4a0e      	ldr	r2, [pc, #56]	@ (8000334 <HAL_MspInit+0x5c>)
 80002fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000300:	61d3      	str	r3, [r2, #28]
 8000302:	4b0c      	ldr	r3, [pc, #48]	@ (8000334 <HAL_MspInit+0x5c>)
 8000304:	69db      	ldr	r3, [r3, #28]
 8000306:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800030a:	607b      	str	r3, [r7, #4]
 800030c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800030e:	4b0a      	ldr	r3, [pc, #40]	@ (8000338 <HAL_MspInit+0x60>)
 8000310:	685b      	ldr	r3, [r3, #4]
 8000312:	60fb      	str	r3, [r7, #12]
 8000314:	68fb      	ldr	r3, [r7, #12]
 8000316:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800031a:	60fb      	str	r3, [r7, #12]
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000322:	60fb      	str	r3, [r7, #12]
 8000324:	4a04      	ldr	r2, [pc, #16]	@ (8000338 <HAL_MspInit+0x60>)
 8000326:	68fb      	ldr	r3, [r7, #12]
 8000328:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800032a:	bf00      	nop
 800032c:	3714      	adds	r7, #20
 800032e:	46bd      	mov	sp, r7
 8000330:	bc80      	pop	{r7}
 8000332:	4770      	bx	lr
 8000334:	40021000 	.word	0x40021000
 8000338:	40010000 	.word	0x40010000

0800033c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b088      	sub	sp, #32
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000344:	f107 0310 	add.w	r3, r7, #16
 8000348:	2200      	movs	r2, #0
 800034a:	601a      	str	r2, [r3, #0]
 800034c:	605a      	str	r2, [r3, #4]
 800034e:	609a      	str	r2, [r3, #8]
 8000350:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4a1c      	ldr	r2, [pc, #112]	@ (80003c8 <HAL_UART_MspInit+0x8c>)
 8000358:	4293      	cmp	r3, r2
 800035a:	d131      	bne.n	80003c0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800035c:	4b1b      	ldr	r3, [pc, #108]	@ (80003cc <HAL_UART_MspInit+0x90>)
 800035e:	699b      	ldr	r3, [r3, #24]
 8000360:	4a1a      	ldr	r2, [pc, #104]	@ (80003cc <HAL_UART_MspInit+0x90>)
 8000362:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000366:	6193      	str	r3, [r2, #24]
 8000368:	4b18      	ldr	r3, [pc, #96]	@ (80003cc <HAL_UART_MspInit+0x90>)
 800036a:	699b      	ldr	r3, [r3, #24]
 800036c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000370:	60fb      	str	r3, [r7, #12]
 8000372:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000374:	4b15      	ldr	r3, [pc, #84]	@ (80003cc <HAL_UART_MspInit+0x90>)
 8000376:	699b      	ldr	r3, [r3, #24]
 8000378:	4a14      	ldr	r2, [pc, #80]	@ (80003cc <HAL_UART_MspInit+0x90>)
 800037a:	f043 0304 	orr.w	r3, r3, #4
 800037e:	6193      	str	r3, [r2, #24]
 8000380:	4b12      	ldr	r3, [pc, #72]	@ (80003cc <HAL_UART_MspInit+0x90>)
 8000382:	699b      	ldr	r3, [r3, #24]
 8000384:	f003 0304 	and.w	r3, r3, #4
 8000388:	60bb      	str	r3, [r7, #8]
 800038a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800038c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000390:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000392:	2302      	movs	r3, #2
 8000394:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000396:	2303      	movs	r3, #3
 8000398:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800039a:	f107 0310 	add.w	r3, r7, #16
 800039e:	4619      	mov	r1, r3
 80003a0:	480b      	ldr	r0, [pc, #44]	@ (80003d0 <HAL_UART_MspInit+0x94>)
 80003a2:	f000 f9b5 	bl	8000710 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80003a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80003aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003ac:	2300      	movs	r3, #0
 80003ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b0:	2300      	movs	r3, #0
 80003b2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003b4:	f107 0310 	add.w	r3, r7, #16
 80003b8:	4619      	mov	r1, r3
 80003ba:	4805      	ldr	r0, [pc, #20]	@ (80003d0 <HAL_UART_MspInit+0x94>)
 80003bc:	f000 f9a8 	bl	8000710 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80003c0:	bf00      	nop
 80003c2:	3720      	adds	r7, #32
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	40013800 	.word	0x40013800
 80003cc:	40021000 	.word	0x40021000
 80003d0:	40010800 	.word	0x40010800

080003d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003d8:	bf00      	nop
 80003da:	e7fd      	b.n	80003d8 <NMI_Handler+0x4>

080003dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003e0:	bf00      	nop
 80003e2:	e7fd      	b.n	80003e0 <HardFault_Handler+0x4>

080003e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003e8:	bf00      	nop
 80003ea:	e7fd      	b.n	80003e8 <MemManage_Handler+0x4>

080003ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003f0:	bf00      	nop
 80003f2:	e7fd      	b.n	80003f0 <BusFault_Handler+0x4>

080003f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003f8:	bf00      	nop
 80003fa:	e7fd      	b.n	80003f8 <UsageFault_Handler+0x4>

080003fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000400:	bf00      	nop
 8000402:	46bd      	mov	sp, r7
 8000404:	bc80      	pop	{r7}
 8000406:	4770      	bx	lr

08000408 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800040c:	bf00      	nop
 800040e:	46bd      	mov	sp, r7
 8000410:	bc80      	pop	{r7}
 8000412:	4770      	bx	lr

08000414 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000418:	bf00      	nop
 800041a:	46bd      	mov	sp, r7
 800041c:	bc80      	pop	{r7}
 800041e:	4770      	bx	lr

08000420 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000424:	f000 f874 	bl	8000510 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000428:	bf00      	nop
 800042a:	bd80      	pop	{r7, pc}

0800042c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000430:	bf00      	nop
 8000432:	46bd      	mov	sp, r7
 8000434:	bc80      	pop	{r7}
 8000436:	4770      	bx	lr

08000438 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000438:	f7ff fff8 	bl	800042c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800043c:	480b      	ldr	r0, [pc, #44]	@ (800046c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800043e:	490c      	ldr	r1, [pc, #48]	@ (8000470 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000440:	4a0c      	ldr	r2, [pc, #48]	@ (8000474 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000442:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000444:	e002      	b.n	800044c <LoopCopyDataInit>

08000446 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000446:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000448:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800044a:	3304      	adds	r3, #4

0800044c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800044c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800044e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000450:	d3f9      	bcc.n	8000446 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000452:	4a09      	ldr	r2, [pc, #36]	@ (8000478 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000454:	4c09      	ldr	r4, [pc, #36]	@ (800047c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000456:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000458:	e001      	b.n	800045e <LoopFillZerobss>

0800045a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800045a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800045c:	3204      	adds	r2, #4

0800045e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800045e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000460:	d3fb      	bcc.n	800045a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000462:	f001 f915 	bl	8001690 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000466:	f7ff fe71 	bl	800014c <main>
  bx lr
 800046a:	4770      	bx	lr
  ldr r0, =_sdata
 800046c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000470:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000474:	08001724 	.word	0x08001724
  ldr r2, =_sbss
 8000478:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800047c:	20000084 	.word	0x20000084

08000480 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000480:	e7fe      	b.n	8000480 <ADC1_2_IRQHandler>
	...

08000484 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000488:	4b08      	ldr	r3, [pc, #32]	@ (80004ac <HAL_Init+0x28>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	4a07      	ldr	r2, [pc, #28]	@ (80004ac <HAL_Init+0x28>)
 800048e:	f043 0310 	orr.w	r3, r3, #16
 8000492:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000494:	2003      	movs	r0, #3
 8000496:	f000 f907 	bl	80006a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800049a:	200f      	movs	r0, #15
 800049c:	f000 f808 	bl	80004b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004a0:	f7ff ff1a 	bl	80002d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004a4:	2300      	movs	r3, #0
}
 80004a6:	4618      	mov	r0, r3
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	40022000 	.word	0x40022000

080004b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004b8:	4b12      	ldr	r3, [pc, #72]	@ (8000504 <HAL_InitTick+0x54>)
 80004ba:	681a      	ldr	r2, [r3, #0]
 80004bc:	4b12      	ldr	r3, [pc, #72]	@ (8000508 <HAL_InitTick+0x58>)
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	4619      	mov	r1, r3
 80004c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80004ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80004ce:	4618      	mov	r0, r3
 80004d0:	f000 f911 	bl	80006f6 <HAL_SYSTICK_Config>
 80004d4:	4603      	mov	r3, r0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d001      	beq.n	80004de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004da:	2301      	movs	r3, #1
 80004dc:	e00e      	b.n	80004fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	2b0f      	cmp	r3, #15
 80004e2:	d80a      	bhi.n	80004fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004e4:	2200      	movs	r2, #0
 80004e6:	6879      	ldr	r1, [r7, #4]
 80004e8:	f04f 30ff 	mov.w	r0, #4294967295
 80004ec:	f000 f8e7 	bl	80006be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004f0:	4a06      	ldr	r2, [pc, #24]	@ (800050c <HAL_InitTick+0x5c>)
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80004f6:	2300      	movs	r3, #0
 80004f8:	e000      	b.n	80004fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80004fa:	2301      	movs	r3, #1
}
 80004fc:	4618      	mov	r0, r3
 80004fe:	3708      	adds	r7, #8
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	20000008 	.word	0x20000008
 8000508:	20000010 	.word	0x20000010
 800050c:	2000000c 	.word	0x2000000c

08000510 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000514:	4b05      	ldr	r3, [pc, #20]	@ (800052c <HAL_IncTick+0x1c>)
 8000516:	781b      	ldrb	r3, [r3, #0]
 8000518:	461a      	mov	r2, r3
 800051a:	4b05      	ldr	r3, [pc, #20]	@ (8000530 <HAL_IncTick+0x20>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	4413      	add	r3, r2
 8000520:	4a03      	ldr	r2, [pc, #12]	@ (8000530 <HAL_IncTick+0x20>)
 8000522:	6013      	str	r3, [r2, #0]
}
 8000524:	bf00      	nop
 8000526:	46bd      	mov	sp, r7
 8000528:	bc80      	pop	{r7}
 800052a:	4770      	bx	lr
 800052c:	20000010 	.word	0x20000010
 8000530:	20000080 	.word	0x20000080

08000534 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  return uwTick;
 8000538:	4b02      	ldr	r3, [pc, #8]	@ (8000544 <HAL_GetTick+0x10>)
 800053a:	681b      	ldr	r3, [r3, #0]
}
 800053c:	4618      	mov	r0, r3
 800053e:	46bd      	mov	sp, r7
 8000540:	bc80      	pop	{r7}
 8000542:	4770      	bx	lr
 8000544:	20000080 	.word	0x20000080

08000548 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000548:	b480      	push	{r7}
 800054a:	b085      	sub	sp, #20
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	f003 0307 	and.w	r3, r3, #7
 8000556:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000558:	4b0c      	ldr	r3, [pc, #48]	@ (800058c <__NVIC_SetPriorityGrouping+0x44>)
 800055a:	68db      	ldr	r3, [r3, #12]
 800055c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800055e:	68ba      	ldr	r2, [r7, #8]
 8000560:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000564:	4013      	ands	r3, r2
 8000566:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800056c:	68bb      	ldr	r3, [r7, #8]
 800056e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000570:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000574:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000578:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800057a:	4a04      	ldr	r2, [pc, #16]	@ (800058c <__NVIC_SetPriorityGrouping+0x44>)
 800057c:	68bb      	ldr	r3, [r7, #8]
 800057e:	60d3      	str	r3, [r2, #12]
}
 8000580:	bf00      	nop
 8000582:	3714      	adds	r7, #20
 8000584:	46bd      	mov	sp, r7
 8000586:	bc80      	pop	{r7}
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	e000ed00 	.word	0xe000ed00

08000590 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000594:	4b04      	ldr	r3, [pc, #16]	@ (80005a8 <__NVIC_GetPriorityGrouping+0x18>)
 8000596:	68db      	ldr	r3, [r3, #12]
 8000598:	0a1b      	lsrs	r3, r3, #8
 800059a:	f003 0307 	and.w	r3, r3, #7
}
 800059e:	4618      	mov	r0, r3
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bc80      	pop	{r7}
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	e000ed00 	.word	0xe000ed00

080005ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	6039      	str	r1, [r7, #0]
 80005b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	db0a      	blt.n	80005d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c0:	683b      	ldr	r3, [r7, #0]
 80005c2:	b2da      	uxtb	r2, r3
 80005c4:	490c      	ldr	r1, [pc, #48]	@ (80005f8 <__NVIC_SetPriority+0x4c>)
 80005c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ca:	0112      	lsls	r2, r2, #4
 80005cc:	b2d2      	uxtb	r2, r2
 80005ce:	440b      	add	r3, r1
 80005d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005d4:	e00a      	b.n	80005ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d6:	683b      	ldr	r3, [r7, #0]
 80005d8:	b2da      	uxtb	r2, r3
 80005da:	4908      	ldr	r1, [pc, #32]	@ (80005fc <__NVIC_SetPriority+0x50>)
 80005dc:	79fb      	ldrb	r3, [r7, #7]
 80005de:	f003 030f 	and.w	r3, r3, #15
 80005e2:	3b04      	subs	r3, #4
 80005e4:	0112      	lsls	r2, r2, #4
 80005e6:	b2d2      	uxtb	r2, r2
 80005e8:	440b      	add	r3, r1
 80005ea:	761a      	strb	r2, [r3, #24]
}
 80005ec:	bf00      	nop
 80005ee:	370c      	adds	r7, #12
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bc80      	pop	{r7}
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	e000e100 	.word	0xe000e100
 80005fc:	e000ed00 	.word	0xe000ed00

08000600 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000600:	b480      	push	{r7}
 8000602:	b089      	sub	sp, #36	@ 0x24
 8000604:	af00      	add	r7, sp, #0
 8000606:	60f8      	str	r0, [r7, #12]
 8000608:	60b9      	str	r1, [r7, #8]
 800060a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	f003 0307 	and.w	r3, r3, #7
 8000612:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000614:	69fb      	ldr	r3, [r7, #28]
 8000616:	f1c3 0307 	rsb	r3, r3, #7
 800061a:	2b04      	cmp	r3, #4
 800061c:	bf28      	it	cs
 800061e:	2304      	movcs	r3, #4
 8000620:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000622:	69fb      	ldr	r3, [r7, #28]
 8000624:	3304      	adds	r3, #4
 8000626:	2b06      	cmp	r3, #6
 8000628:	d902      	bls.n	8000630 <NVIC_EncodePriority+0x30>
 800062a:	69fb      	ldr	r3, [r7, #28]
 800062c:	3b03      	subs	r3, #3
 800062e:	e000      	b.n	8000632 <NVIC_EncodePriority+0x32>
 8000630:	2300      	movs	r3, #0
 8000632:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000634:	f04f 32ff 	mov.w	r2, #4294967295
 8000638:	69bb      	ldr	r3, [r7, #24]
 800063a:	fa02 f303 	lsl.w	r3, r2, r3
 800063e:	43da      	mvns	r2, r3
 8000640:	68bb      	ldr	r3, [r7, #8]
 8000642:	401a      	ands	r2, r3
 8000644:	697b      	ldr	r3, [r7, #20]
 8000646:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000648:	f04f 31ff 	mov.w	r1, #4294967295
 800064c:	697b      	ldr	r3, [r7, #20]
 800064e:	fa01 f303 	lsl.w	r3, r1, r3
 8000652:	43d9      	mvns	r1, r3
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000658:	4313      	orrs	r3, r2
         );
}
 800065a:	4618      	mov	r0, r3
 800065c:	3724      	adds	r7, #36	@ 0x24
 800065e:	46bd      	mov	sp, r7
 8000660:	bc80      	pop	{r7}
 8000662:	4770      	bx	lr

08000664 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	3b01      	subs	r3, #1
 8000670:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000674:	d301      	bcc.n	800067a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000676:	2301      	movs	r3, #1
 8000678:	e00f      	b.n	800069a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800067a:	4a0a      	ldr	r2, [pc, #40]	@ (80006a4 <SysTick_Config+0x40>)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	3b01      	subs	r3, #1
 8000680:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000682:	210f      	movs	r1, #15
 8000684:	f04f 30ff 	mov.w	r0, #4294967295
 8000688:	f7ff ff90 	bl	80005ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800068c:	4b05      	ldr	r3, [pc, #20]	@ (80006a4 <SysTick_Config+0x40>)
 800068e:	2200      	movs	r2, #0
 8000690:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000692:	4b04      	ldr	r3, [pc, #16]	@ (80006a4 <SysTick_Config+0x40>)
 8000694:	2207      	movs	r2, #7
 8000696:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000698:	2300      	movs	r3, #0
}
 800069a:	4618      	mov	r0, r3
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	e000e010 	.word	0xe000e010

080006a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006b0:	6878      	ldr	r0, [r7, #4]
 80006b2:	f7ff ff49 	bl	8000548 <__NVIC_SetPriorityGrouping>
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006be:	b580      	push	{r7, lr}
 80006c0:	b086      	sub	sp, #24
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	4603      	mov	r3, r0
 80006c6:	60b9      	str	r1, [r7, #8]
 80006c8:	607a      	str	r2, [r7, #4]
 80006ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006cc:	2300      	movs	r3, #0
 80006ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006d0:	f7ff ff5e 	bl	8000590 <__NVIC_GetPriorityGrouping>
 80006d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006d6:	687a      	ldr	r2, [r7, #4]
 80006d8:	68b9      	ldr	r1, [r7, #8]
 80006da:	6978      	ldr	r0, [r7, #20]
 80006dc:	f7ff ff90 	bl	8000600 <NVIC_EncodePriority>
 80006e0:	4602      	mov	r2, r0
 80006e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006e6:	4611      	mov	r1, r2
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff ff5f 	bl	80005ac <__NVIC_SetPriority>
}
 80006ee:	bf00      	nop
 80006f0:	3718      	adds	r7, #24
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}

080006f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006f6:	b580      	push	{r7, lr}
 80006f8:	b082      	sub	sp, #8
 80006fa:	af00      	add	r7, sp, #0
 80006fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	f7ff ffb0 	bl	8000664 <SysTick_Config>
 8000704:	4603      	mov	r3, r0
}
 8000706:	4618      	mov	r0, r3
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
	...

08000710 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000710:	b480      	push	{r7}
 8000712:	b08b      	sub	sp, #44	@ 0x2c
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
 8000718:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800071a:	2300      	movs	r3, #0
 800071c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800071e:	2300      	movs	r3, #0
 8000720:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000722:	e169      	b.n	80009f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000724:	2201      	movs	r2, #1
 8000726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000728:	fa02 f303 	lsl.w	r3, r2, r3
 800072c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800072e:	683b      	ldr	r3, [r7, #0]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	69fa      	ldr	r2, [r7, #28]
 8000734:	4013      	ands	r3, r2
 8000736:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000738:	69ba      	ldr	r2, [r7, #24]
 800073a:	69fb      	ldr	r3, [r7, #28]
 800073c:	429a      	cmp	r2, r3
 800073e:	f040 8158 	bne.w	80009f2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000742:	683b      	ldr	r3, [r7, #0]
 8000744:	685b      	ldr	r3, [r3, #4]
 8000746:	4a9a      	ldr	r2, [pc, #616]	@ (80009b0 <HAL_GPIO_Init+0x2a0>)
 8000748:	4293      	cmp	r3, r2
 800074a:	d05e      	beq.n	800080a <HAL_GPIO_Init+0xfa>
 800074c:	4a98      	ldr	r2, [pc, #608]	@ (80009b0 <HAL_GPIO_Init+0x2a0>)
 800074e:	4293      	cmp	r3, r2
 8000750:	d875      	bhi.n	800083e <HAL_GPIO_Init+0x12e>
 8000752:	4a98      	ldr	r2, [pc, #608]	@ (80009b4 <HAL_GPIO_Init+0x2a4>)
 8000754:	4293      	cmp	r3, r2
 8000756:	d058      	beq.n	800080a <HAL_GPIO_Init+0xfa>
 8000758:	4a96      	ldr	r2, [pc, #600]	@ (80009b4 <HAL_GPIO_Init+0x2a4>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d86f      	bhi.n	800083e <HAL_GPIO_Init+0x12e>
 800075e:	4a96      	ldr	r2, [pc, #600]	@ (80009b8 <HAL_GPIO_Init+0x2a8>)
 8000760:	4293      	cmp	r3, r2
 8000762:	d052      	beq.n	800080a <HAL_GPIO_Init+0xfa>
 8000764:	4a94      	ldr	r2, [pc, #592]	@ (80009b8 <HAL_GPIO_Init+0x2a8>)
 8000766:	4293      	cmp	r3, r2
 8000768:	d869      	bhi.n	800083e <HAL_GPIO_Init+0x12e>
 800076a:	4a94      	ldr	r2, [pc, #592]	@ (80009bc <HAL_GPIO_Init+0x2ac>)
 800076c:	4293      	cmp	r3, r2
 800076e:	d04c      	beq.n	800080a <HAL_GPIO_Init+0xfa>
 8000770:	4a92      	ldr	r2, [pc, #584]	@ (80009bc <HAL_GPIO_Init+0x2ac>)
 8000772:	4293      	cmp	r3, r2
 8000774:	d863      	bhi.n	800083e <HAL_GPIO_Init+0x12e>
 8000776:	4a92      	ldr	r2, [pc, #584]	@ (80009c0 <HAL_GPIO_Init+0x2b0>)
 8000778:	4293      	cmp	r3, r2
 800077a:	d046      	beq.n	800080a <HAL_GPIO_Init+0xfa>
 800077c:	4a90      	ldr	r2, [pc, #576]	@ (80009c0 <HAL_GPIO_Init+0x2b0>)
 800077e:	4293      	cmp	r3, r2
 8000780:	d85d      	bhi.n	800083e <HAL_GPIO_Init+0x12e>
 8000782:	2b12      	cmp	r3, #18
 8000784:	d82a      	bhi.n	80007dc <HAL_GPIO_Init+0xcc>
 8000786:	2b12      	cmp	r3, #18
 8000788:	d859      	bhi.n	800083e <HAL_GPIO_Init+0x12e>
 800078a:	a201      	add	r2, pc, #4	@ (adr r2, 8000790 <HAL_GPIO_Init+0x80>)
 800078c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000790:	0800080b 	.word	0x0800080b
 8000794:	080007e5 	.word	0x080007e5
 8000798:	080007f7 	.word	0x080007f7
 800079c:	08000839 	.word	0x08000839
 80007a0:	0800083f 	.word	0x0800083f
 80007a4:	0800083f 	.word	0x0800083f
 80007a8:	0800083f 	.word	0x0800083f
 80007ac:	0800083f 	.word	0x0800083f
 80007b0:	0800083f 	.word	0x0800083f
 80007b4:	0800083f 	.word	0x0800083f
 80007b8:	0800083f 	.word	0x0800083f
 80007bc:	0800083f 	.word	0x0800083f
 80007c0:	0800083f 	.word	0x0800083f
 80007c4:	0800083f 	.word	0x0800083f
 80007c8:	0800083f 	.word	0x0800083f
 80007cc:	0800083f 	.word	0x0800083f
 80007d0:	0800083f 	.word	0x0800083f
 80007d4:	080007ed 	.word	0x080007ed
 80007d8:	08000801 	.word	0x08000801
 80007dc:	4a79      	ldr	r2, [pc, #484]	@ (80009c4 <HAL_GPIO_Init+0x2b4>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d013      	beq.n	800080a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80007e2:	e02c      	b.n	800083e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	68db      	ldr	r3, [r3, #12]
 80007e8:	623b      	str	r3, [r7, #32]
          break;
 80007ea:	e029      	b.n	8000840 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	68db      	ldr	r3, [r3, #12]
 80007f0:	3304      	adds	r3, #4
 80007f2:	623b      	str	r3, [r7, #32]
          break;
 80007f4:	e024      	b.n	8000840 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	68db      	ldr	r3, [r3, #12]
 80007fa:	3308      	adds	r3, #8
 80007fc:	623b      	str	r3, [r7, #32]
          break;
 80007fe:	e01f      	b.n	8000840 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	68db      	ldr	r3, [r3, #12]
 8000804:	330c      	adds	r3, #12
 8000806:	623b      	str	r3, [r7, #32]
          break;
 8000808:	e01a      	b.n	8000840 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	689b      	ldr	r3, [r3, #8]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d102      	bne.n	8000818 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000812:	2304      	movs	r3, #4
 8000814:	623b      	str	r3, [r7, #32]
          break;
 8000816:	e013      	b.n	8000840 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	689b      	ldr	r3, [r3, #8]
 800081c:	2b01      	cmp	r3, #1
 800081e:	d105      	bne.n	800082c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000820:	2308      	movs	r3, #8
 8000822:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	69fa      	ldr	r2, [r7, #28]
 8000828:	611a      	str	r2, [r3, #16]
          break;
 800082a:	e009      	b.n	8000840 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800082c:	2308      	movs	r3, #8
 800082e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	69fa      	ldr	r2, [r7, #28]
 8000834:	615a      	str	r2, [r3, #20]
          break;
 8000836:	e003      	b.n	8000840 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000838:	2300      	movs	r3, #0
 800083a:	623b      	str	r3, [r7, #32]
          break;
 800083c:	e000      	b.n	8000840 <HAL_GPIO_Init+0x130>
          break;
 800083e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000840:	69bb      	ldr	r3, [r7, #24]
 8000842:	2bff      	cmp	r3, #255	@ 0xff
 8000844:	d801      	bhi.n	800084a <HAL_GPIO_Init+0x13a>
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	e001      	b.n	800084e <HAL_GPIO_Init+0x13e>
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	3304      	adds	r3, #4
 800084e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000850:	69bb      	ldr	r3, [r7, #24]
 8000852:	2bff      	cmp	r3, #255	@ 0xff
 8000854:	d802      	bhi.n	800085c <HAL_GPIO_Init+0x14c>
 8000856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000858:	009b      	lsls	r3, r3, #2
 800085a:	e002      	b.n	8000862 <HAL_GPIO_Init+0x152>
 800085c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800085e:	3b08      	subs	r3, #8
 8000860:	009b      	lsls	r3, r3, #2
 8000862:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	681a      	ldr	r2, [r3, #0]
 8000868:	210f      	movs	r1, #15
 800086a:	693b      	ldr	r3, [r7, #16]
 800086c:	fa01 f303 	lsl.w	r3, r1, r3
 8000870:	43db      	mvns	r3, r3
 8000872:	401a      	ands	r2, r3
 8000874:	6a39      	ldr	r1, [r7, #32]
 8000876:	693b      	ldr	r3, [r7, #16]
 8000878:	fa01 f303 	lsl.w	r3, r1, r3
 800087c:	431a      	orrs	r2, r3
 800087e:	697b      	ldr	r3, [r7, #20]
 8000880:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800088a:	2b00      	cmp	r3, #0
 800088c:	f000 80b1 	beq.w	80009f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000890:	4b4d      	ldr	r3, [pc, #308]	@ (80009c8 <HAL_GPIO_Init+0x2b8>)
 8000892:	699b      	ldr	r3, [r3, #24]
 8000894:	4a4c      	ldr	r2, [pc, #304]	@ (80009c8 <HAL_GPIO_Init+0x2b8>)
 8000896:	f043 0301 	orr.w	r3, r3, #1
 800089a:	6193      	str	r3, [r2, #24]
 800089c:	4b4a      	ldr	r3, [pc, #296]	@ (80009c8 <HAL_GPIO_Init+0x2b8>)
 800089e:	699b      	ldr	r3, [r3, #24]
 80008a0:	f003 0301 	and.w	r3, r3, #1
 80008a4:	60bb      	str	r3, [r7, #8]
 80008a6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80008a8:	4a48      	ldr	r2, [pc, #288]	@ (80009cc <HAL_GPIO_Init+0x2bc>)
 80008aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008ac:	089b      	lsrs	r3, r3, #2
 80008ae:	3302      	adds	r3, #2
 80008b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008b4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80008b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008b8:	f003 0303 	and.w	r3, r3, #3
 80008bc:	009b      	lsls	r3, r3, #2
 80008be:	220f      	movs	r2, #15
 80008c0:	fa02 f303 	lsl.w	r3, r2, r3
 80008c4:	43db      	mvns	r3, r3
 80008c6:	68fa      	ldr	r2, [r7, #12]
 80008c8:	4013      	ands	r3, r2
 80008ca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	4a40      	ldr	r2, [pc, #256]	@ (80009d0 <HAL_GPIO_Init+0x2c0>)
 80008d0:	4293      	cmp	r3, r2
 80008d2:	d013      	beq.n	80008fc <HAL_GPIO_Init+0x1ec>
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	4a3f      	ldr	r2, [pc, #252]	@ (80009d4 <HAL_GPIO_Init+0x2c4>)
 80008d8:	4293      	cmp	r3, r2
 80008da:	d00d      	beq.n	80008f8 <HAL_GPIO_Init+0x1e8>
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	4a3e      	ldr	r2, [pc, #248]	@ (80009d8 <HAL_GPIO_Init+0x2c8>)
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d007      	beq.n	80008f4 <HAL_GPIO_Init+0x1e4>
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	4a3d      	ldr	r2, [pc, #244]	@ (80009dc <HAL_GPIO_Init+0x2cc>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d101      	bne.n	80008f0 <HAL_GPIO_Init+0x1e0>
 80008ec:	2303      	movs	r3, #3
 80008ee:	e006      	b.n	80008fe <HAL_GPIO_Init+0x1ee>
 80008f0:	2304      	movs	r3, #4
 80008f2:	e004      	b.n	80008fe <HAL_GPIO_Init+0x1ee>
 80008f4:	2302      	movs	r3, #2
 80008f6:	e002      	b.n	80008fe <HAL_GPIO_Init+0x1ee>
 80008f8:	2301      	movs	r3, #1
 80008fa:	e000      	b.n	80008fe <HAL_GPIO_Init+0x1ee>
 80008fc:	2300      	movs	r3, #0
 80008fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000900:	f002 0203 	and.w	r2, r2, #3
 8000904:	0092      	lsls	r2, r2, #2
 8000906:	4093      	lsls	r3, r2
 8000908:	68fa      	ldr	r2, [r7, #12]
 800090a:	4313      	orrs	r3, r2
 800090c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800090e:	492f      	ldr	r1, [pc, #188]	@ (80009cc <HAL_GPIO_Init+0x2bc>)
 8000910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000912:	089b      	lsrs	r3, r3, #2
 8000914:	3302      	adds	r3, #2
 8000916:	68fa      	ldr	r2, [r7, #12]
 8000918:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000924:	2b00      	cmp	r3, #0
 8000926:	d006      	beq.n	8000936 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000928:	4b2d      	ldr	r3, [pc, #180]	@ (80009e0 <HAL_GPIO_Init+0x2d0>)
 800092a:	689a      	ldr	r2, [r3, #8]
 800092c:	492c      	ldr	r1, [pc, #176]	@ (80009e0 <HAL_GPIO_Init+0x2d0>)
 800092e:	69bb      	ldr	r3, [r7, #24]
 8000930:	4313      	orrs	r3, r2
 8000932:	608b      	str	r3, [r1, #8]
 8000934:	e006      	b.n	8000944 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000936:	4b2a      	ldr	r3, [pc, #168]	@ (80009e0 <HAL_GPIO_Init+0x2d0>)
 8000938:	689a      	ldr	r2, [r3, #8]
 800093a:	69bb      	ldr	r3, [r7, #24]
 800093c:	43db      	mvns	r3, r3
 800093e:	4928      	ldr	r1, [pc, #160]	@ (80009e0 <HAL_GPIO_Init+0x2d0>)
 8000940:	4013      	ands	r3, r2
 8000942:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800094c:	2b00      	cmp	r3, #0
 800094e:	d006      	beq.n	800095e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000950:	4b23      	ldr	r3, [pc, #140]	@ (80009e0 <HAL_GPIO_Init+0x2d0>)
 8000952:	68da      	ldr	r2, [r3, #12]
 8000954:	4922      	ldr	r1, [pc, #136]	@ (80009e0 <HAL_GPIO_Init+0x2d0>)
 8000956:	69bb      	ldr	r3, [r7, #24]
 8000958:	4313      	orrs	r3, r2
 800095a:	60cb      	str	r3, [r1, #12]
 800095c:	e006      	b.n	800096c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800095e:	4b20      	ldr	r3, [pc, #128]	@ (80009e0 <HAL_GPIO_Init+0x2d0>)
 8000960:	68da      	ldr	r2, [r3, #12]
 8000962:	69bb      	ldr	r3, [r7, #24]
 8000964:	43db      	mvns	r3, r3
 8000966:	491e      	ldr	r1, [pc, #120]	@ (80009e0 <HAL_GPIO_Init+0x2d0>)
 8000968:	4013      	ands	r3, r2
 800096a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000974:	2b00      	cmp	r3, #0
 8000976:	d006      	beq.n	8000986 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000978:	4b19      	ldr	r3, [pc, #100]	@ (80009e0 <HAL_GPIO_Init+0x2d0>)
 800097a:	685a      	ldr	r2, [r3, #4]
 800097c:	4918      	ldr	r1, [pc, #96]	@ (80009e0 <HAL_GPIO_Init+0x2d0>)
 800097e:	69bb      	ldr	r3, [r7, #24]
 8000980:	4313      	orrs	r3, r2
 8000982:	604b      	str	r3, [r1, #4]
 8000984:	e006      	b.n	8000994 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000986:	4b16      	ldr	r3, [pc, #88]	@ (80009e0 <HAL_GPIO_Init+0x2d0>)
 8000988:	685a      	ldr	r2, [r3, #4]
 800098a:	69bb      	ldr	r3, [r7, #24]
 800098c:	43db      	mvns	r3, r3
 800098e:	4914      	ldr	r1, [pc, #80]	@ (80009e0 <HAL_GPIO_Init+0x2d0>)
 8000990:	4013      	ands	r3, r2
 8000992:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	685b      	ldr	r3, [r3, #4]
 8000998:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800099c:	2b00      	cmp	r3, #0
 800099e:	d021      	beq.n	80009e4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80009a0:	4b0f      	ldr	r3, [pc, #60]	@ (80009e0 <HAL_GPIO_Init+0x2d0>)
 80009a2:	681a      	ldr	r2, [r3, #0]
 80009a4:	490e      	ldr	r1, [pc, #56]	@ (80009e0 <HAL_GPIO_Init+0x2d0>)
 80009a6:	69bb      	ldr	r3, [r7, #24]
 80009a8:	4313      	orrs	r3, r2
 80009aa:	600b      	str	r3, [r1, #0]
 80009ac:	e021      	b.n	80009f2 <HAL_GPIO_Init+0x2e2>
 80009ae:	bf00      	nop
 80009b0:	10320000 	.word	0x10320000
 80009b4:	10310000 	.word	0x10310000
 80009b8:	10220000 	.word	0x10220000
 80009bc:	10210000 	.word	0x10210000
 80009c0:	10120000 	.word	0x10120000
 80009c4:	10110000 	.word	0x10110000
 80009c8:	40021000 	.word	0x40021000
 80009cc:	40010000 	.word	0x40010000
 80009d0:	40010800 	.word	0x40010800
 80009d4:	40010c00 	.word	0x40010c00
 80009d8:	40011000 	.word	0x40011000
 80009dc:	40011400 	.word	0x40011400
 80009e0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000a14 <HAL_GPIO_Init+0x304>)
 80009e6:	681a      	ldr	r2, [r3, #0]
 80009e8:	69bb      	ldr	r3, [r7, #24]
 80009ea:	43db      	mvns	r3, r3
 80009ec:	4909      	ldr	r1, [pc, #36]	@ (8000a14 <HAL_GPIO_Init+0x304>)
 80009ee:	4013      	ands	r3, r2
 80009f0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80009f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009f4:	3301      	adds	r3, #1
 80009f6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009fe:	fa22 f303 	lsr.w	r3, r2, r3
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	f47f ae8e 	bne.w	8000724 <HAL_GPIO_Init+0x14>
  }
}
 8000a08:	bf00      	nop
 8000a0a:	bf00      	nop
 8000a0c:	372c      	adds	r7, #44	@ 0x2c
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bc80      	pop	{r7}
 8000a12:	4770      	bx	lr
 8000a14:	40010400 	.word	0x40010400

08000a18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b086      	sub	sp, #24
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d101      	bne.n	8000a2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a26:	2301      	movs	r3, #1
 8000a28:	e272      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	f003 0301 	and.w	r3, r3, #1
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	f000 8087 	beq.w	8000b46 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a38:	4b92      	ldr	r3, [pc, #584]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	f003 030c 	and.w	r3, r3, #12
 8000a40:	2b04      	cmp	r3, #4
 8000a42:	d00c      	beq.n	8000a5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a44:	4b8f      	ldr	r3, [pc, #572]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000a46:	685b      	ldr	r3, [r3, #4]
 8000a48:	f003 030c 	and.w	r3, r3, #12
 8000a4c:	2b08      	cmp	r3, #8
 8000a4e:	d112      	bne.n	8000a76 <HAL_RCC_OscConfig+0x5e>
 8000a50:	4b8c      	ldr	r3, [pc, #560]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000a5c:	d10b      	bne.n	8000a76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a5e:	4b89      	ldr	r3, [pc, #548]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d06c      	beq.n	8000b44 <HAL_RCC_OscConfig+0x12c>
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d168      	bne.n	8000b44 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000a72:	2301      	movs	r3, #1
 8000a74:	e24c      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000a7e:	d106      	bne.n	8000a8e <HAL_RCC_OscConfig+0x76>
 8000a80:	4b80      	ldr	r3, [pc, #512]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a7f      	ldr	r2, [pc, #508]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000a86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a8a:	6013      	str	r3, [r2, #0]
 8000a8c:	e02e      	b.n	8000aec <HAL_RCC_OscConfig+0xd4>
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d10c      	bne.n	8000ab0 <HAL_RCC_OscConfig+0x98>
 8000a96:	4b7b      	ldr	r3, [pc, #492]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a7a      	ldr	r2, [pc, #488]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000a9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000aa0:	6013      	str	r3, [r2, #0]
 8000aa2:	4b78      	ldr	r3, [pc, #480]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4a77      	ldr	r2, [pc, #476]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000aa8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000aac:	6013      	str	r3, [r2, #0]
 8000aae:	e01d      	b.n	8000aec <HAL_RCC_OscConfig+0xd4>
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000ab8:	d10c      	bne.n	8000ad4 <HAL_RCC_OscConfig+0xbc>
 8000aba:	4b72      	ldr	r3, [pc, #456]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4a71      	ldr	r2, [pc, #452]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000ac0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ac4:	6013      	str	r3, [r2, #0]
 8000ac6:	4b6f      	ldr	r3, [pc, #444]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4a6e      	ldr	r2, [pc, #440]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000acc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ad0:	6013      	str	r3, [r2, #0]
 8000ad2:	e00b      	b.n	8000aec <HAL_RCC_OscConfig+0xd4>
 8000ad4:	4b6b      	ldr	r3, [pc, #428]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a6a      	ldr	r2, [pc, #424]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000ada:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ade:	6013      	str	r3, [r2, #0]
 8000ae0:	4b68      	ldr	r3, [pc, #416]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a67      	ldr	r2, [pc, #412]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000ae6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000aea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d013      	beq.n	8000b1c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000af4:	f7ff fd1e 	bl	8000534 <HAL_GetTick>
 8000af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000afa:	e008      	b.n	8000b0e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000afc:	f7ff fd1a 	bl	8000534 <HAL_GetTick>
 8000b00:	4602      	mov	r2, r0
 8000b02:	693b      	ldr	r3, [r7, #16]
 8000b04:	1ad3      	subs	r3, r2, r3
 8000b06:	2b64      	cmp	r3, #100	@ 0x64
 8000b08:	d901      	bls.n	8000b0e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b0a:	2303      	movs	r3, #3
 8000b0c:	e200      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b0e:	4b5d      	ldr	r3, [pc, #372]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d0f0      	beq.n	8000afc <HAL_RCC_OscConfig+0xe4>
 8000b1a:	e014      	b.n	8000b46 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b1c:	f7ff fd0a 	bl	8000534 <HAL_GetTick>
 8000b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b22:	e008      	b.n	8000b36 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b24:	f7ff fd06 	bl	8000534 <HAL_GetTick>
 8000b28:	4602      	mov	r2, r0
 8000b2a:	693b      	ldr	r3, [r7, #16]
 8000b2c:	1ad3      	subs	r3, r2, r3
 8000b2e:	2b64      	cmp	r3, #100	@ 0x64
 8000b30:	d901      	bls.n	8000b36 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000b32:	2303      	movs	r3, #3
 8000b34:	e1ec      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b36:	4b53      	ldr	r3, [pc, #332]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d1f0      	bne.n	8000b24 <HAL_RCC_OscConfig+0x10c>
 8000b42:	e000      	b.n	8000b46 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	f003 0302 	and.w	r3, r3, #2
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d063      	beq.n	8000c1a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b52:	4b4c      	ldr	r3, [pc, #304]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	f003 030c 	and.w	r3, r3, #12
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d00b      	beq.n	8000b76 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b5e:	4b49      	ldr	r3, [pc, #292]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	f003 030c 	and.w	r3, r3, #12
 8000b66:	2b08      	cmp	r3, #8
 8000b68:	d11c      	bne.n	8000ba4 <HAL_RCC_OscConfig+0x18c>
 8000b6a:	4b46      	ldr	r3, [pc, #280]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d116      	bne.n	8000ba4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b76:	4b43      	ldr	r3, [pc, #268]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	f003 0302 	and.w	r3, r3, #2
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d005      	beq.n	8000b8e <HAL_RCC_OscConfig+0x176>
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	691b      	ldr	r3, [r3, #16]
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d001      	beq.n	8000b8e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	e1c0      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b8e:	4b3d      	ldr	r3, [pc, #244]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	695b      	ldr	r3, [r3, #20]
 8000b9a:	00db      	lsls	r3, r3, #3
 8000b9c:	4939      	ldr	r1, [pc, #228]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ba2:	e03a      	b.n	8000c1a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	691b      	ldr	r3, [r3, #16]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d020      	beq.n	8000bee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000bac:	4b36      	ldr	r3, [pc, #216]	@ (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bb2:	f7ff fcbf 	bl	8000534 <HAL_GetTick>
 8000bb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bb8:	e008      	b.n	8000bcc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bba:	f7ff fcbb 	bl	8000534 <HAL_GetTick>
 8000bbe:	4602      	mov	r2, r0
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	1ad3      	subs	r3, r2, r3
 8000bc4:	2b02      	cmp	r3, #2
 8000bc6:	d901      	bls.n	8000bcc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	e1a1      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bcc:	4b2d      	ldr	r3, [pc, #180]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f003 0302 	and.w	r3, r3, #2
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d0f0      	beq.n	8000bba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bd8:	4b2a      	ldr	r3, [pc, #168]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	695b      	ldr	r3, [r3, #20]
 8000be4:	00db      	lsls	r3, r3, #3
 8000be6:	4927      	ldr	r1, [pc, #156]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000be8:	4313      	orrs	r3, r2
 8000bea:	600b      	str	r3, [r1, #0]
 8000bec:	e015      	b.n	8000c1a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000bee:	4b26      	ldr	r3, [pc, #152]	@ (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bf4:	f7ff fc9e 	bl	8000534 <HAL_GetTick>
 8000bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bfa:	e008      	b.n	8000c0e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bfc:	f7ff fc9a 	bl	8000534 <HAL_GetTick>
 8000c00:	4602      	mov	r2, r0
 8000c02:	693b      	ldr	r3, [r7, #16]
 8000c04:	1ad3      	subs	r3, r2, r3
 8000c06:	2b02      	cmp	r3, #2
 8000c08:	d901      	bls.n	8000c0e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c0a:	2303      	movs	r3, #3
 8000c0c:	e180      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c0e:	4b1d      	ldr	r3, [pc, #116]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f003 0302 	and.w	r3, r3, #2
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d1f0      	bne.n	8000bfc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f003 0308 	and.w	r3, r3, #8
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d03a      	beq.n	8000c9c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	699b      	ldr	r3, [r3, #24]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d019      	beq.n	8000c62 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c2e:	4b17      	ldr	r3, [pc, #92]	@ (8000c8c <HAL_RCC_OscConfig+0x274>)
 8000c30:	2201      	movs	r2, #1
 8000c32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c34:	f7ff fc7e 	bl	8000534 <HAL_GetTick>
 8000c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c3a:	e008      	b.n	8000c4e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c3c:	f7ff fc7a 	bl	8000534 <HAL_GetTick>
 8000c40:	4602      	mov	r2, r0
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	1ad3      	subs	r3, r2, r3
 8000c46:	2b02      	cmp	r3, #2
 8000c48:	d901      	bls.n	8000c4e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000c4a:	2303      	movs	r3, #3
 8000c4c:	e160      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c84 <HAL_RCC_OscConfig+0x26c>)
 8000c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c52:	f003 0302 	and.w	r3, r3, #2
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d0f0      	beq.n	8000c3c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	f000 face 	bl	80011fc <RCC_Delay>
 8000c60:	e01c      	b.n	8000c9c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c62:	4b0a      	ldr	r3, [pc, #40]	@ (8000c8c <HAL_RCC_OscConfig+0x274>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c68:	f7ff fc64 	bl	8000534 <HAL_GetTick>
 8000c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c6e:	e00f      	b.n	8000c90 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c70:	f7ff fc60 	bl	8000534 <HAL_GetTick>
 8000c74:	4602      	mov	r2, r0
 8000c76:	693b      	ldr	r3, [r7, #16]
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	2b02      	cmp	r3, #2
 8000c7c:	d908      	bls.n	8000c90 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000c7e:	2303      	movs	r3, #3
 8000c80:	e146      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
 8000c82:	bf00      	nop
 8000c84:	40021000 	.word	0x40021000
 8000c88:	42420000 	.word	0x42420000
 8000c8c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c90:	4b92      	ldr	r3, [pc, #584]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c94:	f003 0302 	and.w	r3, r3, #2
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d1e9      	bne.n	8000c70 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f003 0304 	and.w	r3, r3, #4
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	f000 80a6 	beq.w	8000df6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000caa:	2300      	movs	r3, #0
 8000cac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cae:	4b8b      	ldr	r3, [pc, #556]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000cb0:	69db      	ldr	r3, [r3, #28]
 8000cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d10d      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cba:	4b88      	ldr	r3, [pc, #544]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000cbc:	69db      	ldr	r3, [r3, #28]
 8000cbe:	4a87      	ldr	r2, [pc, #540]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000cc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cc4:	61d3      	str	r3, [r2, #28]
 8000cc6:	4b85      	ldr	r3, [pc, #532]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000cc8:	69db      	ldr	r3, [r3, #28]
 8000cca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cce:	60bb      	str	r3, [r7, #8]
 8000cd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cd6:	4b82      	ldr	r3, [pc, #520]	@ (8000ee0 <HAL_RCC_OscConfig+0x4c8>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d118      	bne.n	8000d14 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ce2:	4b7f      	ldr	r3, [pc, #508]	@ (8000ee0 <HAL_RCC_OscConfig+0x4c8>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4a7e      	ldr	r2, [pc, #504]	@ (8000ee0 <HAL_RCC_OscConfig+0x4c8>)
 8000ce8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000cee:	f7ff fc21 	bl	8000534 <HAL_GetTick>
 8000cf2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cf4:	e008      	b.n	8000d08 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cf6:	f7ff fc1d 	bl	8000534 <HAL_GetTick>
 8000cfa:	4602      	mov	r2, r0
 8000cfc:	693b      	ldr	r3, [r7, #16]
 8000cfe:	1ad3      	subs	r3, r2, r3
 8000d00:	2b64      	cmp	r3, #100	@ 0x64
 8000d02:	d901      	bls.n	8000d08 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d04:	2303      	movs	r3, #3
 8000d06:	e103      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d08:	4b75      	ldr	r3, [pc, #468]	@ (8000ee0 <HAL_RCC_OscConfig+0x4c8>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d0f0      	beq.n	8000cf6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	2b01      	cmp	r3, #1
 8000d1a:	d106      	bne.n	8000d2a <HAL_RCC_OscConfig+0x312>
 8000d1c:	4b6f      	ldr	r3, [pc, #444]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000d1e:	6a1b      	ldr	r3, [r3, #32]
 8000d20:	4a6e      	ldr	r2, [pc, #440]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000d22:	f043 0301 	orr.w	r3, r3, #1
 8000d26:	6213      	str	r3, [r2, #32]
 8000d28:	e02d      	b.n	8000d86 <HAL_RCC_OscConfig+0x36e>
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	68db      	ldr	r3, [r3, #12]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d10c      	bne.n	8000d4c <HAL_RCC_OscConfig+0x334>
 8000d32:	4b6a      	ldr	r3, [pc, #424]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000d34:	6a1b      	ldr	r3, [r3, #32]
 8000d36:	4a69      	ldr	r2, [pc, #420]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000d38:	f023 0301 	bic.w	r3, r3, #1
 8000d3c:	6213      	str	r3, [r2, #32]
 8000d3e:	4b67      	ldr	r3, [pc, #412]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000d40:	6a1b      	ldr	r3, [r3, #32]
 8000d42:	4a66      	ldr	r2, [pc, #408]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000d44:	f023 0304 	bic.w	r3, r3, #4
 8000d48:	6213      	str	r3, [r2, #32]
 8000d4a:	e01c      	b.n	8000d86 <HAL_RCC_OscConfig+0x36e>
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	68db      	ldr	r3, [r3, #12]
 8000d50:	2b05      	cmp	r3, #5
 8000d52:	d10c      	bne.n	8000d6e <HAL_RCC_OscConfig+0x356>
 8000d54:	4b61      	ldr	r3, [pc, #388]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000d56:	6a1b      	ldr	r3, [r3, #32]
 8000d58:	4a60      	ldr	r2, [pc, #384]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000d5a:	f043 0304 	orr.w	r3, r3, #4
 8000d5e:	6213      	str	r3, [r2, #32]
 8000d60:	4b5e      	ldr	r3, [pc, #376]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000d62:	6a1b      	ldr	r3, [r3, #32]
 8000d64:	4a5d      	ldr	r2, [pc, #372]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000d66:	f043 0301 	orr.w	r3, r3, #1
 8000d6a:	6213      	str	r3, [r2, #32]
 8000d6c:	e00b      	b.n	8000d86 <HAL_RCC_OscConfig+0x36e>
 8000d6e:	4b5b      	ldr	r3, [pc, #364]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000d70:	6a1b      	ldr	r3, [r3, #32]
 8000d72:	4a5a      	ldr	r2, [pc, #360]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000d74:	f023 0301 	bic.w	r3, r3, #1
 8000d78:	6213      	str	r3, [r2, #32]
 8000d7a:	4b58      	ldr	r3, [pc, #352]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000d7c:	6a1b      	ldr	r3, [r3, #32]
 8000d7e:	4a57      	ldr	r2, [pc, #348]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000d80:	f023 0304 	bic.w	r3, r3, #4
 8000d84:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	68db      	ldr	r3, [r3, #12]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d015      	beq.n	8000dba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d8e:	f7ff fbd1 	bl	8000534 <HAL_GetTick>
 8000d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d94:	e00a      	b.n	8000dac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d96:	f7ff fbcd 	bl	8000534 <HAL_GetTick>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	1ad3      	subs	r3, r2, r3
 8000da0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000da4:	4293      	cmp	r3, r2
 8000da6:	d901      	bls.n	8000dac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000da8:	2303      	movs	r3, #3
 8000daa:	e0b1      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dac:	4b4b      	ldr	r3, [pc, #300]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000dae:	6a1b      	ldr	r3, [r3, #32]
 8000db0:	f003 0302 	and.w	r3, r3, #2
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d0ee      	beq.n	8000d96 <HAL_RCC_OscConfig+0x37e>
 8000db8:	e014      	b.n	8000de4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dba:	f7ff fbbb 	bl	8000534 <HAL_GetTick>
 8000dbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dc0:	e00a      	b.n	8000dd8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dc2:	f7ff fbb7 	bl	8000534 <HAL_GetTick>
 8000dc6:	4602      	mov	r2, r0
 8000dc8:	693b      	ldr	r3, [r7, #16]
 8000dca:	1ad3      	subs	r3, r2, r3
 8000dcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d901      	bls.n	8000dd8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	e09b      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dd8:	4b40      	ldr	r3, [pc, #256]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000dda:	6a1b      	ldr	r3, [r3, #32]
 8000ddc:	f003 0302 	and.w	r3, r3, #2
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d1ee      	bne.n	8000dc2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000de4:	7dfb      	ldrb	r3, [r7, #23]
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d105      	bne.n	8000df6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000dea:	4b3c      	ldr	r3, [pc, #240]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000dec:	69db      	ldr	r3, [r3, #28]
 8000dee:	4a3b      	ldr	r2, [pc, #236]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000df0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000df4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	69db      	ldr	r3, [r3, #28]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	f000 8087 	beq.w	8000f0e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e00:	4b36      	ldr	r3, [pc, #216]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	f003 030c 	and.w	r3, r3, #12
 8000e08:	2b08      	cmp	r3, #8
 8000e0a:	d061      	beq.n	8000ed0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	69db      	ldr	r3, [r3, #28]
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d146      	bne.n	8000ea2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e14:	4b33      	ldr	r3, [pc, #204]	@ (8000ee4 <HAL_RCC_OscConfig+0x4cc>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e1a:	f7ff fb8b 	bl	8000534 <HAL_GetTick>
 8000e1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e20:	e008      	b.n	8000e34 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e22:	f7ff fb87 	bl	8000534 <HAL_GetTick>
 8000e26:	4602      	mov	r2, r0
 8000e28:	693b      	ldr	r3, [r7, #16]
 8000e2a:	1ad3      	subs	r3, r2, r3
 8000e2c:	2b02      	cmp	r3, #2
 8000e2e:	d901      	bls.n	8000e34 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000e30:	2303      	movs	r3, #3
 8000e32:	e06d      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e34:	4b29      	ldr	r3, [pc, #164]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d1f0      	bne.n	8000e22 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6a1b      	ldr	r3, [r3, #32]
 8000e44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e48:	d108      	bne.n	8000e5c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e4a:	4b24      	ldr	r3, [pc, #144]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	689b      	ldr	r3, [r3, #8]
 8000e56:	4921      	ldr	r1, [pc, #132]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6a19      	ldr	r1, [r3, #32]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e6c:	430b      	orrs	r3, r1
 8000e6e:	491b      	ldr	r1, [pc, #108]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000e70:	4313      	orrs	r3, r2
 8000e72:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e74:	4b1b      	ldr	r3, [pc, #108]	@ (8000ee4 <HAL_RCC_OscConfig+0x4cc>)
 8000e76:	2201      	movs	r2, #1
 8000e78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e7a:	f7ff fb5b 	bl	8000534 <HAL_GetTick>
 8000e7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e80:	e008      	b.n	8000e94 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e82:	f7ff fb57 	bl	8000534 <HAL_GetTick>
 8000e86:	4602      	mov	r2, r0
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	1ad3      	subs	r3, r2, r3
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d901      	bls.n	8000e94 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000e90:	2303      	movs	r3, #3
 8000e92:	e03d      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e94:	4b11      	ldr	r3, [pc, #68]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d0f0      	beq.n	8000e82 <HAL_RCC_OscConfig+0x46a>
 8000ea0:	e035      	b.n	8000f0e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ea2:	4b10      	ldr	r3, [pc, #64]	@ (8000ee4 <HAL_RCC_OscConfig+0x4cc>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea8:	f7ff fb44 	bl	8000534 <HAL_GetTick>
 8000eac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000eae:	e008      	b.n	8000ec2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000eb0:	f7ff fb40 	bl	8000534 <HAL_GetTick>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	1ad3      	subs	r3, r2, r3
 8000eba:	2b02      	cmp	r3, #2
 8000ebc:	d901      	bls.n	8000ec2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	e026      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ec2:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <HAL_RCC_OscConfig+0x4c4>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d1f0      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x498>
 8000ece:	e01e      	b.n	8000f0e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	69db      	ldr	r3, [r3, #28]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d107      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	e019      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
 8000edc:	40021000 	.word	0x40021000
 8000ee0:	40007000 	.word	0x40007000
 8000ee4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8000f18 <HAL_RCC_OscConfig+0x500>)
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6a1b      	ldr	r3, [r3, #32]
 8000ef8:	429a      	cmp	r2, r3
 8000efa:	d106      	bne.n	8000f0a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f06:	429a      	cmp	r2, r3
 8000f08:	d001      	beq.n	8000f0e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e000      	b.n	8000f10 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000f0e:	2300      	movs	r3, #0
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3718      	adds	r7, #24
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	40021000 	.word	0x40021000

08000f1c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d101      	bne.n	8000f30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	e0d0      	b.n	80010d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f30:	4b6a      	ldr	r3, [pc, #424]	@ (80010dc <HAL_RCC_ClockConfig+0x1c0>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f003 0307 	and.w	r3, r3, #7
 8000f38:	683a      	ldr	r2, [r7, #0]
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d910      	bls.n	8000f60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f3e:	4b67      	ldr	r3, [pc, #412]	@ (80010dc <HAL_RCC_ClockConfig+0x1c0>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f023 0207 	bic.w	r2, r3, #7
 8000f46:	4965      	ldr	r1, [pc, #404]	@ (80010dc <HAL_RCC_ClockConfig+0x1c0>)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f4e:	4b63      	ldr	r3, [pc, #396]	@ (80010dc <HAL_RCC_ClockConfig+0x1c0>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f003 0307 	and.w	r3, r3, #7
 8000f56:	683a      	ldr	r2, [r7, #0]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d001      	beq.n	8000f60 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	e0b8      	b.n	80010d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f003 0302 	and.w	r3, r3, #2
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d020      	beq.n	8000fae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f003 0304 	and.w	r3, r3, #4
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d005      	beq.n	8000f84 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f78:	4b59      	ldr	r3, [pc, #356]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	4a58      	ldr	r2, [pc, #352]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f7e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000f82:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f003 0308 	and.w	r3, r3, #8
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d005      	beq.n	8000f9c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f90:	4b53      	ldr	r3, [pc, #332]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	4a52      	ldr	r2, [pc, #328]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f96:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8000f9a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f9c:	4b50      	ldr	r3, [pc, #320]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	494d      	ldr	r1, [pc, #308]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 8000faa:	4313      	orrs	r3, r2
 8000fac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d040      	beq.n	800103c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d107      	bne.n	8000fd2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fc2:	4b47      	ldr	r3, [pc, #284]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d115      	bne.n	8000ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e07f      	b.n	80010d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	2b02      	cmp	r3, #2
 8000fd8:	d107      	bne.n	8000fea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fda:	4b41      	ldr	r3, [pc, #260]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d109      	bne.n	8000ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	e073      	b.n	80010d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fea:	4b3d      	ldr	r3, [pc, #244]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f003 0302 	and.w	r3, r3, #2
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d101      	bne.n	8000ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e06b      	b.n	80010d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ffa:	4b39      	ldr	r3, [pc, #228]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	f023 0203 	bic.w	r2, r3, #3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	4936      	ldr	r1, [pc, #216]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001008:	4313      	orrs	r3, r2
 800100a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800100c:	f7ff fa92 	bl	8000534 <HAL_GetTick>
 8001010:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001012:	e00a      	b.n	800102a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001014:	f7ff fa8e 	bl	8000534 <HAL_GetTick>
 8001018:	4602      	mov	r2, r0
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001022:	4293      	cmp	r3, r2
 8001024:	d901      	bls.n	800102a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001026:	2303      	movs	r3, #3
 8001028:	e053      	b.n	80010d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800102a:	4b2d      	ldr	r3, [pc, #180]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f003 020c 	and.w	r2, r3, #12
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	429a      	cmp	r2, r3
 800103a:	d1eb      	bne.n	8001014 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800103c:	4b27      	ldr	r3, [pc, #156]	@ (80010dc <HAL_RCC_ClockConfig+0x1c0>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f003 0307 	and.w	r3, r3, #7
 8001044:	683a      	ldr	r2, [r7, #0]
 8001046:	429a      	cmp	r2, r3
 8001048:	d210      	bcs.n	800106c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800104a:	4b24      	ldr	r3, [pc, #144]	@ (80010dc <HAL_RCC_ClockConfig+0x1c0>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f023 0207 	bic.w	r2, r3, #7
 8001052:	4922      	ldr	r1, [pc, #136]	@ (80010dc <HAL_RCC_ClockConfig+0x1c0>)
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	4313      	orrs	r3, r2
 8001058:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800105a:	4b20      	ldr	r3, [pc, #128]	@ (80010dc <HAL_RCC_ClockConfig+0x1c0>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f003 0307 	and.w	r3, r3, #7
 8001062:	683a      	ldr	r2, [r7, #0]
 8001064:	429a      	cmp	r2, r3
 8001066:	d001      	beq.n	800106c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001068:	2301      	movs	r3, #1
 800106a:	e032      	b.n	80010d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f003 0304 	and.w	r3, r3, #4
 8001074:	2b00      	cmp	r3, #0
 8001076:	d008      	beq.n	800108a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001078:	4b19      	ldr	r3, [pc, #100]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	4916      	ldr	r1, [pc, #88]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001086:	4313      	orrs	r3, r2
 8001088:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f003 0308 	and.w	r3, r3, #8
 8001092:	2b00      	cmp	r3, #0
 8001094:	d009      	beq.n	80010aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001096:	4b12      	ldr	r3, [pc, #72]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	691b      	ldr	r3, [r3, #16]
 80010a2:	00db      	lsls	r3, r3, #3
 80010a4:	490e      	ldr	r1, [pc, #56]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 80010a6:	4313      	orrs	r3, r2
 80010a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80010aa:	f000 f821 	bl	80010f0 <HAL_RCC_GetSysClockFreq>
 80010ae:	4602      	mov	r2, r0
 80010b0:	4b0b      	ldr	r3, [pc, #44]	@ (80010e0 <HAL_RCC_ClockConfig+0x1c4>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	091b      	lsrs	r3, r3, #4
 80010b6:	f003 030f 	and.w	r3, r3, #15
 80010ba:	490a      	ldr	r1, [pc, #40]	@ (80010e4 <HAL_RCC_ClockConfig+0x1c8>)
 80010bc:	5ccb      	ldrb	r3, [r1, r3]
 80010be:	fa22 f303 	lsr.w	r3, r2, r3
 80010c2:	4a09      	ldr	r2, [pc, #36]	@ (80010e8 <HAL_RCC_ClockConfig+0x1cc>)
 80010c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80010c6:	4b09      	ldr	r3, [pc, #36]	@ (80010ec <HAL_RCC_ClockConfig+0x1d0>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff f9f0 	bl	80004b0 <HAL_InitTick>

  return HAL_OK;
 80010d0:	2300      	movs	r3, #0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3710      	adds	r7, #16
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40022000 	.word	0x40022000
 80010e0:	40021000 	.word	0x40021000
 80010e4:	080016f0 	.word	0x080016f0
 80010e8:	20000008 	.word	0x20000008
 80010ec:	2000000c 	.word	0x2000000c

080010f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b087      	sub	sp, #28
 80010f4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	2300      	movs	r3, #0
 80010fc:	60bb      	str	r3, [r7, #8]
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
 8001102:	2300      	movs	r3, #0
 8001104:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001106:	2300      	movs	r3, #0
 8001108:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800110a:	4b1e      	ldr	r3, [pc, #120]	@ (8001184 <HAL_RCC_GetSysClockFreq+0x94>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f003 030c 	and.w	r3, r3, #12
 8001116:	2b04      	cmp	r3, #4
 8001118:	d002      	beq.n	8001120 <HAL_RCC_GetSysClockFreq+0x30>
 800111a:	2b08      	cmp	r3, #8
 800111c:	d003      	beq.n	8001126 <HAL_RCC_GetSysClockFreq+0x36>
 800111e:	e027      	b.n	8001170 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001120:	4b19      	ldr	r3, [pc, #100]	@ (8001188 <HAL_RCC_GetSysClockFreq+0x98>)
 8001122:	613b      	str	r3, [r7, #16]
      break;
 8001124:	e027      	b.n	8001176 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	0c9b      	lsrs	r3, r3, #18
 800112a:	f003 030f 	and.w	r3, r3, #15
 800112e:	4a17      	ldr	r2, [pc, #92]	@ (800118c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001130:	5cd3      	ldrb	r3, [r2, r3]
 8001132:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800113a:	2b00      	cmp	r3, #0
 800113c:	d010      	beq.n	8001160 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800113e:	4b11      	ldr	r3, [pc, #68]	@ (8001184 <HAL_RCC_GetSysClockFreq+0x94>)
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	0c5b      	lsrs	r3, r3, #17
 8001144:	f003 0301 	and.w	r3, r3, #1
 8001148:	4a11      	ldr	r2, [pc, #68]	@ (8001190 <HAL_RCC_GetSysClockFreq+0xa0>)
 800114a:	5cd3      	ldrb	r3, [r2, r3]
 800114c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a0d      	ldr	r2, [pc, #52]	@ (8001188 <HAL_RCC_GetSysClockFreq+0x98>)
 8001152:	fb03 f202 	mul.w	r2, r3, r2
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	fbb2 f3f3 	udiv	r3, r2, r3
 800115c:	617b      	str	r3, [r7, #20]
 800115e:	e004      	b.n	800116a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	4a0c      	ldr	r2, [pc, #48]	@ (8001194 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001164:	fb02 f303 	mul.w	r3, r2, r3
 8001168:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	613b      	str	r3, [r7, #16]
      break;
 800116e:	e002      	b.n	8001176 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001170:	4b05      	ldr	r3, [pc, #20]	@ (8001188 <HAL_RCC_GetSysClockFreq+0x98>)
 8001172:	613b      	str	r3, [r7, #16]
      break;
 8001174:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001176:	693b      	ldr	r3, [r7, #16]
}
 8001178:	4618      	mov	r0, r3
 800117a:	371c      	adds	r7, #28
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40021000 	.word	0x40021000
 8001188:	007a1200 	.word	0x007a1200
 800118c:	08001708 	.word	0x08001708
 8001190:	08001718 	.word	0x08001718
 8001194:	003d0900 	.word	0x003d0900

08001198 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800119c:	4b02      	ldr	r3, [pc, #8]	@ (80011a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800119e:	681b      	ldr	r3, [r3, #0]
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bc80      	pop	{r7}
 80011a6:	4770      	bx	lr
 80011a8:	20000008 	.word	0x20000008

080011ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80011b0:	f7ff fff2 	bl	8001198 <HAL_RCC_GetHCLKFreq>
 80011b4:	4602      	mov	r2, r0
 80011b6:	4b05      	ldr	r3, [pc, #20]	@ (80011cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	0a1b      	lsrs	r3, r3, #8
 80011bc:	f003 0307 	and.w	r3, r3, #7
 80011c0:	4903      	ldr	r1, [pc, #12]	@ (80011d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80011c2:	5ccb      	ldrb	r3, [r1, r3]
 80011c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40021000 	.word	0x40021000
 80011d0:	08001700 	.word	0x08001700

080011d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80011d8:	f7ff ffde 	bl	8001198 <HAL_RCC_GetHCLKFreq>
 80011dc:	4602      	mov	r2, r0
 80011de:	4b05      	ldr	r3, [pc, #20]	@ (80011f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	0adb      	lsrs	r3, r3, #11
 80011e4:	f003 0307 	and.w	r3, r3, #7
 80011e8:	4903      	ldr	r1, [pc, #12]	@ (80011f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80011ea:	5ccb      	ldrb	r3, [r1, r3]
 80011ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40021000 	.word	0x40021000
 80011f8:	08001700 	.word	0x08001700

080011fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001204:	4b0a      	ldr	r3, [pc, #40]	@ (8001230 <RCC_Delay+0x34>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a0a      	ldr	r2, [pc, #40]	@ (8001234 <RCC_Delay+0x38>)
 800120a:	fba2 2303 	umull	r2, r3, r2, r3
 800120e:	0a5b      	lsrs	r3, r3, #9
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	fb02 f303 	mul.w	r3, r2, r3
 8001216:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001218:	bf00      	nop
  }
  while (Delay --);
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	1e5a      	subs	r2, r3, #1
 800121e:	60fa      	str	r2, [r7, #12]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d1f9      	bne.n	8001218 <RCC_Delay+0x1c>
}
 8001224:	bf00      	nop
 8001226:	bf00      	nop
 8001228:	3714      	adds	r7, #20
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr
 8001230:	20000008 	.word	0x20000008
 8001234:	10624dd3 	.word	0x10624dd3

08001238 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d101      	bne.n	800124a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e042      	b.n	80012d0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001250:	b2db      	uxtb	r3, r3
 8001252:	2b00      	cmp	r3, #0
 8001254:	d106      	bne.n	8001264 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2200      	movs	r2, #0
 800125a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f7ff f86c 	bl	800033c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2224      	movs	r2, #36	@ 0x24
 8001268:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	68da      	ldr	r2, [r3, #12]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800127a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f000 f971 	bl	8001564 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	691a      	ldr	r2, [r3, #16]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001290:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	695a      	ldr	r2, [r3, #20]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80012a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	68da      	ldr	r2, [r3, #12]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80012b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2200      	movs	r2, #0
 80012b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2220      	movs	r2, #32
 80012bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2220      	movs	r2, #32
 80012c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2200      	movs	r2, #0
 80012cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80012ce:	2300      	movs	r3, #0
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08a      	sub	sp, #40	@ 0x28
 80012dc:	af02      	add	r7, sp, #8
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	603b      	str	r3, [r7, #0]
 80012e4:	4613      	mov	r3, r2
 80012e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80012e8:	2300      	movs	r3, #0
 80012ea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	2b20      	cmp	r3, #32
 80012f6:	d175      	bne.n	80013e4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d002      	beq.n	8001304 <HAL_UART_Transmit+0x2c>
 80012fe:	88fb      	ldrh	r3, [r7, #6]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d101      	bne.n	8001308 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001304:	2301      	movs	r3, #1
 8001306:	e06e      	b.n	80013e6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	2200      	movs	r2, #0
 800130c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	2221      	movs	r2, #33	@ 0x21
 8001312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001316:	f7ff f90d 	bl	8000534 <HAL_GetTick>
 800131a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	88fa      	ldrh	r2, [r7, #6]
 8001320:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	88fa      	ldrh	r2, [r7, #6]
 8001326:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001330:	d108      	bne.n	8001344 <HAL_UART_Transmit+0x6c>
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	691b      	ldr	r3, [r3, #16]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d104      	bne.n	8001344 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800133a:	2300      	movs	r3, #0
 800133c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	61bb      	str	r3, [r7, #24]
 8001342:	e003      	b.n	800134c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001348:	2300      	movs	r3, #0
 800134a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800134c:	e02e      	b.n	80013ac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	2200      	movs	r2, #0
 8001356:	2180      	movs	r1, #128	@ 0x80
 8001358:	68f8      	ldr	r0, [r7, #12]
 800135a:	f000 f848 	bl	80013ee <UART_WaitOnFlagUntilTimeout>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d005      	beq.n	8001370 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	2220      	movs	r2, #32
 8001368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800136c:	2303      	movs	r3, #3
 800136e:	e03a      	b.n	80013e6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d10b      	bne.n	800138e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	461a      	mov	r2, r3
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001384:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	3302      	adds	r3, #2
 800138a:	61bb      	str	r3, [r7, #24]
 800138c:	e007      	b.n	800139e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	781a      	ldrb	r2, [r3, #0]
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	3301      	adds	r3, #1
 800139c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80013a2:	b29b      	uxth	r3, r3
 80013a4:	3b01      	subs	r3, #1
 80013a6:	b29a      	uxth	r2, r3
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d1cb      	bne.n	800134e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	9300      	str	r3, [sp, #0]
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	2200      	movs	r2, #0
 80013be:	2140      	movs	r1, #64	@ 0x40
 80013c0:	68f8      	ldr	r0, [r7, #12]
 80013c2:	f000 f814 	bl	80013ee <UART_WaitOnFlagUntilTimeout>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d005      	beq.n	80013d8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2220      	movs	r2, #32
 80013d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80013d4:	2303      	movs	r3, #3
 80013d6:	e006      	b.n	80013e6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	2220      	movs	r2, #32
 80013dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80013e0:	2300      	movs	r3, #0
 80013e2:	e000      	b.n	80013e6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80013e4:	2302      	movs	r3, #2
  }
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3720      	adds	r7, #32
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b086      	sub	sp, #24
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	60f8      	str	r0, [r7, #12]
 80013f6:	60b9      	str	r1, [r7, #8]
 80013f8:	603b      	str	r3, [r7, #0]
 80013fa:	4613      	mov	r3, r2
 80013fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80013fe:	e03b      	b.n	8001478 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001400:	6a3b      	ldr	r3, [r7, #32]
 8001402:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001406:	d037      	beq.n	8001478 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001408:	f7ff f894 	bl	8000534 <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	6a3a      	ldr	r2, [r7, #32]
 8001414:	429a      	cmp	r2, r3
 8001416:	d302      	bcc.n	800141e <UART_WaitOnFlagUntilTimeout+0x30>
 8001418:	6a3b      	ldr	r3, [r7, #32]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d101      	bne.n	8001422 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800141e:	2303      	movs	r3, #3
 8001420:	e03a      	b.n	8001498 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	f003 0304 	and.w	r3, r3, #4
 800142c:	2b00      	cmp	r3, #0
 800142e:	d023      	beq.n	8001478 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	2b80      	cmp	r3, #128	@ 0x80
 8001434:	d020      	beq.n	8001478 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	2b40      	cmp	r3, #64	@ 0x40
 800143a:	d01d      	beq.n	8001478 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 0308 	and.w	r3, r3, #8
 8001446:	2b08      	cmp	r3, #8
 8001448:	d116      	bne.n	8001478 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800144a:	2300      	movs	r3, #0
 800144c:	617b      	str	r3, [r7, #20]
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	617b      	str	r3, [r7, #20]
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	617b      	str	r3, [r7, #20]
 800145e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001460:	68f8      	ldr	r0, [r7, #12]
 8001462:	f000 f81d 	bl	80014a0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	2208      	movs	r2, #8
 800146a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	2200      	movs	r2, #0
 8001470:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001474:	2301      	movs	r3, #1
 8001476:	e00f      	b.n	8001498 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	4013      	ands	r3, r2
 8001482:	68ba      	ldr	r2, [r7, #8]
 8001484:	429a      	cmp	r2, r3
 8001486:	bf0c      	ite	eq
 8001488:	2301      	moveq	r3, #1
 800148a:	2300      	movne	r3, #0
 800148c:	b2db      	uxtb	r3, r3
 800148e:	461a      	mov	r2, r3
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	429a      	cmp	r2, r3
 8001494:	d0b4      	beq.n	8001400 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001496:	2300      	movs	r3, #0
}
 8001498:	4618      	mov	r0, r3
 800149a:	3718      	adds	r7, #24
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b095      	sub	sp, #84	@ 0x54
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	330c      	adds	r3, #12
 80014ae:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80014b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014b2:	e853 3f00 	ldrex	r3, [r3]
 80014b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80014b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80014be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	330c      	adds	r3, #12
 80014c6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80014c8:	643a      	str	r2, [r7, #64]	@ 0x40
 80014ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80014cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80014ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80014d0:	e841 2300 	strex	r3, r2, [r1]
 80014d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80014d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d1e5      	bne.n	80014a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	3314      	adds	r3, #20
 80014e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80014e4:	6a3b      	ldr	r3, [r7, #32]
 80014e6:	e853 3f00 	ldrex	r3, [r3]
 80014ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	f023 0301 	bic.w	r3, r3, #1
 80014f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	3314      	adds	r3, #20
 80014fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80014fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80014fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001500:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001502:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001504:	e841 2300 	strex	r3, r2, [r1]
 8001508:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800150a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800150c:	2b00      	cmp	r3, #0
 800150e:	d1e5      	bne.n	80014dc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001514:	2b01      	cmp	r3, #1
 8001516:	d119      	bne.n	800154c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	330c      	adds	r3, #12
 800151e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	e853 3f00 	ldrex	r3, [r3]
 8001526:	60bb      	str	r3, [r7, #8]
   return(result);
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	f023 0310 	bic.w	r3, r3, #16
 800152e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	330c      	adds	r3, #12
 8001536:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001538:	61ba      	str	r2, [r7, #24]
 800153a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800153c:	6979      	ldr	r1, [r7, #20]
 800153e:	69ba      	ldr	r2, [r7, #24]
 8001540:	e841 2300 	strex	r3, r2, [r1]
 8001544:	613b      	str	r3, [r7, #16]
   return(result);
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d1e5      	bne.n	8001518 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2220      	movs	r2, #32
 8001550:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800155a:	bf00      	nop
 800155c:	3754      	adds	r7, #84	@ 0x54
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr

08001564 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	691b      	ldr	r3, [r3, #16]
 8001572:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	68da      	ldr	r2, [r3, #12]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	430a      	orrs	r2, r1
 8001580:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	689a      	ldr	r2, [r3, #8]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	691b      	ldr	r3, [r3, #16]
 800158a:	431a      	orrs	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	695b      	ldr	r3, [r3, #20]
 8001590:	4313      	orrs	r3, r2
 8001592:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	68db      	ldr	r3, [r3, #12]
 800159a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800159e:	f023 030c 	bic.w	r3, r3, #12
 80015a2:	687a      	ldr	r2, [r7, #4]
 80015a4:	6812      	ldr	r2, [r2, #0]
 80015a6:	68b9      	ldr	r1, [r7, #8]
 80015a8:	430b      	orrs	r3, r1
 80015aa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	695b      	ldr	r3, [r3, #20]
 80015b2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	699a      	ldr	r2, [r3, #24]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	430a      	orrs	r2, r1
 80015c0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a2c      	ldr	r2, [pc, #176]	@ (8001678 <UART_SetConfig+0x114>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d103      	bne.n	80015d4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80015cc:	f7ff fe02 	bl	80011d4 <HAL_RCC_GetPCLK2Freq>
 80015d0:	60f8      	str	r0, [r7, #12]
 80015d2:	e002      	b.n	80015da <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80015d4:	f7ff fdea 	bl	80011ac <HAL_RCC_GetPCLK1Freq>
 80015d8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80015da:	68fa      	ldr	r2, [r7, #12]
 80015dc:	4613      	mov	r3, r2
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	4413      	add	r3, r2
 80015e2:	009a      	lsls	r2, r3, #2
 80015e4:	441a      	add	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80015f0:	4a22      	ldr	r2, [pc, #136]	@ (800167c <UART_SetConfig+0x118>)
 80015f2:	fba2 2303 	umull	r2, r3, r2, r3
 80015f6:	095b      	lsrs	r3, r3, #5
 80015f8:	0119      	lsls	r1, r3, #4
 80015fa:	68fa      	ldr	r2, [r7, #12]
 80015fc:	4613      	mov	r3, r2
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	4413      	add	r3, r2
 8001602:	009a      	lsls	r2, r3, #2
 8001604:	441a      	add	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001610:	4b1a      	ldr	r3, [pc, #104]	@ (800167c <UART_SetConfig+0x118>)
 8001612:	fba3 0302 	umull	r0, r3, r3, r2
 8001616:	095b      	lsrs	r3, r3, #5
 8001618:	2064      	movs	r0, #100	@ 0x64
 800161a:	fb00 f303 	mul.w	r3, r0, r3
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	011b      	lsls	r3, r3, #4
 8001622:	3332      	adds	r3, #50	@ 0x32
 8001624:	4a15      	ldr	r2, [pc, #84]	@ (800167c <UART_SetConfig+0x118>)
 8001626:	fba2 2303 	umull	r2, r3, r2, r3
 800162a:	095b      	lsrs	r3, r3, #5
 800162c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001630:	4419      	add	r1, r3
 8001632:	68fa      	ldr	r2, [r7, #12]
 8001634:	4613      	mov	r3, r2
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	4413      	add	r3, r2
 800163a:	009a      	lsls	r2, r3, #2
 800163c:	441a      	add	r2, r3
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	fbb2 f2f3 	udiv	r2, r2, r3
 8001648:	4b0c      	ldr	r3, [pc, #48]	@ (800167c <UART_SetConfig+0x118>)
 800164a:	fba3 0302 	umull	r0, r3, r3, r2
 800164e:	095b      	lsrs	r3, r3, #5
 8001650:	2064      	movs	r0, #100	@ 0x64
 8001652:	fb00 f303 	mul.w	r3, r0, r3
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	011b      	lsls	r3, r3, #4
 800165a:	3332      	adds	r3, #50	@ 0x32
 800165c:	4a07      	ldr	r2, [pc, #28]	@ (800167c <UART_SetConfig+0x118>)
 800165e:	fba2 2303 	umull	r2, r3, r2, r3
 8001662:	095b      	lsrs	r3, r3, #5
 8001664:	f003 020f 	and.w	r2, r3, #15
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	440a      	add	r2, r1
 800166e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001670:	bf00      	nop
 8001672:	3710      	adds	r7, #16
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	40013800 	.word	0x40013800
 800167c:	51eb851f 	.word	0x51eb851f

08001680 <memset>:
 8001680:	4603      	mov	r3, r0
 8001682:	4402      	add	r2, r0
 8001684:	4293      	cmp	r3, r2
 8001686:	d100      	bne.n	800168a <memset+0xa>
 8001688:	4770      	bx	lr
 800168a:	f803 1b01 	strb.w	r1, [r3], #1
 800168e:	e7f9      	b.n	8001684 <memset+0x4>

08001690 <__libc_init_array>:
 8001690:	b570      	push	{r4, r5, r6, lr}
 8001692:	2600      	movs	r6, #0
 8001694:	4d0c      	ldr	r5, [pc, #48]	@ (80016c8 <__libc_init_array+0x38>)
 8001696:	4c0d      	ldr	r4, [pc, #52]	@ (80016cc <__libc_init_array+0x3c>)
 8001698:	1b64      	subs	r4, r4, r5
 800169a:	10a4      	asrs	r4, r4, #2
 800169c:	42a6      	cmp	r6, r4
 800169e:	d109      	bne.n	80016b4 <__libc_init_array+0x24>
 80016a0:	f000 f81a 	bl	80016d8 <_init>
 80016a4:	2600      	movs	r6, #0
 80016a6:	4d0a      	ldr	r5, [pc, #40]	@ (80016d0 <__libc_init_array+0x40>)
 80016a8:	4c0a      	ldr	r4, [pc, #40]	@ (80016d4 <__libc_init_array+0x44>)
 80016aa:	1b64      	subs	r4, r4, r5
 80016ac:	10a4      	asrs	r4, r4, #2
 80016ae:	42a6      	cmp	r6, r4
 80016b0:	d105      	bne.n	80016be <__libc_init_array+0x2e>
 80016b2:	bd70      	pop	{r4, r5, r6, pc}
 80016b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80016b8:	4798      	blx	r3
 80016ba:	3601      	adds	r6, #1
 80016bc:	e7ee      	b.n	800169c <__libc_init_array+0xc>
 80016be:	f855 3b04 	ldr.w	r3, [r5], #4
 80016c2:	4798      	blx	r3
 80016c4:	3601      	adds	r6, #1
 80016c6:	e7f2      	b.n	80016ae <__libc_init_array+0x1e>
 80016c8:	0800171c 	.word	0x0800171c
 80016cc:	0800171c 	.word	0x0800171c
 80016d0:	0800171c 	.word	0x0800171c
 80016d4:	08001720 	.word	0x08001720

080016d8 <_init>:
 80016d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016da:	bf00      	nop
 80016dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016de:	bc08      	pop	{r3}
 80016e0:	469e      	mov	lr, r3
 80016e2:	4770      	bx	lr

080016e4 <_fini>:
 80016e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016e6:	bf00      	nop
 80016e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016ea:	bc08      	pop	{r3}
 80016ec:	469e      	mov	lr, r3
 80016ee:	4770      	bx	lr
