
stm-wheel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004520  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  0800462c  0800462c  0000562c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004738  08004738  00006070  2**0
                  CONTENTS
  4 .ARM          00000008  08004738  08004738  00005738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004740  08004740  00006070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004740  08004740  00005740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004744  08004744  00005744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08004748  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  20000070  080047b8  00006070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  080047b8  0000629c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009ae1  00000000  00000000  00006099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c25  00000000  00000000  0000fb7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e0  00000000  00000000  000117a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006bd  00000000  00000000  00012080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017f52  00000000  00000000  0001273d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a593  00000000  00000000  0002a68f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086861  00000000  00000000  00034c22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bb483  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cd8  00000000  00000000  000bb4c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000be1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08004614 	.word	0x08004614

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08004614 	.word	0x08004614

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b08a      	sub	sp, #40	@ 0x28
 8000160:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000162:	f000 fc81 	bl	8000a68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000166:	f000 f82d 	bl	80001c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016a:	f000 f8e3 	bl	8000334 <MX_GPIO_Init>
  MX_CAN_Init();
 800016e:	f000 f869 	bl	8000244 <MX_CAN_Init>
  MX_USART1_UART_Init();
 8000172:	f000 f8b5 	bl	80002e0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan);
 8000176:	480f      	ldr	r0, [pc, #60]	@ (80001b4 <main+0x58>)
 8000178:	f000 fec0 	bl	8000efc <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO1_MSG_PENDING);
 800017c:	2110      	movs	r1, #16
 800017e:	480d      	ldr	r0, [pc, #52]	@ (80001b4 <main+0x58>)
 8000180:	f001 f8f0 	bl	8001364 <HAL_CAN_ActivateNotification>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   // Turn LED off
 8000184:	2201      	movs	r2, #1
 8000186:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800018a:	480b      	ldr	r0, [pc, #44]	@ (80001b8 <main+0x5c>)
 800018c:	f001 fe82 	bl	8001e94 <HAL_GPIO_WritePin>
  while (1)
  {

	  int oscillated_value = oscillate_value();
 8000190:	f000 f944 	bl	800041c <oscillate_value>
 8000194:	6278      	str	r0, [r7, #36]	@ 0x24

	  char command[32];
	  snprintf(command, sizeof(command), "rpmbar.val=%d", gSteering);
 8000196:	4b09      	ldr	r3, [pc, #36]	@ (80001bc <main+0x60>)
 8000198:	681b      	ldr	r3, [r3, #0]
 800019a:	1d38      	adds	r0, r7, #4
 800019c:	4a08      	ldr	r2, [pc, #32]	@ (80001c0 <main+0x64>)
 800019e:	2120      	movs	r1, #32
 80001a0:	f003 f9e8 	bl	8003574 <sniprintf>

	  // Send the command to the Nextion display
	  send_to_nextion(command);
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	4618      	mov	r0, r3
 80001a8:	f000 f910 	bl	80003cc <send_to_nextion>

	  CAN_Transmit();
 80001ac:	f000 f95c 	bl	8000468 <CAN_Transmit>
  {
 80001b0:	bf00      	nop
 80001b2:	e7ed      	b.n	8000190 <main+0x34>
 80001b4:	2000008c 	.word	0x2000008c
 80001b8:	40011000 	.word	0x40011000
 80001bc:	20000120 	.word	0x20000120
 80001c0:	0800462c 	.word	0x0800462c

080001c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001c4:	b580      	push	{r7, lr}
 80001c6:	b090      	sub	sp, #64	@ 0x40
 80001c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ca:	f107 0318 	add.w	r3, r7, #24
 80001ce:	2228      	movs	r2, #40	@ 0x28
 80001d0:	2100      	movs	r1, #0
 80001d2:	4618      	mov	r0, r3
 80001d4:	f003 fada 	bl	800378c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d8:	1d3b      	adds	r3, r7, #4
 80001da:	2200      	movs	r2, #0
 80001dc:	601a      	str	r2, [r3, #0]
 80001de:	605a      	str	r2, [r3, #4]
 80001e0:	609a      	str	r2, [r3, #8]
 80001e2:	60da      	str	r2, [r3, #12]
 80001e4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001e6:	2302      	movs	r3, #2
 80001e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ea:	2301      	movs	r3, #1
 80001ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001ee:	2310      	movs	r3, #16
 80001f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001f2:	2302      	movs	r3, #2
 80001f4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001f6:	2300      	movs	r3, #0
 80001f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001fa:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80001fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000200:	f107 0318 	add.w	r3, r7, #24
 8000204:	4618      	mov	r0, r3
 8000206:	f001 fe5d 	bl	8001ec4 <HAL_RCC_OscConfig>
 800020a:	4603      	mov	r3, r0
 800020c:	2b00      	cmp	r3, #0
 800020e:	d001      	beq.n	8000214 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000210:	f000 fa08 	bl	8000624 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000214:	230f      	movs	r3, #15
 8000216:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000218:	2302      	movs	r3, #2
 800021a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800021c:	2300      	movs	r3, #0
 800021e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000220:	2300      	movs	r3, #0
 8000222:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000224:	2300      	movs	r3, #0
 8000226:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000228:	1d3b      	adds	r3, r7, #4
 800022a:	2101      	movs	r1, #1
 800022c:	4618      	mov	r0, r3
 800022e:	f002 f8cb 	bl	80023c8 <HAL_RCC_ClockConfig>
 8000232:	4603      	mov	r3, r0
 8000234:	2b00      	cmp	r3, #0
 8000236:	d001      	beq.n	800023c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000238:	f000 f9f4 	bl	8000624 <Error_Handler>
  }
}
 800023c:	bf00      	nop
 800023e:	3740      	adds	r7, #64	@ 0x40
 8000240:	46bd      	mov	sp, r7
 8000242:	bd80      	pop	{r7, pc}

08000244 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b08a      	sub	sp, #40	@ 0x28
 8000248:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 800024a:	4b23      	ldr	r3, [pc, #140]	@ (80002d8 <MX_CAN_Init+0x94>)
 800024c:	4a23      	ldr	r2, [pc, #140]	@ (80002dc <MX_CAN_Init+0x98>)
 800024e:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 3;
 8000250:	4b21      	ldr	r3, [pc, #132]	@ (80002d8 <MX_CAN_Init+0x94>)
 8000252:	2203      	movs	r2, #3
 8000254:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000256:	4b20      	ldr	r3, [pc, #128]	@ (80002d8 <MX_CAN_Init+0x94>)
 8000258:	2200      	movs	r2, #0
 800025a:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800025c:	4b1e      	ldr	r3, [pc, #120]	@ (80002d8 <MX_CAN_Init+0x94>)
 800025e:	2200      	movs	r2, #0
 8000260:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_8TQ;
 8000262:	4b1d      	ldr	r3, [pc, #116]	@ (80002d8 <MX_CAN_Init+0x94>)
 8000264:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8000268:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 800026a:	4b1b      	ldr	r3, [pc, #108]	@ (80002d8 <MX_CAN_Init+0x94>)
 800026c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000270:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000272:	4b19      	ldr	r3, [pc, #100]	@ (80002d8 <MX_CAN_Init+0x94>)
 8000274:	2200      	movs	r2, #0
 8000276:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000278:	4b17      	ldr	r3, [pc, #92]	@ (80002d8 <MX_CAN_Init+0x94>)
 800027a:	2200      	movs	r2, #0
 800027c:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800027e:	4b16      	ldr	r3, [pc, #88]	@ (80002d8 <MX_CAN_Init+0x94>)
 8000280:	2200      	movs	r2, #0
 8000282:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000284:	4b14      	ldr	r3, [pc, #80]	@ (80002d8 <MX_CAN_Init+0x94>)
 8000286:	2200      	movs	r2, #0
 8000288:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800028a:	4b13      	ldr	r3, [pc, #76]	@ (80002d8 <MX_CAN_Init+0x94>)
 800028c:	2200      	movs	r2, #0
 800028e:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000290:	4b11      	ldr	r3, [pc, #68]	@ (80002d8 <MX_CAN_Init+0x94>)
 8000292:	2200      	movs	r2, #0
 8000294:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000296:	4810      	ldr	r0, [pc, #64]	@ (80002d8 <MX_CAN_Init+0x94>)
 8000298:	f000 fc6c 	bl	8000b74 <HAL_CAN_Init>
 800029c:	4603      	mov	r3, r0
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d001      	beq.n	80002a6 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 80002a2:	f000 f9bf 	bl	8000624 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef filterConfig;

  filterConfig.FilterBank = 0;
 80002a6:	2300      	movs	r3, #0
 80002a8:	617b      	str	r3, [r7, #20]
  filterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80002aa:	2300      	movs	r3, #0
 80002ac:	61bb      	str	r3, [r7, #24]
  filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80002ae:	2301      	movs	r3, #1
 80002b0:	61fb      	str	r3, [r7, #28]
  filterConfig.FilterIdHigh = 0x100 << 5;       // Accept all IDs
 80002b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80002b6:	603b      	str	r3, [r7, #0]
  filterConfig.FilterMaskIdHigh = 0x7FF << 5;;   // Accept all IDs
 80002b8:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80002bc:	60bb      	str	r3, [r7, #8]
  filterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;  // Assign to FIFO 1
 80002be:	2301      	movs	r3, #1
 80002c0:	613b      	str	r3, [r7, #16]
  filterConfig.FilterActivation = ENABLE;
 80002c2:	2301      	movs	r3, #1
 80002c4:	623b      	str	r3, [r7, #32]

  HAL_CAN_ConfigFilter(&hcan, &filterConfig);
 80002c6:	463b      	mov	r3, r7
 80002c8:	4619      	mov	r1, r3
 80002ca:	4803      	ldr	r0, [pc, #12]	@ (80002d8 <MX_CAN_Init+0x94>)
 80002cc:	f000 fd4d 	bl	8000d6a <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN_Init 2 */

}
 80002d0:	bf00      	nop
 80002d2:	3728      	adds	r7, #40	@ 0x28
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	2000008c 	.word	0x2000008c
 80002dc:	40006400 	.word	0x40006400

080002e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002e4:	4b11      	ldr	r3, [pc, #68]	@ (800032c <MX_USART1_UART_Init+0x4c>)
 80002e6:	4a12      	ldr	r2, [pc, #72]	@ (8000330 <MX_USART1_UART_Init+0x50>)
 80002e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80002ea:	4b10      	ldr	r3, [pc, #64]	@ (800032c <MX_USART1_UART_Init+0x4c>)
 80002ec:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80002f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002f2:	4b0e      	ldr	r3, [pc, #56]	@ (800032c <MX_USART1_UART_Init+0x4c>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002f8:	4b0c      	ldr	r3, [pc, #48]	@ (800032c <MX_USART1_UART_Init+0x4c>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002fe:	4b0b      	ldr	r3, [pc, #44]	@ (800032c <MX_USART1_UART_Init+0x4c>)
 8000300:	2200      	movs	r2, #0
 8000302:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000304:	4b09      	ldr	r3, [pc, #36]	@ (800032c <MX_USART1_UART_Init+0x4c>)
 8000306:	220c      	movs	r2, #12
 8000308:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800030a:	4b08      	ldr	r3, [pc, #32]	@ (800032c <MX_USART1_UART_Init+0x4c>)
 800030c:	2200      	movs	r2, #0
 800030e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000310:	4b06      	ldr	r3, [pc, #24]	@ (800032c <MX_USART1_UART_Init+0x4c>)
 8000312:	2200      	movs	r2, #0
 8000314:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000316:	4805      	ldr	r0, [pc, #20]	@ (800032c <MX_USART1_UART_Init+0x4c>)
 8000318:	f002 f9e4 	bl	80026e4 <HAL_UART_Init>
 800031c:	4603      	mov	r3, r0
 800031e:	2b00      	cmp	r3, #0
 8000320:	d001      	beq.n	8000326 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000322:	f000 f97f 	bl	8000624 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000326:	bf00      	nop
 8000328:	bd80      	pop	{r7, pc}
 800032a:	bf00      	nop
 800032c:	200000b4 	.word	0x200000b4
 8000330:	40013800 	.word	0x40013800

08000334 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b088      	sub	sp, #32
 8000338:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800033a:	f107 0310 	add.w	r3, r7, #16
 800033e:	2200      	movs	r2, #0
 8000340:	601a      	str	r2, [r3, #0]
 8000342:	605a      	str	r2, [r3, #4]
 8000344:	609a      	str	r2, [r3, #8]
 8000346:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000348:	4b1e      	ldr	r3, [pc, #120]	@ (80003c4 <MX_GPIO_Init+0x90>)
 800034a:	699b      	ldr	r3, [r3, #24]
 800034c:	4a1d      	ldr	r2, [pc, #116]	@ (80003c4 <MX_GPIO_Init+0x90>)
 800034e:	f043 0310 	orr.w	r3, r3, #16
 8000352:	6193      	str	r3, [r2, #24]
 8000354:	4b1b      	ldr	r3, [pc, #108]	@ (80003c4 <MX_GPIO_Init+0x90>)
 8000356:	699b      	ldr	r3, [r3, #24]
 8000358:	f003 0310 	and.w	r3, r3, #16
 800035c:	60fb      	str	r3, [r7, #12]
 800035e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000360:	4b18      	ldr	r3, [pc, #96]	@ (80003c4 <MX_GPIO_Init+0x90>)
 8000362:	699b      	ldr	r3, [r3, #24]
 8000364:	4a17      	ldr	r2, [pc, #92]	@ (80003c4 <MX_GPIO_Init+0x90>)
 8000366:	f043 0320 	orr.w	r3, r3, #32
 800036a:	6193      	str	r3, [r2, #24]
 800036c:	4b15      	ldr	r3, [pc, #84]	@ (80003c4 <MX_GPIO_Init+0x90>)
 800036e:	699b      	ldr	r3, [r3, #24]
 8000370:	f003 0320 	and.w	r3, r3, #32
 8000374:	60bb      	str	r3, [r7, #8]
 8000376:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000378:	4b12      	ldr	r3, [pc, #72]	@ (80003c4 <MX_GPIO_Init+0x90>)
 800037a:	699b      	ldr	r3, [r3, #24]
 800037c:	4a11      	ldr	r2, [pc, #68]	@ (80003c4 <MX_GPIO_Init+0x90>)
 800037e:	f043 0304 	orr.w	r3, r3, #4
 8000382:	6193      	str	r3, [r2, #24]
 8000384:	4b0f      	ldr	r3, [pc, #60]	@ (80003c4 <MX_GPIO_Init+0x90>)
 8000386:	699b      	ldr	r3, [r3, #24]
 8000388:	f003 0304 	and.w	r3, r3, #4
 800038c:	607b      	str	r3, [r7, #4]
 800038e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000390:	2200      	movs	r2, #0
 8000392:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000396:	480c      	ldr	r0, [pc, #48]	@ (80003c8 <MX_GPIO_Init+0x94>)
 8000398:	f001 fd7c 	bl	8001e94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800039c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80003a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a2:	2301      	movs	r3, #1
 80003a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003a6:	2300      	movs	r3, #0
 80003a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003aa:	2302      	movs	r3, #2
 80003ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003ae:	f107 0310 	add.w	r3, r7, #16
 80003b2:	4619      	mov	r1, r3
 80003b4:	4804      	ldr	r0, [pc, #16]	@ (80003c8 <MX_GPIO_Init+0x94>)
 80003b6:	f001 fbe9 	bl	8001b8c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80003ba:	bf00      	nop
 80003bc:	3720      	adds	r7, #32
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	40021000 	.word	0x40021000
 80003c8:	40011000 	.word	0x40011000

080003cc <send_to_nextion>:
}

/*
 * NEXTION UART FUNCTIONS
 */
void send_to_nextion(const char *command) {
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
	// Send the command string
	HAL_UART_Transmit(&huart1, (uint8_t *)command, strlen(command), HAL_MAX_DELAY);
 80003d4:	6878      	ldr	r0, [r7, #4]
 80003d6:	f7ff feb9 	bl	800014c <strlen>
 80003da:	4603      	mov	r3, r0
 80003dc:	b29a      	uxth	r2, r3
 80003de:	f04f 33ff 	mov.w	r3, #4294967295
 80003e2:	6879      	ldr	r1, [r7, #4]
 80003e4:	480b      	ldr	r0, [pc, #44]	@ (8000414 <send_to_nextion+0x48>)
 80003e6:	f002 f9cd 	bl	8002784 <HAL_UART_Transmit>

	// Send the termination bytes (0xFF 0xFF 0xFF)
	uint8_t termination_bytes[3] = {0xFF, 0xFF, 0xFF};
 80003ea:	4a0b      	ldr	r2, [pc, #44]	@ (8000418 <send_to_nextion+0x4c>)
 80003ec:	f107 030c 	add.w	r3, r7, #12
 80003f0:	6812      	ldr	r2, [r2, #0]
 80003f2:	4611      	mov	r1, r2
 80003f4:	8019      	strh	r1, [r3, #0]
 80003f6:	3302      	adds	r3, #2
 80003f8:	0c12      	lsrs	r2, r2, #16
 80003fa:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, termination_bytes, sizeof(termination_bytes), HAL_MAX_DELAY);
 80003fc:	f107 010c 	add.w	r1, r7, #12
 8000400:	f04f 33ff 	mov.w	r3, #4294967295
 8000404:	2203      	movs	r2, #3
 8000406:	4803      	ldr	r0, [pc, #12]	@ (8000414 <send_to_nextion+0x48>)
 8000408:	f002 f9bc 	bl	8002784 <HAL_UART_Transmit>
}
 800040c:	bf00      	nop
 800040e:	3710      	adds	r7, #16
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}
 8000414:	200000b4 	.word	0x200000b4
 8000418:	0800463c 	.word	0x0800463c

0800041c <oscillate_value>:

int oscillate_value() {
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
    // Update value based on direction
    value += direction * step;
 8000420:	4b0e      	ldr	r3, [pc, #56]	@ (800045c <oscillate_value+0x40>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	4a0e      	ldr	r2, [pc, #56]	@ (8000460 <oscillate_value+0x44>)
 8000426:	6812      	ldr	r2, [r2, #0]
 8000428:	fb03 f202 	mul.w	r2, r3, r2
 800042c:	4b0d      	ldr	r3, [pc, #52]	@ (8000464 <oscillate_value+0x48>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	4413      	add	r3, r2
 8000432:	4a0c      	ldr	r2, [pc, #48]	@ (8000464 <oscillate_value+0x48>)
 8000434:	6013      	str	r3, [r2, #0]

    // Reverse direction at boundaries
    if (value >= 100 || value <= 0) {
 8000436:	4b0b      	ldr	r3, [pc, #44]	@ (8000464 <oscillate_value+0x48>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	2b63      	cmp	r3, #99	@ 0x63
 800043c:	dc03      	bgt.n	8000446 <oscillate_value+0x2a>
 800043e:	4b09      	ldr	r3, [pc, #36]	@ (8000464 <oscillate_value+0x48>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	2b00      	cmp	r3, #0
 8000444:	dc04      	bgt.n	8000450 <oscillate_value+0x34>
        direction *= -1;
 8000446:	4b05      	ldr	r3, [pc, #20]	@ (800045c <oscillate_value+0x40>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	425b      	negs	r3, r3
 800044c:	4a03      	ldr	r2, [pc, #12]	@ (800045c <oscillate_value+0x40>)
 800044e:	6013      	str	r3, [r2, #0]
    }

    return value;
 8000450:	4b04      	ldr	r3, [pc, #16]	@ (8000464 <oscillate_value+0x48>)
 8000452:	681b      	ldr	r3, [r3, #0]
}
 8000454:	4618      	mov	r0, r3
 8000456:	46bd      	mov	sp, r7
 8000458:	bc80      	pop	{r7}
 800045a:	4770      	bx	lr
 800045c:	20000000 	.word	0x20000000
 8000460:	20000004 	.word	0x20000004
 8000464:	2000011c 	.word	0x2000011c

08000468 <CAN_Transmit>:
//		uint32_t error = HAL_CAN_GetError(&hcan);
//		printf("CAN Error Code: 0x%08lx\n", error);
//	}
//}

void CAN_Transmit() {
 8000468:	b580      	push	{r7, lr}
 800046a:	b092      	sub	sp, #72	@ 0x48
 800046c:	af00      	add	r7, sp, #0
	CAN_TxHeaderTypeDef TxHeader;
	uint32_t TxMailbox;

	// Create a telemetry_packet instance and initialize its fields
	user_input_data_t dataToSend;
	dataToSend.buttons = 0x0F0F;         // Example: Buttons pressed
 800046e:	f640 730f 	movw	r3, #3855	@ 0xf0f
 8000472:	813b      	strh	r3, [r7, #8]
	dataToSend.hall_analog_1 = 100;      // Example: Hall sensor 1 value
 8000474:	2364      	movs	r3, #100	@ 0x64
 8000476:	72bb      	strb	r3, [r7, #10]
	dataToSend.hall_analog_2 = 200;      // Example: Hall sensor 2 value
 8000478:	23c8      	movs	r3, #200	@ 0xc8
 800047a:	72fb      	strb	r3, [r7, #11]
	dataToSend.encoder_1 = 1000;         // Example: Encoder 1 value
 800047c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000480:	81bb      	strh	r3, [r7, #12]
	dataToSend.encoder_2 = -2000;        // Example: Encoder 2 value
 8000482:	f64f 0330 	movw	r3, #63536	@ 0xf830
 8000486:	81fb      	strh	r3, [r7, #14]
	dataToSend.encoder_3 = 5000;         // Example: Encoder 3 value
 8000488:	f241 3388 	movw	r3, #5000	@ 0x1388
 800048c:	823b      	strh	r3, [r7, #16]

	uint8_t* rawData = (uint8_t*)&dataToSend;
 800048e:	f107 0308 	add.w	r3, r7, #8
 8000492:	643b      	str	r3, [r7, #64]	@ 0x40

	// Initialize CAN Header
	TxHeader.StdId = 0x101;           // CAN ID for the message
 8000494:	f240 1301 	movw	r3, #257	@ 0x101
 8000498:	61bb      	str	r3, [r7, #24]
	TxHeader.ExtId = 0;
 800049a:	2300      	movs	r3, #0
 800049c:	61fb      	str	r3, [r7, #28]
	TxHeader.IDE = CAN_ID_STD;        // Use Standard ID
 800049e:	2300      	movs	r3, #0
 80004a0:	623b      	str	r3, [r7, #32]
	TxHeader.RTR = CAN_RTR_DATA;      // Data frame
 80004a2:	2300      	movs	r3, #0
 80004a4:	627b      	str	r3, [r7, #36]	@ 0x24
	TxHeader.DLC = 8;                 // Maximum data length for each CAN frame
 80004a6:	2308      	movs	r3, #8
 80004a8:	62bb      	str	r3, [r7, #40]	@ 0x28

	uint8_t frameData[8];             // Temporary buffer for each CAN frame

	// Calculate the size of the telemetry_packet struct
	int totalSize = sizeof(user_input_data_t);
 80004aa:	230a      	movs	r3, #10
 80004ac:	63fb      	str	r3, [r7, #60]	@ 0x3c

	// Split the telemetry_packet into CAN frames
	for (int i = 0; i < totalSize; i += 8) {
 80004ae:	2300      	movs	r3, #0
 80004b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80004b2:	e044      	b.n	800053e <CAN_Transmit+0xd6>
	    // Calculate the size of the current chunk (for the last frame)
	    int chunkSize = (totalSize - i >= 8) ? 8 : (totalSize - i);
 80004b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80004b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80004b8:	1ad3      	subs	r3, r2, r3
 80004ba:	2b08      	cmp	r3, #8
 80004bc:	bfa8      	it	ge
 80004be:	2308      	movge	r3, #8
 80004c0:	63bb      	str	r3, [r7, #56]	@ 0x38

	    // Copy the next chunk of data into the frame buffer
	    memcpy(frameData, &rawData[i], chunkSize);
 80004c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80004c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80004c6:	18d1      	adds	r1, r2, r3
 80004c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80004ca:	463b      	mov	r3, r7
 80004cc:	4618      	mov	r0, r3
 80004ce:	f003 f9d8 	bl	8003882 <memcpy>

	    // Adjust DLC for the last frame
	    TxHeader.DLC = chunkSize;
 80004d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80004d4:	62bb      	str	r3, [r7, #40]	@ 0x28

	    HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(&hcan, &TxHeader, frameData, &TxMailbox);
 80004d6:	f107 0314 	add.w	r3, r7, #20
 80004da:	463a      	mov	r2, r7
 80004dc:	f107 0118 	add.w	r1, r7, #24
 80004e0:	481b      	ldr	r0, [pc, #108]	@ (8000550 <CAN_Transmit+0xe8>)
 80004e2:	f000 fd4f 	bl	8000f84 <HAL_CAN_AddTxMessage>
 80004e6:	4603      	mov	r3, r0
 80004e8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    if (status != HAL_OK) {
 80004ec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d01e      	beq.n	8000532 <CAN_Transmit+0xca>
	        // Inspect the error
	        if (status == HAL_ERROR) {
 80004f4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80004f8:	2b01      	cmp	r3, #1
 80004fa:	d103      	bne.n	8000504 <CAN_Transmit+0x9c>
	            printf("HAL_CAN_AddTxMessage failed: HAL_ERROR\n");
 80004fc:	4815      	ldr	r0, [pc, #84]	@ (8000554 <CAN_Transmit+0xec>)
 80004fe:	f003 f831 	bl	8003564 <puts>
 8000502:	e00e      	b.n	8000522 <CAN_Transmit+0xba>
	        } else if (status == HAL_BUSY) {
 8000504:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000508:	2b02      	cmp	r3, #2
 800050a:	d103      	bne.n	8000514 <CAN_Transmit+0xac>
	            printf("HAL_CAN_AddTxMessage failed: HAL_BUSY\n");
 800050c:	4812      	ldr	r0, [pc, #72]	@ (8000558 <CAN_Transmit+0xf0>)
 800050e:	f003 f829 	bl	8003564 <puts>
 8000512:	e006      	b.n	8000522 <CAN_Transmit+0xba>
	        } else if (status == HAL_TIMEOUT) {
 8000514:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000518:	2b03      	cmp	r3, #3
 800051a:	d102      	bne.n	8000522 <CAN_Transmit+0xba>
	            printf("HAL_CAN_AddTxMessage failed: HAL_TIMEOUT\n");
 800051c:	480f      	ldr	r0, [pc, #60]	@ (800055c <CAN_Transmit+0xf4>)
 800051e:	f003 f821 	bl	8003564 <puts>
	        }

	        // Optionally log the state of CAN error counters
	        uint32_t error = HAL_CAN_GetError(&hcan);
 8000522:	480b      	ldr	r0, [pc, #44]	@ (8000550 <CAN_Transmit+0xe8>)
 8000524:	f001 f966 	bl	80017f4 <HAL_CAN_GetError>
 8000528:	6338      	str	r0, [r7, #48]	@ 0x30
	        printf("CAN Error Code: 0x%08lx\n", error); // Only if you decide to stop execution
 800052a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800052c:	480c      	ldr	r0, [pc, #48]	@ (8000560 <CAN_Transmit+0xf8>)
 800052e:	f002 ffb1 	bl	8003494 <iprintf>
	    }
	    HAL_Delay(1);
 8000532:	2001      	movs	r0, #1
 8000534:	f000 fafa 	bl	8000b2c <HAL_Delay>
	for (int i = 0; i < totalSize; i += 8) {
 8000538:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800053a:	3308      	adds	r3, #8
 800053c:	647b      	str	r3, [r7, #68]	@ 0x44
 800053e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000540:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000542:	429a      	cmp	r2, r3
 8000544:	dbb6      	blt.n	80004b4 <CAN_Transmit+0x4c>
	}
}
 8000546:	bf00      	nop
 8000548:	bf00      	nop
 800054a:	3748      	adds	r7, #72	@ 0x48
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	2000008c 	.word	0x2000008c
 8000554:	08004640 	.word	0x08004640
 8000558:	08004668 	.word	0x08004668
 800055c:	08004690 	.word	0x08004690
 8000560:	080046bc 	.word	0x080046bc

08000564 <HAL_CAN_RxFifo1MsgPendingCallback>:

// CAN receive interrupt callback
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000564:	b5b0      	push	{r4, r5, r7, lr}
 8000566:	b08c      	sub	sp, #48	@ 0x30
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rxHeader;
    uint8_t rxData[8]; // Max CAN frame size is 8 bytes

    // Receive the message
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &rxHeader, rxData) == HAL_OK) {
 800056c:	f107 0308 	add.w	r3, r7, #8
 8000570:	f107 0210 	add.w	r2, r7, #16
 8000574:	2101      	movs	r1, #1
 8000576:	6878      	ldr	r0, [r7, #4]
 8000578:	f000 fdd3 	bl	8001122 <HAL_CAN_GetRxMessage>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d135      	bne.n	80005ee <HAL_CAN_RxFifo1MsgPendingCallback+0x8a>
    	 // Check if the message ID matches 0x100
		if (rxHeader.StdId == 0x100) {
 8000582:	693b      	ldr	r3, [r7, #16]
 8000584:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000588:	d131      	bne.n	80005ee <HAL_CAN_RxFifo1MsgPendingCallback+0x8a>
			static uint8_t buffer[sizeof(telemetry_packet)];
			static uint8_t offset = 0;

			// Copy received data into buffer
			uint8_t bytesToCopy = (rxHeader.DLC < sizeof(telemetry_packet) - offset) ? rxHeader.DLC : sizeof(telemetry_packet) - offset;
 800058a:	4b1b      	ldr	r3, [pc, #108]	@ (80005f8 <HAL_CAN_RxFifo1MsgPendingCallback+0x94>)
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	f1c3 0220 	rsb	r2, r3, #32
 8000592:	6a3b      	ldr	r3, [r7, #32]
 8000594:	4293      	cmp	r3, r2
 8000596:	bf28      	it	cs
 8000598:	4613      	movcs	r3, r2
 800059a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			memcpy(&buffer[offset], rxData, bytesToCopy);
 800059e:	4b16      	ldr	r3, [pc, #88]	@ (80005f8 <HAL_CAN_RxFifo1MsgPendingCallback+0x94>)
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	461a      	mov	r2, r3
 80005a4:	4b15      	ldr	r3, [pc, #84]	@ (80005fc <HAL_CAN_RxFifo1MsgPendingCallback+0x98>)
 80005a6:	4413      	add	r3, r2
 80005a8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80005ac:	f107 0108 	add.w	r1, r7, #8
 80005b0:	4618      	mov	r0, r3
 80005b2:	f003 f966 	bl	8003882 <memcpy>
			offset += bytesToCopy;
 80005b6:	4b10      	ldr	r3, [pc, #64]	@ (80005f8 <HAL_CAN_RxFifo1MsgPendingCallback+0x94>)
 80005b8:	781a      	ldrb	r2, [r3, #0]
 80005ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80005be:	4413      	add	r3, r2
 80005c0:	b2da      	uxtb	r2, r3
 80005c2:	4b0d      	ldr	r3, [pc, #52]	@ (80005f8 <HAL_CAN_RxFifo1MsgPendingCallback+0x94>)
 80005c4:	701a      	strb	r2, [r3, #0]

			// Check if the entire packet has been received
			if (offset >= sizeof(telemetry_packet)) {
 80005c6:	4b0c      	ldr	r3, [pc, #48]	@ (80005f8 <HAL_CAN_RxFifo1MsgPendingCallback+0x94>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b1f      	cmp	r3, #31
 80005cc:	d90f      	bls.n	80005ee <HAL_CAN_RxFifo1MsgPendingCallback+0x8a>
				// Copy buffer into the telemetry_packet struct
				memcpy(&gReceivedTelemetry, buffer, sizeof(telemetry_packet));
 80005ce:	4a0c      	ldr	r2, [pc, #48]	@ (8000600 <HAL_CAN_RxFifo1MsgPendingCallback+0x9c>)
 80005d0:	4b0a      	ldr	r3, [pc, #40]	@ (80005fc <HAL_CAN_RxFifo1MsgPendingCallback+0x98>)
 80005d2:	4614      	mov	r4, r2
 80005d4:	461d      	mov	r5, r3
 80005d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005da:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80005de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				offset = 0; // Reset offset for the next packet
 80005e2:	4b05      	ldr	r3, [pc, #20]	@ (80005f8 <HAL_CAN_RxFifo1MsgPendingCallback+0x94>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	701a      	strb	r2, [r3, #0]

				// Process the received telemetry data
				ProcessTelemetryData(&gReceivedTelemetry);
 80005e8:	4805      	ldr	r0, [pc, #20]	@ (8000600 <HAL_CAN_RxFifo1MsgPendingCallback+0x9c>)
 80005ea:	f000 f80b 	bl	8000604 <ProcessTelemetryData>
			}
		}
    }
}
 80005ee:	bf00      	nop
 80005f0:	3730      	adds	r7, #48	@ 0x30
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bdb0      	pop	{r4, r5, r7, pc}
 80005f6:	bf00      	nop
 80005f8:	20000124 	.word	0x20000124
 80005fc:	20000128 	.word	0x20000128
 8000600:	200000fc 	.word	0x200000fc

08000604 <ProcessTelemetryData>:

void ProcessTelemetryData(const telemetry_packet *data) {
 8000604:	b480      	push	{r7}
 8000606:	b083      	sub	sp, #12
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
    // Example: Log or handle telemetry values
    gSteering = data->tSpeedKmh;
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	689b      	ldr	r3, [r3, #8]
 8000610:	4a03      	ldr	r2, [pc, #12]	@ (8000620 <ProcessTelemetryData+0x1c>)
 8000612:	6013      	str	r3, [r2, #0]


    // Handle the telemetry data as needed
    // For example, update a display, store in memory, or take action
}
 8000614:	bf00      	nop
 8000616:	370c      	adds	r7, #12
 8000618:	46bd      	mov	sp, r7
 800061a:	bc80      	pop	{r7}
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	20000120 	.word	0x20000120

08000624 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000628:	b672      	cpsid	i
}
 800062a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800062c:	bf00      	nop
 800062e:	e7fd      	b.n	800062c <Error_Handler+0x8>

08000630 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000630:	b480      	push	{r7}
 8000632:	b085      	sub	sp, #20
 8000634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000636:	4b15      	ldr	r3, [pc, #84]	@ (800068c <HAL_MspInit+0x5c>)
 8000638:	699b      	ldr	r3, [r3, #24]
 800063a:	4a14      	ldr	r2, [pc, #80]	@ (800068c <HAL_MspInit+0x5c>)
 800063c:	f043 0301 	orr.w	r3, r3, #1
 8000640:	6193      	str	r3, [r2, #24]
 8000642:	4b12      	ldr	r3, [pc, #72]	@ (800068c <HAL_MspInit+0x5c>)
 8000644:	699b      	ldr	r3, [r3, #24]
 8000646:	f003 0301 	and.w	r3, r3, #1
 800064a:	60bb      	str	r3, [r7, #8]
 800064c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800064e:	4b0f      	ldr	r3, [pc, #60]	@ (800068c <HAL_MspInit+0x5c>)
 8000650:	69db      	ldr	r3, [r3, #28]
 8000652:	4a0e      	ldr	r2, [pc, #56]	@ (800068c <HAL_MspInit+0x5c>)
 8000654:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000658:	61d3      	str	r3, [r2, #28]
 800065a:	4b0c      	ldr	r3, [pc, #48]	@ (800068c <HAL_MspInit+0x5c>)
 800065c:	69db      	ldr	r3, [r3, #28]
 800065e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000662:	607b      	str	r3, [r7, #4]
 8000664:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000666:	4b0a      	ldr	r3, [pc, #40]	@ (8000690 <HAL_MspInit+0x60>)
 8000668:	685b      	ldr	r3, [r3, #4]
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000672:	60fb      	str	r3, [r7, #12]
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800067a:	60fb      	str	r3, [r7, #12]
 800067c:	4a04      	ldr	r2, [pc, #16]	@ (8000690 <HAL_MspInit+0x60>)
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000682:	bf00      	nop
 8000684:	3714      	adds	r7, #20
 8000686:	46bd      	mov	sp, r7
 8000688:	bc80      	pop	{r7}
 800068a:	4770      	bx	lr
 800068c:	40021000 	.word	0x40021000
 8000690:	40010000 	.word	0x40010000

08000694 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b088      	sub	sp, #32
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069c:	f107 0310 	add.w	r3, r7, #16
 80006a0:	2200      	movs	r2, #0
 80006a2:	601a      	str	r2, [r3, #0]
 80006a4:	605a      	str	r2, [r3, #4]
 80006a6:	609a      	str	r2, [r3, #8]
 80006a8:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	4a2c      	ldr	r2, [pc, #176]	@ (8000760 <HAL_CAN_MspInit+0xcc>)
 80006b0:	4293      	cmp	r3, r2
 80006b2:	d151      	bne.n	8000758 <HAL_CAN_MspInit+0xc4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80006b4:	4b2b      	ldr	r3, [pc, #172]	@ (8000764 <HAL_CAN_MspInit+0xd0>)
 80006b6:	69db      	ldr	r3, [r3, #28]
 80006b8:	4a2a      	ldr	r2, [pc, #168]	@ (8000764 <HAL_CAN_MspInit+0xd0>)
 80006ba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80006be:	61d3      	str	r3, [r2, #28]
 80006c0:	4b28      	ldr	r3, [pc, #160]	@ (8000764 <HAL_CAN_MspInit+0xd0>)
 80006c2:	69db      	ldr	r3, [r3, #28]
 80006c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80006c8:	60fb      	str	r3, [r7, #12]
 80006ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006cc:	4b25      	ldr	r3, [pc, #148]	@ (8000764 <HAL_CAN_MspInit+0xd0>)
 80006ce:	699b      	ldr	r3, [r3, #24]
 80006d0:	4a24      	ldr	r2, [pc, #144]	@ (8000764 <HAL_CAN_MspInit+0xd0>)
 80006d2:	f043 0304 	orr.w	r3, r3, #4
 80006d6:	6193      	str	r3, [r2, #24]
 80006d8:	4b22      	ldr	r3, [pc, #136]	@ (8000764 <HAL_CAN_MspInit+0xd0>)
 80006da:	699b      	ldr	r3, [r3, #24]
 80006dc:	f003 0304 	and.w	r3, r3, #4
 80006e0:	60bb      	str	r3, [r7, #8]
 80006e2:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80006e4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ea:	2300      	movs	r3, #0
 80006ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006ee:	2301      	movs	r3, #1
 80006f0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f2:	f107 0310 	add.w	r3, r7, #16
 80006f6:	4619      	mov	r1, r3
 80006f8:	481b      	ldr	r0, [pc, #108]	@ (8000768 <HAL_CAN_MspInit+0xd4>)
 80006fa:	f001 fa47 	bl	8001b8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80006fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000702:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000704:	2302      	movs	r3, #2
 8000706:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000708:	2303      	movs	r3, #3
 800070a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800070c:	f107 0310 	add.w	r3, r7, #16
 8000710:	4619      	mov	r1, r3
 8000712:	4815      	ldr	r0, [pc, #84]	@ (8000768 <HAL_CAN_MspInit+0xd4>)
 8000714:	f001 fa3a 	bl	8001b8c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8000718:	2200      	movs	r2, #0
 800071a:	2100      	movs	r1, #0
 800071c:	2013      	movs	r0, #19
 800071e:	f001 f94c 	bl	80019ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8000722:	2013      	movs	r0, #19
 8000724:	f001 f965 	bl	80019f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000728:	2200      	movs	r2, #0
 800072a:	2100      	movs	r1, #0
 800072c:	2014      	movs	r0, #20
 800072e:	f001 f944 	bl	80019ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000732:	2014      	movs	r0, #20
 8000734:	f001 f95d 	bl	80019f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000738:	2200      	movs	r2, #0
 800073a:	2100      	movs	r1, #0
 800073c:	2015      	movs	r0, #21
 800073e:	f001 f93c 	bl	80019ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000742:	2015      	movs	r0, #21
 8000744:	f001 f955 	bl	80019f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8000748:	2200      	movs	r2, #0
 800074a:	2100      	movs	r1, #0
 800074c:	2016      	movs	r0, #22
 800074e:	f001 f934 	bl	80019ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8000752:	2016      	movs	r0, #22
 8000754:	f001 f94d 	bl	80019f2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000758:	bf00      	nop
 800075a:	3720      	adds	r7, #32
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	40006400 	.word	0x40006400
 8000764:	40021000 	.word	0x40021000
 8000768:	40010800 	.word	0x40010800

0800076c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b088      	sub	sp, #32
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000774:	f107 0310 	add.w	r3, r7, #16
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]
 800077e:	609a      	str	r2, [r3, #8]
 8000780:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4a20      	ldr	r2, [pc, #128]	@ (8000808 <HAL_UART_MspInit+0x9c>)
 8000788:	4293      	cmp	r3, r2
 800078a:	d139      	bne.n	8000800 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800078c:	4b1f      	ldr	r3, [pc, #124]	@ (800080c <HAL_UART_MspInit+0xa0>)
 800078e:	699b      	ldr	r3, [r3, #24]
 8000790:	4a1e      	ldr	r2, [pc, #120]	@ (800080c <HAL_UART_MspInit+0xa0>)
 8000792:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000796:	6193      	str	r3, [r2, #24]
 8000798:	4b1c      	ldr	r3, [pc, #112]	@ (800080c <HAL_UART_MspInit+0xa0>)
 800079a:	699b      	ldr	r3, [r3, #24]
 800079c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a4:	4b19      	ldr	r3, [pc, #100]	@ (800080c <HAL_UART_MspInit+0xa0>)
 80007a6:	699b      	ldr	r3, [r3, #24]
 80007a8:	4a18      	ldr	r2, [pc, #96]	@ (800080c <HAL_UART_MspInit+0xa0>)
 80007aa:	f043 0304 	orr.w	r3, r3, #4
 80007ae:	6193      	str	r3, [r2, #24]
 80007b0:	4b16      	ldr	r3, [pc, #88]	@ (800080c <HAL_UART_MspInit+0xa0>)
 80007b2:	699b      	ldr	r3, [r3, #24]
 80007b4:	f003 0304 	and.w	r3, r3, #4
 80007b8:	60bb      	str	r3, [r7, #8]
 80007ba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80007bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80007c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c2:	2302      	movs	r3, #2
 80007c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007c6:	2303      	movs	r3, #3
 80007c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ca:	f107 0310 	add.w	r3, r7, #16
 80007ce:	4619      	mov	r1, r3
 80007d0:	480f      	ldr	r0, [pc, #60]	@ (8000810 <HAL_UART_MspInit+0xa4>)
 80007d2:	f001 f9db 	bl	8001b8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e0:	2300      	movs	r3, #0
 80007e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e4:	f107 0310 	add.w	r3, r7, #16
 80007e8:	4619      	mov	r1, r3
 80007ea:	4809      	ldr	r0, [pc, #36]	@ (8000810 <HAL_UART_MspInit+0xa4>)
 80007ec:	f001 f9ce 	bl	8001b8c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80007f0:	2200      	movs	r2, #0
 80007f2:	2100      	movs	r1, #0
 80007f4:	2025      	movs	r0, #37	@ 0x25
 80007f6:	f001 f8e0 	bl	80019ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80007fa:	2025      	movs	r0, #37	@ 0x25
 80007fc:	f001 f8f9 	bl	80019f2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000800:	bf00      	nop
 8000802:	3720      	adds	r7, #32
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	40013800 	.word	0x40013800
 800080c:	40021000 	.word	0x40021000
 8000810:	40010800 	.word	0x40010800

08000814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000818:	bf00      	nop
 800081a:	e7fd      	b.n	8000818 <NMI_Handler+0x4>

0800081c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000820:	bf00      	nop
 8000822:	e7fd      	b.n	8000820 <HardFault_Handler+0x4>

08000824 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000828:	bf00      	nop
 800082a:	e7fd      	b.n	8000828 <MemManage_Handler+0x4>

0800082c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000830:	bf00      	nop
 8000832:	e7fd      	b.n	8000830 <BusFault_Handler+0x4>

08000834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000838:	bf00      	nop
 800083a:	e7fd      	b.n	8000838 <UsageFault_Handler+0x4>

0800083c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000840:	bf00      	nop
 8000842:	46bd      	mov	sp, r7
 8000844:	bc80      	pop	{r7}
 8000846:	4770      	bx	lr

08000848 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800084c:	bf00      	nop
 800084e:	46bd      	mov	sp, r7
 8000850:	bc80      	pop	{r7}
 8000852:	4770      	bx	lr

08000854 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000858:	bf00      	nop
 800085a:	46bd      	mov	sp, r7
 800085c:	bc80      	pop	{r7}
 800085e:	4770      	bx	lr

08000860 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000864:	f000 f946 	bl	8000af4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}

0800086c <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000870:	4802      	ldr	r0, [pc, #8]	@ (800087c <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8000872:	f000 fd9c 	bl	80013ae <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	2000008c 	.word	0x2000008c

08000880 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000884:	4802      	ldr	r0, [pc, #8]	@ (8000890 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000886:	f000 fd92 	bl	80013ae <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800088a:	bf00      	nop
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	2000008c 	.word	0x2000008c

08000894 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000898:	4802      	ldr	r0, [pc, #8]	@ (80008a4 <CAN1_RX1_IRQHandler+0x10>)
 800089a:	f000 fd88 	bl	80013ae <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800089e:	bf00      	nop
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	2000008c 	.word	0x2000008c

080008a8 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80008ac:	4802      	ldr	r0, [pc, #8]	@ (80008b8 <CAN1_SCE_IRQHandler+0x10>)
 80008ae:	f000 fd7e 	bl	80013ae <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	2000008c 	.word	0x2000008c

080008bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80008c0:	4802      	ldr	r0, [pc, #8]	@ (80008cc <USART1_IRQHandler+0x10>)
 80008c2:	f001 ffeb 	bl	800289c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80008c6:	bf00      	nop
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	200000b4 	.word	0x200000b4

080008d0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b086      	sub	sp, #24
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60f8      	str	r0, [r7, #12]
 80008d8:	60b9      	str	r1, [r7, #8]
 80008da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008dc:	2300      	movs	r3, #0
 80008de:	617b      	str	r3, [r7, #20]
 80008e0:	e00a      	b.n	80008f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008e2:	f3af 8000 	nop.w
 80008e6:	4601      	mov	r1, r0
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	1c5a      	adds	r2, r3, #1
 80008ec:	60ba      	str	r2, [r7, #8]
 80008ee:	b2ca      	uxtb	r2, r1
 80008f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008f2:	697b      	ldr	r3, [r7, #20]
 80008f4:	3301      	adds	r3, #1
 80008f6:	617b      	str	r3, [r7, #20]
 80008f8:	697a      	ldr	r2, [r7, #20]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	429a      	cmp	r2, r3
 80008fe:	dbf0      	blt.n	80008e2 <_read+0x12>
  }

  return len;
 8000900:	687b      	ldr	r3, [r7, #4]
}
 8000902:	4618      	mov	r0, r3
 8000904:	3718      	adds	r7, #24
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}

0800090a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800090a:	b580      	push	{r7, lr}
 800090c:	b086      	sub	sp, #24
 800090e:	af00      	add	r7, sp, #0
 8000910:	60f8      	str	r0, [r7, #12]
 8000912:	60b9      	str	r1, [r7, #8]
 8000914:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000916:	2300      	movs	r3, #0
 8000918:	617b      	str	r3, [r7, #20]
 800091a:	e009      	b.n	8000930 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	1c5a      	adds	r2, r3, #1
 8000920:	60ba      	str	r2, [r7, #8]
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	4618      	mov	r0, r3
 8000926:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	3301      	adds	r3, #1
 800092e:	617b      	str	r3, [r7, #20]
 8000930:	697a      	ldr	r2, [r7, #20]
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	429a      	cmp	r2, r3
 8000936:	dbf1      	blt.n	800091c <_write+0x12>
  }
  return len;
 8000938:	687b      	ldr	r3, [r7, #4]
}
 800093a:	4618      	mov	r0, r3
 800093c:	3718      	adds	r7, #24
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <_close>:

int _close(int file)
{
 8000942:	b480      	push	{r7}
 8000944:	b083      	sub	sp, #12
 8000946:	af00      	add	r7, sp, #0
 8000948:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800094a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800094e:	4618      	mov	r0, r3
 8000950:	370c      	adds	r7, #12
 8000952:	46bd      	mov	sp, r7
 8000954:	bc80      	pop	{r7}
 8000956:	4770      	bx	lr

08000958 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
 8000960:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000968:	605a      	str	r2, [r3, #4]
  return 0;
 800096a:	2300      	movs	r3, #0
}
 800096c:	4618      	mov	r0, r3
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	bc80      	pop	{r7}
 8000974:	4770      	bx	lr

08000976 <_isatty>:

int _isatty(int file)
{
 8000976:	b480      	push	{r7}
 8000978:	b083      	sub	sp, #12
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800097e:	2301      	movs	r3, #1
}
 8000980:	4618      	mov	r0, r3
 8000982:	370c      	adds	r7, #12
 8000984:	46bd      	mov	sp, r7
 8000986:	bc80      	pop	{r7}
 8000988:	4770      	bx	lr

0800098a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800098a:	b480      	push	{r7}
 800098c:	b085      	sub	sp, #20
 800098e:	af00      	add	r7, sp, #0
 8000990:	60f8      	str	r0, [r7, #12]
 8000992:	60b9      	str	r1, [r7, #8]
 8000994:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000996:	2300      	movs	r3, #0
}
 8000998:	4618      	mov	r0, r3
 800099a:	3714      	adds	r7, #20
 800099c:	46bd      	mov	sp, r7
 800099e:	bc80      	pop	{r7}
 80009a0:	4770      	bx	lr
	...

080009a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009ac:	4a14      	ldr	r2, [pc, #80]	@ (8000a00 <_sbrk+0x5c>)
 80009ae:	4b15      	ldr	r3, [pc, #84]	@ (8000a04 <_sbrk+0x60>)
 80009b0:	1ad3      	subs	r3, r2, r3
 80009b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b8:	4b13      	ldr	r3, [pc, #76]	@ (8000a08 <_sbrk+0x64>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d102      	bne.n	80009c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009c0:	4b11      	ldr	r3, [pc, #68]	@ (8000a08 <_sbrk+0x64>)
 80009c2:	4a12      	ldr	r2, [pc, #72]	@ (8000a0c <_sbrk+0x68>)
 80009c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009c6:	4b10      	ldr	r3, [pc, #64]	@ (8000a08 <_sbrk+0x64>)
 80009c8:	681a      	ldr	r2, [r3, #0]
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	4413      	add	r3, r2
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	429a      	cmp	r2, r3
 80009d2:	d207      	bcs.n	80009e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009d4:	f002 ff28 	bl	8003828 <__errno>
 80009d8:	4603      	mov	r3, r0
 80009da:	220c      	movs	r2, #12
 80009dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009de:	f04f 33ff 	mov.w	r3, #4294967295
 80009e2:	e009      	b.n	80009f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009e4:	4b08      	ldr	r3, [pc, #32]	@ (8000a08 <_sbrk+0x64>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009ea:	4b07      	ldr	r3, [pc, #28]	@ (8000a08 <_sbrk+0x64>)
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4413      	add	r3, r2
 80009f2:	4a05      	ldr	r2, [pc, #20]	@ (8000a08 <_sbrk+0x64>)
 80009f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009f6:	68fb      	ldr	r3, [r7, #12]
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3718      	adds	r7, #24
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20005000 	.word	0x20005000
 8000a04:	00000400 	.word	0x00000400
 8000a08:	20000148 	.word	0x20000148
 8000a0c:	200002a0 	.word	0x200002a0

08000a10 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bc80      	pop	{r7}
 8000a1a:	4770      	bx	lr

08000a1c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a1c:	f7ff fff8 	bl	8000a10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a20:	480b      	ldr	r0, [pc, #44]	@ (8000a50 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a22:	490c      	ldr	r1, [pc, #48]	@ (8000a54 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a24:	4a0c      	ldr	r2, [pc, #48]	@ (8000a58 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a28:	e002      	b.n	8000a30 <LoopCopyDataInit>

08000a2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a2e:	3304      	adds	r3, #4

08000a30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a34:	d3f9      	bcc.n	8000a2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a36:	4a09      	ldr	r2, [pc, #36]	@ (8000a5c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000a38:	4c09      	ldr	r4, [pc, #36]	@ (8000a60 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a3c:	e001      	b.n	8000a42 <LoopFillZerobss>

08000a3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a40:	3204      	adds	r2, #4

08000a42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a44:	d3fb      	bcc.n	8000a3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a46:	f002 fef5 	bl	8003834 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a4a:	f7ff fb87 	bl	800015c <main>
  bx lr
 8000a4e:	4770      	bx	lr
  ldr r0, =_sdata
 8000a50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a54:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a58:	08004748 	.word	0x08004748
  ldr r2, =_sbss
 8000a5c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a60:	2000029c 	.word	0x2000029c

08000a64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a64:	e7fe      	b.n	8000a64 <ADC1_2_IRQHandler>
	...

08000a68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a6c:	4b08      	ldr	r3, [pc, #32]	@ (8000a90 <HAL_Init+0x28>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a07      	ldr	r2, [pc, #28]	@ (8000a90 <HAL_Init+0x28>)
 8000a72:	f043 0310 	orr.w	r3, r3, #16
 8000a76:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a78:	2003      	movs	r0, #3
 8000a7a:	f000 ff93 	bl	80019a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a7e:	200f      	movs	r0, #15
 8000a80:	f000 f808 	bl	8000a94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a84:	f7ff fdd4 	bl	8000630 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a88:	2300      	movs	r3, #0
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40022000 	.word	0x40022000

08000a94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ae8 <HAL_InitTick+0x54>)
 8000a9e:	681a      	ldr	r2, [r3, #0]
 8000aa0:	4b12      	ldr	r3, [pc, #72]	@ (8000aec <HAL_InitTick+0x58>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000aaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f000 ffab 	bl	8001a0e <HAL_SYSTICK_Config>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	e00e      	b.n	8000ae0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	2b0f      	cmp	r3, #15
 8000ac6:	d80a      	bhi.n	8000ade <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	6879      	ldr	r1, [r7, #4]
 8000acc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad0:	f000 ff73 	bl	80019ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ad4:	4a06      	ldr	r2, [pc, #24]	@ (8000af0 <HAL_InitTick+0x5c>)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ada:	2300      	movs	r3, #0
 8000adc:	e000      	b.n	8000ae0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ade:	2301      	movs	r3, #1
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	20000008 	.word	0x20000008
 8000aec:	20000010 	.word	0x20000010
 8000af0:	2000000c 	.word	0x2000000c

08000af4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000af8:	4b05      	ldr	r3, [pc, #20]	@ (8000b10 <HAL_IncTick+0x1c>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	461a      	mov	r2, r3
 8000afe:	4b05      	ldr	r3, [pc, #20]	@ (8000b14 <HAL_IncTick+0x20>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4413      	add	r3, r2
 8000b04:	4a03      	ldr	r2, [pc, #12]	@ (8000b14 <HAL_IncTick+0x20>)
 8000b06:	6013      	str	r3, [r2, #0]
}
 8000b08:	bf00      	nop
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bc80      	pop	{r7}
 8000b0e:	4770      	bx	lr
 8000b10:	20000010 	.word	0x20000010
 8000b14:	2000014c 	.word	0x2000014c

08000b18 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b1c:	4b02      	ldr	r3, [pc, #8]	@ (8000b28 <HAL_GetTick+0x10>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr
 8000b28:	2000014c 	.word	0x2000014c

08000b2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b34:	f7ff fff0 	bl	8000b18 <HAL_GetTick>
 8000b38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b44:	d005      	beq.n	8000b52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b46:	4b0a      	ldr	r3, [pc, #40]	@ (8000b70 <HAL_Delay+0x44>)
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	4413      	add	r3, r2
 8000b50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b52:	bf00      	nop
 8000b54:	f7ff ffe0 	bl	8000b18 <HAL_GetTick>
 8000b58:	4602      	mov	r2, r0
 8000b5a:	68bb      	ldr	r3, [r7, #8]
 8000b5c:	1ad3      	subs	r3, r2, r3
 8000b5e:	68fa      	ldr	r2, [r7, #12]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d8f7      	bhi.n	8000b54 <HAL_Delay+0x28>
  {
  }
}
 8000b64:	bf00      	nop
 8000b66:	bf00      	nop
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	20000010 	.word	0x20000010

08000b74 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d101      	bne.n	8000b86 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000b82:	2301      	movs	r3, #1
 8000b84:	e0ed      	b.n	8000d62 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b8c:	b2db      	uxtb	r3, r3
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d102      	bne.n	8000b98 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f7ff fd7e 	bl	8000694 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f042 0201 	orr.w	r2, r2, #1
 8000ba6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ba8:	f7ff ffb6 	bl	8000b18 <HAL_GetTick>
 8000bac:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000bae:	e012      	b.n	8000bd6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000bb0:	f7ff ffb2 	bl	8000b18 <HAL_GetTick>
 8000bb4:	4602      	mov	r2, r0
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	1ad3      	subs	r3, r2, r3
 8000bba:	2b0a      	cmp	r3, #10
 8000bbc:	d90b      	bls.n	8000bd6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bc2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2205      	movs	r2, #5
 8000bce:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	e0c5      	b.n	8000d62 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	f003 0301 	and.w	r3, r3, #1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d0e5      	beq.n	8000bb0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f022 0202 	bic.w	r2, r2, #2
 8000bf2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000bf4:	f7ff ff90 	bl	8000b18 <HAL_GetTick>
 8000bf8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000bfa:	e012      	b.n	8000c22 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000bfc:	f7ff ff8c 	bl	8000b18 <HAL_GetTick>
 8000c00:	4602      	mov	r2, r0
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	1ad3      	subs	r3, r2, r3
 8000c06:	2b0a      	cmp	r3, #10
 8000c08:	d90b      	bls.n	8000c22 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c0e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	2205      	movs	r2, #5
 8000c1a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	e09f      	b.n	8000d62 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	f003 0302 	and.w	r3, r3, #2
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d1e5      	bne.n	8000bfc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	7e1b      	ldrb	r3, [r3, #24]
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d108      	bne.n	8000c4a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000c46:	601a      	str	r2, [r3, #0]
 8000c48:	e007      	b.n	8000c5a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000c58:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	7e5b      	ldrb	r3, [r3, #25]
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d108      	bne.n	8000c74 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000c70:	601a      	str	r2, [r3, #0]
 8000c72:	e007      	b.n	8000c84 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000c82:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	7e9b      	ldrb	r3, [r3, #26]
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d108      	bne.n	8000c9e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f042 0220 	orr.w	r2, r2, #32
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	e007      	b.n	8000cae <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f022 0220 	bic.w	r2, r2, #32
 8000cac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	7edb      	ldrb	r3, [r3, #27]
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d108      	bne.n	8000cc8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	681a      	ldr	r2, [r3, #0]
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f022 0210 	bic.w	r2, r2, #16
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	e007      	b.n	8000cd8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f042 0210 	orr.w	r2, r2, #16
 8000cd6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	7f1b      	ldrb	r3, [r3, #28]
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d108      	bne.n	8000cf2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f042 0208 	orr.w	r2, r2, #8
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	e007      	b.n	8000d02 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f022 0208 	bic.w	r2, r2, #8
 8000d00:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	7f5b      	ldrb	r3, [r3, #29]
 8000d06:	2b01      	cmp	r3, #1
 8000d08:	d108      	bne.n	8000d1c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f042 0204 	orr.w	r2, r2, #4
 8000d18:	601a      	str	r2, [r3, #0]
 8000d1a:	e007      	b.n	8000d2c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f022 0204 	bic.w	r2, r2, #4
 8000d2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	689a      	ldr	r2, [r3, #8]
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	68db      	ldr	r3, [r3, #12]
 8000d34:	431a      	orrs	r2, r3
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	691b      	ldr	r3, [r3, #16]
 8000d3a:	431a      	orrs	r2, r3
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	695b      	ldr	r3, [r3, #20]
 8000d40:	ea42 0103 	orr.w	r1, r2, r3
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	1e5a      	subs	r2, r3, #1
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	430a      	orrs	r2, r1
 8000d50:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2200      	movs	r2, #0
 8000d56:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3710      	adds	r7, #16
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}

08000d6a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000d6a:	b480      	push	{r7}
 8000d6c:	b087      	sub	sp, #28
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	6078      	str	r0, [r7, #4]
 8000d72:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d80:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000d82:	7cfb      	ldrb	r3, [r7, #19]
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d003      	beq.n	8000d90 <HAL_CAN_ConfigFilter+0x26>
 8000d88:	7cfb      	ldrb	r3, [r7, #19]
 8000d8a:	2b02      	cmp	r3, #2
 8000d8c:	f040 80aa 	bne.w	8000ee4 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000d96:	f043 0201 	orr.w	r2, r3, #1
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	695b      	ldr	r3, [r3, #20]
 8000da4:	f003 031f 	and.w	r3, r3, #31
 8000da8:	2201      	movs	r2, #1
 8000daa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dae:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	43db      	mvns	r3, r3
 8000dba:	401a      	ands	r2, r3
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	69db      	ldr	r3, [r3, #28]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d123      	bne.n	8000e12 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	43db      	mvns	r3, r3
 8000dd4:	401a      	ands	r2, r3
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	68db      	ldr	r3, [r3, #12]
 8000de0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000de8:	683a      	ldr	r2, [r7, #0]
 8000dea:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000dec:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	3248      	adds	r2, #72	@ 0x48
 8000df2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	689b      	ldr	r3, [r3, #8]
 8000dfa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e06:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e08:	6979      	ldr	r1, [r7, #20]
 8000e0a:	3348      	adds	r3, #72	@ 0x48
 8000e0c:	00db      	lsls	r3, r3, #3
 8000e0e:	440b      	add	r3, r1
 8000e10:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	69db      	ldr	r3, [r3, #28]
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d122      	bne.n	8000e60 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	431a      	orrs	r2, r3
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e36:	683a      	ldr	r2, [r7, #0]
 8000e38:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000e3a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	3248      	adds	r2, #72	@ 0x48
 8000e40:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	689b      	ldr	r3, [r3, #8]
 8000e48:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	68db      	ldr	r3, [r3, #12]
 8000e4e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e54:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e56:	6979      	ldr	r1, [r7, #20]
 8000e58:	3348      	adds	r3, #72	@ 0x48
 8000e5a:	00db      	lsls	r3, r3, #3
 8000e5c:	440b      	add	r3, r1
 8000e5e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d109      	bne.n	8000e7c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	43db      	mvns	r3, r3
 8000e72:	401a      	ands	r2, r3
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000e7a:	e007      	b.n	8000e8c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	431a      	orrs	r2, r3
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	691b      	ldr	r3, [r3, #16]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d109      	bne.n	8000ea8 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	43db      	mvns	r3, r3
 8000e9e:	401a      	ands	r2, r3
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000ea6:	e007      	b.n	8000eb8 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	431a      	orrs	r2, r3
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	6a1b      	ldr	r3, [r3, #32]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d107      	bne.n	8000ed0 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	431a      	orrs	r2, r3
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000ed6:	f023 0201 	bic.w	r2, r3, #1
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	e006      	b.n	8000ef2 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ee8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000ef0:	2301      	movs	r3, #1
  }
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	371c      	adds	r7, #28
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bc80      	pop	{r7}
 8000efa:	4770      	bx	lr

08000efc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d12e      	bne.n	8000f6e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2202      	movs	r2, #2
 8000f14:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f022 0201 	bic.w	r2, r2, #1
 8000f26:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000f28:	f7ff fdf6 	bl	8000b18 <HAL_GetTick>
 8000f2c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000f2e:	e012      	b.n	8000f56 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f30:	f7ff fdf2 	bl	8000b18 <HAL_GetTick>
 8000f34:	4602      	mov	r2, r0
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	2b0a      	cmp	r3, #10
 8000f3c:	d90b      	bls.n	8000f56 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f42:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2205      	movs	r2, #5
 8000f4e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	e012      	b.n	8000f7c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f003 0301 	and.w	r3, r3, #1
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d1e5      	bne.n	8000f30 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2200      	movs	r2, #0
 8000f68:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	e006      	b.n	8000f7c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f72:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
  }
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b089      	sub	sp, #36	@ 0x24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
 8000f90:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f98:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000fa2:	7ffb      	ldrb	r3, [r7, #31]
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d003      	beq.n	8000fb0 <HAL_CAN_AddTxMessage+0x2c>
 8000fa8:	7ffb      	ldrb	r3, [r7, #31]
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	f040 80ad 	bne.w	800110a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000fb0:	69bb      	ldr	r3, [r7, #24]
 8000fb2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d10a      	bne.n	8000fd0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d105      	bne.n	8000fd0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000fc4:	69bb      	ldr	r3, [r7, #24]
 8000fc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	f000 8095 	beq.w	80010fa <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000fd0:	69bb      	ldr	r3, [r7, #24]
 8000fd2:	0e1b      	lsrs	r3, r3, #24
 8000fd4:	f003 0303 	and.w	r3, r3, #3
 8000fd8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000fda:	2201      	movs	r2, #1
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	409a      	lsls	r2, r3
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	689b      	ldr	r3, [r3, #8]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d10d      	bne.n	8001008 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000ff6:	68f9      	ldr	r1, [r7, #12]
 8000ff8:	6809      	ldr	r1, [r1, #0]
 8000ffa:	431a      	orrs	r2, r3
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	3318      	adds	r3, #24
 8001000:	011b      	lsls	r3, r3, #4
 8001002:	440b      	add	r3, r1
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	e00f      	b.n	8001028 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800100e:	68bb      	ldr	r3, [r7, #8]
 8001010:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001012:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001018:	68f9      	ldr	r1, [r7, #12]
 800101a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800101c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	3318      	adds	r3, #24
 8001022:	011b      	lsls	r3, r3, #4
 8001024:	440b      	add	r3, r1
 8001026:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	6819      	ldr	r1, [r3, #0]
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	691a      	ldr	r2, [r3, #16]
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	3318      	adds	r3, #24
 8001034:	011b      	lsls	r3, r3, #4
 8001036:	440b      	add	r3, r1
 8001038:	3304      	adds	r3, #4
 800103a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	7d1b      	ldrb	r3, [r3, #20]
 8001040:	2b01      	cmp	r3, #1
 8001042:	d111      	bne.n	8001068 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	3318      	adds	r3, #24
 800104c:	011b      	lsls	r3, r3, #4
 800104e:	4413      	add	r3, r2
 8001050:	3304      	adds	r3, #4
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	68fa      	ldr	r2, [r7, #12]
 8001056:	6811      	ldr	r1, [r2, #0]
 8001058:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	3318      	adds	r3, #24
 8001060:	011b      	lsls	r3, r3, #4
 8001062:	440b      	add	r3, r1
 8001064:	3304      	adds	r3, #4
 8001066:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	3307      	adds	r3, #7
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	061a      	lsls	r2, r3, #24
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	3306      	adds	r3, #6
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	041b      	lsls	r3, r3, #16
 8001078:	431a      	orrs	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	3305      	adds	r3, #5
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	021b      	lsls	r3, r3, #8
 8001082:	4313      	orrs	r3, r2
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	3204      	adds	r2, #4
 8001088:	7812      	ldrb	r2, [r2, #0]
 800108a:	4610      	mov	r0, r2
 800108c:	68fa      	ldr	r2, [r7, #12]
 800108e:	6811      	ldr	r1, [r2, #0]
 8001090:	ea43 0200 	orr.w	r2, r3, r0
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	011b      	lsls	r3, r3, #4
 8001098:	440b      	add	r3, r1
 800109a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800109e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	3303      	adds	r3, #3
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	061a      	lsls	r2, r3, #24
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	3302      	adds	r3, #2
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	041b      	lsls	r3, r3, #16
 80010b0:	431a      	orrs	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	3301      	adds	r3, #1
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	021b      	lsls	r3, r3, #8
 80010ba:	4313      	orrs	r3, r2
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	7812      	ldrb	r2, [r2, #0]
 80010c0:	4610      	mov	r0, r2
 80010c2:	68fa      	ldr	r2, [r7, #12]
 80010c4:	6811      	ldr	r1, [r2, #0]
 80010c6:	ea43 0200 	orr.w	r2, r3, r0
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	011b      	lsls	r3, r3, #4
 80010ce:	440b      	add	r3, r1
 80010d0:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80010d4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	3318      	adds	r3, #24
 80010de:	011b      	lsls	r3, r3, #4
 80010e0:	4413      	add	r3, r2
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	68fa      	ldr	r2, [r7, #12]
 80010e6:	6811      	ldr	r1, [r2, #0]
 80010e8:	f043 0201 	orr.w	r2, r3, #1
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	3318      	adds	r3, #24
 80010f0:	011b      	lsls	r3, r3, #4
 80010f2:	440b      	add	r3, r1
 80010f4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80010f6:	2300      	movs	r3, #0
 80010f8:	e00e      	b.n	8001118 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010fe:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e006      	b.n	8001118 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800110e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
  }
}
 8001118:	4618      	mov	r0, r3
 800111a:	3724      	adds	r7, #36	@ 0x24
 800111c:	46bd      	mov	sp, r7
 800111e:	bc80      	pop	{r7}
 8001120:	4770      	bx	lr

08001122 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001122:	b480      	push	{r7}
 8001124:	b087      	sub	sp, #28
 8001126:	af00      	add	r7, sp, #0
 8001128:	60f8      	str	r0, [r7, #12]
 800112a:	60b9      	str	r1, [r7, #8]
 800112c:	607a      	str	r2, [r7, #4]
 800112e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001136:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001138:	7dfb      	ldrb	r3, [r7, #23]
 800113a:	2b01      	cmp	r3, #1
 800113c:	d003      	beq.n	8001146 <HAL_CAN_GetRxMessage+0x24>
 800113e:	7dfb      	ldrb	r3, [r7, #23]
 8001140:	2b02      	cmp	r3, #2
 8001142:	f040 8103 	bne.w	800134c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d10e      	bne.n	800116a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	68db      	ldr	r3, [r3, #12]
 8001152:	f003 0303 	and.w	r3, r3, #3
 8001156:	2b00      	cmp	r3, #0
 8001158:	d116      	bne.n	8001188 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800115e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	e0f7      	b.n	800135a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	691b      	ldr	r3, [r3, #16]
 8001170:	f003 0303 	and.w	r3, r3, #3
 8001174:	2b00      	cmp	r3, #0
 8001176:	d107      	bne.n	8001188 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800117c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001184:	2301      	movs	r3, #1
 8001186:	e0e8      	b.n	800135a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	331b      	adds	r3, #27
 8001190:	011b      	lsls	r3, r3, #4
 8001192:	4413      	add	r3, r2
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f003 0204 	and.w	r2, r3, #4
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d10c      	bne.n	80011c0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	331b      	adds	r3, #27
 80011ae:	011b      	lsls	r3, r3, #4
 80011b0:	4413      	add	r3, r2
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	0d5b      	lsrs	r3, r3, #21
 80011b6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	e00b      	b.n	80011d8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	331b      	adds	r3, #27
 80011c8:	011b      	lsls	r3, r3, #4
 80011ca:	4413      	add	r3, r2
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	08db      	lsrs	r3, r3, #3
 80011d0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	331b      	adds	r3, #27
 80011e0:	011b      	lsls	r3, r3, #4
 80011e2:	4413      	add	r3, r2
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 0202 	and.w	r2, r3, #2
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	331b      	adds	r3, #27
 80011f6:	011b      	lsls	r3, r3, #4
 80011f8:	4413      	add	r3, r2
 80011fa:	3304      	adds	r3, #4
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f003 0308 	and.w	r3, r3, #8
 8001202:	2b00      	cmp	r3, #0
 8001204:	d003      	beq.n	800120e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2208      	movs	r2, #8
 800120a:	611a      	str	r2, [r3, #16]
 800120c:	e00b      	b.n	8001226 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	331b      	adds	r3, #27
 8001216:	011b      	lsls	r3, r3, #4
 8001218:	4413      	add	r3, r2
 800121a:	3304      	adds	r3, #4
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f003 020f 	and.w	r2, r3, #15
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	331b      	adds	r3, #27
 800122e:	011b      	lsls	r3, r3, #4
 8001230:	4413      	add	r3, r2
 8001232:	3304      	adds	r3, #4
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	0a1b      	lsrs	r3, r3, #8
 8001238:	b2da      	uxtb	r2, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	331b      	adds	r3, #27
 8001246:	011b      	lsls	r3, r3, #4
 8001248:	4413      	add	r3, r2
 800124a:	3304      	adds	r3, #4
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	0c1b      	lsrs	r3, r3, #16
 8001250:	b29a      	uxth	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	011b      	lsls	r3, r3, #4
 800125e:	4413      	add	r3, r2
 8001260:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	b2da      	uxtb	r2, r3
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	011b      	lsls	r3, r3, #4
 8001274:	4413      	add	r3, r2
 8001276:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	0a1a      	lsrs	r2, r3, #8
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	3301      	adds	r3, #1
 8001282:	b2d2      	uxtb	r2, r2
 8001284:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	011b      	lsls	r3, r3, #4
 800128e:	4413      	add	r3, r2
 8001290:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	0c1a      	lsrs	r2, r3, #16
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	3302      	adds	r3, #2
 800129c:	b2d2      	uxtb	r2, r2
 800129e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	011b      	lsls	r3, r3, #4
 80012a8:	4413      	add	r3, r2
 80012aa:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	0e1a      	lsrs	r2, r3, #24
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	3303      	adds	r3, #3
 80012b6:	b2d2      	uxtb	r2, r2
 80012b8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	011b      	lsls	r3, r3, #4
 80012c2:	4413      	add	r3, r2
 80012c4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	3304      	adds	r3, #4
 80012ce:	b2d2      	uxtb	r2, r2
 80012d0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	011b      	lsls	r3, r3, #4
 80012da:	4413      	add	r3, r2
 80012dc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	0a1a      	lsrs	r2, r3, #8
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	3305      	adds	r3, #5
 80012e8:	b2d2      	uxtb	r2, r2
 80012ea:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	011b      	lsls	r3, r3, #4
 80012f4:	4413      	add	r3, r2
 80012f6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	0c1a      	lsrs	r2, r3, #16
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	3306      	adds	r3, #6
 8001302:	b2d2      	uxtb	r2, r2
 8001304:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	011b      	lsls	r3, r3, #4
 800130e:	4413      	add	r3, r2
 8001310:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	0e1a      	lsrs	r2, r3, #24
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	3307      	adds	r3, #7
 800131c:	b2d2      	uxtb	r2, r2
 800131e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d108      	bne.n	8001338 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	68da      	ldr	r2, [r3, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f042 0220 	orr.w	r2, r2, #32
 8001334:	60da      	str	r2, [r3, #12]
 8001336:	e007      	b.n	8001348 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	691a      	ldr	r2, [r3, #16]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f042 0220 	orr.w	r2, r2, #32
 8001346:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001348:	2300      	movs	r3, #0
 800134a:	e006      	b.n	800135a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001350:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001358:	2301      	movs	r3, #1
  }
}
 800135a:	4618      	mov	r0, r3
 800135c:	371c      	adds	r7, #28
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr

08001364 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001364:	b480      	push	{r7}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001374:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001376:	7bfb      	ldrb	r3, [r7, #15]
 8001378:	2b01      	cmp	r3, #1
 800137a:	d002      	beq.n	8001382 <HAL_CAN_ActivateNotification+0x1e>
 800137c:	7bfb      	ldrb	r3, [r7, #15]
 800137e:	2b02      	cmp	r3, #2
 8001380:	d109      	bne.n	8001396 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	6959      	ldr	r1, [r3, #20]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	683a      	ldr	r2, [r7, #0]
 800138e:	430a      	orrs	r2, r1
 8001390:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001392:	2300      	movs	r3, #0
 8001394:	e006      	b.n	80013a4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800139a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
  }
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3714      	adds	r7, #20
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bc80      	pop	{r7}
 80013ac:	4770      	bx	lr

080013ae <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b08a      	sub	sp, #40	@ 0x28
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80013b6:	2300      	movs	r3, #0
 80013b8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	695b      	ldr	r3, [r3, #20]
 80013c0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	689b      	ldr	r3, [r3, #8]
 80013d0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	691b      	ldr	r3, [r3, #16]
 80013e0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80013ea:	6a3b      	ldr	r3, [r7, #32]
 80013ec:	f003 0301 	and.w	r3, r3, #1
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d07c      	beq.n	80014ee <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80013f4:	69bb      	ldr	r3, [r7, #24]
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d023      	beq.n	8001446 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2201      	movs	r2, #1
 8001404:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001406:	69bb      	ldr	r3, [r7, #24]
 8001408:	f003 0302 	and.w	r3, r3, #2
 800140c:	2b00      	cmp	r3, #0
 800140e:	d003      	beq.n	8001418 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f000 f983 	bl	800171c <HAL_CAN_TxMailbox0CompleteCallback>
 8001416:	e016      	b.n	8001446 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	f003 0304 	and.w	r3, r3, #4
 800141e:	2b00      	cmp	r3, #0
 8001420:	d004      	beq.n	800142c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001424:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001428:	627b      	str	r3, [r7, #36]	@ 0x24
 800142a:	e00c      	b.n	8001446 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	f003 0308 	and.w	r3, r3, #8
 8001432:	2b00      	cmp	r3, #0
 8001434:	d004      	beq.n	8001440 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001438:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800143c:	627b      	str	r3, [r7, #36]	@ 0x24
 800143e:	e002      	b.n	8001446 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f000 f986 	bl	8001752 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800144c:	2b00      	cmp	r3, #0
 800144e:	d024      	beq.n	800149a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001458:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001460:	2b00      	cmp	r3, #0
 8001462:	d003      	beq.n	800146c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f000 f962 	bl	800172e <HAL_CAN_TxMailbox1CompleteCallback>
 800146a:	e016      	b.n	800149a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800146c:	69bb      	ldr	r3, [r7, #24]
 800146e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001472:	2b00      	cmp	r3, #0
 8001474:	d004      	beq.n	8001480 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001478:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800147c:	627b      	str	r3, [r7, #36]	@ 0x24
 800147e:	e00c      	b.n	800149a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001486:	2b00      	cmp	r3, #0
 8001488:	d004      	beq.n	8001494 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800148a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800148c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001490:	627b      	str	r3, [r7, #36]	@ 0x24
 8001492:	e002      	b.n	800149a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f000 f965 	bl	8001764 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d024      	beq.n	80014ee <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80014ac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d003      	beq.n	80014c0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f000 f941 	bl	8001740 <HAL_CAN_TxMailbox2CompleteCallback>
 80014be:	e016      	b.n	80014ee <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d004      	beq.n	80014d4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80014ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80014d2:	e00c      	b.n	80014ee <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d004      	beq.n	80014e8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80014de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80014e6:	e002      	b.n	80014ee <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f000 f944 	bl	8001776 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80014ee:	6a3b      	ldr	r3, [r7, #32]
 80014f0:	f003 0308 	and.w	r3, r3, #8
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d00c      	beq.n	8001512 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	f003 0310 	and.w	r3, r3, #16
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d007      	beq.n	8001512 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001504:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001508:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2210      	movs	r2, #16
 8001510:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001512:	6a3b      	ldr	r3, [r7, #32]
 8001514:	f003 0304 	and.w	r3, r3, #4
 8001518:	2b00      	cmp	r3, #0
 800151a:	d00b      	beq.n	8001534 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	f003 0308 	and.w	r3, r3, #8
 8001522:	2b00      	cmp	r3, #0
 8001524:	d006      	beq.n	8001534 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2208      	movs	r2, #8
 800152c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f000 f933 	bl	800179a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001534:	6a3b      	ldr	r3, [r7, #32]
 8001536:	f003 0302 	and.w	r3, r3, #2
 800153a:	2b00      	cmp	r3, #0
 800153c:	d009      	beq.n	8001552 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	f003 0303 	and.w	r3, r3, #3
 8001548:	2b00      	cmp	r3, #0
 800154a:	d002      	beq.n	8001552 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f000 f91b 	bl	8001788 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001552:	6a3b      	ldr	r3, [r7, #32]
 8001554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001558:	2b00      	cmp	r3, #0
 800155a:	d00c      	beq.n	8001576 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	f003 0310 	and.w	r3, r3, #16
 8001562:	2b00      	cmp	r3, #0
 8001564:	d007      	beq.n	8001576 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001568:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800156c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	2210      	movs	r2, #16
 8001574:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001576:	6a3b      	ldr	r3, [r7, #32]
 8001578:	f003 0320 	and.w	r3, r3, #32
 800157c:	2b00      	cmp	r3, #0
 800157e:	d00b      	beq.n	8001598 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	f003 0308 	and.w	r3, r3, #8
 8001586:	2b00      	cmp	r3, #0
 8001588:	d006      	beq.n	8001598 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	2208      	movs	r2, #8
 8001590:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f000 f90a 	bl	80017ac <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001598:	6a3b      	ldr	r3, [r7, #32]
 800159a:	f003 0310 	and.w	r3, r3, #16
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d009      	beq.n	80015b6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	691b      	ldr	r3, [r3, #16]
 80015a8:	f003 0303 	and.w	r3, r3, #3
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d002      	beq.n	80015b6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7fe ffd7 	bl	8000564 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80015b6:	6a3b      	ldr	r3, [r7, #32]
 80015b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d00b      	beq.n	80015d8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80015c0:	69fb      	ldr	r3, [r7, #28]
 80015c2:	f003 0310 	and.w	r3, r3, #16
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d006      	beq.n	80015d8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2210      	movs	r2, #16
 80015d0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f000 f8f3 	bl	80017be <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80015d8:	6a3b      	ldr	r3, [r7, #32]
 80015da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d00b      	beq.n	80015fa <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	f003 0308 	and.w	r3, r3, #8
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d006      	beq.n	80015fa <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2208      	movs	r2, #8
 80015f2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f000 f8eb 	bl	80017d0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80015fa:	6a3b      	ldr	r3, [r7, #32]
 80015fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001600:	2b00      	cmp	r3, #0
 8001602:	d07b      	beq.n	80016fc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	f003 0304 	and.w	r3, r3, #4
 800160a:	2b00      	cmp	r3, #0
 800160c:	d072      	beq.n	80016f4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800160e:	6a3b      	ldr	r3, [r7, #32]
 8001610:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001614:	2b00      	cmp	r3, #0
 8001616:	d008      	beq.n	800162a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800161e:	2b00      	cmp	r3, #0
 8001620:	d003      	beq.n	800162a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001624:	f043 0301 	orr.w	r3, r3, #1
 8001628:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800162a:	6a3b      	ldr	r3, [r7, #32]
 800162c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001630:	2b00      	cmp	r3, #0
 8001632:	d008      	beq.n	8001646 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800163a:	2b00      	cmp	r3, #0
 800163c:	d003      	beq.n	8001646 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800163e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001640:	f043 0302 	orr.w	r3, r3, #2
 8001644:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001646:	6a3b      	ldr	r3, [r7, #32]
 8001648:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800164c:	2b00      	cmp	r3, #0
 800164e:	d008      	beq.n	8001662 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001656:	2b00      	cmp	r3, #0
 8001658:	d003      	beq.n	8001662 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800165a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165c:	f043 0304 	orr.w	r3, r3, #4
 8001660:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001662:	6a3b      	ldr	r3, [r7, #32]
 8001664:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001668:	2b00      	cmp	r3, #0
 800166a:	d043      	beq.n	80016f4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001672:	2b00      	cmp	r3, #0
 8001674:	d03e      	beq.n	80016f4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800167c:	2b60      	cmp	r3, #96	@ 0x60
 800167e:	d02b      	beq.n	80016d8 <HAL_CAN_IRQHandler+0x32a>
 8001680:	2b60      	cmp	r3, #96	@ 0x60
 8001682:	d82e      	bhi.n	80016e2 <HAL_CAN_IRQHandler+0x334>
 8001684:	2b50      	cmp	r3, #80	@ 0x50
 8001686:	d022      	beq.n	80016ce <HAL_CAN_IRQHandler+0x320>
 8001688:	2b50      	cmp	r3, #80	@ 0x50
 800168a:	d82a      	bhi.n	80016e2 <HAL_CAN_IRQHandler+0x334>
 800168c:	2b40      	cmp	r3, #64	@ 0x40
 800168e:	d019      	beq.n	80016c4 <HAL_CAN_IRQHandler+0x316>
 8001690:	2b40      	cmp	r3, #64	@ 0x40
 8001692:	d826      	bhi.n	80016e2 <HAL_CAN_IRQHandler+0x334>
 8001694:	2b30      	cmp	r3, #48	@ 0x30
 8001696:	d010      	beq.n	80016ba <HAL_CAN_IRQHandler+0x30c>
 8001698:	2b30      	cmp	r3, #48	@ 0x30
 800169a:	d822      	bhi.n	80016e2 <HAL_CAN_IRQHandler+0x334>
 800169c:	2b10      	cmp	r3, #16
 800169e:	d002      	beq.n	80016a6 <HAL_CAN_IRQHandler+0x2f8>
 80016a0:	2b20      	cmp	r3, #32
 80016a2:	d005      	beq.n	80016b0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80016a4:	e01d      	b.n	80016e2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80016a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a8:	f043 0308 	orr.w	r3, r3, #8
 80016ac:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016ae:	e019      	b.n	80016e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80016b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b2:	f043 0310 	orr.w	r3, r3, #16
 80016b6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016b8:	e014      	b.n	80016e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80016ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016bc:	f043 0320 	orr.w	r3, r3, #32
 80016c0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016c2:	e00f      	b.n	80016e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80016c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016ca:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016cc:	e00a      	b.n	80016e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80016ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016d4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016d6:	e005      	b.n	80016e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80016d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016de:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016e0:	e000      	b.n	80016e4 <HAL_CAN_IRQHandler+0x336>
            break;
 80016e2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	699a      	ldr	r2, [r3, #24]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80016f2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2204      	movs	r2, #4
 80016fa:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80016fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d008      	beq.n	8001714 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001708:	431a      	orrs	r2, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f000 f867 	bl	80017e2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001714:	bf00      	nop
 8001716:	3728      	adds	r7, #40	@ 0x28
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001724:	bf00      	nop
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr

0800172e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800172e:	b480      	push	{r7}
 8001730:	b083      	sub	sp, #12
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	bc80      	pop	{r7}
 800173e:	4770      	bx	lr

08001740 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	bc80      	pop	{r7}
 8001750:	4770      	bx	lr

08001752 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001752:	b480      	push	{r7}
 8001754:	b083      	sub	sp, #12
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800175a:	bf00      	nop
 800175c:	370c      	adds	r7, #12
 800175e:	46bd      	mov	sp, r7
 8001760:	bc80      	pop	{r7}
 8001762:	4770      	bx	lr

08001764 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800176c:	bf00      	nop
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	bc80      	pop	{r7}
 8001774:	4770      	bx	lr

08001776 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001776:	b480      	push	{r7}
 8001778:	b083      	sub	sp, #12
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800177e:	bf00      	nop
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr

08001788 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	bc80      	pop	{r7}
 8001798:	4770      	bx	lr

0800179a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800179a:	b480      	push	{r7}
 800179c:	b083      	sub	sp, #12
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80017a2:	bf00      	nop
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bc80      	pop	{r7}
 80017aa:	4770      	bx	lr

080017ac <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bc80      	pop	{r7}
 80017bc:	4770      	bx	lr

080017be <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80017be:	b480      	push	{r7}
 80017c0:	b083      	sub	sp, #12
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80017c6:	bf00      	nop
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bc80      	pop	{r7}
 80017ce:	4770      	bx	lr

080017d0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80017d8:	bf00      	nop
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	bc80      	pop	{r7}
 80017e0:	4770      	bx	lr

080017e2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80017e2:	b480      	push	{r7}
 80017e4:	b083      	sub	sp, #12
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bc80      	pop	{r7}
 80017f2:	4770      	bx	lr

080017f4 <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8001800:	4618      	mov	r0, r3
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	bc80      	pop	{r7}
 8001808:	4770      	bx	lr
	...

0800180c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f003 0307 	and.w	r3, r3, #7
 800181a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800181c:	4b0c      	ldr	r3, [pc, #48]	@ (8001850 <__NVIC_SetPriorityGrouping+0x44>)
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001822:	68ba      	ldr	r2, [r7, #8]
 8001824:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001828:	4013      	ands	r3, r2
 800182a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001834:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001838:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800183c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800183e:	4a04      	ldr	r2, [pc, #16]	@ (8001850 <__NVIC_SetPriorityGrouping+0x44>)
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	60d3      	str	r3, [r2, #12]
}
 8001844:	bf00      	nop
 8001846:	3714      	adds	r7, #20
 8001848:	46bd      	mov	sp, r7
 800184a:	bc80      	pop	{r7}
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	e000ed00 	.word	0xe000ed00

08001854 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001858:	4b04      	ldr	r3, [pc, #16]	@ (800186c <__NVIC_GetPriorityGrouping+0x18>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	0a1b      	lsrs	r3, r3, #8
 800185e:	f003 0307 	and.w	r3, r3, #7
}
 8001862:	4618      	mov	r0, r3
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	e000ed00 	.word	0xe000ed00

08001870 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800187a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187e:	2b00      	cmp	r3, #0
 8001880:	db0b      	blt.n	800189a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	f003 021f 	and.w	r2, r3, #31
 8001888:	4906      	ldr	r1, [pc, #24]	@ (80018a4 <__NVIC_EnableIRQ+0x34>)
 800188a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188e:	095b      	lsrs	r3, r3, #5
 8001890:	2001      	movs	r0, #1
 8001892:	fa00 f202 	lsl.w	r2, r0, r2
 8001896:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800189a:	bf00      	nop
 800189c:	370c      	adds	r7, #12
 800189e:	46bd      	mov	sp, r7
 80018a0:	bc80      	pop	{r7}
 80018a2:	4770      	bx	lr
 80018a4:	e000e100 	.word	0xe000e100

080018a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	4603      	mov	r3, r0
 80018b0:	6039      	str	r1, [r7, #0]
 80018b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	db0a      	blt.n	80018d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	b2da      	uxtb	r2, r3
 80018c0:	490c      	ldr	r1, [pc, #48]	@ (80018f4 <__NVIC_SetPriority+0x4c>)
 80018c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c6:	0112      	lsls	r2, r2, #4
 80018c8:	b2d2      	uxtb	r2, r2
 80018ca:	440b      	add	r3, r1
 80018cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018d0:	e00a      	b.n	80018e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	b2da      	uxtb	r2, r3
 80018d6:	4908      	ldr	r1, [pc, #32]	@ (80018f8 <__NVIC_SetPriority+0x50>)
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	f003 030f 	and.w	r3, r3, #15
 80018de:	3b04      	subs	r3, #4
 80018e0:	0112      	lsls	r2, r2, #4
 80018e2:	b2d2      	uxtb	r2, r2
 80018e4:	440b      	add	r3, r1
 80018e6:	761a      	strb	r2, [r3, #24]
}
 80018e8:	bf00      	nop
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bc80      	pop	{r7}
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	e000e100 	.word	0xe000e100
 80018f8:	e000ed00 	.word	0xe000ed00

080018fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b089      	sub	sp, #36	@ 0x24
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	f003 0307 	and.w	r3, r3, #7
 800190e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	f1c3 0307 	rsb	r3, r3, #7
 8001916:	2b04      	cmp	r3, #4
 8001918:	bf28      	it	cs
 800191a:	2304      	movcs	r3, #4
 800191c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	3304      	adds	r3, #4
 8001922:	2b06      	cmp	r3, #6
 8001924:	d902      	bls.n	800192c <NVIC_EncodePriority+0x30>
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	3b03      	subs	r3, #3
 800192a:	e000      	b.n	800192e <NVIC_EncodePriority+0x32>
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001930:	f04f 32ff 	mov.w	r2, #4294967295
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	fa02 f303 	lsl.w	r3, r2, r3
 800193a:	43da      	mvns	r2, r3
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	401a      	ands	r2, r3
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001944:	f04f 31ff 	mov.w	r1, #4294967295
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	fa01 f303 	lsl.w	r3, r1, r3
 800194e:	43d9      	mvns	r1, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001954:	4313      	orrs	r3, r2
         );
}
 8001956:	4618      	mov	r0, r3
 8001958:	3724      	adds	r7, #36	@ 0x24
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr

08001960 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	3b01      	subs	r3, #1
 800196c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001970:	d301      	bcc.n	8001976 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001972:	2301      	movs	r3, #1
 8001974:	e00f      	b.n	8001996 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001976:	4a0a      	ldr	r2, [pc, #40]	@ (80019a0 <SysTick_Config+0x40>)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3b01      	subs	r3, #1
 800197c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800197e:	210f      	movs	r1, #15
 8001980:	f04f 30ff 	mov.w	r0, #4294967295
 8001984:	f7ff ff90 	bl	80018a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001988:	4b05      	ldr	r3, [pc, #20]	@ (80019a0 <SysTick_Config+0x40>)
 800198a:	2200      	movs	r2, #0
 800198c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800198e:	4b04      	ldr	r3, [pc, #16]	@ (80019a0 <SysTick_Config+0x40>)
 8001990:	2207      	movs	r2, #7
 8001992:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	3708      	adds	r7, #8
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	e000e010 	.word	0xe000e010

080019a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f7ff ff2d 	bl	800180c <__NVIC_SetPriorityGrouping>
}
 80019b2:	bf00      	nop
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b086      	sub	sp, #24
 80019be:	af00      	add	r7, sp, #0
 80019c0:	4603      	mov	r3, r0
 80019c2:	60b9      	str	r1, [r7, #8]
 80019c4:	607a      	str	r2, [r7, #4]
 80019c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019cc:	f7ff ff42 	bl	8001854 <__NVIC_GetPriorityGrouping>
 80019d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019d2:	687a      	ldr	r2, [r7, #4]
 80019d4:	68b9      	ldr	r1, [r7, #8]
 80019d6:	6978      	ldr	r0, [r7, #20]
 80019d8:	f7ff ff90 	bl	80018fc <NVIC_EncodePriority>
 80019dc:	4602      	mov	r2, r0
 80019de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019e2:	4611      	mov	r1, r2
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff ff5f 	bl	80018a8 <__NVIC_SetPriority>
}
 80019ea:	bf00      	nop
 80019ec:	3718      	adds	r7, #24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b082      	sub	sp, #8
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	4603      	mov	r3, r0
 80019fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff ff35 	bl	8001870 <__NVIC_EnableIRQ>
}
 8001a06:	bf00      	nop
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}

08001a0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b082      	sub	sp, #8
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f7ff ffa2 	bl	8001960 <SysTick_Config>
 8001a1c:	4603      	mov	r3, r0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a26:	b480      	push	{r7}
 8001a28:	b085      	sub	sp, #20
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d008      	beq.n	8001a50 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2204      	movs	r2, #4
 8001a42:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e020      	b.n	8001a92 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f022 020e 	bic.w	r2, r2, #14
 8001a5e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f022 0201 	bic.w	r2, r2, #1
 8001a6e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a78:	2101      	movs	r1, #1
 8001a7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a7e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2201      	movs	r2, #1
 8001a84:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3714      	adds	r7, #20
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr

08001a9c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	2b02      	cmp	r3, #2
 8001ab2:	d005      	beq.n	8001ac0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2204      	movs	r2, #4
 8001ab8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	73fb      	strb	r3, [r7, #15]
 8001abe:	e051      	b.n	8001b64 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f022 020e 	bic.w	r2, r2, #14
 8001ace:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f022 0201 	bic.w	r2, r2, #1
 8001ade:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a22      	ldr	r2, [pc, #136]	@ (8001b70 <HAL_DMA_Abort_IT+0xd4>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d029      	beq.n	8001b3e <HAL_DMA_Abort_IT+0xa2>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a21      	ldr	r2, [pc, #132]	@ (8001b74 <HAL_DMA_Abort_IT+0xd8>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d022      	beq.n	8001b3a <HAL_DMA_Abort_IT+0x9e>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a1f      	ldr	r2, [pc, #124]	@ (8001b78 <HAL_DMA_Abort_IT+0xdc>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d01a      	beq.n	8001b34 <HAL_DMA_Abort_IT+0x98>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a1e      	ldr	r2, [pc, #120]	@ (8001b7c <HAL_DMA_Abort_IT+0xe0>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d012      	beq.n	8001b2e <HAL_DMA_Abort_IT+0x92>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a1c      	ldr	r2, [pc, #112]	@ (8001b80 <HAL_DMA_Abort_IT+0xe4>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d00a      	beq.n	8001b28 <HAL_DMA_Abort_IT+0x8c>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a1b      	ldr	r2, [pc, #108]	@ (8001b84 <HAL_DMA_Abort_IT+0xe8>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d102      	bne.n	8001b22 <HAL_DMA_Abort_IT+0x86>
 8001b1c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001b20:	e00e      	b.n	8001b40 <HAL_DMA_Abort_IT+0xa4>
 8001b22:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b26:	e00b      	b.n	8001b40 <HAL_DMA_Abort_IT+0xa4>
 8001b28:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b2c:	e008      	b.n	8001b40 <HAL_DMA_Abort_IT+0xa4>
 8001b2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b32:	e005      	b.n	8001b40 <HAL_DMA_Abort_IT+0xa4>
 8001b34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b38:	e002      	b.n	8001b40 <HAL_DMA_Abort_IT+0xa4>
 8001b3a:	2310      	movs	r3, #16
 8001b3c:	e000      	b.n	8001b40 <HAL_DMA_Abort_IT+0xa4>
 8001b3e:	2301      	movs	r3, #1
 8001b40:	4a11      	ldr	r2, [pc, #68]	@ (8001b88 <HAL_DMA_Abort_IT+0xec>)
 8001b42:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2201      	movs	r2, #1
 8001b48:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d003      	beq.n	8001b64 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	4798      	blx	r3
    } 
  }
  return status;
 8001b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	40020008 	.word	0x40020008
 8001b74:	4002001c 	.word	0x4002001c
 8001b78:	40020030 	.word	0x40020030
 8001b7c:	40020044 	.word	0x40020044
 8001b80:	40020058 	.word	0x40020058
 8001b84:	4002006c 	.word	0x4002006c
 8001b88:	40020000 	.word	0x40020000

08001b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b08b      	sub	sp, #44	@ 0x2c
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b96:	2300      	movs	r3, #0
 8001b98:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b9e:	e169      	b.n	8001e74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	69fa      	ldr	r2, [r7, #28]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	f040 8158 	bne.w	8001e6e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	4a9a      	ldr	r2, [pc, #616]	@ (8001e2c <HAL_GPIO_Init+0x2a0>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d05e      	beq.n	8001c86 <HAL_GPIO_Init+0xfa>
 8001bc8:	4a98      	ldr	r2, [pc, #608]	@ (8001e2c <HAL_GPIO_Init+0x2a0>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d875      	bhi.n	8001cba <HAL_GPIO_Init+0x12e>
 8001bce:	4a98      	ldr	r2, [pc, #608]	@ (8001e30 <HAL_GPIO_Init+0x2a4>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d058      	beq.n	8001c86 <HAL_GPIO_Init+0xfa>
 8001bd4:	4a96      	ldr	r2, [pc, #600]	@ (8001e30 <HAL_GPIO_Init+0x2a4>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d86f      	bhi.n	8001cba <HAL_GPIO_Init+0x12e>
 8001bda:	4a96      	ldr	r2, [pc, #600]	@ (8001e34 <HAL_GPIO_Init+0x2a8>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d052      	beq.n	8001c86 <HAL_GPIO_Init+0xfa>
 8001be0:	4a94      	ldr	r2, [pc, #592]	@ (8001e34 <HAL_GPIO_Init+0x2a8>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d869      	bhi.n	8001cba <HAL_GPIO_Init+0x12e>
 8001be6:	4a94      	ldr	r2, [pc, #592]	@ (8001e38 <HAL_GPIO_Init+0x2ac>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d04c      	beq.n	8001c86 <HAL_GPIO_Init+0xfa>
 8001bec:	4a92      	ldr	r2, [pc, #584]	@ (8001e38 <HAL_GPIO_Init+0x2ac>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d863      	bhi.n	8001cba <HAL_GPIO_Init+0x12e>
 8001bf2:	4a92      	ldr	r2, [pc, #584]	@ (8001e3c <HAL_GPIO_Init+0x2b0>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d046      	beq.n	8001c86 <HAL_GPIO_Init+0xfa>
 8001bf8:	4a90      	ldr	r2, [pc, #576]	@ (8001e3c <HAL_GPIO_Init+0x2b0>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d85d      	bhi.n	8001cba <HAL_GPIO_Init+0x12e>
 8001bfe:	2b12      	cmp	r3, #18
 8001c00:	d82a      	bhi.n	8001c58 <HAL_GPIO_Init+0xcc>
 8001c02:	2b12      	cmp	r3, #18
 8001c04:	d859      	bhi.n	8001cba <HAL_GPIO_Init+0x12e>
 8001c06:	a201      	add	r2, pc, #4	@ (adr r2, 8001c0c <HAL_GPIO_Init+0x80>)
 8001c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c0c:	08001c87 	.word	0x08001c87
 8001c10:	08001c61 	.word	0x08001c61
 8001c14:	08001c73 	.word	0x08001c73
 8001c18:	08001cb5 	.word	0x08001cb5
 8001c1c:	08001cbb 	.word	0x08001cbb
 8001c20:	08001cbb 	.word	0x08001cbb
 8001c24:	08001cbb 	.word	0x08001cbb
 8001c28:	08001cbb 	.word	0x08001cbb
 8001c2c:	08001cbb 	.word	0x08001cbb
 8001c30:	08001cbb 	.word	0x08001cbb
 8001c34:	08001cbb 	.word	0x08001cbb
 8001c38:	08001cbb 	.word	0x08001cbb
 8001c3c:	08001cbb 	.word	0x08001cbb
 8001c40:	08001cbb 	.word	0x08001cbb
 8001c44:	08001cbb 	.word	0x08001cbb
 8001c48:	08001cbb 	.word	0x08001cbb
 8001c4c:	08001cbb 	.word	0x08001cbb
 8001c50:	08001c69 	.word	0x08001c69
 8001c54:	08001c7d 	.word	0x08001c7d
 8001c58:	4a79      	ldr	r2, [pc, #484]	@ (8001e40 <HAL_GPIO_Init+0x2b4>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d013      	beq.n	8001c86 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c5e:	e02c      	b.n	8001cba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	623b      	str	r3, [r7, #32]
          break;
 8001c66:	e029      	b.n	8001cbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	3304      	adds	r3, #4
 8001c6e:	623b      	str	r3, [r7, #32]
          break;
 8001c70:	e024      	b.n	8001cbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	3308      	adds	r3, #8
 8001c78:	623b      	str	r3, [r7, #32]
          break;
 8001c7a:	e01f      	b.n	8001cbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	330c      	adds	r3, #12
 8001c82:	623b      	str	r3, [r7, #32]
          break;
 8001c84:	e01a      	b.n	8001cbc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d102      	bne.n	8001c94 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c8e:	2304      	movs	r3, #4
 8001c90:	623b      	str	r3, [r7, #32]
          break;
 8001c92:	e013      	b.n	8001cbc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d105      	bne.n	8001ca8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c9c:	2308      	movs	r3, #8
 8001c9e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	69fa      	ldr	r2, [r7, #28]
 8001ca4:	611a      	str	r2, [r3, #16]
          break;
 8001ca6:	e009      	b.n	8001cbc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ca8:	2308      	movs	r3, #8
 8001caa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	69fa      	ldr	r2, [r7, #28]
 8001cb0:	615a      	str	r2, [r3, #20]
          break;
 8001cb2:	e003      	b.n	8001cbc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	623b      	str	r3, [r7, #32]
          break;
 8001cb8:	e000      	b.n	8001cbc <HAL_GPIO_Init+0x130>
          break;
 8001cba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cbc:	69bb      	ldr	r3, [r7, #24]
 8001cbe:	2bff      	cmp	r3, #255	@ 0xff
 8001cc0:	d801      	bhi.n	8001cc6 <HAL_GPIO_Init+0x13a>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	e001      	b.n	8001cca <HAL_GPIO_Init+0x13e>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	3304      	adds	r3, #4
 8001cca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ccc:	69bb      	ldr	r3, [r7, #24]
 8001cce:	2bff      	cmp	r3, #255	@ 0xff
 8001cd0:	d802      	bhi.n	8001cd8 <HAL_GPIO_Init+0x14c>
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	e002      	b.n	8001cde <HAL_GPIO_Init+0x152>
 8001cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cda:	3b08      	subs	r3, #8
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	210f      	movs	r1, #15
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cec:	43db      	mvns	r3, r3
 8001cee:	401a      	ands	r2, r3
 8001cf0:	6a39      	ldr	r1, [r7, #32]
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf8:	431a      	orrs	r2, r3
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	f000 80b1 	beq.w	8001e6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d0c:	4b4d      	ldr	r3, [pc, #308]	@ (8001e44 <HAL_GPIO_Init+0x2b8>)
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	4a4c      	ldr	r2, [pc, #304]	@ (8001e44 <HAL_GPIO_Init+0x2b8>)
 8001d12:	f043 0301 	orr.w	r3, r3, #1
 8001d16:	6193      	str	r3, [r2, #24]
 8001d18:	4b4a      	ldr	r3, [pc, #296]	@ (8001e44 <HAL_GPIO_Init+0x2b8>)
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	f003 0301 	and.w	r3, r3, #1
 8001d20:	60bb      	str	r3, [r7, #8]
 8001d22:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d24:	4a48      	ldr	r2, [pc, #288]	@ (8001e48 <HAL_GPIO_Init+0x2bc>)
 8001d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d28:	089b      	lsrs	r3, r3, #2
 8001d2a:	3302      	adds	r3, #2
 8001d2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d30:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d34:	f003 0303 	and.w	r3, r3, #3
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	220f      	movs	r2, #15
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	43db      	mvns	r3, r3
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	4013      	ands	r3, r2
 8001d46:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	4a40      	ldr	r2, [pc, #256]	@ (8001e4c <HAL_GPIO_Init+0x2c0>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d013      	beq.n	8001d78 <HAL_GPIO_Init+0x1ec>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	4a3f      	ldr	r2, [pc, #252]	@ (8001e50 <HAL_GPIO_Init+0x2c4>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d00d      	beq.n	8001d74 <HAL_GPIO_Init+0x1e8>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	4a3e      	ldr	r2, [pc, #248]	@ (8001e54 <HAL_GPIO_Init+0x2c8>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d007      	beq.n	8001d70 <HAL_GPIO_Init+0x1e4>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	4a3d      	ldr	r2, [pc, #244]	@ (8001e58 <HAL_GPIO_Init+0x2cc>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d101      	bne.n	8001d6c <HAL_GPIO_Init+0x1e0>
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e006      	b.n	8001d7a <HAL_GPIO_Init+0x1ee>
 8001d6c:	2304      	movs	r3, #4
 8001d6e:	e004      	b.n	8001d7a <HAL_GPIO_Init+0x1ee>
 8001d70:	2302      	movs	r3, #2
 8001d72:	e002      	b.n	8001d7a <HAL_GPIO_Init+0x1ee>
 8001d74:	2301      	movs	r3, #1
 8001d76:	e000      	b.n	8001d7a <HAL_GPIO_Init+0x1ee>
 8001d78:	2300      	movs	r3, #0
 8001d7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d7c:	f002 0203 	and.w	r2, r2, #3
 8001d80:	0092      	lsls	r2, r2, #2
 8001d82:	4093      	lsls	r3, r2
 8001d84:	68fa      	ldr	r2, [r7, #12]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d8a:	492f      	ldr	r1, [pc, #188]	@ (8001e48 <HAL_GPIO_Init+0x2bc>)
 8001d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8e:	089b      	lsrs	r3, r3, #2
 8001d90:	3302      	adds	r3, #2
 8001d92:	68fa      	ldr	r2, [r7, #12]
 8001d94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d006      	beq.n	8001db2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001da4:	4b2d      	ldr	r3, [pc, #180]	@ (8001e5c <HAL_GPIO_Init+0x2d0>)
 8001da6:	689a      	ldr	r2, [r3, #8]
 8001da8:	492c      	ldr	r1, [pc, #176]	@ (8001e5c <HAL_GPIO_Init+0x2d0>)
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	608b      	str	r3, [r1, #8]
 8001db0:	e006      	b.n	8001dc0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001db2:	4b2a      	ldr	r3, [pc, #168]	@ (8001e5c <HAL_GPIO_Init+0x2d0>)
 8001db4:	689a      	ldr	r2, [r3, #8]
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	43db      	mvns	r3, r3
 8001dba:	4928      	ldr	r1, [pc, #160]	@ (8001e5c <HAL_GPIO_Init+0x2d0>)
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d006      	beq.n	8001dda <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001dcc:	4b23      	ldr	r3, [pc, #140]	@ (8001e5c <HAL_GPIO_Init+0x2d0>)
 8001dce:	68da      	ldr	r2, [r3, #12]
 8001dd0:	4922      	ldr	r1, [pc, #136]	@ (8001e5c <HAL_GPIO_Init+0x2d0>)
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	60cb      	str	r3, [r1, #12]
 8001dd8:	e006      	b.n	8001de8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001dda:	4b20      	ldr	r3, [pc, #128]	@ (8001e5c <HAL_GPIO_Init+0x2d0>)
 8001ddc:	68da      	ldr	r2, [r3, #12]
 8001dde:	69bb      	ldr	r3, [r7, #24]
 8001de0:	43db      	mvns	r3, r3
 8001de2:	491e      	ldr	r1, [pc, #120]	@ (8001e5c <HAL_GPIO_Init+0x2d0>)
 8001de4:	4013      	ands	r3, r2
 8001de6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d006      	beq.n	8001e02 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001df4:	4b19      	ldr	r3, [pc, #100]	@ (8001e5c <HAL_GPIO_Init+0x2d0>)
 8001df6:	685a      	ldr	r2, [r3, #4]
 8001df8:	4918      	ldr	r1, [pc, #96]	@ (8001e5c <HAL_GPIO_Init+0x2d0>)
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	604b      	str	r3, [r1, #4]
 8001e00:	e006      	b.n	8001e10 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e02:	4b16      	ldr	r3, [pc, #88]	@ (8001e5c <HAL_GPIO_Init+0x2d0>)
 8001e04:	685a      	ldr	r2, [r3, #4]
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	43db      	mvns	r3, r3
 8001e0a:	4914      	ldr	r1, [pc, #80]	@ (8001e5c <HAL_GPIO_Init+0x2d0>)
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d021      	beq.n	8001e60 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e5c <HAL_GPIO_Init+0x2d0>)
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	490e      	ldr	r1, [pc, #56]	@ (8001e5c <HAL_GPIO_Init+0x2d0>)
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	600b      	str	r3, [r1, #0]
 8001e28:	e021      	b.n	8001e6e <HAL_GPIO_Init+0x2e2>
 8001e2a:	bf00      	nop
 8001e2c:	10320000 	.word	0x10320000
 8001e30:	10310000 	.word	0x10310000
 8001e34:	10220000 	.word	0x10220000
 8001e38:	10210000 	.word	0x10210000
 8001e3c:	10120000 	.word	0x10120000
 8001e40:	10110000 	.word	0x10110000
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40010000 	.word	0x40010000
 8001e4c:	40010800 	.word	0x40010800
 8001e50:	40010c00 	.word	0x40010c00
 8001e54:	40011000 	.word	0x40011000
 8001e58:	40011400 	.word	0x40011400
 8001e5c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e60:	4b0b      	ldr	r3, [pc, #44]	@ (8001e90 <HAL_GPIO_Init+0x304>)
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	69bb      	ldr	r3, [r7, #24]
 8001e66:	43db      	mvns	r3, r3
 8001e68:	4909      	ldr	r1, [pc, #36]	@ (8001e90 <HAL_GPIO_Init+0x304>)
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e70:	3301      	adds	r3, #1
 8001e72:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f47f ae8e 	bne.w	8001ba0 <HAL_GPIO_Init+0x14>
  }
}
 8001e84:	bf00      	nop
 8001e86:	bf00      	nop
 8001e88:	372c      	adds	r7, #44	@ 0x2c
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bc80      	pop	{r7}
 8001e8e:	4770      	bx	lr
 8001e90:	40010400 	.word	0x40010400

08001e94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	807b      	strh	r3, [r7, #2]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ea4:	787b      	ldrb	r3, [r7, #1]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d003      	beq.n	8001eb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eaa:	887a      	ldrh	r2, [r7, #2]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001eb0:	e003      	b.n	8001eba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001eb2:	887b      	ldrh	r3, [r7, #2]
 8001eb4:	041a      	lsls	r2, r3, #16
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	611a      	str	r2, [r3, #16]
}
 8001eba:	bf00      	nop
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr

08001ec4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d101      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e272      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f000 8087 	beq.w	8001ff2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ee4:	4b92      	ldr	r3, [pc, #584]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f003 030c 	and.w	r3, r3, #12
 8001eec:	2b04      	cmp	r3, #4
 8001eee:	d00c      	beq.n	8001f0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ef0:	4b8f      	ldr	r3, [pc, #572]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f003 030c 	and.w	r3, r3, #12
 8001ef8:	2b08      	cmp	r3, #8
 8001efa:	d112      	bne.n	8001f22 <HAL_RCC_OscConfig+0x5e>
 8001efc:	4b8c      	ldr	r3, [pc, #560]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f08:	d10b      	bne.n	8001f22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f0a:	4b89      	ldr	r3, [pc, #548]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d06c      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x12c>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d168      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e24c      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f2a:	d106      	bne.n	8001f3a <HAL_RCC_OscConfig+0x76>
 8001f2c:	4b80      	ldr	r3, [pc, #512]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a7f      	ldr	r2, [pc, #508]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f36:	6013      	str	r3, [r2, #0]
 8001f38:	e02e      	b.n	8001f98 <HAL_RCC_OscConfig+0xd4>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d10c      	bne.n	8001f5c <HAL_RCC_OscConfig+0x98>
 8001f42:	4b7b      	ldr	r3, [pc, #492]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a7a      	ldr	r2, [pc, #488]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f4c:	6013      	str	r3, [r2, #0]
 8001f4e:	4b78      	ldr	r3, [pc, #480]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a77      	ldr	r2, [pc, #476]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f54:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f58:	6013      	str	r3, [r2, #0]
 8001f5a:	e01d      	b.n	8001f98 <HAL_RCC_OscConfig+0xd4>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f64:	d10c      	bne.n	8001f80 <HAL_RCC_OscConfig+0xbc>
 8001f66:	4b72      	ldr	r3, [pc, #456]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a71      	ldr	r2, [pc, #452]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f70:	6013      	str	r3, [r2, #0]
 8001f72:	4b6f      	ldr	r3, [pc, #444]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a6e      	ldr	r2, [pc, #440]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f7c:	6013      	str	r3, [r2, #0]
 8001f7e:	e00b      	b.n	8001f98 <HAL_RCC_OscConfig+0xd4>
 8001f80:	4b6b      	ldr	r3, [pc, #428]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a6a      	ldr	r2, [pc, #424]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f8a:	6013      	str	r3, [r2, #0]
 8001f8c:	4b68      	ldr	r3, [pc, #416]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a67      	ldr	r2, [pc, #412]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d013      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa0:	f7fe fdba 	bl	8000b18 <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fa8:	f7fe fdb6 	bl	8000b18 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b64      	cmp	r3, #100	@ 0x64
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e200      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fba:	4b5d      	ldr	r3, [pc, #372]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0f0      	beq.n	8001fa8 <HAL_RCC_OscConfig+0xe4>
 8001fc6:	e014      	b.n	8001ff2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc8:	f7fe fda6 	bl	8000b18 <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fd0:	f7fe fda2 	bl	8000b18 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b64      	cmp	r3, #100	@ 0x64
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e1ec      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fe2:	4b53      	ldr	r3, [pc, #332]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1f0      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x10c>
 8001fee:	e000      	b.n	8001ff2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ff0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d063      	beq.n	80020c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ffe:	4b4c      	ldr	r3, [pc, #304]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f003 030c 	and.w	r3, r3, #12
 8002006:	2b00      	cmp	r3, #0
 8002008:	d00b      	beq.n	8002022 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800200a:	4b49      	ldr	r3, [pc, #292]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f003 030c 	and.w	r3, r3, #12
 8002012:	2b08      	cmp	r3, #8
 8002014:	d11c      	bne.n	8002050 <HAL_RCC_OscConfig+0x18c>
 8002016:	4b46      	ldr	r3, [pc, #280]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d116      	bne.n	8002050 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002022:	4b43      	ldr	r3, [pc, #268]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	2b00      	cmp	r3, #0
 800202c:	d005      	beq.n	800203a <HAL_RCC_OscConfig+0x176>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	2b01      	cmp	r3, #1
 8002034:	d001      	beq.n	800203a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e1c0      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800203a:	4b3d      	ldr	r3, [pc, #244]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	695b      	ldr	r3, [r3, #20]
 8002046:	00db      	lsls	r3, r3, #3
 8002048:	4939      	ldr	r1, [pc, #228]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 800204a:	4313      	orrs	r3, r2
 800204c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800204e:	e03a      	b.n	80020c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	691b      	ldr	r3, [r3, #16]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d020      	beq.n	800209a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002058:	4b36      	ldr	r3, [pc, #216]	@ (8002134 <HAL_RCC_OscConfig+0x270>)
 800205a:	2201      	movs	r2, #1
 800205c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205e:	f7fe fd5b 	bl	8000b18 <HAL_GetTick>
 8002062:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002064:	e008      	b.n	8002078 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002066:	f7fe fd57 	bl	8000b18 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e1a1      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002078:	4b2d      	ldr	r3, [pc, #180]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0f0      	beq.n	8002066 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002084:	4b2a      	ldr	r3, [pc, #168]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	695b      	ldr	r3, [r3, #20]
 8002090:	00db      	lsls	r3, r3, #3
 8002092:	4927      	ldr	r1, [pc, #156]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 8002094:	4313      	orrs	r3, r2
 8002096:	600b      	str	r3, [r1, #0]
 8002098:	e015      	b.n	80020c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800209a:	4b26      	ldr	r3, [pc, #152]	@ (8002134 <HAL_RCC_OscConfig+0x270>)
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a0:	f7fe fd3a 	bl	8000b18 <HAL_GetTick>
 80020a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020a6:	e008      	b.n	80020ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020a8:	f7fe fd36 	bl	8000b18 <HAL_GetTick>
 80020ac:	4602      	mov	r2, r0
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d901      	bls.n	80020ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e180      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1f0      	bne.n	80020a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0308 	and.w	r3, r3, #8
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d03a      	beq.n	8002148 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	699b      	ldr	r3, [r3, #24]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d019      	beq.n	800210e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020da:	4b17      	ldr	r3, [pc, #92]	@ (8002138 <HAL_RCC_OscConfig+0x274>)
 80020dc:	2201      	movs	r2, #1
 80020de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020e0:	f7fe fd1a 	bl	8000b18 <HAL_GetTick>
 80020e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020e6:	e008      	b.n	80020fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020e8:	f7fe fd16 	bl	8000b18 <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e160      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002130 <HAL_RCC_OscConfig+0x26c>)
 80020fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020fe:	f003 0302 	and.w	r3, r3, #2
 8002102:	2b00      	cmp	r3, #0
 8002104:	d0f0      	beq.n	80020e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002106:	2001      	movs	r0, #1
 8002108:	f000 face 	bl	80026a8 <RCC_Delay>
 800210c:	e01c      	b.n	8002148 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800210e:	4b0a      	ldr	r3, [pc, #40]	@ (8002138 <HAL_RCC_OscConfig+0x274>)
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002114:	f7fe fd00 	bl	8000b18 <HAL_GetTick>
 8002118:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800211a:	e00f      	b.n	800213c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800211c:	f7fe fcfc 	bl	8000b18 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	2b02      	cmp	r3, #2
 8002128:	d908      	bls.n	800213c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800212a:	2303      	movs	r3, #3
 800212c:	e146      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
 800212e:	bf00      	nop
 8002130:	40021000 	.word	0x40021000
 8002134:	42420000 	.word	0x42420000
 8002138:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800213c:	4b92      	ldr	r3, [pc, #584]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 800213e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002140:	f003 0302 	and.w	r3, r3, #2
 8002144:	2b00      	cmp	r3, #0
 8002146:	d1e9      	bne.n	800211c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0304 	and.w	r3, r3, #4
 8002150:	2b00      	cmp	r3, #0
 8002152:	f000 80a6 	beq.w	80022a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002156:	2300      	movs	r3, #0
 8002158:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800215a:	4b8b      	ldr	r3, [pc, #556]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 800215c:	69db      	ldr	r3, [r3, #28]
 800215e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d10d      	bne.n	8002182 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002166:	4b88      	ldr	r3, [pc, #544]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	4a87      	ldr	r2, [pc, #540]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 800216c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002170:	61d3      	str	r3, [r2, #28]
 8002172:	4b85      	ldr	r3, [pc, #532]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 8002174:	69db      	ldr	r3, [r3, #28]
 8002176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800217a:	60bb      	str	r3, [r7, #8]
 800217c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800217e:	2301      	movs	r3, #1
 8002180:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002182:	4b82      	ldr	r3, [pc, #520]	@ (800238c <HAL_RCC_OscConfig+0x4c8>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800218a:	2b00      	cmp	r3, #0
 800218c:	d118      	bne.n	80021c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800218e:	4b7f      	ldr	r3, [pc, #508]	@ (800238c <HAL_RCC_OscConfig+0x4c8>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a7e      	ldr	r2, [pc, #504]	@ (800238c <HAL_RCC_OscConfig+0x4c8>)
 8002194:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002198:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800219a:	f7fe fcbd 	bl	8000b18 <HAL_GetTick>
 800219e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a0:	e008      	b.n	80021b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021a2:	f7fe fcb9 	bl	8000b18 <HAL_GetTick>
 80021a6:	4602      	mov	r2, r0
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	2b64      	cmp	r3, #100	@ 0x64
 80021ae:	d901      	bls.n	80021b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e103      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b4:	4b75      	ldr	r3, [pc, #468]	@ (800238c <HAL_RCC_OscConfig+0x4c8>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d0f0      	beq.n	80021a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d106      	bne.n	80021d6 <HAL_RCC_OscConfig+0x312>
 80021c8:	4b6f      	ldr	r3, [pc, #444]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	4a6e      	ldr	r2, [pc, #440]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 80021ce:	f043 0301 	orr.w	r3, r3, #1
 80021d2:	6213      	str	r3, [r2, #32]
 80021d4:	e02d      	b.n	8002232 <HAL_RCC_OscConfig+0x36e>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d10c      	bne.n	80021f8 <HAL_RCC_OscConfig+0x334>
 80021de:	4b6a      	ldr	r3, [pc, #424]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 80021e0:	6a1b      	ldr	r3, [r3, #32]
 80021e2:	4a69      	ldr	r2, [pc, #420]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 80021e4:	f023 0301 	bic.w	r3, r3, #1
 80021e8:	6213      	str	r3, [r2, #32]
 80021ea:	4b67      	ldr	r3, [pc, #412]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 80021ec:	6a1b      	ldr	r3, [r3, #32]
 80021ee:	4a66      	ldr	r2, [pc, #408]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 80021f0:	f023 0304 	bic.w	r3, r3, #4
 80021f4:	6213      	str	r3, [r2, #32]
 80021f6:	e01c      	b.n	8002232 <HAL_RCC_OscConfig+0x36e>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	2b05      	cmp	r3, #5
 80021fe:	d10c      	bne.n	800221a <HAL_RCC_OscConfig+0x356>
 8002200:	4b61      	ldr	r3, [pc, #388]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 8002202:	6a1b      	ldr	r3, [r3, #32]
 8002204:	4a60      	ldr	r2, [pc, #384]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 8002206:	f043 0304 	orr.w	r3, r3, #4
 800220a:	6213      	str	r3, [r2, #32]
 800220c:	4b5e      	ldr	r3, [pc, #376]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	4a5d      	ldr	r2, [pc, #372]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 8002212:	f043 0301 	orr.w	r3, r3, #1
 8002216:	6213      	str	r3, [r2, #32]
 8002218:	e00b      	b.n	8002232 <HAL_RCC_OscConfig+0x36e>
 800221a:	4b5b      	ldr	r3, [pc, #364]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 800221c:	6a1b      	ldr	r3, [r3, #32]
 800221e:	4a5a      	ldr	r2, [pc, #360]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 8002220:	f023 0301 	bic.w	r3, r3, #1
 8002224:	6213      	str	r3, [r2, #32]
 8002226:	4b58      	ldr	r3, [pc, #352]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 8002228:	6a1b      	ldr	r3, [r3, #32]
 800222a:	4a57      	ldr	r2, [pc, #348]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 800222c:	f023 0304 	bic.w	r3, r3, #4
 8002230:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d015      	beq.n	8002266 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800223a:	f7fe fc6d 	bl	8000b18 <HAL_GetTick>
 800223e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002240:	e00a      	b.n	8002258 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002242:	f7fe fc69 	bl	8000b18 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002250:	4293      	cmp	r3, r2
 8002252:	d901      	bls.n	8002258 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e0b1      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002258:	4b4b      	ldr	r3, [pc, #300]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 800225a:	6a1b      	ldr	r3, [r3, #32]
 800225c:	f003 0302 	and.w	r3, r3, #2
 8002260:	2b00      	cmp	r3, #0
 8002262:	d0ee      	beq.n	8002242 <HAL_RCC_OscConfig+0x37e>
 8002264:	e014      	b.n	8002290 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002266:	f7fe fc57 	bl	8000b18 <HAL_GetTick>
 800226a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800226c:	e00a      	b.n	8002284 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800226e:	f7fe fc53 	bl	8000b18 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	f241 3288 	movw	r2, #5000	@ 0x1388
 800227c:	4293      	cmp	r3, r2
 800227e:	d901      	bls.n	8002284 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	e09b      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002284:	4b40      	ldr	r3, [pc, #256]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1ee      	bne.n	800226e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002290:	7dfb      	ldrb	r3, [r7, #23]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d105      	bne.n	80022a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002296:	4b3c      	ldr	r3, [pc, #240]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	4a3b      	ldr	r2, [pc, #236]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 800229c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	69db      	ldr	r3, [r3, #28]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	f000 8087 	beq.w	80023ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022ac:	4b36      	ldr	r3, [pc, #216]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f003 030c 	and.w	r3, r3, #12
 80022b4:	2b08      	cmp	r3, #8
 80022b6:	d061      	beq.n	800237c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	69db      	ldr	r3, [r3, #28]
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d146      	bne.n	800234e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022c0:	4b33      	ldr	r3, [pc, #204]	@ (8002390 <HAL_RCC_OscConfig+0x4cc>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c6:	f7fe fc27 	bl	8000b18 <HAL_GetTick>
 80022ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022cc:	e008      	b.n	80022e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ce:	f7fe fc23 	bl	8000b18 <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	2b02      	cmp	r3, #2
 80022da:	d901      	bls.n	80022e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e06d      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022e0:	4b29      	ldr	r3, [pc, #164]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1f0      	bne.n	80022ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022f4:	d108      	bne.n	8002308 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022f6:	4b24      	ldr	r3, [pc, #144]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	4921      	ldr	r1, [pc, #132]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 8002304:	4313      	orrs	r3, r2
 8002306:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002308:	4b1f      	ldr	r3, [pc, #124]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a19      	ldr	r1, [r3, #32]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002318:	430b      	orrs	r3, r1
 800231a:	491b      	ldr	r1, [pc, #108]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 800231c:	4313      	orrs	r3, r2
 800231e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002320:	4b1b      	ldr	r3, [pc, #108]	@ (8002390 <HAL_RCC_OscConfig+0x4cc>)
 8002322:	2201      	movs	r2, #1
 8002324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002326:	f7fe fbf7 	bl	8000b18 <HAL_GetTick>
 800232a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800232c:	e008      	b.n	8002340 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800232e:	f7fe fbf3 	bl	8000b18 <HAL_GetTick>
 8002332:	4602      	mov	r2, r0
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	2b02      	cmp	r3, #2
 800233a:	d901      	bls.n	8002340 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800233c:	2303      	movs	r3, #3
 800233e:	e03d      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002340:	4b11      	ldr	r3, [pc, #68]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d0f0      	beq.n	800232e <HAL_RCC_OscConfig+0x46a>
 800234c:	e035      	b.n	80023ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800234e:	4b10      	ldr	r3, [pc, #64]	@ (8002390 <HAL_RCC_OscConfig+0x4cc>)
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002354:	f7fe fbe0 	bl	8000b18 <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800235c:	f7fe fbdc 	bl	8000b18 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e026      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800236e:	4b06      	ldr	r3, [pc, #24]	@ (8002388 <HAL_RCC_OscConfig+0x4c4>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d1f0      	bne.n	800235c <HAL_RCC_OscConfig+0x498>
 800237a:	e01e      	b.n	80023ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	69db      	ldr	r3, [r3, #28]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d107      	bne.n	8002394 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e019      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
 8002388:	40021000 	.word	0x40021000
 800238c:	40007000 	.word	0x40007000
 8002390:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002394:	4b0b      	ldr	r3, [pc, #44]	@ (80023c4 <HAL_RCC_OscConfig+0x500>)
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a1b      	ldr	r3, [r3, #32]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d106      	bne.n	80023b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d001      	beq.n	80023ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e000      	b.n	80023bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80023ba:	2300      	movs	r3, #0
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3718      	adds	r7, #24
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	40021000 	.word	0x40021000

080023c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d101      	bne.n	80023dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e0d0      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023dc:	4b6a      	ldr	r3, [pc, #424]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0307 	and.w	r3, r3, #7
 80023e4:	683a      	ldr	r2, [r7, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d910      	bls.n	800240c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ea:	4b67      	ldr	r3, [pc, #412]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f023 0207 	bic.w	r2, r3, #7
 80023f2:	4965      	ldr	r1, [pc, #404]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023fa:	4b63      	ldr	r3, [pc, #396]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0307 	and.w	r3, r3, #7
 8002402:	683a      	ldr	r2, [r7, #0]
 8002404:	429a      	cmp	r2, r3
 8002406:	d001      	beq.n	800240c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e0b8      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0302 	and.w	r3, r3, #2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d020      	beq.n	800245a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	2b00      	cmp	r3, #0
 8002422:	d005      	beq.n	8002430 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002424:	4b59      	ldr	r3, [pc, #356]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	4a58      	ldr	r2, [pc, #352]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 800242a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800242e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0308 	and.w	r3, r3, #8
 8002438:	2b00      	cmp	r3, #0
 800243a:	d005      	beq.n	8002448 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800243c:	4b53      	ldr	r3, [pc, #332]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	4a52      	ldr	r2, [pc, #328]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002442:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002446:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002448:	4b50      	ldr	r3, [pc, #320]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	494d      	ldr	r1, [pc, #308]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002456:	4313      	orrs	r3, r2
 8002458:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b00      	cmp	r3, #0
 8002464:	d040      	beq.n	80024e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d107      	bne.n	800247e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246e:	4b47      	ldr	r3, [pc, #284]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d115      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e07f      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	2b02      	cmp	r3, #2
 8002484:	d107      	bne.n	8002496 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002486:	4b41      	ldr	r3, [pc, #260]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d109      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e073      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002496:	4b3d      	ldr	r3, [pc, #244]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e06b      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024a6:	4b39      	ldr	r3, [pc, #228]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f023 0203 	bic.w	r2, r3, #3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	4936      	ldr	r1, [pc, #216]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 80024b4:	4313      	orrs	r3, r2
 80024b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024b8:	f7fe fb2e 	bl	8000b18 <HAL_GetTick>
 80024bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024be:	e00a      	b.n	80024d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024c0:	f7fe fb2a 	bl	8000b18 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e053      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024d6:	4b2d      	ldr	r3, [pc, #180]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f003 020c 	and.w	r2, r3, #12
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d1eb      	bne.n	80024c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024e8:	4b27      	ldr	r3, [pc, #156]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0307 	and.w	r3, r3, #7
 80024f0:	683a      	ldr	r2, [r7, #0]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d210      	bcs.n	8002518 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024f6:	4b24      	ldr	r3, [pc, #144]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f023 0207 	bic.w	r2, r3, #7
 80024fe:	4922      	ldr	r1, [pc, #136]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	4313      	orrs	r3, r2
 8002504:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002506:	4b20      	ldr	r3, [pc, #128]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0307 	and.w	r3, r3, #7
 800250e:	683a      	ldr	r2, [r7, #0]
 8002510:	429a      	cmp	r2, r3
 8002512:	d001      	beq.n	8002518 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e032      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	2b00      	cmp	r3, #0
 8002522:	d008      	beq.n	8002536 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002524:	4b19      	ldr	r3, [pc, #100]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	4916      	ldr	r1, [pc, #88]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002532:	4313      	orrs	r3, r2
 8002534:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0308 	and.w	r3, r3, #8
 800253e:	2b00      	cmp	r3, #0
 8002540:	d009      	beq.n	8002556 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002542:	4b12      	ldr	r3, [pc, #72]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	691b      	ldr	r3, [r3, #16]
 800254e:	00db      	lsls	r3, r3, #3
 8002550:	490e      	ldr	r1, [pc, #56]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002552:	4313      	orrs	r3, r2
 8002554:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002556:	f000 f821 	bl	800259c <HAL_RCC_GetSysClockFreq>
 800255a:	4602      	mov	r2, r0
 800255c:	4b0b      	ldr	r3, [pc, #44]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	091b      	lsrs	r3, r3, #4
 8002562:	f003 030f 	and.w	r3, r3, #15
 8002566:	490a      	ldr	r1, [pc, #40]	@ (8002590 <HAL_RCC_ClockConfig+0x1c8>)
 8002568:	5ccb      	ldrb	r3, [r1, r3]
 800256a:	fa22 f303 	lsr.w	r3, r2, r3
 800256e:	4a09      	ldr	r2, [pc, #36]	@ (8002594 <HAL_RCC_ClockConfig+0x1cc>)
 8002570:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002572:	4b09      	ldr	r3, [pc, #36]	@ (8002598 <HAL_RCC_ClockConfig+0x1d0>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4618      	mov	r0, r3
 8002578:	f7fe fa8c 	bl	8000a94 <HAL_InitTick>

  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	40022000 	.word	0x40022000
 800258c:	40021000 	.word	0x40021000
 8002590:	080046d8 	.word	0x080046d8
 8002594:	20000008 	.word	0x20000008
 8002598:	2000000c 	.word	0x2000000c

0800259c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800259c:	b480      	push	{r7}
 800259e:	b087      	sub	sp, #28
 80025a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025a2:	2300      	movs	r3, #0
 80025a4:	60fb      	str	r3, [r7, #12]
 80025a6:	2300      	movs	r3, #0
 80025a8:	60bb      	str	r3, [r7, #8]
 80025aa:	2300      	movs	r3, #0
 80025ac:	617b      	str	r3, [r7, #20]
 80025ae:	2300      	movs	r3, #0
 80025b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025b2:	2300      	movs	r3, #0
 80025b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002630 <HAL_RCC_GetSysClockFreq+0x94>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f003 030c 	and.w	r3, r3, #12
 80025c2:	2b04      	cmp	r3, #4
 80025c4:	d002      	beq.n	80025cc <HAL_RCC_GetSysClockFreq+0x30>
 80025c6:	2b08      	cmp	r3, #8
 80025c8:	d003      	beq.n	80025d2 <HAL_RCC_GetSysClockFreq+0x36>
 80025ca:	e027      	b.n	800261c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025cc:	4b19      	ldr	r3, [pc, #100]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x98>)
 80025ce:	613b      	str	r3, [r7, #16]
      break;
 80025d0:	e027      	b.n	8002622 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	0c9b      	lsrs	r3, r3, #18
 80025d6:	f003 030f 	and.w	r3, r3, #15
 80025da:	4a17      	ldr	r2, [pc, #92]	@ (8002638 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025dc:	5cd3      	ldrb	r3, [r2, r3]
 80025de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d010      	beq.n	800260c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025ea:	4b11      	ldr	r3, [pc, #68]	@ (8002630 <HAL_RCC_GetSysClockFreq+0x94>)
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	0c5b      	lsrs	r3, r3, #17
 80025f0:	f003 0301 	and.w	r3, r3, #1
 80025f4:	4a11      	ldr	r2, [pc, #68]	@ (800263c <HAL_RCC_GetSysClockFreq+0xa0>)
 80025f6:	5cd3      	ldrb	r3, [r2, r3]
 80025f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x98>)
 80025fe:	fb03 f202 	mul.w	r2, r3, r2
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	fbb2 f3f3 	udiv	r3, r2, r3
 8002608:	617b      	str	r3, [r7, #20]
 800260a:	e004      	b.n	8002616 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4a0c      	ldr	r2, [pc, #48]	@ (8002640 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002610:	fb02 f303 	mul.w	r3, r2, r3
 8002614:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	613b      	str	r3, [r7, #16]
      break;
 800261a:	e002      	b.n	8002622 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800261c:	4b05      	ldr	r3, [pc, #20]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x98>)
 800261e:	613b      	str	r3, [r7, #16]
      break;
 8002620:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002622:	693b      	ldr	r3, [r7, #16]
}
 8002624:	4618      	mov	r0, r3
 8002626:	371c      	adds	r7, #28
 8002628:	46bd      	mov	sp, r7
 800262a:	bc80      	pop	{r7}
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	40021000 	.word	0x40021000
 8002634:	007a1200 	.word	0x007a1200
 8002638:	080046f0 	.word	0x080046f0
 800263c:	08004700 	.word	0x08004700
 8002640:	003d0900 	.word	0x003d0900

08002644 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002648:	4b02      	ldr	r3, [pc, #8]	@ (8002654 <HAL_RCC_GetHCLKFreq+0x10>)
 800264a:	681b      	ldr	r3, [r3, #0]
}
 800264c:	4618      	mov	r0, r3
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr
 8002654:	20000008 	.word	0x20000008

08002658 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800265c:	f7ff fff2 	bl	8002644 <HAL_RCC_GetHCLKFreq>
 8002660:	4602      	mov	r2, r0
 8002662:	4b05      	ldr	r3, [pc, #20]	@ (8002678 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	0a1b      	lsrs	r3, r3, #8
 8002668:	f003 0307 	and.w	r3, r3, #7
 800266c:	4903      	ldr	r1, [pc, #12]	@ (800267c <HAL_RCC_GetPCLK1Freq+0x24>)
 800266e:	5ccb      	ldrb	r3, [r1, r3]
 8002670:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002674:	4618      	mov	r0, r3
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40021000 	.word	0x40021000
 800267c:	080046e8 	.word	0x080046e8

08002680 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002684:	f7ff ffde 	bl	8002644 <HAL_RCC_GetHCLKFreq>
 8002688:	4602      	mov	r2, r0
 800268a:	4b05      	ldr	r3, [pc, #20]	@ (80026a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	0adb      	lsrs	r3, r3, #11
 8002690:	f003 0307 	and.w	r3, r3, #7
 8002694:	4903      	ldr	r1, [pc, #12]	@ (80026a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002696:	5ccb      	ldrb	r3, [r1, r3]
 8002698:	fa22 f303 	lsr.w	r3, r2, r3
}
 800269c:	4618      	mov	r0, r3
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	40021000 	.word	0x40021000
 80026a4:	080046e8 	.word	0x080046e8

080026a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80026b0:	4b0a      	ldr	r3, [pc, #40]	@ (80026dc <RCC_Delay+0x34>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a0a      	ldr	r2, [pc, #40]	@ (80026e0 <RCC_Delay+0x38>)
 80026b6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ba:	0a5b      	lsrs	r3, r3, #9
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	fb02 f303 	mul.w	r3, r2, r3
 80026c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80026c4:	bf00      	nop
  }
  while (Delay --);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	1e5a      	subs	r2, r3, #1
 80026ca:	60fa      	str	r2, [r7, #12]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d1f9      	bne.n	80026c4 <RCC_Delay+0x1c>
}
 80026d0:	bf00      	nop
 80026d2:	bf00      	nop
 80026d4:	3714      	adds	r7, #20
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bc80      	pop	{r7}
 80026da:	4770      	bx	lr
 80026dc:	20000008 	.word	0x20000008
 80026e0:	10624dd3 	.word	0x10624dd3

080026e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d101      	bne.n	80026f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e042      	b.n	800277c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d106      	bne.n	8002710 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f7fe f82e 	bl	800076c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2224      	movs	r2, #36	@ 0x24
 8002714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68da      	ldr	r2, [r3, #12]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002726:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f000 fd63 	bl	80031f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	691a      	ldr	r2, [r3, #16]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800273c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	695a      	ldr	r2, [r3, #20]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800274c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68da      	ldr	r2, [r3, #12]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800275c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2220      	movs	r2, #32
 8002768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2220      	movs	r2, #32
 8002770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b08a      	sub	sp, #40	@ 0x28
 8002788:	af02      	add	r7, sp, #8
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	603b      	str	r3, [r7, #0]
 8002790:	4613      	mov	r3, r2
 8002792:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002794:	2300      	movs	r3, #0
 8002796:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	2b20      	cmp	r3, #32
 80027a2:	d175      	bne.n	8002890 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d002      	beq.n	80027b0 <HAL_UART_Transmit+0x2c>
 80027aa:	88fb      	ldrh	r3, [r7, #6]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d101      	bne.n	80027b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e06e      	b.n	8002892 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2200      	movs	r2, #0
 80027b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2221      	movs	r2, #33	@ 0x21
 80027be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027c2:	f7fe f9a9 	bl	8000b18 <HAL_GetTick>
 80027c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	88fa      	ldrh	r2, [r7, #6]
 80027cc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	88fa      	ldrh	r2, [r7, #6]
 80027d2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027dc:	d108      	bne.n	80027f0 <HAL_UART_Transmit+0x6c>
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	691b      	ldr	r3, [r3, #16]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d104      	bne.n	80027f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80027e6:	2300      	movs	r3, #0
 80027e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	61bb      	str	r3, [r7, #24]
 80027ee:	e003      	b.n	80027f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80027f8:	e02e      	b.n	8002858 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	9300      	str	r3, [sp, #0]
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	2200      	movs	r2, #0
 8002802:	2180      	movs	r1, #128	@ 0x80
 8002804:	68f8      	ldr	r0, [r7, #12]
 8002806:	f000 fb01 	bl	8002e0c <UART_WaitOnFlagUntilTimeout>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d005      	beq.n	800281c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2220      	movs	r2, #32
 8002814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002818:	2303      	movs	r3, #3
 800281a:	e03a      	b.n	8002892 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d10b      	bne.n	800283a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	881b      	ldrh	r3, [r3, #0]
 8002826:	461a      	mov	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002830:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	3302      	adds	r3, #2
 8002836:	61bb      	str	r3, [r7, #24]
 8002838:	e007      	b.n	800284a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	781a      	ldrb	r2, [r3, #0]
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	3301      	adds	r3, #1
 8002848:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800284e:	b29b      	uxth	r3, r3
 8002850:	3b01      	subs	r3, #1
 8002852:	b29a      	uxth	r2, r3
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800285c:	b29b      	uxth	r3, r3
 800285e:	2b00      	cmp	r3, #0
 8002860:	d1cb      	bne.n	80027fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	9300      	str	r3, [sp, #0]
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	2200      	movs	r2, #0
 800286a:	2140      	movs	r1, #64	@ 0x40
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 facd 	bl	8002e0c <UART_WaitOnFlagUntilTimeout>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d005      	beq.n	8002884 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2220      	movs	r2, #32
 800287c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e006      	b.n	8002892 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2220      	movs	r2, #32
 8002888:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800288c:	2300      	movs	r3, #0
 800288e:	e000      	b.n	8002892 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002890:	2302      	movs	r3, #2
  }
}
 8002892:	4618      	mov	r0, r3
 8002894:	3720      	adds	r7, #32
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
	...

0800289c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b0ba      	sub	sp, #232	@ 0xe8
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	695b      	ldr	r3, [r3, #20]
 80028be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80028c2:	2300      	movs	r3, #0
 80028c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80028c8:	2300      	movs	r3, #0
 80028ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80028ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028d2:	f003 030f 	and.w	r3, r3, #15
 80028d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80028da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10f      	bne.n	8002902 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80028e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028e6:	f003 0320 	and.w	r3, r3, #32
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d009      	beq.n	8002902 <HAL_UART_IRQHandler+0x66>
 80028ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028f2:	f003 0320 	and.w	r3, r3, #32
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d003      	beq.n	8002902 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f000 fbbc 	bl	8003078 <UART_Receive_IT>
      return;
 8002900:	e25b      	b.n	8002dba <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002902:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002906:	2b00      	cmp	r3, #0
 8002908:	f000 80de 	beq.w	8002ac8 <HAL_UART_IRQHandler+0x22c>
 800290c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002910:	f003 0301 	and.w	r3, r3, #1
 8002914:	2b00      	cmp	r3, #0
 8002916:	d106      	bne.n	8002926 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800291c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002920:	2b00      	cmp	r3, #0
 8002922:	f000 80d1 	beq.w	8002ac8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002926:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b00      	cmp	r3, #0
 8002930:	d00b      	beq.n	800294a <HAL_UART_IRQHandler+0xae>
 8002932:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002936:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800293a:	2b00      	cmp	r3, #0
 800293c:	d005      	beq.n	800294a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002942:	f043 0201 	orr.w	r2, r3, #1
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800294a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800294e:	f003 0304 	and.w	r3, r3, #4
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00b      	beq.n	800296e <HAL_UART_IRQHandler+0xd2>
 8002956:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800295a:	f003 0301 	and.w	r3, r3, #1
 800295e:	2b00      	cmp	r3, #0
 8002960:	d005      	beq.n	800296e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002966:	f043 0202 	orr.w	r2, r3, #2
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800296e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d00b      	beq.n	8002992 <HAL_UART_IRQHandler+0xf6>
 800297a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	2b00      	cmp	r3, #0
 8002984:	d005      	beq.n	8002992 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800298a:	f043 0204 	orr.w	r2, r3, #4
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002996:	f003 0308 	and.w	r3, r3, #8
 800299a:	2b00      	cmp	r3, #0
 800299c:	d011      	beq.n	80029c2 <HAL_UART_IRQHandler+0x126>
 800299e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029a2:	f003 0320 	and.w	r3, r3, #32
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d105      	bne.n	80029b6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80029aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80029ae:	f003 0301 	and.w	r3, r3, #1
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d005      	beq.n	80029c2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ba:	f043 0208 	orr.w	r2, r3, #8
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	f000 81f2 	beq.w	8002db0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80029cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029d0:	f003 0320 	and.w	r3, r3, #32
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d008      	beq.n	80029ea <HAL_UART_IRQHandler+0x14e>
 80029d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029dc:	f003 0320 	and.w	r3, r3, #32
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d002      	beq.n	80029ea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f000 fb47 	bl	8003078 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	695b      	ldr	r3, [r3, #20]
 80029f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	bf14      	ite	ne
 80029f8:	2301      	movne	r3, #1
 80029fa:	2300      	moveq	r3, #0
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a06:	f003 0308 	and.w	r3, r3, #8
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d103      	bne.n	8002a16 <HAL_UART_IRQHandler+0x17a>
 8002a0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d04f      	beq.n	8002ab6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f000 fa51 	bl	8002ebe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d041      	beq.n	8002aae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	3314      	adds	r3, #20
 8002a30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a34:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a38:	e853 3f00 	ldrex	r3, [r3]
 8002a3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002a40:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	3314      	adds	r3, #20
 8002a52:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002a56:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002a5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a5e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002a62:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002a66:	e841 2300 	strex	r3, r2, [r1]
 8002a6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002a6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1d9      	bne.n	8002a2a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d013      	beq.n	8002aa6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a82:	4a7e      	ldr	r2, [pc, #504]	@ (8002c7c <HAL_UART_IRQHandler+0x3e0>)
 8002a84:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff f806 	bl	8001a9c <HAL_DMA_Abort_IT>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d016      	beq.n	8002ac4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002aa0:	4610      	mov	r0, r2
 8002aa2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aa4:	e00e      	b.n	8002ac4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f000 f99c 	bl	8002de4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aac:	e00a      	b.n	8002ac4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 f998 	bl	8002de4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ab4:	e006      	b.n	8002ac4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 f994 	bl	8002de4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002ac2:	e175      	b.n	8002db0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ac4:	bf00      	nop
    return;
 8002ac6:	e173      	b.n	8002db0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	f040 814f 	bne.w	8002d70 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002ad2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ad6:	f003 0310 	and.w	r3, r3, #16
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	f000 8148 	beq.w	8002d70 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002ae0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ae4:	f003 0310 	and.w	r3, r3, #16
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	f000 8141 	beq.w	8002d70 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002aee:	2300      	movs	r3, #0
 8002af0:	60bb      	str	r3, [r7, #8]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	60bb      	str	r3, [r7, #8]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	60bb      	str	r3, [r7, #8]
 8002b02:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	695b      	ldr	r3, [r3, #20]
 8002b0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f000 80b6 	beq.w	8002c80 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002b20:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f000 8145 	beq.w	8002db4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b32:	429a      	cmp	r2, r3
 8002b34:	f080 813e 	bcs.w	8002db4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b3e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b44:	699b      	ldr	r3, [r3, #24]
 8002b46:	2b20      	cmp	r3, #32
 8002b48:	f000 8088 	beq.w	8002c5c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	330c      	adds	r3, #12
 8002b52:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b56:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b5a:	e853 3f00 	ldrex	r3, [r3]
 8002b5e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002b62:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b66:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b6a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	330c      	adds	r3, #12
 8002b74:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002b78:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002b7c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b80:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002b84:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002b88:	e841 2300 	strex	r3, r2, [r1]
 8002b8c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002b90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d1d9      	bne.n	8002b4c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	3314      	adds	r3, #20
 8002b9e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ba0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ba2:	e853 3f00 	ldrex	r3, [r3]
 8002ba6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002ba8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002baa:	f023 0301 	bic.w	r3, r3, #1
 8002bae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	3314      	adds	r3, #20
 8002bb8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002bbc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002bc0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bc2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002bc4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002bc8:	e841 2300 	strex	r3, r2, [r1]
 8002bcc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002bce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d1e1      	bne.n	8002b98 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	3314      	adds	r3, #20
 8002bda:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bdc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002bde:	e853 3f00 	ldrex	r3, [r3]
 8002be2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002be4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002be6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002bea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	3314      	adds	r3, #20
 8002bf4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002bf8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002bfa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bfc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002bfe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002c00:	e841 2300 	strex	r3, r2, [r1]
 8002c04:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002c06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d1e3      	bne.n	8002bd4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	330c      	adds	r3, #12
 8002c20:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c24:	e853 3f00 	ldrex	r3, [r3]
 8002c28:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002c2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c2c:	f023 0310 	bic.w	r3, r3, #16
 8002c30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	330c      	adds	r3, #12
 8002c3a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002c3e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002c40:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002c44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002c46:	e841 2300 	strex	r3, r2, [r1]
 8002c4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002c4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d1e3      	bne.n	8002c1a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7fe fee5 	bl	8001a26 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2202      	movs	r2, #2
 8002c60:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	4619      	mov	r1, r3
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 f8bf 	bl	8002df6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c78:	e09c      	b.n	8002db4 <HAL_UART_IRQHandler+0x518>
 8002c7a:	bf00      	nop
 8002c7c:	08002f83 	.word	0x08002f83
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	f000 808e 	beq.w	8002db8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002c9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 8089 	beq.w	8002db8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	330c      	adds	r3, #12
 8002cac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cb0:	e853 3f00 	ldrex	r3, [r3]
 8002cb4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002cb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002cbc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	330c      	adds	r3, #12
 8002cc6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002cca:	647a      	str	r2, [r7, #68]	@ 0x44
 8002ccc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002cd0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002cd2:	e841 2300 	strex	r3, r2, [r1]
 8002cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002cd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d1e3      	bne.n	8002ca6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	3314      	adds	r3, #20
 8002ce4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce8:	e853 3f00 	ldrex	r3, [r3]
 8002cec:	623b      	str	r3, [r7, #32]
   return(result);
 8002cee:	6a3b      	ldr	r3, [r7, #32]
 8002cf0:	f023 0301 	bic.w	r3, r3, #1
 8002cf4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	3314      	adds	r3, #20
 8002cfe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002d02:	633a      	str	r2, [r7, #48]	@ 0x30
 8002d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002d08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d0a:	e841 2300 	strex	r3, r2, [r1]
 8002d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1e3      	bne.n	8002cde <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2220      	movs	r2, #32
 8002d1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	330c      	adds	r3, #12
 8002d2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	e853 3f00 	ldrex	r3, [r3]
 8002d32:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f023 0310 	bic.w	r3, r3, #16
 8002d3a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	330c      	adds	r3, #12
 8002d44:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002d48:	61fa      	str	r2, [r7, #28]
 8002d4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d4c:	69b9      	ldr	r1, [r7, #24]
 8002d4e:	69fa      	ldr	r2, [r7, #28]
 8002d50:	e841 2300 	strex	r3, r2, [r1]
 8002d54:	617b      	str	r3, [r7, #20]
   return(result);
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d1e3      	bne.n	8002d24 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2202      	movs	r2, #2
 8002d60:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d62:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002d66:	4619      	mov	r1, r3
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 f844 	bl	8002df6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002d6e:	e023      	b.n	8002db8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002d70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d009      	beq.n	8002d90 <HAL_UART_IRQHandler+0x4f4>
 8002d7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d003      	beq.n	8002d90 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f000 f90e 	bl	8002faa <UART_Transmit_IT>
    return;
 8002d8e:	e014      	b.n	8002dba <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d00e      	beq.n	8002dba <HAL_UART_IRQHandler+0x51e>
 8002d9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d008      	beq.n	8002dba <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f000 f94d 	bl	8003048 <UART_EndTransmit_IT>
    return;
 8002dae:	e004      	b.n	8002dba <HAL_UART_IRQHandler+0x51e>
    return;
 8002db0:	bf00      	nop
 8002db2:	e002      	b.n	8002dba <HAL_UART_IRQHandler+0x51e>
      return;
 8002db4:	bf00      	nop
 8002db6:	e000      	b.n	8002dba <HAL_UART_IRQHandler+0x51e>
      return;
 8002db8:	bf00      	nop
  }
}
 8002dba:	37e8      	adds	r7, #232	@ 0xe8
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002dc8:	bf00      	nop
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bc80      	pop	{r7}
 8002dd0:	4770      	bx	lr

08002dd2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b083      	sub	sp, #12
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bc80      	pop	{r7}
 8002de2:	4770      	bx	lr

08002de4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002dec:	bf00      	nop
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bc80      	pop	{r7}
 8002df4:	4770      	bx	lr

08002df6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002df6:	b480      	push	{r7}
 8002df8:	b083      	sub	sp, #12
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
 8002dfe:	460b      	mov	r3, r1
 8002e00:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002e02:	bf00      	nop
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bc80      	pop	{r7}
 8002e0a:	4770      	bx	lr

08002e0c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	60b9      	str	r1, [r7, #8]
 8002e16:	603b      	str	r3, [r7, #0]
 8002e18:	4613      	mov	r3, r2
 8002e1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e1c:	e03b      	b.n	8002e96 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e1e:	6a3b      	ldr	r3, [r7, #32]
 8002e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e24:	d037      	beq.n	8002e96 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e26:	f7fd fe77 	bl	8000b18 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	6a3a      	ldr	r2, [r7, #32]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d302      	bcc.n	8002e3c <UART_WaitOnFlagUntilTimeout+0x30>
 8002e36:	6a3b      	ldr	r3, [r7, #32]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d101      	bne.n	8002e40 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e03a      	b.n	8002eb6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	f003 0304 	and.w	r3, r3, #4
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d023      	beq.n	8002e96 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	2b80      	cmp	r3, #128	@ 0x80
 8002e52:	d020      	beq.n	8002e96 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	2b40      	cmp	r3, #64	@ 0x40
 8002e58:	d01d      	beq.n	8002e96 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0308 	and.w	r3, r3, #8
 8002e64:	2b08      	cmp	r3, #8
 8002e66:	d116      	bne.n	8002e96 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002e68:	2300      	movs	r3, #0
 8002e6a:	617b      	str	r3, [r7, #20]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	617b      	str	r3, [r7, #20]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	617b      	str	r3, [r7, #20]
 8002e7c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e7e:	68f8      	ldr	r0, [r7, #12]
 8002e80:	f000 f81d 	bl	8002ebe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2208      	movs	r2, #8
 8002e88:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e00f      	b.n	8002eb6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	68ba      	ldr	r2, [r7, #8]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	bf0c      	ite	eq
 8002ea6:	2301      	moveq	r3, #1
 8002ea8:	2300      	movne	r3, #0
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	461a      	mov	r2, r3
 8002eae:	79fb      	ldrb	r3, [r7, #7]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d0b4      	beq.n	8002e1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3718      	adds	r7, #24
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ebe:	b480      	push	{r7}
 8002ec0:	b095      	sub	sp, #84	@ 0x54
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	330c      	adds	r3, #12
 8002ecc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ece:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ed0:	e853 3f00 	ldrex	r3, [r3]
 8002ed4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ed8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002edc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	330c      	adds	r3, #12
 8002ee4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ee6:	643a      	str	r2, [r7, #64]	@ 0x40
 8002ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002eec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002eee:	e841 2300 	strex	r3, r2, [r1]
 8002ef2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d1e5      	bne.n	8002ec6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	3314      	adds	r3, #20
 8002f00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f02:	6a3b      	ldr	r3, [r7, #32]
 8002f04:	e853 3f00 	ldrex	r3, [r3]
 8002f08:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	f023 0301 	bic.w	r3, r3, #1
 8002f10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	3314      	adds	r3, #20
 8002f18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f22:	e841 2300 	strex	r3, r2, [r1]
 8002f26:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1e5      	bne.n	8002efa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d119      	bne.n	8002f6a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	330c      	adds	r3, #12
 8002f3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	e853 3f00 	ldrex	r3, [r3]
 8002f44:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	f023 0310 	bic.w	r3, r3, #16
 8002f4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	330c      	adds	r3, #12
 8002f54:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f56:	61ba      	str	r2, [r7, #24]
 8002f58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f5a:	6979      	ldr	r1, [r7, #20]
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	e841 2300 	strex	r3, r2, [r1]
 8002f62:	613b      	str	r3, [r7, #16]
   return(result);
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1e5      	bne.n	8002f36 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2220      	movs	r2, #32
 8002f6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002f78:	bf00      	nop
 8002f7a:	3754      	adds	r7, #84	@ 0x54
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bc80      	pop	{r7}
 8002f80:	4770      	bx	lr

08002f82 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f82:	b580      	push	{r7, lr}
 8002f84:	b084      	sub	sp, #16
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f8e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2200      	movs	r2, #0
 8002f94:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f7ff ff21 	bl	8002de4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002fa2:	bf00      	nop
 8002fa4:	3710      	adds	r7, #16
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002faa:	b480      	push	{r7}
 8002fac:	b085      	sub	sp, #20
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b21      	cmp	r3, #33	@ 0x21
 8002fbc:	d13e      	bne.n	800303c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fc6:	d114      	bne.n	8002ff2 <UART_Transmit_IT+0x48>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	691b      	ldr	r3, [r3, #16]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d110      	bne.n	8002ff2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	881b      	ldrh	r3, [r3, #0]
 8002fda:	461a      	mov	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fe4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6a1b      	ldr	r3, [r3, #32]
 8002fea:	1c9a      	adds	r2, r3, #2
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	621a      	str	r2, [r3, #32]
 8002ff0:	e008      	b.n	8003004 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
 8002ff6:	1c59      	adds	r1, r3, #1
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	6211      	str	r1, [r2, #32]
 8002ffc:	781a      	ldrb	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003008:	b29b      	uxth	r3, r3
 800300a:	3b01      	subs	r3, #1
 800300c:	b29b      	uxth	r3, r3
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	4619      	mov	r1, r3
 8003012:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003014:	2b00      	cmp	r3, #0
 8003016:	d10f      	bne.n	8003038 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	68da      	ldr	r2, [r3, #12]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003026:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68da      	ldr	r2, [r3, #12]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003036:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003038:	2300      	movs	r3, #0
 800303a:	e000      	b.n	800303e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800303c:	2302      	movs	r3, #2
  }
}
 800303e:	4618      	mov	r0, r3
 8003040:	3714      	adds	r7, #20
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr

08003048 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	68da      	ldr	r2, [r3, #12]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800305e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2220      	movs	r2, #32
 8003064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	f7ff fea9 	bl	8002dc0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800306e:	2300      	movs	r3, #0
}
 8003070:	4618      	mov	r0, r3
 8003072:	3708      	adds	r7, #8
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}

08003078 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b08c      	sub	sp, #48	@ 0x30
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2b22      	cmp	r3, #34	@ 0x22
 800308a:	f040 80ae 	bne.w	80031ea <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003096:	d117      	bne.n	80030c8 <UART_Receive_IT+0x50>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	691b      	ldr	r3, [r3, #16]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d113      	bne.n	80030c8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80030a0:	2300      	movs	r3, #0
 80030a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	b29b      	uxth	r3, r3
 80030b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030b6:	b29a      	uxth	r2, r3
 80030b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ba:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c0:	1c9a      	adds	r2, r3, #2
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80030c6:	e026      	b.n	8003116 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80030ce:	2300      	movs	r3, #0
 80030d0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030da:	d007      	beq.n	80030ec <UART_Receive_IT+0x74>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d10a      	bne.n	80030fa <UART_Receive_IT+0x82>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	691b      	ldr	r3, [r3, #16]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d106      	bne.n	80030fa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	b2da      	uxtb	r2, r3
 80030f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030f6:	701a      	strb	r2, [r3, #0]
 80030f8:	e008      	b.n	800310c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	b2db      	uxtb	r3, r3
 8003102:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003106:	b2da      	uxtb	r2, r3
 8003108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800310a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003110:	1c5a      	adds	r2, r3, #1
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800311a:	b29b      	uxth	r3, r3
 800311c:	3b01      	subs	r3, #1
 800311e:	b29b      	uxth	r3, r3
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	4619      	mov	r1, r3
 8003124:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003126:	2b00      	cmp	r3, #0
 8003128:	d15d      	bne.n	80031e6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	68da      	ldr	r2, [r3, #12]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f022 0220 	bic.w	r2, r2, #32
 8003138:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	68da      	ldr	r2, [r3, #12]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003148:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	695a      	ldr	r2, [r3, #20]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f022 0201 	bic.w	r2, r2, #1
 8003158:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2220      	movs	r2, #32
 800315e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800316c:	2b01      	cmp	r3, #1
 800316e:	d135      	bne.n	80031dc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	330c      	adds	r3, #12
 800317c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	e853 3f00 	ldrex	r3, [r3]
 8003184:	613b      	str	r3, [r7, #16]
   return(result);
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	f023 0310 	bic.w	r3, r3, #16
 800318c:	627b      	str	r3, [r7, #36]	@ 0x24
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	330c      	adds	r3, #12
 8003194:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003196:	623a      	str	r2, [r7, #32]
 8003198:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800319a:	69f9      	ldr	r1, [r7, #28]
 800319c:	6a3a      	ldr	r2, [r7, #32]
 800319e:	e841 2300 	strex	r3, r2, [r1]
 80031a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80031a4:	69bb      	ldr	r3, [r7, #24]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1e5      	bne.n	8003176 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0310 	and.w	r3, r3, #16
 80031b4:	2b10      	cmp	r3, #16
 80031b6:	d10a      	bne.n	80031ce <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80031b8:	2300      	movs	r3, #0
 80031ba:	60fb      	str	r3, [r7, #12]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	60fb      	str	r3, [r7, #12]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	60fb      	str	r3, [r7, #12]
 80031cc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80031d2:	4619      	mov	r1, r3
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f7ff fe0e 	bl	8002df6 <HAL_UARTEx_RxEventCallback>
 80031da:	e002      	b.n	80031e2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f7ff fdf8 	bl	8002dd2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80031e2:	2300      	movs	r3, #0
 80031e4:	e002      	b.n	80031ec <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80031e6:	2300      	movs	r3, #0
 80031e8:	e000      	b.n	80031ec <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80031ea:	2302      	movs	r3, #2
  }
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3730      	adds	r7, #48	@ 0x30
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	68da      	ldr	r2, [r3, #12]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	430a      	orrs	r2, r1
 8003210:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	689a      	ldr	r2, [r3, #8]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	431a      	orrs	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	4313      	orrs	r3, r2
 8003222:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800322e:	f023 030c 	bic.w	r3, r3, #12
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	6812      	ldr	r2, [r2, #0]
 8003236:	68b9      	ldr	r1, [r7, #8]
 8003238:	430b      	orrs	r3, r1
 800323a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	699a      	ldr	r2, [r3, #24]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	430a      	orrs	r2, r1
 8003250:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a2c      	ldr	r2, [pc, #176]	@ (8003308 <UART_SetConfig+0x114>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d103      	bne.n	8003264 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800325c:	f7ff fa10 	bl	8002680 <HAL_RCC_GetPCLK2Freq>
 8003260:	60f8      	str	r0, [r7, #12]
 8003262:	e002      	b.n	800326a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003264:	f7ff f9f8 	bl	8002658 <HAL_RCC_GetPCLK1Freq>
 8003268:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	4613      	mov	r3, r2
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	4413      	add	r3, r2
 8003272:	009a      	lsls	r2, r3, #2
 8003274:	441a      	add	r2, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003280:	4a22      	ldr	r2, [pc, #136]	@ (800330c <UART_SetConfig+0x118>)
 8003282:	fba2 2303 	umull	r2, r3, r2, r3
 8003286:	095b      	lsrs	r3, r3, #5
 8003288:	0119      	lsls	r1, r3, #4
 800328a:	68fa      	ldr	r2, [r7, #12]
 800328c:	4613      	mov	r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	4413      	add	r3, r2
 8003292:	009a      	lsls	r2, r3, #2
 8003294:	441a      	add	r2, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	fbb2 f2f3 	udiv	r2, r2, r3
 80032a0:	4b1a      	ldr	r3, [pc, #104]	@ (800330c <UART_SetConfig+0x118>)
 80032a2:	fba3 0302 	umull	r0, r3, r3, r2
 80032a6:	095b      	lsrs	r3, r3, #5
 80032a8:	2064      	movs	r0, #100	@ 0x64
 80032aa:	fb00 f303 	mul.w	r3, r0, r3
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	011b      	lsls	r3, r3, #4
 80032b2:	3332      	adds	r3, #50	@ 0x32
 80032b4:	4a15      	ldr	r2, [pc, #84]	@ (800330c <UART_SetConfig+0x118>)
 80032b6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ba:	095b      	lsrs	r3, r3, #5
 80032bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032c0:	4419      	add	r1, r3
 80032c2:	68fa      	ldr	r2, [r7, #12]
 80032c4:	4613      	mov	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	009a      	lsls	r2, r3, #2
 80032cc:	441a      	add	r2, r3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80032d8:	4b0c      	ldr	r3, [pc, #48]	@ (800330c <UART_SetConfig+0x118>)
 80032da:	fba3 0302 	umull	r0, r3, r3, r2
 80032de:	095b      	lsrs	r3, r3, #5
 80032e0:	2064      	movs	r0, #100	@ 0x64
 80032e2:	fb00 f303 	mul.w	r3, r0, r3
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	011b      	lsls	r3, r3, #4
 80032ea:	3332      	adds	r3, #50	@ 0x32
 80032ec:	4a07      	ldr	r2, [pc, #28]	@ (800330c <UART_SetConfig+0x118>)
 80032ee:	fba2 2303 	umull	r2, r3, r2, r3
 80032f2:	095b      	lsrs	r3, r3, #5
 80032f4:	f003 020f 	and.w	r2, r3, #15
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	440a      	add	r2, r1
 80032fe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003300:	bf00      	nop
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	40013800 	.word	0x40013800
 800330c:	51eb851f 	.word	0x51eb851f

08003310 <std>:
 8003310:	2300      	movs	r3, #0
 8003312:	b510      	push	{r4, lr}
 8003314:	4604      	mov	r4, r0
 8003316:	e9c0 3300 	strd	r3, r3, [r0]
 800331a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800331e:	6083      	str	r3, [r0, #8]
 8003320:	8181      	strh	r1, [r0, #12]
 8003322:	6643      	str	r3, [r0, #100]	@ 0x64
 8003324:	81c2      	strh	r2, [r0, #14]
 8003326:	6183      	str	r3, [r0, #24]
 8003328:	4619      	mov	r1, r3
 800332a:	2208      	movs	r2, #8
 800332c:	305c      	adds	r0, #92	@ 0x5c
 800332e:	f000 fa2d 	bl	800378c <memset>
 8003332:	4b0d      	ldr	r3, [pc, #52]	@ (8003368 <std+0x58>)
 8003334:	6224      	str	r4, [r4, #32]
 8003336:	6263      	str	r3, [r4, #36]	@ 0x24
 8003338:	4b0c      	ldr	r3, [pc, #48]	@ (800336c <std+0x5c>)
 800333a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800333c:	4b0c      	ldr	r3, [pc, #48]	@ (8003370 <std+0x60>)
 800333e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003340:	4b0c      	ldr	r3, [pc, #48]	@ (8003374 <std+0x64>)
 8003342:	6323      	str	r3, [r4, #48]	@ 0x30
 8003344:	4b0c      	ldr	r3, [pc, #48]	@ (8003378 <std+0x68>)
 8003346:	429c      	cmp	r4, r3
 8003348:	d006      	beq.n	8003358 <std+0x48>
 800334a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800334e:	4294      	cmp	r4, r2
 8003350:	d002      	beq.n	8003358 <std+0x48>
 8003352:	33d0      	adds	r3, #208	@ 0xd0
 8003354:	429c      	cmp	r4, r3
 8003356:	d105      	bne.n	8003364 <std+0x54>
 8003358:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800335c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003360:	f000 ba8c 	b.w	800387c <__retarget_lock_init_recursive>
 8003364:	bd10      	pop	{r4, pc}
 8003366:	bf00      	nop
 8003368:	080035dd 	.word	0x080035dd
 800336c:	080035ff 	.word	0x080035ff
 8003370:	08003637 	.word	0x08003637
 8003374:	0800365b 	.word	0x0800365b
 8003378:	20000150 	.word	0x20000150

0800337c <stdio_exit_handler>:
 800337c:	4a02      	ldr	r2, [pc, #8]	@ (8003388 <stdio_exit_handler+0xc>)
 800337e:	4903      	ldr	r1, [pc, #12]	@ (800338c <stdio_exit_handler+0x10>)
 8003380:	4803      	ldr	r0, [pc, #12]	@ (8003390 <stdio_exit_handler+0x14>)
 8003382:	f000 b869 	b.w	8003458 <_fwalk_sglue>
 8003386:	bf00      	nop
 8003388:	20000014 	.word	0x20000014
 800338c:	080043e1 	.word	0x080043e1
 8003390:	20000024 	.word	0x20000024

08003394 <cleanup_stdio>:
 8003394:	6841      	ldr	r1, [r0, #4]
 8003396:	4b0c      	ldr	r3, [pc, #48]	@ (80033c8 <cleanup_stdio+0x34>)
 8003398:	b510      	push	{r4, lr}
 800339a:	4299      	cmp	r1, r3
 800339c:	4604      	mov	r4, r0
 800339e:	d001      	beq.n	80033a4 <cleanup_stdio+0x10>
 80033a0:	f001 f81e 	bl	80043e0 <_fflush_r>
 80033a4:	68a1      	ldr	r1, [r4, #8]
 80033a6:	4b09      	ldr	r3, [pc, #36]	@ (80033cc <cleanup_stdio+0x38>)
 80033a8:	4299      	cmp	r1, r3
 80033aa:	d002      	beq.n	80033b2 <cleanup_stdio+0x1e>
 80033ac:	4620      	mov	r0, r4
 80033ae:	f001 f817 	bl	80043e0 <_fflush_r>
 80033b2:	68e1      	ldr	r1, [r4, #12]
 80033b4:	4b06      	ldr	r3, [pc, #24]	@ (80033d0 <cleanup_stdio+0x3c>)
 80033b6:	4299      	cmp	r1, r3
 80033b8:	d004      	beq.n	80033c4 <cleanup_stdio+0x30>
 80033ba:	4620      	mov	r0, r4
 80033bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033c0:	f001 b80e 	b.w	80043e0 <_fflush_r>
 80033c4:	bd10      	pop	{r4, pc}
 80033c6:	bf00      	nop
 80033c8:	20000150 	.word	0x20000150
 80033cc:	200001b8 	.word	0x200001b8
 80033d0:	20000220 	.word	0x20000220

080033d4 <global_stdio_init.part.0>:
 80033d4:	b510      	push	{r4, lr}
 80033d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003404 <global_stdio_init.part.0+0x30>)
 80033d8:	4c0b      	ldr	r4, [pc, #44]	@ (8003408 <global_stdio_init.part.0+0x34>)
 80033da:	4a0c      	ldr	r2, [pc, #48]	@ (800340c <global_stdio_init.part.0+0x38>)
 80033dc:	4620      	mov	r0, r4
 80033de:	601a      	str	r2, [r3, #0]
 80033e0:	2104      	movs	r1, #4
 80033e2:	2200      	movs	r2, #0
 80033e4:	f7ff ff94 	bl	8003310 <std>
 80033e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80033ec:	2201      	movs	r2, #1
 80033ee:	2109      	movs	r1, #9
 80033f0:	f7ff ff8e 	bl	8003310 <std>
 80033f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80033f8:	2202      	movs	r2, #2
 80033fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033fe:	2112      	movs	r1, #18
 8003400:	f7ff bf86 	b.w	8003310 <std>
 8003404:	20000288 	.word	0x20000288
 8003408:	20000150 	.word	0x20000150
 800340c:	0800337d 	.word	0x0800337d

08003410 <__sfp_lock_acquire>:
 8003410:	4801      	ldr	r0, [pc, #4]	@ (8003418 <__sfp_lock_acquire+0x8>)
 8003412:	f000 ba34 	b.w	800387e <__retarget_lock_acquire_recursive>
 8003416:	bf00      	nop
 8003418:	20000291 	.word	0x20000291

0800341c <__sfp_lock_release>:
 800341c:	4801      	ldr	r0, [pc, #4]	@ (8003424 <__sfp_lock_release+0x8>)
 800341e:	f000 ba2f 	b.w	8003880 <__retarget_lock_release_recursive>
 8003422:	bf00      	nop
 8003424:	20000291 	.word	0x20000291

08003428 <__sinit>:
 8003428:	b510      	push	{r4, lr}
 800342a:	4604      	mov	r4, r0
 800342c:	f7ff fff0 	bl	8003410 <__sfp_lock_acquire>
 8003430:	6a23      	ldr	r3, [r4, #32]
 8003432:	b11b      	cbz	r3, 800343c <__sinit+0x14>
 8003434:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003438:	f7ff bff0 	b.w	800341c <__sfp_lock_release>
 800343c:	4b04      	ldr	r3, [pc, #16]	@ (8003450 <__sinit+0x28>)
 800343e:	6223      	str	r3, [r4, #32]
 8003440:	4b04      	ldr	r3, [pc, #16]	@ (8003454 <__sinit+0x2c>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d1f5      	bne.n	8003434 <__sinit+0xc>
 8003448:	f7ff ffc4 	bl	80033d4 <global_stdio_init.part.0>
 800344c:	e7f2      	b.n	8003434 <__sinit+0xc>
 800344e:	bf00      	nop
 8003450:	08003395 	.word	0x08003395
 8003454:	20000288 	.word	0x20000288

08003458 <_fwalk_sglue>:
 8003458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800345c:	4607      	mov	r7, r0
 800345e:	4688      	mov	r8, r1
 8003460:	4614      	mov	r4, r2
 8003462:	2600      	movs	r6, #0
 8003464:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003468:	f1b9 0901 	subs.w	r9, r9, #1
 800346c:	d505      	bpl.n	800347a <_fwalk_sglue+0x22>
 800346e:	6824      	ldr	r4, [r4, #0]
 8003470:	2c00      	cmp	r4, #0
 8003472:	d1f7      	bne.n	8003464 <_fwalk_sglue+0xc>
 8003474:	4630      	mov	r0, r6
 8003476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800347a:	89ab      	ldrh	r3, [r5, #12]
 800347c:	2b01      	cmp	r3, #1
 800347e:	d907      	bls.n	8003490 <_fwalk_sglue+0x38>
 8003480:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003484:	3301      	adds	r3, #1
 8003486:	d003      	beq.n	8003490 <_fwalk_sglue+0x38>
 8003488:	4629      	mov	r1, r5
 800348a:	4638      	mov	r0, r7
 800348c:	47c0      	blx	r8
 800348e:	4306      	orrs	r6, r0
 8003490:	3568      	adds	r5, #104	@ 0x68
 8003492:	e7e9      	b.n	8003468 <_fwalk_sglue+0x10>

08003494 <iprintf>:
 8003494:	b40f      	push	{r0, r1, r2, r3}
 8003496:	b507      	push	{r0, r1, r2, lr}
 8003498:	4906      	ldr	r1, [pc, #24]	@ (80034b4 <iprintf+0x20>)
 800349a:	ab04      	add	r3, sp, #16
 800349c:	6808      	ldr	r0, [r1, #0]
 800349e:	f853 2b04 	ldr.w	r2, [r3], #4
 80034a2:	6881      	ldr	r1, [r0, #8]
 80034a4:	9301      	str	r3, [sp, #4]
 80034a6:	f000 fc71 	bl	8003d8c <_vfiprintf_r>
 80034aa:	b003      	add	sp, #12
 80034ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80034b0:	b004      	add	sp, #16
 80034b2:	4770      	bx	lr
 80034b4:	20000020 	.word	0x20000020

080034b8 <_puts_r>:
 80034b8:	6a03      	ldr	r3, [r0, #32]
 80034ba:	b570      	push	{r4, r5, r6, lr}
 80034bc:	4605      	mov	r5, r0
 80034be:	460e      	mov	r6, r1
 80034c0:	6884      	ldr	r4, [r0, #8]
 80034c2:	b90b      	cbnz	r3, 80034c8 <_puts_r+0x10>
 80034c4:	f7ff ffb0 	bl	8003428 <__sinit>
 80034c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80034ca:	07db      	lsls	r3, r3, #31
 80034cc:	d405      	bmi.n	80034da <_puts_r+0x22>
 80034ce:	89a3      	ldrh	r3, [r4, #12]
 80034d0:	0598      	lsls	r0, r3, #22
 80034d2:	d402      	bmi.n	80034da <_puts_r+0x22>
 80034d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80034d6:	f000 f9d2 	bl	800387e <__retarget_lock_acquire_recursive>
 80034da:	89a3      	ldrh	r3, [r4, #12]
 80034dc:	0719      	lsls	r1, r3, #28
 80034de:	d502      	bpl.n	80034e6 <_puts_r+0x2e>
 80034e0:	6923      	ldr	r3, [r4, #16]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d135      	bne.n	8003552 <_puts_r+0x9a>
 80034e6:	4621      	mov	r1, r4
 80034e8:	4628      	mov	r0, r5
 80034ea:	f000 f8f9 	bl	80036e0 <__swsetup_r>
 80034ee:	b380      	cbz	r0, 8003552 <_puts_r+0x9a>
 80034f0:	f04f 35ff 	mov.w	r5, #4294967295
 80034f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80034f6:	07da      	lsls	r2, r3, #31
 80034f8:	d405      	bmi.n	8003506 <_puts_r+0x4e>
 80034fa:	89a3      	ldrh	r3, [r4, #12]
 80034fc:	059b      	lsls	r3, r3, #22
 80034fe:	d402      	bmi.n	8003506 <_puts_r+0x4e>
 8003500:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003502:	f000 f9bd 	bl	8003880 <__retarget_lock_release_recursive>
 8003506:	4628      	mov	r0, r5
 8003508:	bd70      	pop	{r4, r5, r6, pc}
 800350a:	2b00      	cmp	r3, #0
 800350c:	da04      	bge.n	8003518 <_puts_r+0x60>
 800350e:	69a2      	ldr	r2, [r4, #24]
 8003510:	429a      	cmp	r2, r3
 8003512:	dc17      	bgt.n	8003544 <_puts_r+0x8c>
 8003514:	290a      	cmp	r1, #10
 8003516:	d015      	beq.n	8003544 <_puts_r+0x8c>
 8003518:	6823      	ldr	r3, [r4, #0]
 800351a:	1c5a      	adds	r2, r3, #1
 800351c:	6022      	str	r2, [r4, #0]
 800351e:	7019      	strb	r1, [r3, #0]
 8003520:	68a3      	ldr	r3, [r4, #8]
 8003522:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003526:	3b01      	subs	r3, #1
 8003528:	60a3      	str	r3, [r4, #8]
 800352a:	2900      	cmp	r1, #0
 800352c:	d1ed      	bne.n	800350a <_puts_r+0x52>
 800352e:	2b00      	cmp	r3, #0
 8003530:	da11      	bge.n	8003556 <_puts_r+0x9e>
 8003532:	4622      	mov	r2, r4
 8003534:	210a      	movs	r1, #10
 8003536:	4628      	mov	r0, r5
 8003538:	f000 f893 	bl	8003662 <__swbuf_r>
 800353c:	3001      	adds	r0, #1
 800353e:	d0d7      	beq.n	80034f0 <_puts_r+0x38>
 8003540:	250a      	movs	r5, #10
 8003542:	e7d7      	b.n	80034f4 <_puts_r+0x3c>
 8003544:	4622      	mov	r2, r4
 8003546:	4628      	mov	r0, r5
 8003548:	f000 f88b 	bl	8003662 <__swbuf_r>
 800354c:	3001      	adds	r0, #1
 800354e:	d1e7      	bne.n	8003520 <_puts_r+0x68>
 8003550:	e7ce      	b.n	80034f0 <_puts_r+0x38>
 8003552:	3e01      	subs	r6, #1
 8003554:	e7e4      	b.n	8003520 <_puts_r+0x68>
 8003556:	6823      	ldr	r3, [r4, #0]
 8003558:	1c5a      	adds	r2, r3, #1
 800355a:	6022      	str	r2, [r4, #0]
 800355c:	220a      	movs	r2, #10
 800355e:	701a      	strb	r2, [r3, #0]
 8003560:	e7ee      	b.n	8003540 <_puts_r+0x88>
	...

08003564 <puts>:
 8003564:	4b02      	ldr	r3, [pc, #8]	@ (8003570 <puts+0xc>)
 8003566:	4601      	mov	r1, r0
 8003568:	6818      	ldr	r0, [r3, #0]
 800356a:	f7ff bfa5 	b.w	80034b8 <_puts_r>
 800356e:	bf00      	nop
 8003570:	20000020 	.word	0x20000020

08003574 <sniprintf>:
 8003574:	b40c      	push	{r2, r3}
 8003576:	b530      	push	{r4, r5, lr}
 8003578:	4b17      	ldr	r3, [pc, #92]	@ (80035d8 <sniprintf+0x64>)
 800357a:	1e0c      	subs	r4, r1, #0
 800357c:	681d      	ldr	r5, [r3, #0]
 800357e:	b09d      	sub	sp, #116	@ 0x74
 8003580:	da08      	bge.n	8003594 <sniprintf+0x20>
 8003582:	238b      	movs	r3, #139	@ 0x8b
 8003584:	f04f 30ff 	mov.w	r0, #4294967295
 8003588:	602b      	str	r3, [r5, #0]
 800358a:	b01d      	add	sp, #116	@ 0x74
 800358c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003590:	b002      	add	sp, #8
 8003592:	4770      	bx	lr
 8003594:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003598:	f8ad 3014 	strh.w	r3, [sp, #20]
 800359c:	bf0c      	ite	eq
 800359e:	4623      	moveq	r3, r4
 80035a0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80035a4:	9304      	str	r3, [sp, #16]
 80035a6:	9307      	str	r3, [sp, #28]
 80035a8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80035ac:	9002      	str	r0, [sp, #8]
 80035ae:	9006      	str	r0, [sp, #24]
 80035b0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80035b4:	4628      	mov	r0, r5
 80035b6:	ab21      	add	r3, sp, #132	@ 0x84
 80035b8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80035ba:	a902      	add	r1, sp, #8
 80035bc:	9301      	str	r3, [sp, #4]
 80035be:	f000 fac1 	bl	8003b44 <_svfiprintf_r>
 80035c2:	1c43      	adds	r3, r0, #1
 80035c4:	bfbc      	itt	lt
 80035c6:	238b      	movlt	r3, #139	@ 0x8b
 80035c8:	602b      	strlt	r3, [r5, #0]
 80035ca:	2c00      	cmp	r4, #0
 80035cc:	d0dd      	beq.n	800358a <sniprintf+0x16>
 80035ce:	2200      	movs	r2, #0
 80035d0:	9b02      	ldr	r3, [sp, #8]
 80035d2:	701a      	strb	r2, [r3, #0]
 80035d4:	e7d9      	b.n	800358a <sniprintf+0x16>
 80035d6:	bf00      	nop
 80035d8:	20000020 	.word	0x20000020

080035dc <__sread>:
 80035dc:	b510      	push	{r4, lr}
 80035de:	460c      	mov	r4, r1
 80035e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035e4:	f000 f8fc 	bl	80037e0 <_read_r>
 80035e8:	2800      	cmp	r0, #0
 80035ea:	bfab      	itete	ge
 80035ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80035ee:	89a3      	ldrhlt	r3, [r4, #12]
 80035f0:	181b      	addge	r3, r3, r0
 80035f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80035f6:	bfac      	ite	ge
 80035f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80035fa:	81a3      	strhlt	r3, [r4, #12]
 80035fc:	bd10      	pop	{r4, pc}

080035fe <__swrite>:
 80035fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003602:	461f      	mov	r7, r3
 8003604:	898b      	ldrh	r3, [r1, #12]
 8003606:	4605      	mov	r5, r0
 8003608:	05db      	lsls	r3, r3, #23
 800360a:	460c      	mov	r4, r1
 800360c:	4616      	mov	r6, r2
 800360e:	d505      	bpl.n	800361c <__swrite+0x1e>
 8003610:	2302      	movs	r3, #2
 8003612:	2200      	movs	r2, #0
 8003614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003618:	f000 f8d0 	bl	80037bc <_lseek_r>
 800361c:	89a3      	ldrh	r3, [r4, #12]
 800361e:	4632      	mov	r2, r6
 8003620:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003624:	81a3      	strh	r3, [r4, #12]
 8003626:	4628      	mov	r0, r5
 8003628:	463b      	mov	r3, r7
 800362a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800362e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003632:	f000 b8e7 	b.w	8003804 <_write_r>

08003636 <__sseek>:
 8003636:	b510      	push	{r4, lr}
 8003638:	460c      	mov	r4, r1
 800363a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800363e:	f000 f8bd 	bl	80037bc <_lseek_r>
 8003642:	1c43      	adds	r3, r0, #1
 8003644:	89a3      	ldrh	r3, [r4, #12]
 8003646:	bf15      	itete	ne
 8003648:	6560      	strne	r0, [r4, #84]	@ 0x54
 800364a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800364e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003652:	81a3      	strheq	r3, [r4, #12]
 8003654:	bf18      	it	ne
 8003656:	81a3      	strhne	r3, [r4, #12]
 8003658:	bd10      	pop	{r4, pc}

0800365a <__sclose>:
 800365a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800365e:	f000 b89d 	b.w	800379c <_close_r>

08003662 <__swbuf_r>:
 8003662:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003664:	460e      	mov	r6, r1
 8003666:	4614      	mov	r4, r2
 8003668:	4605      	mov	r5, r0
 800366a:	b118      	cbz	r0, 8003674 <__swbuf_r+0x12>
 800366c:	6a03      	ldr	r3, [r0, #32]
 800366e:	b90b      	cbnz	r3, 8003674 <__swbuf_r+0x12>
 8003670:	f7ff feda 	bl	8003428 <__sinit>
 8003674:	69a3      	ldr	r3, [r4, #24]
 8003676:	60a3      	str	r3, [r4, #8]
 8003678:	89a3      	ldrh	r3, [r4, #12]
 800367a:	071a      	lsls	r2, r3, #28
 800367c:	d501      	bpl.n	8003682 <__swbuf_r+0x20>
 800367e:	6923      	ldr	r3, [r4, #16]
 8003680:	b943      	cbnz	r3, 8003694 <__swbuf_r+0x32>
 8003682:	4621      	mov	r1, r4
 8003684:	4628      	mov	r0, r5
 8003686:	f000 f82b 	bl	80036e0 <__swsetup_r>
 800368a:	b118      	cbz	r0, 8003694 <__swbuf_r+0x32>
 800368c:	f04f 37ff 	mov.w	r7, #4294967295
 8003690:	4638      	mov	r0, r7
 8003692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003694:	6823      	ldr	r3, [r4, #0]
 8003696:	6922      	ldr	r2, [r4, #16]
 8003698:	b2f6      	uxtb	r6, r6
 800369a:	1a98      	subs	r0, r3, r2
 800369c:	6963      	ldr	r3, [r4, #20]
 800369e:	4637      	mov	r7, r6
 80036a0:	4283      	cmp	r3, r0
 80036a2:	dc05      	bgt.n	80036b0 <__swbuf_r+0x4e>
 80036a4:	4621      	mov	r1, r4
 80036a6:	4628      	mov	r0, r5
 80036a8:	f000 fe9a 	bl	80043e0 <_fflush_r>
 80036ac:	2800      	cmp	r0, #0
 80036ae:	d1ed      	bne.n	800368c <__swbuf_r+0x2a>
 80036b0:	68a3      	ldr	r3, [r4, #8]
 80036b2:	3b01      	subs	r3, #1
 80036b4:	60a3      	str	r3, [r4, #8]
 80036b6:	6823      	ldr	r3, [r4, #0]
 80036b8:	1c5a      	adds	r2, r3, #1
 80036ba:	6022      	str	r2, [r4, #0]
 80036bc:	701e      	strb	r6, [r3, #0]
 80036be:	6962      	ldr	r2, [r4, #20]
 80036c0:	1c43      	adds	r3, r0, #1
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d004      	beq.n	80036d0 <__swbuf_r+0x6e>
 80036c6:	89a3      	ldrh	r3, [r4, #12]
 80036c8:	07db      	lsls	r3, r3, #31
 80036ca:	d5e1      	bpl.n	8003690 <__swbuf_r+0x2e>
 80036cc:	2e0a      	cmp	r6, #10
 80036ce:	d1df      	bne.n	8003690 <__swbuf_r+0x2e>
 80036d0:	4621      	mov	r1, r4
 80036d2:	4628      	mov	r0, r5
 80036d4:	f000 fe84 	bl	80043e0 <_fflush_r>
 80036d8:	2800      	cmp	r0, #0
 80036da:	d0d9      	beq.n	8003690 <__swbuf_r+0x2e>
 80036dc:	e7d6      	b.n	800368c <__swbuf_r+0x2a>
	...

080036e0 <__swsetup_r>:
 80036e0:	b538      	push	{r3, r4, r5, lr}
 80036e2:	4b29      	ldr	r3, [pc, #164]	@ (8003788 <__swsetup_r+0xa8>)
 80036e4:	4605      	mov	r5, r0
 80036e6:	6818      	ldr	r0, [r3, #0]
 80036e8:	460c      	mov	r4, r1
 80036ea:	b118      	cbz	r0, 80036f4 <__swsetup_r+0x14>
 80036ec:	6a03      	ldr	r3, [r0, #32]
 80036ee:	b90b      	cbnz	r3, 80036f4 <__swsetup_r+0x14>
 80036f0:	f7ff fe9a 	bl	8003428 <__sinit>
 80036f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036f8:	0719      	lsls	r1, r3, #28
 80036fa:	d422      	bmi.n	8003742 <__swsetup_r+0x62>
 80036fc:	06da      	lsls	r2, r3, #27
 80036fe:	d407      	bmi.n	8003710 <__swsetup_r+0x30>
 8003700:	2209      	movs	r2, #9
 8003702:	602a      	str	r2, [r5, #0]
 8003704:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003708:	f04f 30ff 	mov.w	r0, #4294967295
 800370c:	81a3      	strh	r3, [r4, #12]
 800370e:	e033      	b.n	8003778 <__swsetup_r+0x98>
 8003710:	0758      	lsls	r0, r3, #29
 8003712:	d512      	bpl.n	800373a <__swsetup_r+0x5a>
 8003714:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003716:	b141      	cbz	r1, 800372a <__swsetup_r+0x4a>
 8003718:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800371c:	4299      	cmp	r1, r3
 800371e:	d002      	beq.n	8003726 <__swsetup_r+0x46>
 8003720:	4628      	mov	r0, r5
 8003722:	f000 f8bd 	bl	80038a0 <_free_r>
 8003726:	2300      	movs	r3, #0
 8003728:	6363      	str	r3, [r4, #52]	@ 0x34
 800372a:	89a3      	ldrh	r3, [r4, #12]
 800372c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003730:	81a3      	strh	r3, [r4, #12]
 8003732:	2300      	movs	r3, #0
 8003734:	6063      	str	r3, [r4, #4]
 8003736:	6923      	ldr	r3, [r4, #16]
 8003738:	6023      	str	r3, [r4, #0]
 800373a:	89a3      	ldrh	r3, [r4, #12]
 800373c:	f043 0308 	orr.w	r3, r3, #8
 8003740:	81a3      	strh	r3, [r4, #12]
 8003742:	6923      	ldr	r3, [r4, #16]
 8003744:	b94b      	cbnz	r3, 800375a <__swsetup_r+0x7a>
 8003746:	89a3      	ldrh	r3, [r4, #12]
 8003748:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800374c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003750:	d003      	beq.n	800375a <__swsetup_r+0x7a>
 8003752:	4621      	mov	r1, r4
 8003754:	4628      	mov	r0, r5
 8003756:	f000 fe90 	bl	800447a <__smakebuf_r>
 800375a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800375e:	f013 0201 	ands.w	r2, r3, #1
 8003762:	d00a      	beq.n	800377a <__swsetup_r+0x9a>
 8003764:	2200      	movs	r2, #0
 8003766:	60a2      	str	r2, [r4, #8]
 8003768:	6962      	ldr	r2, [r4, #20]
 800376a:	4252      	negs	r2, r2
 800376c:	61a2      	str	r2, [r4, #24]
 800376e:	6922      	ldr	r2, [r4, #16]
 8003770:	b942      	cbnz	r2, 8003784 <__swsetup_r+0xa4>
 8003772:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003776:	d1c5      	bne.n	8003704 <__swsetup_r+0x24>
 8003778:	bd38      	pop	{r3, r4, r5, pc}
 800377a:	0799      	lsls	r1, r3, #30
 800377c:	bf58      	it	pl
 800377e:	6962      	ldrpl	r2, [r4, #20]
 8003780:	60a2      	str	r2, [r4, #8]
 8003782:	e7f4      	b.n	800376e <__swsetup_r+0x8e>
 8003784:	2000      	movs	r0, #0
 8003786:	e7f7      	b.n	8003778 <__swsetup_r+0x98>
 8003788:	20000020 	.word	0x20000020

0800378c <memset>:
 800378c:	4603      	mov	r3, r0
 800378e:	4402      	add	r2, r0
 8003790:	4293      	cmp	r3, r2
 8003792:	d100      	bne.n	8003796 <memset+0xa>
 8003794:	4770      	bx	lr
 8003796:	f803 1b01 	strb.w	r1, [r3], #1
 800379a:	e7f9      	b.n	8003790 <memset+0x4>

0800379c <_close_r>:
 800379c:	b538      	push	{r3, r4, r5, lr}
 800379e:	2300      	movs	r3, #0
 80037a0:	4d05      	ldr	r5, [pc, #20]	@ (80037b8 <_close_r+0x1c>)
 80037a2:	4604      	mov	r4, r0
 80037a4:	4608      	mov	r0, r1
 80037a6:	602b      	str	r3, [r5, #0]
 80037a8:	f7fd f8cb 	bl	8000942 <_close>
 80037ac:	1c43      	adds	r3, r0, #1
 80037ae:	d102      	bne.n	80037b6 <_close_r+0x1a>
 80037b0:	682b      	ldr	r3, [r5, #0]
 80037b2:	b103      	cbz	r3, 80037b6 <_close_r+0x1a>
 80037b4:	6023      	str	r3, [r4, #0]
 80037b6:	bd38      	pop	{r3, r4, r5, pc}
 80037b8:	2000028c 	.word	0x2000028c

080037bc <_lseek_r>:
 80037bc:	b538      	push	{r3, r4, r5, lr}
 80037be:	4604      	mov	r4, r0
 80037c0:	4608      	mov	r0, r1
 80037c2:	4611      	mov	r1, r2
 80037c4:	2200      	movs	r2, #0
 80037c6:	4d05      	ldr	r5, [pc, #20]	@ (80037dc <_lseek_r+0x20>)
 80037c8:	602a      	str	r2, [r5, #0]
 80037ca:	461a      	mov	r2, r3
 80037cc:	f7fd f8dd 	bl	800098a <_lseek>
 80037d0:	1c43      	adds	r3, r0, #1
 80037d2:	d102      	bne.n	80037da <_lseek_r+0x1e>
 80037d4:	682b      	ldr	r3, [r5, #0]
 80037d6:	b103      	cbz	r3, 80037da <_lseek_r+0x1e>
 80037d8:	6023      	str	r3, [r4, #0]
 80037da:	bd38      	pop	{r3, r4, r5, pc}
 80037dc:	2000028c 	.word	0x2000028c

080037e0 <_read_r>:
 80037e0:	b538      	push	{r3, r4, r5, lr}
 80037e2:	4604      	mov	r4, r0
 80037e4:	4608      	mov	r0, r1
 80037e6:	4611      	mov	r1, r2
 80037e8:	2200      	movs	r2, #0
 80037ea:	4d05      	ldr	r5, [pc, #20]	@ (8003800 <_read_r+0x20>)
 80037ec:	602a      	str	r2, [r5, #0]
 80037ee:	461a      	mov	r2, r3
 80037f0:	f7fd f86e 	bl	80008d0 <_read>
 80037f4:	1c43      	adds	r3, r0, #1
 80037f6:	d102      	bne.n	80037fe <_read_r+0x1e>
 80037f8:	682b      	ldr	r3, [r5, #0]
 80037fa:	b103      	cbz	r3, 80037fe <_read_r+0x1e>
 80037fc:	6023      	str	r3, [r4, #0]
 80037fe:	bd38      	pop	{r3, r4, r5, pc}
 8003800:	2000028c 	.word	0x2000028c

08003804 <_write_r>:
 8003804:	b538      	push	{r3, r4, r5, lr}
 8003806:	4604      	mov	r4, r0
 8003808:	4608      	mov	r0, r1
 800380a:	4611      	mov	r1, r2
 800380c:	2200      	movs	r2, #0
 800380e:	4d05      	ldr	r5, [pc, #20]	@ (8003824 <_write_r+0x20>)
 8003810:	602a      	str	r2, [r5, #0]
 8003812:	461a      	mov	r2, r3
 8003814:	f7fd f879 	bl	800090a <_write>
 8003818:	1c43      	adds	r3, r0, #1
 800381a:	d102      	bne.n	8003822 <_write_r+0x1e>
 800381c:	682b      	ldr	r3, [r5, #0]
 800381e:	b103      	cbz	r3, 8003822 <_write_r+0x1e>
 8003820:	6023      	str	r3, [r4, #0]
 8003822:	bd38      	pop	{r3, r4, r5, pc}
 8003824:	2000028c 	.word	0x2000028c

08003828 <__errno>:
 8003828:	4b01      	ldr	r3, [pc, #4]	@ (8003830 <__errno+0x8>)
 800382a:	6818      	ldr	r0, [r3, #0]
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	20000020 	.word	0x20000020

08003834 <__libc_init_array>:
 8003834:	b570      	push	{r4, r5, r6, lr}
 8003836:	2600      	movs	r6, #0
 8003838:	4d0c      	ldr	r5, [pc, #48]	@ (800386c <__libc_init_array+0x38>)
 800383a:	4c0d      	ldr	r4, [pc, #52]	@ (8003870 <__libc_init_array+0x3c>)
 800383c:	1b64      	subs	r4, r4, r5
 800383e:	10a4      	asrs	r4, r4, #2
 8003840:	42a6      	cmp	r6, r4
 8003842:	d109      	bne.n	8003858 <__libc_init_array+0x24>
 8003844:	f000 fee6 	bl	8004614 <_init>
 8003848:	2600      	movs	r6, #0
 800384a:	4d0a      	ldr	r5, [pc, #40]	@ (8003874 <__libc_init_array+0x40>)
 800384c:	4c0a      	ldr	r4, [pc, #40]	@ (8003878 <__libc_init_array+0x44>)
 800384e:	1b64      	subs	r4, r4, r5
 8003850:	10a4      	asrs	r4, r4, #2
 8003852:	42a6      	cmp	r6, r4
 8003854:	d105      	bne.n	8003862 <__libc_init_array+0x2e>
 8003856:	bd70      	pop	{r4, r5, r6, pc}
 8003858:	f855 3b04 	ldr.w	r3, [r5], #4
 800385c:	4798      	blx	r3
 800385e:	3601      	adds	r6, #1
 8003860:	e7ee      	b.n	8003840 <__libc_init_array+0xc>
 8003862:	f855 3b04 	ldr.w	r3, [r5], #4
 8003866:	4798      	blx	r3
 8003868:	3601      	adds	r6, #1
 800386a:	e7f2      	b.n	8003852 <__libc_init_array+0x1e>
 800386c:	08004740 	.word	0x08004740
 8003870:	08004740 	.word	0x08004740
 8003874:	08004740 	.word	0x08004740
 8003878:	08004744 	.word	0x08004744

0800387c <__retarget_lock_init_recursive>:
 800387c:	4770      	bx	lr

0800387e <__retarget_lock_acquire_recursive>:
 800387e:	4770      	bx	lr

08003880 <__retarget_lock_release_recursive>:
 8003880:	4770      	bx	lr

08003882 <memcpy>:
 8003882:	440a      	add	r2, r1
 8003884:	4291      	cmp	r1, r2
 8003886:	f100 33ff 	add.w	r3, r0, #4294967295
 800388a:	d100      	bne.n	800388e <memcpy+0xc>
 800388c:	4770      	bx	lr
 800388e:	b510      	push	{r4, lr}
 8003890:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003894:	4291      	cmp	r1, r2
 8003896:	f803 4f01 	strb.w	r4, [r3, #1]!
 800389a:	d1f9      	bne.n	8003890 <memcpy+0xe>
 800389c:	bd10      	pop	{r4, pc}
	...

080038a0 <_free_r>:
 80038a0:	b538      	push	{r3, r4, r5, lr}
 80038a2:	4605      	mov	r5, r0
 80038a4:	2900      	cmp	r1, #0
 80038a6:	d040      	beq.n	800392a <_free_r+0x8a>
 80038a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038ac:	1f0c      	subs	r4, r1, #4
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	bfb8      	it	lt
 80038b2:	18e4      	addlt	r4, r4, r3
 80038b4:	f000 f8de 	bl	8003a74 <__malloc_lock>
 80038b8:	4a1c      	ldr	r2, [pc, #112]	@ (800392c <_free_r+0x8c>)
 80038ba:	6813      	ldr	r3, [r2, #0]
 80038bc:	b933      	cbnz	r3, 80038cc <_free_r+0x2c>
 80038be:	6063      	str	r3, [r4, #4]
 80038c0:	6014      	str	r4, [r2, #0]
 80038c2:	4628      	mov	r0, r5
 80038c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80038c8:	f000 b8da 	b.w	8003a80 <__malloc_unlock>
 80038cc:	42a3      	cmp	r3, r4
 80038ce:	d908      	bls.n	80038e2 <_free_r+0x42>
 80038d0:	6820      	ldr	r0, [r4, #0]
 80038d2:	1821      	adds	r1, r4, r0
 80038d4:	428b      	cmp	r3, r1
 80038d6:	bf01      	itttt	eq
 80038d8:	6819      	ldreq	r1, [r3, #0]
 80038da:	685b      	ldreq	r3, [r3, #4]
 80038dc:	1809      	addeq	r1, r1, r0
 80038de:	6021      	streq	r1, [r4, #0]
 80038e0:	e7ed      	b.n	80038be <_free_r+0x1e>
 80038e2:	461a      	mov	r2, r3
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	b10b      	cbz	r3, 80038ec <_free_r+0x4c>
 80038e8:	42a3      	cmp	r3, r4
 80038ea:	d9fa      	bls.n	80038e2 <_free_r+0x42>
 80038ec:	6811      	ldr	r1, [r2, #0]
 80038ee:	1850      	adds	r0, r2, r1
 80038f0:	42a0      	cmp	r0, r4
 80038f2:	d10b      	bne.n	800390c <_free_r+0x6c>
 80038f4:	6820      	ldr	r0, [r4, #0]
 80038f6:	4401      	add	r1, r0
 80038f8:	1850      	adds	r0, r2, r1
 80038fa:	4283      	cmp	r3, r0
 80038fc:	6011      	str	r1, [r2, #0]
 80038fe:	d1e0      	bne.n	80038c2 <_free_r+0x22>
 8003900:	6818      	ldr	r0, [r3, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	4408      	add	r0, r1
 8003906:	6010      	str	r0, [r2, #0]
 8003908:	6053      	str	r3, [r2, #4]
 800390a:	e7da      	b.n	80038c2 <_free_r+0x22>
 800390c:	d902      	bls.n	8003914 <_free_r+0x74>
 800390e:	230c      	movs	r3, #12
 8003910:	602b      	str	r3, [r5, #0]
 8003912:	e7d6      	b.n	80038c2 <_free_r+0x22>
 8003914:	6820      	ldr	r0, [r4, #0]
 8003916:	1821      	adds	r1, r4, r0
 8003918:	428b      	cmp	r3, r1
 800391a:	bf01      	itttt	eq
 800391c:	6819      	ldreq	r1, [r3, #0]
 800391e:	685b      	ldreq	r3, [r3, #4]
 8003920:	1809      	addeq	r1, r1, r0
 8003922:	6021      	streq	r1, [r4, #0]
 8003924:	6063      	str	r3, [r4, #4]
 8003926:	6054      	str	r4, [r2, #4]
 8003928:	e7cb      	b.n	80038c2 <_free_r+0x22>
 800392a:	bd38      	pop	{r3, r4, r5, pc}
 800392c:	20000298 	.word	0x20000298

08003930 <sbrk_aligned>:
 8003930:	b570      	push	{r4, r5, r6, lr}
 8003932:	4e0f      	ldr	r6, [pc, #60]	@ (8003970 <sbrk_aligned+0x40>)
 8003934:	460c      	mov	r4, r1
 8003936:	6831      	ldr	r1, [r6, #0]
 8003938:	4605      	mov	r5, r0
 800393a:	b911      	cbnz	r1, 8003942 <sbrk_aligned+0x12>
 800393c:	f000 fe16 	bl	800456c <_sbrk_r>
 8003940:	6030      	str	r0, [r6, #0]
 8003942:	4621      	mov	r1, r4
 8003944:	4628      	mov	r0, r5
 8003946:	f000 fe11 	bl	800456c <_sbrk_r>
 800394a:	1c43      	adds	r3, r0, #1
 800394c:	d103      	bne.n	8003956 <sbrk_aligned+0x26>
 800394e:	f04f 34ff 	mov.w	r4, #4294967295
 8003952:	4620      	mov	r0, r4
 8003954:	bd70      	pop	{r4, r5, r6, pc}
 8003956:	1cc4      	adds	r4, r0, #3
 8003958:	f024 0403 	bic.w	r4, r4, #3
 800395c:	42a0      	cmp	r0, r4
 800395e:	d0f8      	beq.n	8003952 <sbrk_aligned+0x22>
 8003960:	1a21      	subs	r1, r4, r0
 8003962:	4628      	mov	r0, r5
 8003964:	f000 fe02 	bl	800456c <_sbrk_r>
 8003968:	3001      	adds	r0, #1
 800396a:	d1f2      	bne.n	8003952 <sbrk_aligned+0x22>
 800396c:	e7ef      	b.n	800394e <sbrk_aligned+0x1e>
 800396e:	bf00      	nop
 8003970:	20000294 	.word	0x20000294

08003974 <_malloc_r>:
 8003974:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003978:	1ccd      	adds	r5, r1, #3
 800397a:	f025 0503 	bic.w	r5, r5, #3
 800397e:	3508      	adds	r5, #8
 8003980:	2d0c      	cmp	r5, #12
 8003982:	bf38      	it	cc
 8003984:	250c      	movcc	r5, #12
 8003986:	2d00      	cmp	r5, #0
 8003988:	4606      	mov	r6, r0
 800398a:	db01      	blt.n	8003990 <_malloc_r+0x1c>
 800398c:	42a9      	cmp	r1, r5
 800398e:	d904      	bls.n	800399a <_malloc_r+0x26>
 8003990:	230c      	movs	r3, #12
 8003992:	6033      	str	r3, [r6, #0]
 8003994:	2000      	movs	r0, #0
 8003996:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800399a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003a70 <_malloc_r+0xfc>
 800399e:	f000 f869 	bl	8003a74 <__malloc_lock>
 80039a2:	f8d8 3000 	ldr.w	r3, [r8]
 80039a6:	461c      	mov	r4, r3
 80039a8:	bb44      	cbnz	r4, 80039fc <_malloc_r+0x88>
 80039aa:	4629      	mov	r1, r5
 80039ac:	4630      	mov	r0, r6
 80039ae:	f7ff ffbf 	bl	8003930 <sbrk_aligned>
 80039b2:	1c43      	adds	r3, r0, #1
 80039b4:	4604      	mov	r4, r0
 80039b6:	d158      	bne.n	8003a6a <_malloc_r+0xf6>
 80039b8:	f8d8 4000 	ldr.w	r4, [r8]
 80039bc:	4627      	mov	r7, r4
 80039be:	2f00      	cmp	r7, #0
 80039c0:	d143      	bne.n	8003a4a <_malloc_r+0xd6>
 80039c2:	2c00      	cmp	r4, #0
 80039c4:	d04b      	beq.n	8003a5e <_malloc_r+0xea>
 80039c6:	6823      	ldr	r3, [r4, #0]
 80039c8:	4639      	mov	r1, r7
 80039ca:	4630      	mov	r0, r6
 80039cc:	eb04 0903 	add.w	r9, r4, r3
 80039d0:	f000 fdcc 	bl	800456c <_sbrk_r>
 80039d4:	4581      	cmp	r9, r0
 80039d6:	d142      	bne.n	8003a5e <_malloc_r+0xea>
 80039d8:	6821      	ldr	r1, [r4, #0]
 80039da:	4630      	mov	r0, r6
 80039dc:	1a6d      	subs	r5, r5, r1
 80039de:	4629      	mov	r1, r5
 80039e0:	f7ff ffa6 	bl	8003930 <sbrk_aligned>
 80039e4:	3001      	adds	r0, #1
 80039e6:	d03a      	beq.n	8003a5e <_malloc_r+0xea>
 80039e8:	6823      	ldr	r3, [r4, #0]
 80039ea:	442b      	add	r3, r5
 80039ec:	6023      	str	r3, [r4, #0]
 80039ee:	f8d8 3000 	ldr.w	r3, [r8]
 80039f2:	685a      	ldr	r2, [r3, #4]
 80039f4:	bb62      	cbnz	r2, 8003a50 <_malloc_r+0xdc>
 80039f6:	f8c8 7000 	str.w	r7, [r8]
 80039fa:	e00f      	b.n	8003a1c <_malloc_r+0xa8>
 80039fc:	6822      	ldr	r2, [r4, #0]
 80039fe:	1b52      	subs	r2, r2, r5
 8003a00:	d420      	bmi.n	8003a44 <_malloc_r+0xd0>
 8003a02:	2a0b      	cmp	r2, #11
 8003a04:	d917      	bls.n	8003a36 <_malloc_r+0xc2>
 8003a06:	1961      	adds	r1, r4, r5
 8003a08:	42a3      	cmp	r3, r4
 8003a0a:	6025      	str	r5, [r4, #0]
 8003a0c:	bf18      	it	ne
 8003a0e:	6059      	strne	r1, [r3, #4]
 8003a10:	6863      	ldr	r3, [r4, #4]
 8003a12:	bf08      	it	eq
 8003a14:	f8c8 1000 	streq.w	r1, [r8]
 8003a18:	5162      	str	r2, [r4, r5]
 8003a1a:	604b      	str	r3, [r1, #4]
 8003a1c:	4630      	mov	r0, r6
 8003a1e:	f000 f82f 	bl	8003a80 <__malloc_unlock>
 8003a22:	f104 000b 	add.w	r0, r4, #11
 8003a26:	1d23      	adds	r3, r4, #4
 8003a28:	f020 0007 	bic.w	r0, r0, #7
 8003a2c:	1ac2      	subs	r2, r0, r3
 8003a2e:	bf1c      	itt	ne
 8003a30:	1a1b      	subne	r3, r3, r0
 8003a32:	50a3      	strne	r3, [r4, r2]
 8003a34:	e7af      	b.n	8003996 <_malloc_r+0x22>
 8003a36:	6862      	ldr	r2, [r4, #4]
 8003a38:	42a3      	cmp	r3, r4
 8003a3a:	bf0c      	ite	eq
 8003a3c:	f8c8 2000 	streq.w	r2, [r8]
 8003a40:	605a      	strne	r2, [r3, #4]
 8003a42:	e7eb      	b.n	8003a1c <_malloc_r+0xa8>
 8003a44:	4623      	mov	r3, r4
 8003a46:	6864      	ldr	r4, [r4, #4]
 8003a48:	e7ae      	b.n	80039a8 <_malloc_r+0x34>
 8003a4a:	463c      	mov	r4, r7
 8003a4c:	687f      	ldr	r7, [r7, #4]
 8003a4e:	e7b6      	b.n	80039be <_malloc_r+0x4a>
 8003a50:	461a      	mov	r2, r3
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	42a3      	cmp	r3, r4
 8003a56:	d1fb      	bne.n	8003a50 <_malloc_r+0xdc>
 8003a58:	2300      	movs	r3, #0
 8003a5a:	6053      	str	r3, [r2, #4]
 8003a5c:	e7de      	b.n	8003a1c <_malloc_r+0xa8>
 8003a5e:	230c      	movs	r3, #12
 8003a60:	4630      	mov	r0, r6
 8003a62:	6033      	str	r3, [r6, #0]
 8003a64:	f000 f80c 	bl	8003a80 <__malloc_unlock>
 8003a68:	e794      	b.n	8003994 <_malloc_r+0x20>
 8003a6a:	6005      	str	r5, [r0, #0]
 8003a6c:	e7d6      	b.n	8003a1c <_malloc_r+0xa8>
 8003a6e:	bf00      	nop
 8003a70:	20000298 	.word	0x20000298

08003a74 <__malloc_lock>:
 8003a74:	4801      	ldr	r0, [pc, #4]	@ (8003a7c <__malloc_lock+0x8>)
 8003a76:	f7ff bf02 	b.w	800387e <__retarget_lock_acquire_recursive>
 8003a7a:	bf00      	nop
 8003a7c:	20000290 	.word	0x20000290

08003a80 <__malloc_unlock>:
 8003a80:	4801      	ldr	r0, [pc, #4]	@ (8003a88 <__malloc_unlock+0x8>)
 8003a82:	f7ff befd 	b.w	8003880 <__retarget_lock_release_recursive>
 8003a86:	bf00      	nop
 8003a88:	20000290 	.word	0x20000290

08003a8c <__ssputs_r>:
 8003a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a90:	461f      	mov	r7, r3
 8003a92:	688e      	ldr	r6, [r1, #8]
 8003a94:	4682      	mov	sl, r0
 8003a96:	42be      	cmp	r6, r7
 8003a98:	460c      	mov	r4, r1
 8003a9a:	4690      	mov	r8, r2
 8003a9c:	680b      	ldr	r3, [r1, #0]
 8003a9e:	d82d      	bhi.n	8003afc <__ssputs_r+0x70>
 8003aa0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003aa4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003aa8:	d026      	beq.n	8003af8 <__ssputs_r+0x6c>
 8003aaa:	6965      	ldr	r5, [r4, #20]
 8003aac:	6909      	ldr	r1, [r1, #16]
 8003aae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003ab2:	eba3 0901 	sub.w	r9, r3, r1
 8003ab6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003aba:	1c7b      	adds	r3, r7, #1
 8003abc:	444b      	add	r3, r9
 8003abe:	106d      	asrs	r5, r5, #1
 8003ac0:	429d      	cmp	r5, r3
 8003ac2:	bf38      	it	cc
 8003ac4:	461d      	movcc	r5, r3
 8003ac6:	0553      	lsls	r3, r2, #21
 8003ac8:	d527      	bpl.n	8003b1a <__ssputs_r+0x8e>
 8003aca:	4629      	mov	r1, r5
 8003acc:	f7ff ff52 	bl	8003974 <_malloc_r>
 8003ad0:	4606      	mov	r6, r0
 8003ad2:	b360      	cbz	r0, 8003b2e <__ssputs_r+0xa2>
 8003ad4:	464a      	mov	r2, r9
 8003ad6:	6921      	ldr	r1, [r4, #16]
 8003ad8:	f7ff fed3 	bl	8003882 <memcpy>
 8003adc:	89a3      	ldrh	r3, [r4, #12]
 8003ade:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003ae2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ae6:	81a3      	strh	r3, [r4, #12]
 8003ae8:	6126      	str	r6, [r4, #16]
 8003aea:	444e      	add	r6, r9
 8003aec:	6026      	str	r6, [r4, #0]
 8003aee:	463e      	mov	r6, r7
 8003af0:	6165      	str	r5, [r4, #20]
 8003af2:	eba5 0509 	sub.w	r5, r5, r9
 8003af6:	60a5      	str	r5, [r4, #8]
 8003af8:	42be      	cmp	r6, r7
 8003afa:	d900      	bls.n	8003afe <__ssputs_r+0x72>
 8003afc:	463e      	mov	r6, r7
 8003afe:	4632      	mov	r2, r6
 8003b00:	4641      	mov	r1, r8
 8003b02:	6820      	ldr	r0, [r4, #0]
 8003b04:	f000 fcf5 	bl	80044f2 <memmove>
 8003b08:	2000      	movs	r0, #0
 8003b0a:	68a3      	ldr	r3, [r4, #8]
 8003b0c:	1b9b      	subs	r3, r3, r6
 8003b0e:	60a3      	str	r3, [r4, #8]
 8003b10:	6823      	ldr	r3, [r4, #0]
 8003b12:	4433      	add	r3, r6
 8003b14:	6023      	str	r3, [r4, #0]
 8003b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b1a:	462a      	mov	r2, r5
 8003b1c:	f000 fd44 	bl	80045a8 <_realloc_r>
 8003b20:	4606      	mov	r6, r0
 8003b22:	2800      	cmp	r0, #0
 8003b24:	d1e0      	bne.n	8003ae8 <__ssputs_r+0x5c>
 8003b26:	4650      	mov	r0, sl
 8003b28:	6921      	ldr	r1, [r4, #16]
 8003b2a:	f7ff feb9 	bl	80038a0 <_free_r>
 8003b2e:	230c      	movs	r3, #12
 8003b30:	f8ca 3000 	str.w	r3, [sl]
 8003b34:	89a3      	ldrh	r3, [r4, #12]
 8003b36:	f04f 30ff 	mov.w	r0, #4294967295
 8003b3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b3e:	81a3      	strh	r3, [r4, #12]
 8003b40:	e7e9      	b.n	8003b16 <__ssputs_r+0x8a>
	...

08003b44 <_svfiprintf_r>:
 8003b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b48:	4698      	mov	r8, r3
 8003b4a:	898b      	ldrh	r3, [r1, #12]
 8003b4c:	4607      	mov	r7, r0
 8003b4e:	061b      	lsls	r3, r3, #24
 8003b50:	460d      	mov	r5, r1
 8003b52:	4614      	mov	r4, r2
 8003b54:	b09d      	sub	sp, #116	@ 0x74
 8003b56:	d510      	bpl.n	8003b7a <_svfiprintf_r+0x36>
 8003b58:	690b      	ldr	r3, [r1, #16]
 8003b5a:	b973      	cbnz	r3, 8003b7a <_svfiprintf_r+0x36>
 8003b5c:	2140      	movs	r1, #64	@ 0x40
 8003b5e:	f7ff ff09 	bl	8003974 <_malloc_r>
 8003b62:	6028      	str	r0, [r5, #0]
 8003b64:	6128      	str	r0, [r5, #16]
 8003b66:	b930      	cbnz	r0, 8003b76 <_svfiprintf_r+0x32>
 8003b68:	230c      	movs	r3, #12
 8003b6a:	603b      	str	r3, [r7, #0]
 8003b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b70:	b01d      	add	sp, #116	@ 0x74
 8003b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b76:	2340      	movs	r3, #64	@ 0x40
 8003b78:	616b      	str	r3, [r5, #20]
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b7e:	2320      	movs	r3, #32
 8003b80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003b84:	2330      	movs	r3, #48	@ 0x30
 8003b86:	f04f 0901 	mov.w	r9, #1
 8003b8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b8e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003d28 <_svfiprintf_r+0x1e4>
 8003b92:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003b96:	4623      	mov	r3, r4
 8003b98:	469a      	mov	sl, r3
 8003b9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b9e:	b10a      	cbz	r2, 8003ba4 <_svfiprintf_r+0x60>
 8003ba0:	2a25      	cmp	r2, #37	@ 0x25
 8003ba2:	d1f9      	bne.n	8003b98 <_svfiprintf_r+0x54>
 8003ba4:	ebba 0b04 	subs.w	fp, sl, r4
 8003ba8:	d00b      	beq.n	8003bc2 <_svfiprintf_r+0x7e>
 8003baa:	465b      	mov	r3, fp
 8003bac:	4622      	mov	r2, r4
 8003bae:	4629      	mov	r1, r5
 8003bb0:	4638      	mov	r0, r7
 8003bb2:	f7ff ff6b 	bl	8003a8c <__ssputs_r>
 8003bb6:	3001      	adds	r0, #1
 8003bb8:	f000 80a7 	beq.w	8003d0a <_svfiprintf_r+0x1c6>
 8003bbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003bbe:	445a      	add	r2, fp
 8003bc0:	9209      	str	r2, [sp, #36]	@ 0x24
 8003bc2:	f89a 3000 	ldrb.w	r3, [sl]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	f000 809f 	beq.w	8003d0a <_svfiprintf_r+0x1c6>
 8003bcc:	2300      	movs	r3, #0
 8003bce:	f04f 32ff 	mov.w	r2, #4294967295
 8003bd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003bd6:	f10a 0a01 	add.w	sl, sl, #1
 8003bda:	9304      	str	r3, [sp, #16]
 8003bdc:	9307      	str	r3, [sp, #28]
 8003bde:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003be2:	931a      	str	r3, [sp, #104]	@ 0x68
 8003be4:	4654      	mov	r4, sl
 8003be6:	2205      	movs	r2, #5
 8003be8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bec:	484e      	ldr	r0, [pc, #312]	@ (8003d28 <_svfiprintf_r+0x1e4>)
 8003bee:	f000 fccd 	bl	800458c <memchr>
 8003bf2:	9a04      	ldr	r2, [sp, #16]
 8003bf4:	b9d8      	cbnz	r0, 8003c2e <_svfiprintf_r+0xea>
 8003bf6:	06d0      	lsls	r0, r2, #27
 8003bf8:	bf44      	itt	mi
 8003bfa:	2320      	movmi	r3, #32
 8003bfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c00:	0711      	lsls	r1, r2, #28
 8003c02:	bf44      	itt	mi
 8003c04:	232b      	movmi	r3, #43	@ 0x2b
 8003c06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c0a:	f89a 3000 	ldrb.w	r3, [sl]
 8003c0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c10:	d015      	beq.n	8003c3e <_svfiprintf_r+0xfa>
 8003c12:	4654      	mov	r4, sl
 8003c14:	2000      	movs	r0, #0
 8003c16:	f04f 0c0a 	mov.w	ip, #10
 8003c1a:	9a07      	ldr	r2, [sp, #28]
 8003c1c:	4621      	mov	r1, r4
 8003c1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c22:	3b30      	subs	r3, #48	@ 0x30
 8003c24:	2b09      	cmp	r3, #9
 8003c26:	d94b      	bls.n	8003cc0 <_svfiprintf_r+0x17c>
 8003c28:	b1b0      	cbz	r0, 8003c58 <_svfiprintf_r+0x114>
 8003c2a:	9207      	str	r2, [sp, #28]
 8003c2c:	e014      	b.n	8003c58 <_svfiprintf_r+0x114>
 8003c2e:	eba0 0308 	sub.w	r3, r0, r8
 8003c32:	fa09 f303 	lsl.w	r3, r9, r3
 8003c36:	4313      	orrs	r3, r2
 8003c38:	46a2      	mov	sl, r4
 8003c3a:	9304      	str	r3, [sp, #16]
 8003c3c:	e7d2      	b.n	8003be4 <_svfiprintf_r+0xa0>
 8003c3e:	9b03      	ldr	r3, [sp, #12]
 8003c40:	1d19      	adds	r1, r3, #4
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	9103      	str	r1, [sp, #12]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	bfbb      	ittet	lt
 8003c4a:	425b      	neglt	r3, r3
 8003c4c:	f042 0202 	orrlt.w	r2, r2, #2
 8003c50:	9307      	strge	r3, [sp, #28]
 8003c52:	9307      	strlt	r3, [sp, #28]
 8003c54:	bfb8      	it	lt
 8003c56:	9204      	strlt	r2, [sp, #16]
 8003c58:	7823      	ldrb	r3, [r4, #0]
 8003c5a:	2b2e      	cmp	r3, #46	@ 0x2e
 8003c5c:	d10a      	bne.n	8003c74 <_svfiprintf_r+0x130>
 8003c5e:	7863      	ldrb	r3, [r4, #1]
 8003c60:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c62:	d132      	bne.n	8003cca <_svfiprintf_r+0x186>
 8003c64:	9b03      	ldr	r3, [sp, #12]
 8003c66:	3402      	adds	r4, #2
 8003c68:	1d1a      	adds	r2, r3, #4
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	9203      	str	r2, [sp, #12]
 8003c6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003c72:	9305      	str	r3, [sp, #20]
 8003c74:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003d2c <_svfiprintf_r+0x1e8>
 8003c78:	2203      	movs	r2, #3
 8003c7a:	4650      	mov	r0, sl
 8003c7c:	7821      	ldrb	r1, [r4, #0]
 8003c7e:	f000 fc85 	bl	800458c <memchr>
 8003c82:	b138      	cbz	r0, 8003c94 <_svfiprintf_r+0x150>
 8003c84:	2240      	movs	r2, #64	@ 0x40
 8003c86:	9b04      	ldr	r3, [sp, #16]
 8003c88:	eba0 000a 	sub.w	r0, r0, sl
 8003c8c:	4082      	lsls	r2, r0
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	3401      	adds	r4, #1
 8003c92:	9304      	str	r3, [sp, #16]
 8003c94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c98:	2206      	movs	r2, #6
 8003c9a:	4825      	ldr	r0, [pc, #148]	@ (8003d30 <_svfiprintf_r+0x1ec>)
 8003c9c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003ca0:	f000 fc74 	bl	800458c <memchr>
 8003ca4:	2800      	cmp	r0, #0
 8003ca6:	d036      	beq.n	8003d16 <_svfiprintf_r+0x1d2>
 8003ca8:	4b22      	ldr	r3, [pc, #136]	@ (8003d34 <_svfiprintf_r+0x1f0>)
 8003caa:	bb1b      	cbnz	r3, 8003cf4 <_svfiprintf_r+0x1b0>
 8003cac:	9b03      	ldr	r3, [sp, #12]
 8003cae:	3307      	adds	r3, #7
 8003cb0:	f023 0307 	bic.w	r3, r3, #7
 8003cb4:	3308      	adds	r3, #8
 8003cb6:	9303      	str	r3, [sp, #12]
 8003cb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003cba:	4433      	add	r3, r6
 8003cbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8003cbe:	e76a      	b.n	8003b96 <_svfiprintf_r+0x52>
 8003cc0:	460c      	mov	r4, r1
 8003cc2:	2001      	movs	r0, #1
 8003cc4:	fb0c 3202 	mla	r2, ip, r2, r3
 8003cc8:	e7a8      	b.n	8003c1c <_svfiprintf_r+0xd8>
 8003cca:	2300      	movs	r3, #0
 8003ccc:	f04f 0c0a 	mov.w	ip, #10
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	3401      	adds	r4, #1
 8003cd4:	9305      	str	r3, [sp, #20]
 8003cd6:	4620      	mov	r0, r4
 8003cd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003cdc:	3a30      	subs	r2, #48	@ 0x30
 8003cde:	2a09      	cmp	r2, #9
 8003ce0:	d903      	bls.n	8003cea <_svfiprintf_r+0x1a6>
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d0c6      	beq.n	8003c74 <_svfiprintf_r+0x130>
 8003ce6:	9105      	str	r1, [sp, #20]
 8003ce8:	e7c4      	b.n	8003c74 <_svfiprintf_r+0x130>
 8003cea:	4604      	mov	r4, r0
 8003cec:	2301      	movs	r3, #1
 8003cee:	fb0c 2101 	mla	r1, ip, r1, r2
 8003cf2:	e7f0      	b.n	8003cd6 <_svfiprintf_r+0x192>
 8003cf4:	ab03      	add	r3, sp, #12
 8003cf6:	9300      	str	r3, [sp, #0]
 8003cf8:	462a      	mov	r2, r5
 8003cfa:	4638      	mov	r0, r7
 8003cfc:	4b0e      	ldr	r3, [pc, #56]	@ (8003d38 <_svfiprintf_r+0x1f4>)
 8003cfe:	a904      	add	r1, sp, #16
 8003d00:	f3af 8000 	nop.w
 8003d04:	1c42      	adds	r2, r0, #1
 8003d06:	4606      	mov	r6, r0
 8003d08:	d1d6      	bne.n	8003cb8 <_svfiprintf_r+0x174>
 8003d0a:	89ab      	ldrh	r3, [r5, #12]
 8003d0c:	065b      	lsls	r3, r3, #25
 8003d0e:	f53f af2d 	bmi.w	8003b6c <_svfiprintf_r+0x28>
 8003d12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003d14:	e72c      	b.n	8003b70 <_svfiprintf_r+0x2c>
 8003d16:	ab03      	add	r3, sp, #12
 8003d18:	9300      	str	r3, [sp, #0]
 8003d1a:	462a      	mov	r2, r5
 8003d1c:	4638      	mov	r0, r7
 8003d1e:	4b06      	ldr	r3, [pc, #24]	@ (8003d38 <_svfiprintf_r+0x1f4>)
 8003d20:	a904      	add	r1, sp, #16
 8003d22:	f000 f9bd 	bl	80040a0 <_printf_i>
 8003d26:	e7ed      	b.n	8003d04 <_svfiprintf_r+0x1c0>
 8003d28:	08004702 	.word	0x08004702
 8003d2c:	08004708 	.word	0x08004708
 8003d30:	0800470c 	.word	0x0800470c
 8003d34:	00000000 	.word	0x00000000
 8003d38:	08003a8d 	.word	0x08003a8d

08003d3c <__sfputc_r>:
 8003d3c:	6893      	ldr	r3, [r2, #8]
 8003d3e:	b410      	push	{r4}
 8003d40:	3b01      	subs	r3, #1
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	6093      	str	r3, [r2, #8]
 8003d46:	da07      	bge.n	8003d58 <__sfputc_r+0x1c>
 8003d48:	6994      	ldr	r4, [r2, #24]
 8003d4a:	42a3      	cmp	r3, r4
 8003d4c:	db01      	blt.n	8003d52 <__sfputc_r+0x16>
 8003d4e:	290a      	cmp	r1, #10
 8003d50:	d102      	bne.n	8003d58 <__sfputc_r+0x1c>
 8003d52:	bc10      	pop	{r4}
 8003d54:	f7ff bc85 	b.w	8003662 <__swbuf_r>
 8003d58:	6813      	ldr	r3, [r2, #0]
 8003d5a:	1c58      	adds	r0, r3, #1
 8003d5c:	6010      	str	r0, [r2, #0]
 8003d5e:	7019      	strb	r1, [r3, #0]
 8003d60:	4608      	mov	r0, r1
 8003d62:	bc10      	pop	{r4}
 8003d64:	4770      	bx	lr

08003d66 <__sfputs_r>:
 8003d66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d68:	4606      	mov	r6, r0
 8003d6a:	460f      	mov	r7, r1
 8003d6c:	4614      	mov	r4, r2
 8003d6e:	18d5      	adds	r5, r2, r3
 8003d70:	42ac      	cmp	r4, r5
 8003d72:	d101      	bne.n	8003d78 <__sfputs_r+0x12>
 8003d74:	2000      	movs	r0, #0
 8003d76:	e007      	b.n	8003d88 <__sfputs_r+0x22>
 8003d78:	463a      	mov	r2, r7
 8003d7a:	4630      	mov	r0, r6
 8003d7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d80:	f7ff ffdc 	bl	8003d3c <__sfputc_r>
 8003d84:	1c43      	adds	r3, r0, #1
 8003d86:	d1f3      	bne.n	8003d70 <__sfputs_r+0xa>
 8003d88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003d8c <_vfiprintf_r>:
 8003d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d90:	460d      	mov	r5, r1
 8003d92:	4614      	mov	r4, r2
 8003d94:	4698      	mov	r8, r3
 8003d96:	4606      	mov	r6, r0
 8003d98:	b09d      	sub	sp, #116	@ 0x74
 8003d9a:	b118      	cbz	r0, 8003da4 <_vfiprintf_r+0x18>
 8003d9c:	6a03      	ldr	r3, [r0, #32]
 8003d9e:	b90b      	cbnz	r3, 8003da4 <_vfiprintf_r+0x18>
 8003da0:	f7ff fb42 	bl	8003428 <__sinit>
 8003da4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003da6:	07d9      	lsls	r1, r3, #31
 8003da8:	d405      	bmi.n	8003db6 <_vfiprintf_r+0x2a>
 8003daa:	89ab      	ldrh	r3, [r5, #12]
 8003dac:	059a      	lsls	r2, r3, #22
 8003dae:	d402      	bmi.n	8003db6 <_vfiprintf_r+0x2a>
 8003db0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003db2:	f7ff fd64 	bl	800387e <__retarget_lock_acquire_recursive>
 8003db6:	89ab      	ldrh	r3, [r5, #12]
 8003db8:	071b      	lsls	r3, r3, #28
 8003dba:	d501      	bpl.n	8003dc0 <_vfiprintf_r+0x34>
 8003dbc:	692b      	ldr	r3, [r5, #16]
 8003dbe:	b99b      	cbnz	r3, 8003de8 <_vfiprintf_r+0x5c>
 8003dc0:	4629      	mov	r1, r5
 8003dc2:	4630      	mov	r0, r6
 8003dc4:	f7ff fc8c 	bl	80036e0 <__swsetup_r>
 8003dc8:	b170      	cbz	r0, 8003de8 <_vfiprintf_r+0x5c>
 8003dca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003dcc:	07dc      	lsls	r4, r3, #31
 8003dce:	d504      	bpl.n	8003dda <_vfiprintf_r+0x4e>
 8003dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8003dd4:	b01d      	add	sp, #116	@ 0x74
 8003dd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003dda:	89ab      	ldrh	r3, [r5, #12]
 8003ddc:	0598      	lsls	r0, r3, #22
 8003dde:	d4f7      	bmi.n	8003dd0 <_vfiprintf_r+0x44>
 8003de0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003de2:	f7ff fd4d 	bl	8003880 <__retarget_lock_release_recursive>
 8003de6:	e7f3      	b.n	8003dd0 <_vfiprintf_r+0x44>
 8003de8:	2300      	movs	r3, #0
 8003dea:	9309      	str	r3, [sp, #36]	@ 0x24
 8003dec:	2320      	movs	r3, #32
 8003dee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003df2:	2330      	movs	r3, #48	@ 0x30
 8003df4:	f04f 0901 	mov.w	r9, #1
 8003df8:	f8cd 800c 	str.w	r8, [sp, #12]
 8003dfc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8003fa8 <_vfiprintf_r+0x21c>
 8003e00:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003e04:	4623      	mov	r3, r4
 8003e06:	469a      	mov	sl, r3
 8003e08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e0c:	b10a      	cbz	r2, 8003e12 <_vfiprintf_r+0x86>
 8003e0e:	2a25      	cmp	r2, #37	@ 0x25
 8003e10:	d1f9      	bne.n	8003e06 <_vfiprintf_r+0x7a>
 8003e12:	ebba 0b04 	subs.w	fp, sl, r4
 8003e16:	d00b      	beq.n	8003e30 <_vfiprintf_r+0xa4>
 8003e18:	465b      	mov	r3, fp
 8003e1a:	4622      	mov	r2, r4
 8003e1c:	4629      	mov	r1, r5
 8003e1e:	4630      	mov	r0, r6
 8003e20:	f7ff ffa1 	bl	8003d66 <__sfputs_r>
 8003e24:	3001      	adds	r0, #1
 8003e26:	f000 80a7 	beq.w	8003f78 <_vfiprintf_r+0x1ec>
 8003e2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003e2c:	445a      	add	r2, fp
 8003e2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003e30:	f89a 3000 	ldrb.w	r3, [sl]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	f000 809f 	beq.w	8003f78 <_vfiprintf_r+0x1ec>
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003e44:	f10a 0a01 	add.w	sl, sl, #1
 8003e48:	9304      	str	r3, [sp, #16]
 8003e4a:	9307      	str	r3, [sp, #28]
 8003e4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003e50:	931a      	str	r3, [sp, #104]	@ 0x68
 8003e52:	4654      	mov	r4, sl
 8003e54:	2205      	movs	r2, #5
 8003e56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e5a:	4853      	ldr	r0, [pc, #332]	@ (8003fa8 <_vfiprintf_r+0x21c>)
 8003e5c:	f000 fb96 	bl	800458c <memchr>
 8003e60:	9a04      	ldr	r2, [sp, #16]
 8003e62:	b9d8      	cbnz	r0, 8003e9c <_vfiprintf_r+0x110>
 8003e64:	06d1      	lsls	r1, r2, #27
 8003e66:	bf44      	itt	mi
 8003e68:	2320      	movmi	r3, #32
 8003e6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003e6e:	0713      	lsls	r3, r2, #28
 8003e70:	bf44      	itt	mi
 8003e72:	232b      	movmi	r3, #43	@ 0x2b
 8003e74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003e78:	f89a 3000 	ldrb.w	r3, [sl]
 8003e7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e7e:	d015      	beq.n	8003eac <_vfiprintf_r+0x120>
 8003e80:	4654      	mov	r4, sl
 8003e82:	2000      	movs	r0, #0
 8003e84:	f04f 0c0a 	mov.w	ip, #10
 8003e88:	9a07      	ldr	r2, [sp, #28]
 8003e8a:	4621      	mov	r1, r4
 8003e8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e90:	3b30      	subs	r3, #48	@ 0x30
 8003e92:	2b09      	cmp	r3, #9
 8003e94:	d94b      	bls.n	8003f2e <_vfiprintf_r+0x1a2>
 8003e96:	b1b0      	cbz	r0, 8003ec6 <_vfiprintf_r+0x13a>
 8003e98:	9207      	str	r2, [sp, #28]
 8003e9a:	e014      	b.n	8003ec6 <_vfiprintf_r+0x13a>
 8003e9c:	eba0 0308 	sub.w	r3, r0, r8
 8003ea0:	fa09 f303 	lsl.w	r3, r9, r3
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	46a2      	mov	sl, r4
 8003ea8:	9304      	str	r3, [sp, #16]
 8003eaa:	e7d2      	b.n	8003e52 <_vfiprintf_r+0xc6>
 8003eac:	9b03      	ldr	r3, [sp, #12]
 8003eae:	1d19      	adds	r1, r3, #4
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	9103      	str	r1, [sp, #12]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	bfbb      	ittet	lt
 8003eb8:	425b      	neglt	r3, r3
 8003eba:	f042 0202 	orrlt.w	r2, r2, #2
 8003ebe:	9307      	strge	r3, [sp, #28]
 8003ec0:	9307      	strlt	r3, [sp, #28]
 8003ec2:	bfb8      	it	lt
 8003ec4:	9204      	strlt	r2, [sp, #16]
 8003ec6:	7823      	ldrb	r3, [r4, #0]
 8003ec8:	2b2e      	cmp	r3, #46	@ 0x2e
 8003eca:	d10a      	bne.n	8003ee2 <_vfiprintf_r+0x156>
 8003ecc:	7863      	ldrb	r3, [r4, #1]
 8003ece:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ed0:	d132      	bne.n	8003f38 <_vfiprintf_r+0x1ac>
 8003ed2:	9b03      	ldr	r3, [sp, #12]
 8003ed4:	3402      	adds	r4, #2
 8003ed6:	1d1a      	adds	r2, r3, #4
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	9203      	str	r2, [sp, #12]
 8003edc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003ee0:	9305      	str	r3, [sp, #20]
 8003ee2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003fac <_vfiprintf_r+0x220>
 8003ee6:	2203      	movs	r2, #3
 8003ee8:	4650      	mov	r0, sl
 8003eea:	7821      	ldrb	r1, [r4, #0]
 8003eec:	f000 fb4e 	bl	800458c <memchr>
 8003ef0:	b138      	cbz	r0, 8003f02 <_vfiprintf_r+0x176>
 8003ef2:	2240      	movs	r2, #64	@ 0x40
 8003ef4:	9b04      	ldr	r3, [sp, #16]
 8003ef6:	eba0 000a 	sub.w	r0, r0, sl
 8003efa:	4082      	lsls	r2, r0
 8003efc:	4313      	orrs	r3, r2
 8003efe:	3401      	adds	r4, #1
 8003f00:	9304      	str	r3, [sp, #16]
 8003f02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f06:	2206      	movs	r2, #6
 8003f08:	4829      	ldr	r0, [pc, #164]	@ (8003fb0 <_vfiprintf_r+0x224>)
 8003f0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003f0e:	f000 fb3d 	bl	800458c <memchr>
 8003f12:	2800      	cmp	r0, #0
 8003f14:	d03f      	beq.n	8003f96 <_vfiprintf_r+0x20a>
 8003f16:	4b27      	ldr	r3, [pc, #156]	@ (8003fb4 <_vfiprintf_r+0x228>)
 8003f18:	bb1b      	cbnz	r3, 8003f62 <_vfiprintf_r+0x1d6>
 8003f1a:	9b03      	ldr	r3, [sp, #12]
 8003f1c:	3307      	adds	r3, #7
 8003f1e:	f023 0307 	bic.w	r3, r3, #7
 8003f22:	3308      	adds	r3, #8
 8003f24:	9303      	str	r3, [sp, #12]
 8003f26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f28:	443b      	add	r3, r7
 8003f2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f2c:	e76a      	b.n	8003e04 <_vfiprintf_r+0x78>
 8003f2e:	460c      	mov	r4, r1
 8003f30:	2001      	movs	r0, #1
 8003f32:	fb0c 3202 	mla	r2, ip, r2, r3
 8003f36:	e7a8      	b.n	8003e8a <_vfiprintf_r+0xfe>
 8003f38:	2300      	movs	r3, #0
 8003f3a:	f04f 0c0a 	mov.w	ip, #10
 8003f3e:	4619      	mov	r1, r3
 8003f40:	3401      	adds	r4, #1
 8003f42:	9305      	str	r3, [sp, #20]
 8003f44:	4620      	mov	r0, r4
 8003f46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f4a:	3a30      	subs	r2, #48	@ 0x30
 8003f4c:	2a09      	cmp	r2, #9
 8003f4e:	d903      	bls.n	8003f58 <_vfiprintf_r+0x1cc>
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d0c6      	beq.n	8003ee2 <_vfiprintf_r+0x156>
 8003f54:	9105      	str	r1, [sp, #20]
 8003f56:	e7c4      	b.n	8003ee2 <_vfiprintf_r+0x156>
 8003f58:	4604      	mov	r4, r0
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f60:	e7f0      	b.n	8003f44 <_vfiprintf_r+0x1b8>
 8003f62:	ab03      	add	r3, sp, #12
 8003f64:	9300      	str	r3, [sp, #0]
 8003f66:	462a      	mov	r2, r5
 8003f68:	4630      	mov	r0, r6
 8003f6a:	4b13      	ldr	r3, [pc, #76]	@ (8003fb8 <_vfiprintf_r+0x22c>)
 8003f6c:	a904      	add	r1, sp, #16
 8003f6e:	f3af 8000 	nop.w
 8003f72:	4607      	mov	r7, r0
 8003f74:	1c78      	adds	r0, r7, #1
 8003f76:	d1d6      	bne.n	8003f26 <_vfiprintf_r+0x19a>
 8003f78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003f7a:	07d9      	lsls	r1, r3, #31
 8003f7c:	d405      	bmi.n	8003f8a <_vfiprintf_r+0x1fe>
 8003f7e:	89ab      	ldrh	r3, [r5, #12]
 8003f80:	059a      	lsls	r2, r3, #22
 8003f82:	d402      	bmi.n	8003f8a <_vfiprintf_r+0x1fe>
 8003f84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003f86:	f7ff fc7b 	bl	8003880 <__retarget_lock_release_recursive>
 8003f8a:	89ab      	ldrh	r3, [r5, #12]
 8003f8c:	065b      	lsls	r3, r3, #25
 8003f8e:	f53f af1f 	bmi.w	8003dd0 <_vfiprintf_r+0x44>
 8003f92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003f94:	e71e      	b.n	8003dd4 <_vfiprintf_r+0x48>
 8003f96:	ab03      	add	r3, sp, #12
 8003f98:	9300      	str	r3, [sp, #0]
 8003f9a:	462a      	mov	r2, r5
 8003f9c:	4630      	mov	r0, r6
 8003f9e:	4b06      	ldr	r3, [pc, #24]	@ (8003fb8 <_vfiprintf_r+0x22c>)
 8003fa0:	a904      	add	r1, sp, #16
 8003fa2:	f000 f87d 	bl	80040a0 <_printf_i>
 8003fa6:	e7e4      	b.n	8003f72 <_vfiprintf_r+0x1e6>
 8003fa8:	08004702 	.word	0x08004702
 8003fac:	08004708 	.word	0x08004708
 8003fb0:	0800470c 	.word	0x0800470c
 8003fb4:	00000000 	.word	0x00000000
 8003fb8:	08003d67 	.word	0x08003d67

08003fbc <_printf_common>:
 8003fbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fc0:	4616      	mov	r6, r2
 8003fc2:	4698      	mov	r8, r3
 8003fc4:	688a      	ldr	r2, [r1, #8]
 8003fc6:	690b      	ldr	r3, [r1, #16]
 8003fc8:	4607      	mov	r7, r0
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	bfb8      	it	lt
 8003fce:	4613      	movlt	r3, r2
 8003fd0:	6033      	str	r3, [r6, #0]
 8003fd2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003fd6:	460c      	mov	r4, r1
 8003fd8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003fdc:	b10a      	cbz	r2, 8003fe2 <_printf_common+0x26>
 8003fde:	3301      	adds	r3, #1
 8003fe0:	6033      	str	r3, [r6, #0]
 8003fe2:	6823      	ldr	r3, [r4, #0]
 8003fe4:	0699      	lsls	r1, r3, #26
 8003fe6:	bf42      	ittt	mi
 8003fe8:	6833      	ldrmi	r3, [r6, #0]
 8003fea:	3302      	addmi	r3, #2
 8003fec:	6033      	strmi	r3, [r6, #0]
 8003fee:	6825      	ldr	r5, [r4, #0]
 8003ff0:	f015 0506 	ands.w	r5, r5, #6
 8003ff4:	d106      	bne.n	8004004 <_printf_common+0x48>
 8003ff6:	f104 0a19 	add.w	sl, r4, #25
 8003ffa:	68e3      	ldr	r3, [r4, #12]
 8003ffc:	6832      	ldr	r2, [r6, #0]
 8003ffe:	1a9b      	subs	r3, r3, r2
 8004000:	42ab      	cmp	r3, r5
 8004002:	dc2b      	bgt.n	800405c <_printf_common+0xa0>
 8004004:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004008:	6822      	ldr	r2, [r4, #0]
 800400a:	3b00      	subs	r3, #0
 800400c:	bf18      	it	ne
 800400e:	2301      	movne	r3, #1
 8004010:	0692      	lsls	r2, r2, #26
 8004012:	d430      	bmi.n	8004076 <_printf_common+0xba>
 8004014:	4641      	mov	r1, r8
 8004016:	4638      	mov	r0, r7
 8004018:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800401c:	47c8      	blx	r9
 800401e:	3001      	adds	r0, #1
 8004020:	d023      	beq.n	800406a <_printf_common+0xae>
 8004022:	6823      	ldr	r3, [r4, #0]
 8004024:	6922      	ldr	r2, [r4, #16]
 8004026:	f003 0306 	and.w	r3, r3, #6
 800402a:	2b04      	cmp	r3, #4
 800402c:	bf14      	ite	ne
 800402e:	2500      	movne	r5, #0
 8004030:	6833      	ldreq	r3, [r6, #0]
 8004032:	f04f 0600 	mov.w	r6, #0
 8004036:	bf08      	it	eq
 8004038:	68e5      	ldreq	r5, [r4, #12]
 800403a:	f104 041a 	add.w	r4, r4, #26
 800403e:	bf08      	it	eq
 8004040:	1aed      	subeq	r5, r5, r3
 8004042:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004046:	bf08      	it	eq
 8004048:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800404c:	4293      	cmp	r3, r2
 800404e:	bfc4      	itt	gt
 8004050:	1a9b      	subgt	r3, r3, r2
 8004052:	18ed      	addgt	r5, r5, r3
 8004054:	42b5      	cmp	r5, r6
 8004056:	d11a      	bne.n	800408e <_printf_common+0xd2>
 8004058:	2000      	movs	r0, #0
 800405a:	e008      	b.n	800406e <_printf_common+0xb2>
 800405c:	2301      	movs	r3, #1
 800405e:	4652      	mov	r2, sl
 8004060:	4641      	mov	r1, r8
 8004062:	4638      	mov	r0, r7
 8004064:	47c8      	blx	r9
 8004066:	3001      	adds	r0, #1
 8004068:	d103      	bne.n	8004072 <_printf_common+0xb6>
 800406a:	f04f 30ff 	mov.w	r0, #4294967295
 800406e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004072:	3501      	adds	r5, #1
 8004074:	e7c1      	b.n	8003ffa <_printf_common+0x3e>
 8004076:	2030      	movs	r0, #48	@ 0x30
 8004078:	18e1      	adds	r1, r4, r3
 800407a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800407e:	1c5a      	adds	r2, r3, #1
 8004080:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004084:	4422      	add	r2, r4
 8004086:	3302      	adds	r3, #2
 8004088:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800408c:	e7c2      	b.n	8004014 <_printf_common+0x58>
 800408e:	2301      	movs	r3, #1
 8004090:	4622      	mov	r2, r4
 8004092:	4641      	mov	r1, r8
 8004094:	4638      	mov	r0, r7
 8004096:	47c8      	blx	r9
 8004098:	3001      	adds	r0, #1
 800409a:	d0e6      	beq.n	800406a <_printf_common+0xae>
 800409c:	3601      	adds	r6, #1
 800409e:	e7d9      	b.n	8004054 <_printf_common+0x98>

080040a0 <_printf_i>:
 80040a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80040a4:	7e0f      	ldrb	r7, [r1, #24]
 80040a6:	4691      	mov	r9, r2
 80040a8:	2f78      	cmp	r7, #120	@ 0x78
 80040aa:	4680      	mov	r8, r0
 80040ac:	460c      	mov	r4, r1
 80040ae:	469a      	mov	sl, r3
 80040b0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80040b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80040b6:	d807      	bhi.n	80040c8 <_printf_i+0x28>
 80040b8:	2f62      	cmp	r7, #98	@ 0x62
 80040ba:	d80a      	bhi.n	80040d2 <_printf_i+0x32>
 80040bc:	2f00      	cmp	r7, #0
 80040be:	f000 80d3 	beq.w	8004268 <_printf_i+0x1c8>
 80040c2:	2f58      	cmp	r7, #88	@ 0x58
 80040c4:	f000 80ba 	beq.w	800423c <_printf_i+0x19c>
 80040c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80040cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80040d0:	e03a      	b.n	8004148 <_printf_i+0xa8>
 80040d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80040d6:	2b15      	cmp	r3, #21
 80040d8:	d8f6      	bhi.n	80040c8 <_printf_i+0x28>
 80040da:	a101      	add	r1, pc, #4	@ (adr r1, 80040e0 <_printf_i+0x40>)
 80040dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80040e0:	08004139 	.word	0x08004139
 80040e4:	0800414d 	.word	0x0800414d
 80040e8:	080040c9 	.word	0x080040c9
 80040ec:	080040c9 	.word	0x080040c9
 80040f0:	080040c9 	.word	0x080040c9
 80040f4:	080040c9 	.word	0x080040c9
 80040f8:	0800414d 	.word	0x0800414d
 80040fc:	080040c9 	.word	0x080040c9
 8004100:	080040c9 	.word	0x080040c9
 8004104:	080040c9 	.word	0x080040c9
 8004108:	080040c9 	.word	0x080040c9
 800410c:	0800424f 	.word	0x0800424f
 8004110:	08004177 	.word	0x08004177
 8004114:	08004209 	.word	0x08004209
 8004118:	080040c9 	.word	0x080040c9
 800411c:	080040c9 	.word	0x080040c9
 8004120:	08004271 	.word	0x08004271
 8004124:	080040c9 	.word	0x080040c9
 8004128:	08004177 	.word	0x08004177
 800412c:	080040c9 	.word	0x080040c9
 8004130:	080040c9 	.word	0x080040c9
 8004134:	08004211 	.word	0x08004211
 8004138:	6833      	ldr	r3, [r6, #0]
 800413a:	1d1a      	adds	r2, r3, #4
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	6032      	str	r2, [r6, #0]
 8004140:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004144:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004148:	2301      	movs	r3, #1
 800414a:	e09e      	b.n	800428a <_printf_i+0x1ea>
 800414c:	6833      	ldr	r3, [r6, #0]
 800414e:	6820      	ldr	r0, [r4, #0]
 8004150:	1d19      	adds	r1, r3, #4
 8004152:	6031      	str	r1, [r6, #0]
 8004154:	0606      	lsls	r6, r0, #24
 8004156:	d501      	bpl.n	800415c <_printf_i+0xbc>
 8004158:	681d      	ldr	r5, [r3, #0]
 800415a:	e003      	b.n	8004164 <_printf_i+0xc4>
 800415c:	0645      	lsls	r5, r0, #25
 800415e:	d5fb      	bpl.n	8004158 <_printf_i+0xb8>
 8004160:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004164:	2d00      	cmp	r5, #0
 8004166:	da03      	bge.n	8004170 <_printf_i+0xd0>
 8004168:	232d      	movs	r3, #45	@ 0x2d
 800416a:	426d      	negs	r5, r5
 800416c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004170:	230a      	movs	r3, #10
 8004172:	4859      	ldr	r0, [pc, #356]	@ (80042d8 <_printf_i+0x238>)
 8004174:	e011      	b.n	800419a <_printf_i+0xfa>
 8004176:	6821      	ldr	r1, [r4, #0]
 8004178:	6833      	ldr	r3, [r6, #0]
 800417a:	0608      	lsls	r0, r1, #24
 800417c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004180:	d402      	bmi.n	8004188 <_printf_i+0xe8>
 8004182:	0649      	lsls	r1, r1, #25
 8004184:	bf48      	it	mi
 8004186:	b2ad      	uxthmi	r5, r5
 8004188:	2f6f      	cmp	r7, #111	@ 0x6f
 800418a:	6033      	str	r3, [r6, #0]
 800418c:	bf14      	ite	ne
 800418e:	230a      	movne	r3, #10
 8004190:	2308      	moveq	r3, #8
 8004192:	4851      	ldr	r0, [pc, #324]	@ (80042d8 <_printf_i+0x238>)
 8004194:	2100      	movs	r1, #0
 8004196:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800419a:	6866      	ldr	r6, [r4, #4]
 800419c:	2e00      	cmp	r6, #0
 800419e:	bfa8      	it	ge
 80041a0:	6821      	ldrge	r1, [r4, #0]
 80041a2:	60a6      	str	r6, [r4, #8]
 80041a4:	bfa4      	itt	ge
 80041a6:	f021 0104 	bicge.w	r1, r1, #4
 80041aa:	6021      	strge	r1, [r4, #0]
 80041ac:	b90d      	cbnz	r5, 80041b2 <_printf_i+0x112>
 80041ae:	2e00      	cmp	r6, #0
 80041b0:	d04b      	beq.n	800424a <_printf_i+0x1aa>
 80041b2:	4616      	mov	r6, r2
 80041b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80041b8:	fb03 5711 	mls	r7, r3, r1, r5
 80041bc:	5dc7      	ldrb	r7, [r0, r7]
 80041be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80041c2:	462f      	mov	r7, r5
 80041c4:	42bb      	cmp	r3, r7
 80041c6:	460d      	mov	r5, r1
 80041c8:	d9f4      	bls.n	80041b4 <_printf_i+0x114>
 80041ca:	2b08      	cmp	r3, #8
 80041cc:	d10b      	bne.n	80041e6 <_printf_i+0x146>
 80041ce:	6823      	ldr	r3, [r4, #0]
 80041d0:	07df      	lsls	r7, r3, #31
 80041d2:	d508      	bpl.n	80041e6 <_printf_i+0x146>
 80041d4:	6923      	ldr	r3, [r4, #16]
 80041d6:	6861      	ldr	r1, [r4, #4]
 80041d8:	4299      	cmp	r1, r3
 80041da:	bfde      	ittt	le
 80041dc:	2330      	movle	r3, #48	@ 0x30
 80041de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80041e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80041e6:	1b92      	subs	r2, r2, r6
 80041e8:	6122      	str	r2, [r4, #16]
 80041ea:	464b      	mov	r3, r9
 80041ec:	4621      	mov	r1, r4
 80041ee:	4640      	mov	r0, r8
 80041f0:	f8cd a000 	str.w	sl, [sp]
 80041f4:	aa03      	add	r2, sp, #12
 80041f6:	f7ff fee1 	bl	8003fbc <_printf_common>
 80041fa:	3001      	adds	r0, #1
 80041fc:	d14a      	bne.n	8004294 <_printf_i+0x1f4>
 80041fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004202:	b004      	add	sp, #16
 8004204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004208:	6823      	ldr	r3, [r4, #0]
 800420a:	f043 0320 	orr.w	r3, r3, #32
 800420e:	6023      	str	r3, [r4, #0]
 8004210:	2778      	movs	r7, #120	@ 0x78
 8004212:	4832      	ldr	r0, [pc, #200]	@ (80042dc <_printf_i+0x23c>)
 8004214:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004218:	6823      	ldr	r3, [r4, #0]
 800421a:	6831      	ldr	r1, [r6, #0]
 800421c:	061f      	lsls	r7, r3, #24
 800421e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004222:	d402      	bmi.n	800422a <_printf_i+0x18a>
 8004224:	065f      	lsls	r7, r3, #25
 8004226:	bf48      	it	mi
 8004228:	b2ad      	uxthmi	r5, r5
 800422a:	6031      	str	r1, [r6, #0]
 800422c:	07d9      	lsls	r1, r3, #31
 800422e:	bf44      	itt	mi
 8004230:	f043 0320 	orrmi.w	r3, r3, #32
 8004234:	6023      	strmi	r3, [r4, #0]
 8004236:	b11d      	cbz	r5, 8004240 <_printf_i+0x1a0>
 8004238:	2310      	movs	r3, #16
 800423a:	e7ab      	b.n	8004194 <_printf_i+0xf4>
 800423c:	4826      	ldr	r0, [pc, #152]	@ (80042d8 <_printf_i+0x238>)
 800423e:	e7e9      	b.n	8004214 <_printf_i+0x174>
 8004240:	6823      	ldr	r3, [r4, #0]
 8004242:	f023 0320 	bic.w	r3, r3, #32
 8004246:	6023      	str	r3, [r4, #0]
 8004248:	e7f6      	b.n	8004238 <_printf_i+0x198>
 800424a:	4616      	mov	r6, r2
 800424c:	e7bd      	b.n	80041ca <_printf_i+0x12a>
 800424e:	6833      	ldr	r3, [r6, #0]
 8004250:	6825      	ldr	r5, [r4, #0]
 8004252:	1d18      	adds	r0, r3, #4
 8004254:	6961      	ldr	r1, [r4, #20]
 8004256:	6030      	str	r0, [r6, #0]
 8004258:	062e      	lsls	r6, r5, #24
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	d501      	bpl.n	8004262 <_printf_i+0x1c2>
 800425e:	6019      	str	r1, [r3, #0]
 8004260:	e002      	b.n	8004268 <_printf_i+0x1c8>
 8004262:	0668      	lsls	r0, r5, #25
 8004264:	d5fb      	bpl.n	800425e <_printf_i+0x1be>
 8004266:	8019      	strh	r1, [r3, #0]
 8004268:	2300      	movs	r3, #0
 800426a:	4616      	mov	r6, r2
 800426c:	6123      	str	r3, [r4, #16]
 800426e:	e7bc      	b.n	80041ea <_printf_i+0x14a>
 8004270:	6833      	ldr	r3, [r6, #0]
 8004272:	2100      	movs	r1, #0
 8004274:	1d1a      	adds	r2, r3, #4
 8004276:	6032      	str	r2, [r6, #0]
 8004278:	681e      	ldr	r6, [r3, #0]
 800427a:	6862      	ldr	r2, [r4, #4]
 800427c:	4630      	mov	r0, r6
 800427e:	f000 f985 	bl	800458c <memchr>
 8004282:	b108      	cbz	r0, 8004288 <_printf_i+0x1e8>
 8004284:	1b80      	subs	r0, r0, r6
 8004286:	6060      	str	r0, [r4, #4]
 8004288:	6863      	ldr	r3, [r4, #4]
 800428a:	6123      	str	r3, [r4, #16]
 800428c:	2300      	movs	r3, #0
 800428e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004292:	e7aa      	b.n	80041ea <_printf_i+0x14a>
 8004294:	4632      	mov	r2, r6
 8004296:	4649      	mov	r1, r9
 8004298:	4640      	mov	r0, r8
 800429a:	6923      	ldr	r3, [r4, #16]
 800429c:	47d0      	blx	sl
 800429e:	3001      	adds	r0, #1
 80042a0:	d0ad      	beq.n	80041fe <_printf_i+0x15e>
 80042a2:	6823      	ldr	r3, [r4, #0]
 80042a4:	079b      	lsls	r3, r3, #30
 80042a6:	d413      	bmi.n	80042d0 <_printf_i+0x230>
 80042a8:	68e0      	ldr	r0, [r4, #12]
 80042aa:	9b03      	ldr	r3, [sp, #12]
 80042ac:	4298      	cmp	r0, r3
 80042ae:	bfb8      	it	lt
 80042b0:	4618      	movlt	r0, r3
 80042b2:	e7a6      	b.n	8004202 <_printf_i+0x162>
 80042b4:	2301      	movs	r3, #1
 80042b6:	4632      	mov	r2, r6
 80042b8:	4649      	mov	r1, r9
 80042ba:	4640      	mov	r0, r8
 80042bc:	47d0      	blx	sl
 80042be:	3001      	adds	r0, #1
 80042c0:	d09d      	beq.n	80041fe <_printf_i+0x15e>
 80042c2:	3501      	adds	r5, #1
 80042c4:	68e3      	ldr	r3, [r4, #12]
 80042c6:	9903      	ldr	r1, [sp, #12]
 80042c8:	1a5b      	subs	r3, r3, r1
 80042ca:	42ab      	cmp	r3, r5
 80042cc:	dcf2      	bgt.n	80042b4 <_printf_i+0x214>
 80042ce:	e7eb      	b.n	80042a8 <_printf_i+0x208>
 80042d0:	2500      	movs	r5, #0
 80042d2:	f104 0619 	add.w	r6, r4, #25
 80042d6:	e7f5      	b.n	80042c4 <_printf_i+0x224>
 80042d8:	08004713 	.word	0x08004713
 80042dc:	08004724 	.word	0x08004724

080042e0 <__sflush_r>:
 80042e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80042e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042e6:	0716      	lsls	r6, r2, #28
 80042e8:	4605      	mov	r5, r0
 80042ea:	460c      	mov	r4, r1
 80042ec:	d454      	bmi.n	8004398 <__sflush_r+0xb8>
 80042ee:	684b      	ldr	r3, [r1, #4]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	dc02      	bgt.n	80042fa <__sflush_r+0x1a>
 80042f4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	dd48      	ble.n	800438c <__sflush_r+0xac>
 80042fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80042fc:	2e00      	cmp	r6, #0
 80042fe:	d045      	beq.n	800438c <__sflush_r+0xac>
 8004300:	2300      	movs	r3, #0
 8004302:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004306:	682f      	ldr	r7, [r5, #0]
 8004308:	6a21      	ldr	r1, [r4, #32]
 800430a:	602b      	str	r3, [r5, #0]
 800430c:	d030      	beq.n	8004370 <__sflush_r+0x90>
 800430e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004310:	89a3      	ldrh	r3, [r4, #12]
 8004312:	0759      	lsls	r1, r3, #29
 8004314:	d505      	bpl.n	8004322 <__sflush_r+0x42>
 8004316:	6863      	ldr	r3, [r4, #4]
 8004318:	1ad2      	subs	r2, r2, r3
 800431a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800431c:	b10b      	cbz	r3, 8004322 <__sflush_r+0x42>
 800431e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004320:	1ad2      	subs	r2, r2, r3
 8004322:	2300      	movs	r3, #0
 8004324:	4628      	mov	r0, r5
 8004326:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004328:	6a21      	ldr	r1, [r4, #32]
 800432a:	47b0      	blx	r6
 800432c:	1c43      	adds	r3, r0, #1
 800432e:	89a3      	ldrh	r3, [r4, #12]
 8004330:	d106      	bne.n	8004340 <__sflush_r+0x60>
 8004332:	6829      	ldr	r1, [r5, #0]
 8004334:	291d      	cmp	r1, #29
 8004336:	d82b      	bhi.n	8004390 <__sflush_r+0xb0>
 8004338:	4a28      	ldr	r2, [pc, #160]	@ (80043dc <__sflush_r+0xfc>)
 800433a:	410a      	asrs	r2, r1
 800433c:	07d6      	lsls	r6, r2, #31
 800433e:	d427      	bmi.n	8004390 <__sflush_r+0xb0>
 8004340:	2200      	movs	r2, #0
 8004342:	6062      	str	r2, [r4, #4]
 8004344:	6922      	ldr	r2, [r4, #16]
 8004346:	04d9      	lsls	r1, r3, #19
 8004348:	6022      	str	r2, [r4, #0]
 800434a:	d504      	bpl.n	8004356 <__sflush_r+0x76>
 800434c:	1c42      	adds	r2, r0, #1
 800434e:	d101      	bne.n	8004354 <__sflush_r+0x74>
 8004350:	682b      	ldr	r3, [r5, #0]
 8004352:	b903      	cbnz	r3, 8004356 <__sflush_r+0x76>
 8004354:	6560      	str	r0, [r4, #84]	@ 0x54
 8004356:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004358:	602f      	str	r7, [r5, #0]
 800435a:	b1b9      	cbz	r1, 800438c <__sflush_r+0xac>
 800435c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004360:	4299      	cmp	r1, r3
 8004362:	d002      	beq.n	800436a <__sflush_r+0x8a>
 8004364:	4628      	mov	r0, r5
 8004366:	f7ff fa9b 	bl	80038a0 <_free_r>
 800436a:	2300      	movs	r3, #0
 800436c:	6363      	str	r3, [r4, #52]	@ 0x34
 800436e:	e00d      	b.n	800438c <__sflush_r+0xac>
 8004370:	2301      	movs	r3, #1
 8004372:	4628      	mov	r0, r5
 8004374:	47b0      	blx	r6
 8004376:	4602      	mov	r2, r0
 8004378:	1c50      	adds	r0, r2, #1
 800437a:	d1c9      	bne.n	8004310 <__sflush_r+0x30>
 800437c:	682b      	ldr	r3, [r5, #0]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d0c6      	beq.n	8004310 <__sflush_r+0x30>
 8004382:	2b1d      	cmp	r3, #29
 8004384:	d001      	beq.n	800438a <__sflush_r+0xaa>
 8004386:	2b16      	cmp	r3, #22
 8004388:	d11d      	bne.n	80043c6 <__sflush_r+0xe6>
 800438a:	602f      	str	r7, [r5, #0]
 800438c:	2000      	movs	r0, #0
 800438e:	e021      	b.n	80043d4 <__sflush_r+0xf4>
 8004390:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004394:	b21b      	sxth	r3, r3
 8004396:	e01a      	b.n	80043ce <__sflush_r+0xee>
 8004398:	690f      	ldr	r7, [r1, #16]
 800439a:	2f00      	cmp	r7, #0
 800439c:	d0f6      	beq.n	800438c <__sflush_r+0xac>
 800439e:	0793      	lsls	r3, r2, #30
 80043a0:	bf18      	it	ne
 80043a2:	2300      	movne	r3, #0
 80043a4:	680e      	ldr	r6, [r1, #0]
 80043a6:	bf08      	it	eq
 80043a8:	694b      	ldreq	r3, [r1, #20]
 80043aa:	1bf6      	subs	r6, r6, r7
 80043ac:	600f      	str	r7, [r1, #0]
 80043ae:	608b      	str	r3, [r1, #8]
 80043b0:	2e00      	cmp	r6, #0
 80043b2:	ddeb      	ble.n	800438c <__sflush_r+0xac>
 80043b4:	4633      	mov	r3, r6
 80043b6:	463a      	mov	r2, r7
 80043b8:	4628      	mov	r0, r5
 80043ba:	6a21      	ldr	r1, [r4, #32]
 80043bc:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80043c0:	47e0      	blx	ip
 80043c2:	2800      	cmp	r0, #0
 80043c4:	dc07      	bgt.n	80043d6 <__sflush_r+0xf6>
 80043c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80043ce:	f04f 30ff 	mov.w	r0, #4294967295
 80043d2:	81a3      	strh	r3, [r4, #12]
 80043d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043d6:	4407      	add	r7, r0
 80043d8:	1a36      	subs	r6, r6, r0
 80043da:	e7e9      	b.n	80043b0 <__sflush_r+0xd0>
 80043dc:	dfbffffe 	.word	0xdfbffffe

080043e0 <_fflush_r>:
 80043e0:	b538      	push	{r3, r4, r5, lr}
 80043e2:	690b      	ldr	r3, [r1, #16]
 80043e4:	4605      	mov	r5, r0
 80043e6:	460c      	mov	r4, r1
 80043e8:	b913      	cbnz	r3, 80043f0 <_fflush_r+0x10>
 80043ea:	2500      	movs	r5, #0
 80043ec:	4628      	mov	r0, r5
 80043ee:	bd38      	pop	{r3, r4, r5, pc}
 80043f0:	b118      	cbz	r0, 80043fa <_fflush_r+0x1a>
 80043f2:	6a03      	ldr	r3, [r0, #32]
 80043f4:	b90b      	cbnz	r3, 80043fa <_fflush_r+0x1a>
 80043f6:	f7ff f817 	bl	8003428 <__sinit>
 80043fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d0f3      	beq.n	80043ea <_fflush_r+0xa>
 8004402:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004404:	07d0      	lsls	r0, r2, #31
 8004406:	d404      	bmi.n	8004412 <_fflush_r+0x32>
 8004408:	0599      	lsls	r1, r3, #22
 800440a:	d402      	bmi.n	8004412 <_fflush_r+0x32>
 800440c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800440e:	f7ff fa36 	bl	800387e <__retarget_lock_acquire_recursive>
 8004412:	4628      	mov	r0, r5
 8004414:	4621      	mov	r1, r4
 8004416:	f7ff ff63 	bl	80042e0 <__sflush_r>
 800441a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800441c:	4605      	mov	r5, r0
 800441e:	07da      	lsls	r2, r3, #31
 8004420:	d4e4      	bmi.n	80043ec <_fflush_r+0xc>
 8004422:	89a3      	ldrh	r3, [r4, #12]
 8004424:	059b      	lsls	r3, r3, #22
 8004426:	d4e1      	bmi.n	80043ec <_fflush_r+0xc>
 8004428:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800442a:	f7ff fa29 	bl	8003880 <__retarget_lock_release_recursive>
 800442e:	e7dd      	b.n	80043ec <_fflush_r+0xc>

08004430 <__swhatbuf_r>:
 8004430:	b570      	push	{r4, r5, r6, lr}
 8004432:	460c      	mov	r4, r1
 8004434:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004438:	4615      	mov	r5, r2
 800443a:	2900      	cmp	r1, #0
 800443c:	461e      	mov	r6, r3
 800443e:	b096      	sub	sp, #88	@ 0x58
 8004440:	da0c      	bge.n	800445c <__swhatbuf_r+0x2c>
 8004442:	89a3      	ldrh	r3, [r4, #12]
 8004444:	2100      	movs	r1, #0
 8004446:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800444a:	bf14      	ite	ne
 800444c:	2340      	movne	r3, #64	@ 0x40
 800444e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004452:	2000      	movs	r0, #0
 8004454:	6031      	str	r1, [r6, #0]
 8004456:	602b      	str	r3, [r5, #0]
 8004458:	b016      	add	sp, #88	@ 0x58
 800445a:	bd70      	pop	{r4, r5, r6, pc}
 800445c:	466a      	mov	r2, sp
 800445e:	f000 f863 	bl	8004528 <_fstat_r>
 8004462:	2800      	cmp	r0, #0
 8004464:	dbed      	blt.n	8004442 <__swhatbuf_r+0x12>
 8004466:	9901      	ldr	r1, [sp, #4]
 8004468:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800446c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004470:	4259      	negs	r1, r3
 8004472:	4159      	adcs	r1, r3
 8004474:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004478:	e7eb      	b.n	8004452 <__swhatbuf_r+0x22>

0800447a <__smakebuf_r>:
 800447a:	898b      	ldrh	r3, [r1, #12]
 800447c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800447e:	079d      	lsls	r5, r3, #30
 8004480:	4606      	mov	r6, r0
 8004482:	460c      	mov	r4, r1
 8004484:	d507      	bpl.n	8004496 <__smakebuf_r+0x1c>
 8004486:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800448a:	6023      	str	r3, [r4, #0]
 800448c:	6123      	str	r3, [r4, #16]
 800448e:	2301      	movs	r3, #1
 8004490:	6163      	str	r3, [r4, #20]
 8004492:	b003      	add	sp, #12
 8004494:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004496:	466a      	mov	r2, sp
 8004498:	ab01      	add	r3, sp, #4
 800449a:	f7ff ffc9 	bl	8004430 <__swhatbuf_r>
 800449e:	9f00      	ldr	r7, [sp, #0]
 80044a0:	4605      	mov	r5, r0
 80044a2:	4639      	mov	r1, r7
 80044a4:	4630      	mov	r0, r6
 80044a6:	f7ff fa65 	bl	8003974 <_malloc_r>
 80044aa:	b948      	cbnz	r0, 80044c0 <__smakebuf_r+0x46>
 80044ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044b0:	059a      	lsls	r2, r3, #22
 80044b2:	d4ee      	bmi.n	8004492 <__smakebuf_r+0x18>
 80044b4:	f023 0303 	bic.w	r3, r3, #3
 80044b8:	f043 0302 	orr.w	r3, r3, #2
 80044bc:	81a3      	strh	r3, [r4, #12]
 80044be:	e7e2      	b.n	8004486 <__smakebuf_r+0xc>
 80044c0:	89a3      	ldrh	r3, [r4, #12]
 80044c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80044c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044ca:	81a3      	strh	r3, [r4, #12]
 80044cc:	9b01      	ldr	r3, [sp, #4]
 80044ce:	6020      	str	r0, [r4, #0]
 80044d0:	b15b      	cbz	r3, 80044ea <__smakebuf_r+0x70>
 80044d2:	4630      	mov	r0, r6
 80044d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044d8:	f000 f838 	bl	800454c <_isatty_r>
 80044dc:	b128      	cbz	r0, 80044ea <__smakebuf_r+0x70>
 80044de:	89a3      	ldrh	r3, [r4, #12]
 80044e0:	f023 0303 	bic.w	r3, r3, #3
 80044e4:	f043 0301 	orr.w	r3, r3, #1
 80044e8:	81a3      	strh	r3, [r4, #12]
 80044ea:	89a3      	ldrh	r3, [r4, #12]
 80044ec:	431d      	orrs	r5, r3
 80044ee:	81a5      	strh	r5, [r4, #12]
 80044f0:	e7cf      	b.n	8004492 <__smakebuf_r+0x18>

080044f2 <memmove>:
 80044f2:	4288      	cmp	r0, r1
 80044f4:	b510      	push	{r4, lr}
 80044f6:	eb01 0402 	add.w	r4, r1, r2
 80044fa:	d902      	bls.n	8004502 <memmove+0x10>
 80044fc:	4284      	cmp	r4, r0
 80044fe:	4623      	mov	r3, r4
 8004500:	d807      	bhi.n	8004512 <memmove+0x20>
 8004502:	1e43      	subs	r3, r0, #1
 8004504:	42a1      	cmp	r1, r4
 8004506:	d008      	beq.n	800451a <memmove+0x28>
 8004508:	f811 2b01 	ldrb.w	r2, [r1], #1
 800450c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004510:	e7f8      	b.n	8004504 <memmove+0x12>
 8004512:	4601      	mov	r1, r0
 8004514:	4402      	add	r2, r0
 8004516:	428a      	cmp	r2, r1
 8004518:	d100      	bne.n	800451c <memmove+0x2a>
 800451a:	bd10      	pop	{r4, pc}
 800451c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004520:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004524:	e7f7      	b.n	8004516 <memmove+0x24>
	...

08004528 <_fstat_r>:
 8004528:	b538      	push	{r3, r4, r5, lr}
 800452a:	2300      	movs	r3, #0
 800452c:	4d06      	ldr	r5, [pc, #24]	@ (8004548 <_fstat_r+0x20>)
 800452e:	4604      	mov	r4, r0
 8004530:	4608      	mov	r0, r1
 8004532:	4611      	mov	r1, r2
 8004534:	602b      	str	r3, [r5, #0]
 8004536:	f7fc fa0f 	bl	8000958 <_fstat>
 800453a:	1c43      	adds	r3, r0, #1
 800453c:	d102      	bne.n	8004544 <_fstat_r+0x1c>
 800453e:	682b      	ldr	r3, [r5, #0]
 8004540:	b103      	cbz	r3, 8004544 <_fstat_r+0x1c>
 8004542:	6023      	str	r3, [r4, #0]
 8004544:	bd38      	pop	{r3, r4, r5, pc}
 8004546:	bf00      	nop
 8004548:	2000028c 	.word	0x2000028c

0800454c <_isatty_r>:
 800454c:	b538      	push	{r3, r4, r5, lr}
 800454e:	2300      	movs	r3, #0
 8004550:	4d05      	ldr	r5, [pc, #20]	@ (8004568 <_isatty_r+0x1c>)
 8004552:	4604      	mov	r4, r0
 8004554:	4608      	mov	r0, r1
 8004556:	602b      	str	r3, [r5, #0]
 8004558:	f7fc fa0d 	bl	8000976 <_isatty>
 800455c:	1c43      	adds	r3, r0, #1
 800455e:	d102      	bne.n	8004566 <_isatty_r+0x1a>
 8004560:	682b      	ldr	r3, [r5, #0]
 8004562:	b103      	cbz	r3, 8004566 <_isatty_r+0x1a>
 8004564:	6023      	str	r3, [r4, #0]
 8004566:	bd38      	pop	{r3, r4, r5, pc}
 8004568:	2000028c 	.word	0x2000028c

0800456c <_sbrk_r>:
 800456c:	b538      	push	{r3, r4, r5, lr}
 800456e:	2300      	movs	r3, #0
 8004570:	4d05      	ldr	r5, [pc, #20]	@ (8004588 <_sbrk_r+0x1c>)
 8004572:	4604      	mov	r4, r0
 8004574:	4608      	mov	r0, r1
 8004576:	602b      	str	r3, [r5, #0]
 8004578:	f7fc fa14 	bl	80009a4 <_sbrk>
 800457c:	1c43      	adds	r3, r0, #1
 800457e:	d102      	bne.n	8004586 <_sbrk_r+0x1a>
 8004580:	682b      	ldr	r3, [r5, #0]
 8004582:	b103      	cbz	r3, 8004586 <_sbrk_r+0x1a>
 8004584:	6023      	str	r3, [r4, #0]
 8004586:	bd38      	pop	{r3, r4, r5, pc}
 8004588:	2000028c 	.word	0x2000028c

0800458c <memchr>:
 800458c:	4603      	mov	r3, r0
 800458e:	b510      	push	{r4, lr}
 8004590:	b2c9      	uxtb	r1, r1
 8004592:	4402      	add	r2, r0
 8004594:	4293      	cmp	r3, r2
 8004596:	4618      	mov	r0, r3
 8004598:	d101      	bne.n	800459e <memchr+0x12>
 800459a:	2000      	movs	r0, #0
 800459c:	e003      	b.n	80045a6 <memchr+0x1a>
 800459e:	7804      	ldrb	r4, [r0, #0]
 80045a0:	3301      	adds	r3, #1
 80045a2:	428c      	cmp	r4, r1
 80045a4:	d1f6      	bne.n	8004594 <memchr+0x8>
 80045a6:	bd10      	pop	{r4, pc}

080045a8 <_realloc_r>:
 80045a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045ac:	4680      	mov	r8, r0
 80045ae:	4615      	mov	r5, r2
 80045b0:	460c      	mov	r4, r1
 80045b2:	b921      	cbnz	r1, 80045be <_realloc_r+0x16>
 80045b4:	4611      	mov	r1, r2
 80045b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045ba:	f7ff b9db 	b.w	8003974 <_malloc_r>
 80045be:	b92a      	cbnz	r2, 80045cc <_realloc_r+0x24>
 80045c0:	f7ff f96e 	bl	80038a0 <_free_r>
 80045c4:	2400      	movs	r4, #0
 80045c6:	4620      	mov	r0, r4
 80045c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045cc:	f000 f81a 	bl	8004604 <_malloc_usable_size_r>
 80045d0:	4285      	cmp	r5, r0
 80045d2:	4606      	mov	r6, r0
 80045d4:	d802      	bhi.n	80045dc <_realloc_r+0x34>
 80045d6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80045da:	d8f4      	bhi.n	80045c6 <_realloc_r+0x1e>
 80045dc:	4629      	mov	r1, r5
 80045de:	4640      	mov	r0, r8
 80045e0:	f7ff f9c8 	bl	8003974 <_malloc_r>
 80045e4:	4607      	mov	r7, r0
 80045e6:	2800      	cmp	r0, #0
 80045e8:	d0ec      	beq.n	80045c4 <_realloc_r+0x1c>
 80045ea:	42b5      	cmp	r5, r6
 80045ec:	462a      	mov	r2, r5
 80045ee:	4621      	mov	r1, r4
 80045f0:	bf28      	it	cs
 80045f2:	4632      	movcs	r2, r6
 80045f4:	f7ff f945 	bl	8003882 <memcpy>
 80045f8:	4621      	mov	r1, r4
 80045fa:	4640      	mov	r0, r8
 80045fc:	f7ff f950 	bl	80038a0 <_free_r>
 8004600:	463c      	mov	r4, r7
 8004602:	e7e0      	b.n	80045c6 <_realloc_r+0x1e>

08004604 <_malloc_usable_size_r>:
 8004604:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004608:	1f18      	subs	r0, r3, #4
 800460a:	2b00      	cmp	r3, #0
 800460c:	bfbc      	itt	lt
 800460e:	580b      	ldrlt	r3, [r1, r0]
 8004610:	18c0      	addlt	r0, r0, r3
 8004612:	4770      	bx	lr

08004614 <_init>:
 8004614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004616:	bf00      	nop
 8004618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800461a:	bc08      	pop	{r3}
 800461c:	469e      	mov	lr, r3
 800461e:	4770      	bx	lr

08004620 <_fini>:
 8004620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004622:	bf00      	nop
 8004624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004626:	bc08      	pop	{r3}
 8004628:	469e      	mov	lr, r3
 800462a:	4770      	bx	lr
