

================================================================
== Vivado HLS Report for 'softmax_QuantAct_1_c'
================================================================
* Date:           Fri Jan 13 09:14:52 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       solution_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.682|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   14|  32774|   14|  32774|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |   11|  32771|         5|          1|          1| 8 ~ 32768 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      4|        0|     210|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|     16|      722|     356|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     126|    -|
|Register         |        0|      -|      430|      32|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|     20|     1152|     724|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      1|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |              Instance             |            Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |kernel_4_mul_32ns_64s_95_2_1_U775  |kernel_4_mul_32ns_64s_95_2_1  |        0|      8|  361|  178|    0|
    |kernel_4_mul_32ns_64s_95_2_1_U776  |kernel_4_mul_32ns_64s_95_2_1  |        0|      8|  361|  178|    0|
    +-----------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |Total                              |                              |        0|     16|  722|  356|    0|
    +-----------------------------------+------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_202_p2                   |     *    |      4|  0|  20|          32|          32|
    |add_ln1835_fu_213_p2              |     +    |      0|  0|  71|          64|           1|
    |add_ln68_2_fu_298_p2              |     +    |      0|  0|  23|           1|          16|
    |add_ln68_fu_287_p2                |     +    |      0|  0|  23|           1|          16|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1835_fu_208_p2             |   icmp   |      0|  0|  29|          64|          64|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln791_1_fu_303_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln791_fu_292_p3            |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      4|  0| 210|         171|         168|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |in_iter_c_V_V_blk_n      |   9|          2|    1|          2|
    |in_iter_r_V_V_blk_n      |   9|          2|    1|          2|
    |indvar_flatten_reg_185   |   9|          2|   64|        128|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |out_iter_c_V_V_blk_n     |   9|          2|    1|          2|
    |out_iter_r_V_V_blk_n     |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         27|   75|        153|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |bound_reg_328            |  64|   0|   64|          0|
    |icmp_ln1835_reg_333      |   1|   0|    1|          0|
    |indvar_flatten_reg_185   |  64|   0|   64|          0|
    |p_Result_27_1_reg_347    |  64|   0|   64|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_15_reg_373           |   1|   0|    1|          0|
    |tmp_V_49_reg_318         |  32|   0|   32|          0|
    |tmp_V_reg_323            |  32|   0|   32|          0|
    |tmp_reg_362              |   1|   0|    1|          0|
    |trunc_ln5_reg_367        |  16|   0|   16|          0|
    |trunc_ln647_reg_342      |  64|   0|   64|          0|
    |trunc_ln798_1_reg_378    |  16|   0|   16|          0|
    |icmp_ln1835_reg_333      |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 430|  32|  367|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|ap_start               |  in |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|ap_done                | out |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|ap_idle                | out |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|ap_ready               | out |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|start_out              | out |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|start_write            | out |    1| ap_ctrl_hs | softmax_QuantAct_1_c | return value |
|in_iter_r_V_V_dout     |  in |   32|   ap_fifo  |     in_iter_r_V_V    |    pointer   |
|in_iter_r_V_V_empty_n  |  in |    1|   ap_fifo  |     in_iter_r_V_V    |    pointer   |
|in_iter_r_V_V_read     | out |    1|   ap_fifo  |     in_iter_r_V_V    |    pointer   |
|in_iter_c_V_V_dout     |  in |   32|   ap_fifo  |     in_iter_c_V_V    |    pointer   |
|in_iter_c_V_V_empty_n  |  in |    1|   ap_fifo  |     in_iter_c_V_V    |    pointer   |
|in_iter_c_V_V_read     | out |    1|   ap_fifo  |     in_iter_c_V_V    |    pointer   |
|in_V_V_dout            |  in |  128|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n         |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read            | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_iter_r_V_V_din     | out |   32|   ap_fifo  |    out_iter_r_V_V    |    pointer   |
|out_iter_r_V_V_full_n  |  in |    1|   ap_fifo  |    out_iter_r_V_V    |    pointer   |
|out_iter_r_V_V_write   | out |    1|   ap_fifo  |    out_iter_r_V_V    |    pointer   |
|out_iter_c_V_V_din     | out |   32|   ap_fifo  |    out_iter_c_V_V    |    pointer   |
|out_iter_c_V_V_full_n  |  in |    1|   ap_fifo  |    out_iter_c_V_V    |    pointer   |
|out_iter_c_V_V_write   | out |    1|   ap_fifo  |    out_iter_c_V_V    |    pointer   |
|out_V_V_din            | out |   32|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n         |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write          | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%tmp_V_49 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_iter_c_V_V)" [src/modules.hpp:1829]   --->   Operation 9 'read' 'tmp_V_49' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_iter_r_V_V)" [src/modules.hpp:1830]   --->   Operation 10 'read' 'tmp_V' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_iter_r_V_V, i32 %tmp_V)" [src/modules.hpp:1831]   --->   Operation 11 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_iter_c_V_V, i32 %tmp_V_49)" [src/modules.hpp:1832]   --->   Operation 12 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str253, i32 0, i32 0, [1 x i8]* @p_str254, [1 x i8]* @p_str255, [1 x i8]* @p_str256, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str257, [1 x i8]* @p_str258)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_iter_c_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str246, i32 0, i32 0, [1 x i8]* @p_str247, [1 x i8]* @p_str248, [1 x i8]* @p_str249, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str250, [1 x i8]* @p_str251)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_iter_r_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str239, i32 0, i32 0, [1 x i8]* @p_str240, [1 x i8]* @p_str241, [1 x i8]* @p_str242, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str243, [1 x i8]* @p_str244)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str232, i32 0, i32 0, [1 x i8]* @p_str233, [1 x i8]* @p_str234, [1 x i8]* @p_str235, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str236, [1 x i8]* @p_str237)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_iter_c_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str225, i32 0, i32 0, [1 x i8]* @p_str226, [1 x i8]* @p_str227, [1 x i8]* @p_str228, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str229, [1 x i8]* @p_str230)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_iter_r_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str218, i32 0, i32 0, [1 x i8]* @p_str219, [1 x i8]* @p_str220, [1 x i8]* @p_str221, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str222, [1 x i8]* @p_str223)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%cast = zext i32 %tmp_V to i64" [src/modules.hpp:1830]   --->   Operation 19 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %tmp_V_49 to i64" [src/modules.hpp:1829]   --->   Operation 20 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast1, %cast" [src/modules.hpp:1829]   --->   Operation 21 'mul' 'bound' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.65ns)   --->   "br label %1" [src/modules.hpp:1835]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.13>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %add_ln1835, %hls_label_45 ]" [src/modules.hpp:1835]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln1835 = icmp eq i64 %indvar_flatten, %bound" [src/modules.hpp:1835]   --->   Operation 24 'icmp' 'icmp_ln1835' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.08ns)   --->   "%add_ln1835 = add i64 %indvar_flatten, 1" [src/modules.hpp:1835]   --->   Operation 25 'add' 'add_ln1835' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1835, label %2, label %hls_label_45" [src/modules.hpp:1835]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 27 [1/1] (1.83ns)   --->   "%tmp_V_52 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [src/modules.hpp:1841]   --->   Operation 27 'read' 'tmp_V_52' <Predicate = (!icmp_ln1835)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i128 %tmp_V_52 to i64" [src/modules.hpp:1846]   --->   Operation 28 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln1835)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_27_1 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %tmp_V_52, i32 64, i32 127)" [src/modules.hpp:1846]   --->   Operation 29 'partselect' 'p_Result_27_1' <Predicate = (!icmp_ln1835)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i64 %trunc_ln647 to i95" [src/modules.hpp:1847]   --->   Operation 30 'sext' 'sext_ln1352' <Predicate = (!icmp_ln1835)> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (3.68ns)   --->   "%mul_ln1352 = mul i95 1615394284, %sext_ln1352" [src/modules.hpp:1847]   --->   Operation 31 'mul' 'mul_ln1352' <Predicate = (!icmp_ln1835)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1352_2 = sext i64 %p_Result_27_1 to i95" [src/modules.hpp:1847]   --->   Operation 32 'sext' 'sext_ln1352_2' <Predicate = (!icmp_ln1835)> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (3.68ns)   --->   "%mul_ln1352_2 = mul i95 1615394284, %sext_ln1352_2" [src/modules.hpp:1847]   --->   Operation 33 'mul' 'mul_ln1352_2' <Predicate = (!icmp_ln1835)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 34 [1/2] (3.68ns)   --->   "%mul_ln1352 = mul i95 1615394284, %sext_ln1352" [src/modules.hpp:1847]   --->   Operation 34 'mul' 'mul_ln1352' <Predicate = (!icmp_ln1835)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %mul_ln1352, i32 65)" [src/modules.hpp:1850]   --->   Operation 35 'bitselect' 'tmp' <Predicate = (!icmp_ln1835)> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %mul_ln1352, i32 66, i32 81)" [src/modules.hpp:1853]   --->   Operation 36 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln1835)> <Delay = 0.00>
ST_6 : Operation 37 [1/2] (3.68ns)   --->   "%mul_ln1352_2 = mul i95 1615394284, %sext_ln1352_2" [src/modules.hpp:1847]   --->   Operation 37 'mul' 'mul_ln1352_2' <Predicate = (!icmp_ln1835)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %mul_ln1352_2, i32 65)" [src/modules.hpp:1850]   --->   Operation 38 'bitselect' 'tmp_15' <Predicate = (!icmp_ln1835)> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln798_1 = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %mul_ln1352_2, i32 66, i32 81)" [src/modules.hpp:1853]   --->   Operation 39 'partselect' 'trunc_ln798_1' <Predicate = (!icmp_ln1835)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.04>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 32768, i64 0)"   --->   Operation 40 'speclooptripcount' <Predicate = (!icmp_ln1835)> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)" [src/modules.hpp:1837]   --->   Operation 41 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln1835)> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:1839]   --->   Operation 42 'specpipeline' <Predicate = (!icmp_ln1835)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.85ns)   --->   "%add_ln68 = add i16 1, %trunc_ln5" [src/modules.hpp:1851]   --->   Operation 43 'add' 'add_ln68' <Predicate = (!icmp_ln1835 & tmp)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.35ns)   --->   "%select_ln791 = select i1 %tmp, i16 %add_ln68, i16 %trunc_ln5" [src/modules.hpp:1850]   --->   Operation 44 'select' 'select_ln791' <Predicate = (!icmp_ln1835)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (0.85ns)   --->   "%add_ln68_2 = add i16 1, %trunc_ln798_1" [src/modules.hpp:1851]   --->   Operation 45 'add' 'add_ln68_2' <Predicate = (!icmp_ln1835 & tmp_15)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.35ns)   --->   "%select_ln791_1 = select i1 %tmp_15, i16 %add_ln68_2, i16 %trunc_ln798_1" [src/modules.hpp:1850]   --->   Operation 46 'select' 'select_ln791_1' <Predicate = (!icmp_ln1835)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_V_51 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %select_ln791_1, i16 %select_ln791)" [src/modules.hpp:1856]   --->   Operation 47 'bitconcatenate' 'tmp_V_51' <Predicate = (!icmp_ln1835)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_51)" [src/modules.hpp:1859]   --->   Operation 48 'write' <Predicate = (!icmp_ln1835)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_8)" [src/modules.hpp:1860]   --->   Operation 49 'specregionend' 'empty' <Predicate = (!icmp_ln1835)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "br label %1" [src/modules.hpp:1837]   --->   Operation 50 'br' <Predicate = (!icmp_ln1835)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:1862]   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_iter_r_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_iter_c_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_iter_r_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_iter_c_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V_49              (read             ) [ 001000000]
tmp_V                 (read             ) [ 001000000]
write_ln1831          (write            ) [ 000000000]
write_ln1832          (write            ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
cast                  (zext             ) [ 000000000]
cast1                 (zext             ) [ 000000000]
bound                 (mul              ) [ 000111110]
br_ln1835             (br               ) [ 001111110]
indvar_flatten        (phi              ) [ 000100000]
icmp_ln1835           (icmp             ) [ 000111110]
add_ln1835            (add              ) [ 001111110]
br_ln1835             (br               ) [ 000000000]
tmp_V_52              (read             ) [ 000000000]
trunc_ln647           (trunc            ) [ 000101000]
p_Result_27_1         (partselect       ) [ 000101000]
sext_ln1352           (sext             ) [ 000100100]
sext_ln1352_2         (sext             ) [ 000100100]
mul_ln1352            (mul              ) [ 000000000]
tmp                   (bitselect        ) [ 000100010]
trunc_ln5             (partselect       ) [ 000100010]
mul_ln1352_2          (mul              ) [ 000000000]
tmp_15                (bitselect        ) [ 000100010]
trunc_ln798_1         (partselect       ) [ 000100010]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
tmp_8                 (specregionbegin  ) [ 000000000]
specpipeline_ln1839   (specpipeline     ) [ 000000000]
add_ln68              (add              ) [ 000000000]
select_ln791          (select           ) [ 000000000]
add_ln68_2            (add              ) [ 000000000]
select_ln791_1        (select           ) [ 000000000]
tmp_V_51              (bitconcatenate   ) [ 000000000]
write_ln1859          (write            ) [ 000000000]
empty                 (specregionend    ) [ 000000000]
br_ln1837             (br               ) [ 001111110]
ret_ln1862            (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_iter_r_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_iter_r_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_iter_c_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_iter_c_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_iter_r_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_iter_r_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_iter_c_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_iter_c_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str253"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str254"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str255"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str256"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str257"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str258"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str246"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str247"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str248"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str249"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str250"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str251"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str239"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str240"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str241"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str242"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str243"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str244"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str233"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str234"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str237"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str227"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str228"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str218"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str220"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str222"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i95.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i95.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_V_49_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_49/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_V_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln1831_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1831/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln1832_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1832/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_V_52_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="128" slack="0"/>
<pin id="174" dir="0" index="1" bw="128" slack="0"/>
<pin id="175" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_52/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln1859_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1859/7 "/>
</bind>
</comp>

<comp id="185" class="1005" name="indvar_flatten_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="indvar_flatten_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="64" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="cast1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="bound_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln1835_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="1"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1835/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln1835_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1835/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln647_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="128" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_Result_27_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="128" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="0" index="3" bw="8" slack="0"/>
<pin id="228" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_27_1/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sext_ln1352_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="1"/>
<pin id="235" dir="1" index="1" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1352/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln1352_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1352_2/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="1" index="2" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352_2/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="95" slack="0"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln5_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="95" slack="0"/>
<pin id="262" dir="0" index="2" bw="8" slack="0"/>
<pin id="263" dir="0" index="3" bw="8" slack="0"/>
<pin id="264" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_15_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="95" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln798_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="95" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="0" index="3" bw="8" slack="0"/>
<pin id="282" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln798_1/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln68_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="16" slack="1"/>
<pin id="290" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln791_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="0" index="2" bw="16" slack="1"/>
<pin id="296" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln791/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln68_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="1"/>
<pin id="301" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_2/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln791_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="16" slack="0"/>
<pin id="306" dir="0" index="2" bw="16" slack="1"/>
<pin id="307" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln791_1/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_V_51_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="0" index="2" bw="16" slack="0"/>
<pin id="313" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_51/7 "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_V_49_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_49 "/>
</bind>
</comp>

<comp id="323" class="1005" name="tmp_V_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="328" class="1005" name="bound_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln1835_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1835 "/>
</bind>
</comp>

<comp id="337" class="1005" name="add_ln1835_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1835 "/>
</bind>
</comp>

<comp id="342" class="1005" name="trunc_ln647_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln647 "/>
</bind>
</comp>

<comp id="347" class="1005" name="p_Result_27_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_27_1 "/>
</bind>
</comp>

<comp id="352" class="1005" name="sext_ln1352_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="95" slack="1"/>
<pin id="354" dir="1" index="1" bw="95" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1352 "/>
</bind>
</comp>

<comp id="357" class="1005" name="sext_ln1352_2_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="95" slack="1"/>
<pin id="359" dir="1" index="1" bw="95" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1352_2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="367" class="1005" name="trunc_ln5_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="1"/>
<pin id="369" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_15_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="378" class="1005" name="trunc_ln798_1_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="1"/>
<pin id="380" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln798_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="148"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="150" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="144" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="102" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="98" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="196" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="189" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="189" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="100" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="172" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="104" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="172" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="106" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="108" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="240"><net_src comp="110" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="249"><net_src comp="110" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="112" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="236" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="114" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="265"><net_src comp="116" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="236" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="118" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="120" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="274"><net_src comp="112" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="245" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="114" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="283"><net_src comp="116" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="245" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="118" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="120" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="291"><net_src comp="138" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="138" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="140" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="292" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="317"><net_src comp="309" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="321"><net_src comp="144" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="326"><net_src comp="150" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="331"><net_src comp="202" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="336"><net_src comp="208" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="213" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="345"><net_src comp="219" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="350"><net_src comp="223" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="355"><net_src comp="233" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="360"><net_src comp="242" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="365"><net_src comp="251" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="370"><net_src comp="259" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="376"><net_src comp="269" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="381"><net_src comp="277" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="303" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_iter_r_V_V | {1 }
	Port: out_iter_c_V_V | {1 }
	Port: out_V_V | {7 }
 - Input state : 
	Port: softmax_QuantAct_1_c : in_iter_r_V_V | {1 }
	Port: softmax_QuantAct_1_c : in_iter_c_V_V | {1 }
	Port: softmax_QuantAct_1_c : in_V_V | {4 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
		icmp_ln1835 : 1
		add_ln1835 : 1
		br_ln1835 : 2
	State 4
	State 5
		mul_ln1352 : 1
		mul_ln1352_2 : 1
	State 6
		tmp : 1
		trunc_ln5 : 1
		tmp_15 : 1
		trunc_ln798_1 : 1
	State 7
		select_ln791 : 1
		select_ln791_1 : 1
		tmp_V_51 : 2
		write_ln1859 : 3
		empty : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |        bound_fu_202       |    4    |    0    |    20   |
|    mul   |         grp_fu_236        |    8    |   361   |   178   |
|          |         grp_fu_245        |    8    |   361   |   178   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln1835_fu_213     |    0    |    0    |    71   |
|    add   |      add_ln68_fu_287      |    0    |    0    |    23   |
|          |     add_ln68_2_fu_298     |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|  select  |    select_ln791_fu_292    |    0    |    0    |    16   |
|          |   select_ln791_1_fu_303   |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |     icmp_ln1835_fu_208    |    0    |    0    |    29   |
|----------|---------------------------|---------|---------|---------|
|          |    tmp_V_49_read_fu_144   |    0    |    0    |    0    |
|   read   |     tmp_V_read_fu_150     |    0    |    0    |    0    |
|          |    tmp_V_52_read_fu_172   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          | write_ln1831_write_fu_156 |    0    |    0    |    0    |
|   write  | write_ln1832_write_fu_164 |    0    |    0    |    0    |
|          | write_ln1859_write_fu_178 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |        cast_fu_196        |    0    |    0    |    0    |
|          |        cast1_fu_199       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln647_fu_219    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    p_Result_27_1_fu_223   |    0    |    0    |    0    |
|partselect|      trunc_ln5_fu_259     |    0    |    0    |    0    |
|          |    trunc_ln798_1_fu_277   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |     sext_ln1352_fu_233    |    0    |    0    |    0    |
|          |    sext_ln1352_2_fu_242   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|         tmp_fu_251        |    0    |    0    |    0    |
|          |       tmp_15_fu_269       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|      tmp_V_51_fu_309      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    20   |   722   |   554   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln1835_reg_337  |   64   |
|     bound_reg_328    |   64   |
|  icmp_ln1835_reg_333 |    1   |
|indvar_flatten_reg_185|   64   |
| p_Result_27_1_reg_347|   64   |
| sext_ln1352_2_reg_357|   95   |
|  sext_ln1352_reg_352 |   95   |
|    tmp_15_reg_373    |    1   |
|   tmp_V_49_reg_318   |   32   |
|     tmp_V_reg_323    |   32   |
|      tmp_reg_362     |    1   |
|   trunc_ln5_reg_367  |   16   |
|  trunc_ln647_reg_342 |   64   |
| trunc_ln798_1_reg_378|   16   |
+----------------------+--------+
|         Total        |   609  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_236 |  p1  |   2  |  64  |   128  ||    9    |
| grp_fu_245 |  p1  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   256  ||  1.312  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |   722  |   554  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   609  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    1   |  1331  |   572  |
+-----------+--------+--------+--------+--------+
