$date
  Tue Sep 27 15:29:39 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_componentex $end
$var reg 8 ! a[7:0] $end
$var reg 8 " b[7:0] $end
$var reg 8 # o[7:0] $end
$var reg 3 $ s[2:0] $end
$scope module instancia_componentex $end
$var reg 8 % a[7:0] $end
$var reg 8 & b[7:0] $end
$var reg 3 ' s[2:0] $end
$var reg 8 ( o[7:0] $end
$var reg 1 ) co $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00010100 !
b00001100 "
b00000100 #
b100 $
b00010100 %
b00001100 &
b100 '
b00000100 (
U)
#20000000
#40000000
b00000100 !
b00001111 "
b00000100 %
b00001111 &
#60000000
b00001100 "
b00001100 &
