Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 31 21:26:22 2025
| Host         : VLSI-HPC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pynq_z2_top_timing_summary_routed.rpt -pb pynq_z2_top_timing_summary_routed.pb -rpx pynq_z2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pynq_z2_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.240        0.000                      0                  144        0.060        0.000                      0                  144        7.000        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        10.240        0.000                      0                  144        0.060        0.000                      0                  144        7.000        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       10.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.240ns  (required time - arrival time)
  Source:                 hsv_cycler/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.828ns (21.024%)  route 3.110ns (78.976%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 20.451 - 15.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          2.058     6.132    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  hsv_cycler/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           1.242     7.830    hsv_cycler/clk_div_counter_reg[6]
    SLICE_X112Y99        LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  hsv_cycler/hue_counter[7]_i_7/O
                         net (fo=1, routed)           0.805     8.758    hsv_cycler/hue_counter[7]_i_7_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     8.882 r  hsv_cycler/hue_counter[7]_i_1/O
                         net (fo=9, routed)           0.195     9.077    hsv_cycler/hue_counter[7]_i_1_n_0
    SLICE_X112Y102       LUT2 (Prop_lut2_I0_O)        0.124     9.201 r  hsv_cycler/clk_div_counter[0]_i_1/O
                         net (fo=22, routed)          0.869    10.070    hsv_cycler/clk_div_counter[0]_i_1_n_0
    SLICE_X113Y99        FDRE                                         r  hsv_cycler/clk_div_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    16.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    18.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.687    20.451    hsv_cycler/clk
    SLICE_X113Y99        FDRE                                         r  hsv_cycler/clk_div_counter_reg[0]/C
                         clock pessimism              0.323    20.774    
                         clock uncertainty           -0.035    20.739    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429    20.310    hsv_cycler/clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.310    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                 10.240    

Slack (MET) :             10.240ns  (required time - arrival time)
  Source:                 hsv_cycler/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.828ns (21.024%)  route 3.110ns (78.976%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 20.451 - 15.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          2.058     6.132    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  hsv_cycler/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           1.242     7.830    hsv_cycler/clk_div_counter_reg[6]
    SLICE_X112Y99        LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  hsv_cycler/hue_counter[7]_i_7/O
                         net (fo=1, routed)           0.805     8.758    hsv_cycler/hue_counter[7]_i_7_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     8.882 r  hsv_cycler/hue_counter[7]_i_1/O
                         net (fo=9, routed)           0.195     9.077    hsv_cycler/hue_counter[7]_i_1_n_0
    SLICE_X112Y102       LUT2 (Prop_lut2_I0_O)        0.124     9.201 r  hsv_cycler/clk_div_counter[0]_i_1/O
                         net (fo=22, routed)          0.869    10.070    hsv_cycler/clk_div_counter[0]_i_1_n_0
    SLICE_X113Y99        FDRE                                         r  hsv_cycler/clk_div_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    16.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    18.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.687    20.451    hsv_cycler/clk
    SLICE_X113Y99        FDRE                                         r  hsv_cycler/clk_div_counter_reg[1]/C
                         clock pessimism              0.323    20.774    
                         clock uncertainty           -0.035    20.739    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429    20.310    hsv_cycler/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.310    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                 10.240    

Slack (MET) :             10.240ns  (required time - arrival time)
  Source:                 hsv_cycler/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.828ns (21.024%)  route 3.110ns (78.976%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 20.451 - 15.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          2.058     6.132    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  hsv_cycler/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           1.242     7.830    hsv_cycler/clk_div_counter_reg[6]
    SLICE_X112Y99        LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  hsv_cycler/hue_counter[7]_i_7/O
                         net (fo=1, routed)           0.805     8.758    hsv_cycler/hue_counter[7]_i_7_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     8.882 r  hsv_cycler/hue_counter[7]_i_1/O
                         net (fo=9, routed)           0.195     9.077    hsv_cycler/hue_counter[7]_i_1_n_0
    SLICE_X112Y102       LUT2 (Prop_lut2_I0_O)        0.124     9.201 r  hsv_cycler/clk_div_counter[0]_i_1/O
                         net (fo=22, routed)          0.869    10.070    hsv_cycler/clk_div_counter[0]_i_1_n_0
    SLICE_X113Y99        FDRE                                         r  hsv_cycler/clk_div_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    16.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    18.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.687    20.451    hsv_cycler/clk
    SLICE_X113Y99        FDRE                                         r  hsv_cycler/clk_div_counter_reg[2]/C
                         clock pessimism              0.323    20.774    
                         clock uncertainty           -0.035    20.739    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429    20.310    hsv_cycler/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         20.310    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                 10.240    

Slack (MET) :             10.240ns  (required time - arrival time)
  Source:                 hsv_cycler/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.828ns (21.024%)  route 3.110ns (78.976%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 20.451 - 15.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          2.058     6.132    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  hsv_cycler/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           1.242     7.830    hsv_cycler/clk_div_counter_reg[6]
    SLICE_X112Y99        LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  hsv_cycler/hue_counter[7]_i_7/O
                         net (fo=1, routed)           0.805     8.758    hsv_cycler/hue_counter[7]_i_7_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     8.882 r  hsv_cycler/hue_counter[7]_i_1/O
                         net (fo=9, routed)           0.195     9.077    hsv_cycler/hue_counter[7]_i_1_n_0
    SLICE_X112Y102       LUT2 (Prop_lut2_I0_O)        0.124     9.201 r  hsv_cycler/clk_div_counter[0]_i_1/O
                         net (fo=22, routed)          0.869    10.070    hsv_cycler/clk_div_counter[0]_i_1_n_0
    SLICE_X113Y99        FDRE                                         r  hsv_cycler/clk_div_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    16.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    18.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.687    20.451    hsv_cycler/clk
    SLICE_X113Y99        FDRE                                         r  hsv_cycler/clk_div_counter_reg[3]/C
                         clock pessimism              0.323    20.774    
                         clock uncertainty           -0.035    20.739    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429    20.310    hsv_cycler/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         20.310    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                 10.240    

Slack (MET) :             10.742ns  (required time - arrival time)
  Source:                 hsv_cycler/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.828ns (21.825%)  route 2.966ns (78.175%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 20.626 - 15.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          2.058     6.132    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  hsv_cycler/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           1.242     7.830    hsv_cycler/clk_div_counter_reg[6]
    SLICE_X112Y99        LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  hsv_cycler/hue_counter[7]_i_7/O
                         net (fo=1, routed)           0.805     8.758    hsv_cycler/hue_counter[7]_i_7_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     8.882 r  hsv_cycler/hue_counter[7]_i_1/O
                         net (fo=9, routed)           0.195     9.077    hsv_cycler/hue_counter[7]_i_1_n_0
    SLICE_X112Y102       LUT2 (Prop_lut2_I0_O)        0.124     9.201 r  hsv_cycler/clk_div_counter[0]_i_1/O
                         net (fo=22, routed)          0.724     9.925    hsv_cycler/clk_div_counter[0]_i_1_n_0
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    16.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    18.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861    20.626    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[4]/C
                         clock pessimism              0.506    21.132    
                         clock uncertainty           -0.035    21.096    
    SLICE_X113Y100       FDRE (Setup_fdre_C_R)       -0.429    20.667    hsv_cycler/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         20.667    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 10.742    

Slack (MET) :             10.742ns  (required time - arrival time)
  Source:                 hsv_cycler/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.828ns (21.825%)  route 2.966ns (78.175%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 20.626 - 15.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          2.058     6.132    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  hsv_cycler/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           1.242     7.830    hsv_cycler/clk_div_counter_reg[6]
    SLICE_X112Y99        LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  hsv_cycler/hue_counter[7]_i_7/O
                         net (fo=1, routed)           0.805     8.758    hsv_cycler/hue_counter[7]_i_7_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     8.882 r  hsv_cycler/hue_counter[7]_i_1/O
                         net (fo=9, routed)           0.195     9.077    hsv_cycler/hue_counter[7]_i_1_n_0
    SLICE_X112Y102       LUT2 (Prop_lut2_I0_O)        0.124     9.201 r  hsv_cycler/clk_div_counter[0]_i_1/O
                         net (fo=22, routed)          0.724     9.925    hsv_cycler/clk_div_counter[0]_i_1_n_0
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    16.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    18.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861    20.626    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[5]/C
                         clock pessimism              0.506    21.132    
                         clock uncertainty           -0.035    21.096    
    SLICE_X113Y100       FDRE (Setup_fdre_C_R)       -0.429    20.667    hsv_cycler/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         20.667    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 10.742    

Slack (MET) :             10.742ns  (required time - arrival time)
  Source:                 hsv_cycler/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.828ns (21.825%)  route 2.966ns (78.175%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 20.626 - 15.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          2.058     6.132    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  hsv_cycler/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           1.242     7.830    hsv_cycler/clk_div_counter_reg[6]
    SLICE_X112Y99        LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  hsv_cycler/hue_counter[7]_i_7/O
                         net (fo=1, routed)           0.805     8.758    hsv_cycler/hue_counter[7]_i_7_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     8.882 r  hsv_cycler/hue_counter[7]_i_1/O
                         net (fo=9, routed)           0.195     9.077    hsv_cycler/hue_counter[7]_i_1_n_0
    SLICE_X112Y102       LUT2 (Prop_lut2_I0_O)        0.124     9.201 r  hsv_cycler/clk_div_counter[0]_i_1/O
                         net (fo=22, routed)          0.724     9.925    hsv_cycler/clk_div_counter[0]_i_1_n_0
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    16.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    18.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861    20.626    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[6]/C
                         clock pessimism              0.506    21.132    
                         clock uncertainty           -0.035    21.096    
    SLICE_X113Y100       FDRE (Setup_fdre_C_R)       -0.429    20.667    hsv_cycler/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         20.667    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 10.742    

Slack (MET) :             10.742ns  (required time - arrival time)
  Source:                 hsv_cycler/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.828ns (21.825%)  route 2.966ns (78.175%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 20.626 - 15.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          2.058     6.132    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  hsv_cycler/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           1.242     7.830    hsv_cycler/clk_div_counter_reg[6]
    SLICE_X112Y99        LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  hsv_cycler/hue_counter[7]_i_7/O
                         net (fo=1, routed)           0.805     8.758    hsv_cycler/hue_counter[7]_i_7_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     8.882 r  hsv_cycler/hue_counter[7]_i_1/O
                         net (fo=9, routed)           0.195     9.077    hsv_cycler/hue_counter[7]_i_1_n_0
    SLICE_X112Y102       LUT2 (Prop_lut2_I0_O)        0.124     9.201 r  hsv_cycler/clk_div_counter[0]_i_1/O
                         net (fo=22, routed)          0.724     9.925    hsv_cycler/clk_div_counter[0]_i_1_n_0
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    16.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    18.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861    20.626    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[7]/C
                         clock pessimism              0.506    21.132    
                         clock uncertainty           -0.035    21.096    
    SLICE_X113Y100       FDRE (Setup_fdre_C_R)       -0.429    20.667    hsv_cycler/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         20.667    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 10.742    

Slack (MET) :             10.857ns  (required time - arrival time)
  Source:                 hsv_cycler/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.828ns (22.660%)  route 2.826ns (77.340%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 20.626 - 15.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          2.058     6.132    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  hsv_cycler/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           1.242     7.830    hsv_cycler/clk_div_counter_reg[6]
    SLICE_X112Y99        LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  hsv_cycler/hue_counter[7]_i_7/O
                         net (fo=1, routed)           0.805     8.758    hsv_cycler/hue_counter[7]_i_7_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     8.882 r  hsv_cycler/hue_counter[7]_i_1/O
                         net (fo=9, routed)           0.195     9.077    hsv_cycler/hue_counter[7]_i_1_n_0
    SLICE_X112Y102       LUT2 (Prop_lut2_I0_O)        0.124     9.201 r  hsv_cycler/clk_div_counter[0]_i_1/O
                         net (fo=22, routed)          0.584     9.786    hsv_cycler/clk_div_counter[0]_i_1_n_0
    SLICE_X113Y101       FDRE                                         r  hsv_cycler/clk_div_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    16.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    18.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861    20.626    hsv_cycler/clk
    SLICE_X113Y101       FDRE                                         r  hsv_cycler/clk_div_counter_reg[10]/C
                         clock pessimism              0.481    21.107    
                         clock uncertainty           -0.035    21.071    
    SLICE_X113Y101       FDRE (Setup_fdre_C_R)       -0.429    20.642    hsv_cycler/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         20.642    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                 10.857    

Slack (MET) :             10.857ns  (required time - arrival time)
  Source:                 hsv_cycler/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.828ns (22.660%)  route 2.826ns (77.340%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 20.626 - 15.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          2.058     6.132    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  hsv_cycler/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           1.242     7.830    hsv_cycler/clk_div_counter_reg[6]
    SLICE_X112Y99        LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  hsv_cycler/hue_counter[7]_i_7/O
                         net (fo=1, routed)           0.805     8.758    hsv_cycler/hue_counter[7]_i_7_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     8.882 r  hsv_cycler/hue_counter[7]_i_1/O
                         net (fo=9, routed)           0.195     9.077    hsv_cycler/hue_counter[7]_i_1_n_0
    SLICE_X112Y102       LUT2 (Prop_lut2_I0_O)        0.124     9.201 r  hsv_cycler/clk_div_counter[0]_i_1/O
                         net (fo=22, routed)          0.584     9.786    hsv_cycler/clk_div_counter[0]_i_1_n_0
    SLICE_X113Y101       FDRE                                         r  hsv_cycler/clk_div_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    16.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    18.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861    20.626    hsv_cycler/clk
    SLICE_X113Y101       FDRE                                         r  hsv_cycler/clk_div_counter_reg[11]/C
                         clock pessimism              0.481    21.107    
                         clock uncertainty           -0.035    21.071    
    SLICE_X113Y101       FDRE (Setup_fdre_C_R)       -0.429    20.642    hsv_cycler/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         20.642    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                 10.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hsv_cycler/hue_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/red1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.406%)  route 0.159ns (45.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.719     1.806    hsv_cycler/clk
    SLICE_X110Y100       FDRE                                         r  hsv_cycler/hue_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDRE (Prop_fdre_C_Q)         0.141     1.947 f  hsv_cycler/hue_counter_reg[3]/Q
                         net (fo=10, routed)          0.159     2.106    hsv_cycler/p_0_in0_in[5]
    SLICE_X109Y99        LUT3 (Prop_lut3_I0_O)        0.049     2.155 r  hsv_cycler/red1[5]_i_1/O
                         net (fo=1, routed)           0.000     2.155    hsv_cycler/red1[5]
    SLICE_X109Y99        FDRE                                         r  hsv_cycler/red1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.906     2.248    hsv_cycler/clk
    SLICE_X109Y99        FDRE                                         r  hsv_cycler/red1_reg[5]/C
                         clock pessimism             -0.261     1.987    
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)         0.107     2.094    hsv_cycler/red1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hsv_cycler/hue_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/blue1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.878%)  route 0.159ns (46.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.719     1.806    hsv_cycler/clk
    SLICE_X110Y100       FDRE                                         r  hsv_cycler/hue_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  hsv_cycler/hue_counter_reg[3]/Q
                         net (fo=10, routed)          0.159     2.106    hsv_cycler/p_0_in0_in[5]
    SLICE_X109Y99        LUT3 (Prop_lut3_I0_O)        0.045     2.151 r  hsv_cycler/blue1[5]_i_1/O
                         net (fo=1, routed)           0.000     2.151    hsv_cycler/blue1[5]_i_1_n_0
    SLICE_X109Y99        FDRE                                         r  hsv_cycler/blue1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.906     2.248    hsv_cycler/clk
    SLICE_X109Y99        FDRE                                         r  hsv_cycler/blue1_reg[5]/C
                         clock pessimism             -0.261     1.987    
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)         0.092     2.079    hsv_cycler/blue1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 hsv_cycler/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.392ns (70.012%)  route 0.168ns (29.988%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.637     1.723    hsv_cycler/clk
    SLICE_X113Y99        FDRE                                         r  hsv_cycler/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  hsv_cycler/clk_div_counter_reg[0]/Q
                         net (fo=2, routed)           0.167     2.031    hsv_cycler/clk_div_counter_reg[0]
    SLICE_X113Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.076 r  hsv_cycler/clk_div_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.076    hsv_cycler/clk_div_counter[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.228 r  hsv_cycler/clk_div_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.229    hsv_cycler/clk_div_counter_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.283 r  hsv_cycler/clk_div_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.283    hsv_cycler/clk_div_counter_reg[4]_i_1_n_7
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.995     2.337    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[4]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    hsv_cycler/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 hsv_cycler/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.403ns (70.590%)  route 0.168ns (29.410%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.637     1.723    hsv_cycler/clk
    SLICE_X113Y99        FDRE                                         r  hsv_cycler/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  hsv_cycler/clk_div_counter_reg[0]/Q
                         net (fo=2, routed)           0.167     2.031    hsv_cycler/clk_div_counter_reg[0]
    SLICE_X113Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.076 r  hsv_cycler/clk_div_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.076    hsv_cycler/clk_div_counter[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.228 r  hsv_cycler/clk_div_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.229    hsv_cycler/clk_div_counter_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.294 r  hsv_cycler/clk_div_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.294    hsv_cycler/clk_div_counter_reg[4]_i_1_n_5
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.995     2.337    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[6]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    hsv_cycler/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 hsv_cycler/red1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/led4_r_pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.350ns (70.265%)  route 0.148ns (29.735%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.636     1.722    hsv_cycler/clk
    SLICE_X109Y99        FDRE                                         r  hsv_cycler/red1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.128     1.850 f  hsv_cycler/red1_reg[2]/Q
                         net (fo=2, routed)           0.148     1.998    hsv_cycler/red1_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.103     2.101 r  hsv_cycler/led4_r_pwm0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.101    hsv_cycler/led4_r_pwm0_carry_i_3_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.220 r  hsv_cycler/led4_r_pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.220    hsv_cycler/led4_r_pwm0_carry_n_0
    SLICE_X109Y100       FDRE                                         r  hsv_cycler/led4_r_pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.992     2.334    hsv_cycler/clk
    SLICE_X109Y100       FDRE                                         r  hsv_cycler/led4_r_pwm_reg/C
                         clock pessimism             -0.261     2.073    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.026     2.099    hsv_cycler/led4_r_pwm_reg
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hsv_cycler/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.428ns (71.824%)  route 0.168ns (28.176%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.637     1.723    hsv_cycler/clk
    SLICE_X113Y99        FDRE                                         r  hsv_cycler/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  hsv_cycler/clk_div_counter_reg[0]/Q
                         net (fo=2, routed)           0.167     2.031    hsv_cycler/clk_div_counter_reg[0]
    SLICE_X113Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.076 r  hsv_cycler/clk_div_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.076    hsv_cycler/clk_div_counter[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.228 r  hsv_cycler/clk_div_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.229    hsv_cycler/clk_div_counter_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.319 r  hsv_cycler/clk_div_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.319    hsv_cycler/clk_div_counter_reg[4]_i_1_n_6
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.995     2.337    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[5]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    hsv_cycler/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hsv_cycler/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.428ns (71.824%)  route 0.168ns (28.176%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.637     1.723    hsv_cycler/clk
    SLICE_X113Y99        FDRE                                         r  hsv_cycler/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  hsv_cycler/clk_div_counter_reg[0]/Q
                         net (fo=2, routed)           0.167     2.031    hsv_cycler/clk_div_counter_reg[0]
    SLICE_X113Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.076 r  hsv_cycler/clk_div_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.076    hsv_cycler/clk_div_counter[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.228 r  hsv_cycler/clk_div_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.229    hsv_cycler/clk_div_counter_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.319 r  hsv_cycler/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.319    hsv_cycler/clk_div_counter_reg[4]_i_1_n_4
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.995     2.337    hsv_cycler/clk
    SLICE_X113Y100       FDRE                                         r  hsv_cycler/clk_div_counter_reg[7]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    hsv_cycler/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 hsv_cycler/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.431ns (71.965%)  route 0.168ns (28.035%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.637     1.723    hsv_cycler/clk
    SLICE_X113Y99        FDRE                                         r  hsv_cycler/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  hsv_cycler/clk_div_counter_reg[0]/Q
                         net (fo=2, routed)           0.167     2.031    hsv_cycler/clk_div_counter_reg[0]
    SLICE_X113Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.076 r  hsv_cycler/clk_div_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.076    hsv_cycler/clk_div_counter[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.228 r  hsv_cycler/clk_div_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.229    hsv_cycler/clk_div_counter_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.268 r  hsv_cycler/clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.268    hsv_cycler/clk_div_counter_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.322 r  hsv_cycler/clk_div_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.322    hsv_cycler/clk_div_counter_reg[8]_i_1_n_7
    SLICE_X113Y101       FDRE                                         r  hsv_cycler/clk_div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.995     2.337    hsv_cycler/clk
    SLICE_X113Y101       FDRE                                         r  hsv_cycler/clk_div_counter_reg[8]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    hsv_cycler/clk_div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 hsv_cycler/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.442ns (72.471%)  route 0.168ns (27.529%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.637     1.723    hsv_cycler/clk
    SLICE_X113Y99        FDRE                                         r  hsv_cycler/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  hsv_cycler/clk_div_counter_reg[0]/Q
                         net (fo=2, routed)           0.167     2.031    hsv_cycler/clk_div_counter_reg[0]
    SLICE_X113Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.076 r  hsv_cycler/clk_div_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.076    hsv_cycler/clk_div_counter[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.228 r  hsv_cycler/clk_div_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.229    hsv_cycler/clk_div_counter_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.268 r  hsv_cycler/clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.268    hsv_cycler/clk_div_counter_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.333 r  hsv_cycler/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.333    hsv_cycler/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X113Y101       FDRE                                         r  hsv_cycler/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.995     2.337    hsv_cycler/clk
    SLICE_X113Y101       FDRE                                         r  hsv_cycler/clk_div_counter_reg[10]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    hsv_cycler/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hsv_cycler/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            hsv_cycler/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.467ns (73.555%)  route 0.168ns (26.445%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.637     1.723    hsv_cycler/clk
    SLICE_X113Y99        FDRE                                         r  hsv_cycler/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  hsv_cycler/clk_div_counter_reg[0]/Q
                         net (fo=2, routed)           0.167     2.031    hsv_cycler/clk_div_counter_reg[0]
    SLICE_X113Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.076 r  hsv_cycler/clk_div_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.076    hsv_cycler/clk_div_counter[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.228 r  hsv_cycler/clk_div_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.229    hsv_cycler/clk_div_counter_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.268 r  hsv_cycler/clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.268    hsv_cycler/clk_div_counter_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.358 r  hsv_cycler/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.358    hsv_cycler/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X113Y101       FDRE                                         r  hsv_cycler/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.995     2.337    hsv_cycler/clk
    SLICE_X113Y101       FDRE                                         r  hsv_cycler/clk_div_counter_reg[11]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    hsv_cycler/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X108Y100  hsv_cycler/blue1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X109Y99   hsv_cycler/blue1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X110Y99   hsv_cycler/blue1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X108Y100  hsv_cycler/blue1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X109Y99   hsv_cycler/blue1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X109Y99   hsv_cycler/blue1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X109Y99   hsv_cycler/blue1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X107Y98   hsv_cycler/blue2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X107Y101  hsv_cycler/blue2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X108Y100  hsv_cycler/blue1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X108Y100  hsv_cycler/blue1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X109Y99   hsv_cycler/blue1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X109Y99   hsv_cycler/blue1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X110Y99   hsv_cycler/blue1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X110Y99   hsv_cycler/blue1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X108Y100  hsv_cycler/blue1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X108Y100  hsv_cycler/blue1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X109Y99   hsv_cycler/blue1_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X109Y99   hsv_cycler/blue1_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X108Y100  hsv_cycler/blue1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X108Y100  hsv_cycler/blue1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X109Y99   hsv_cycler/blue1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X109Y99   hsv_cycler/blue1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X110Y99   hsv_cycler/blue1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X110Y99   hsv_cycler/blue1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X108Y100  hsv_cycler/blue1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X108Y100  hsv_cycler/blue1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X109Y99   hsv_cycler/blue1_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X109Y99   hsv_cycler/blue1_reg[5]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hsv_cycler/led5_b_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            led5_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.413ns  (logic 3.956ns (53.368%)  route 3.457ns (46.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          2.056     6.130    hsv_cycler/clk
    SLICE_X107Y100       FDRE                                         r  hsv_cycler/led5_b_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  hsv_cycler/led5_b_pwm_reg/Q
                         net (fo=1, routed)           3.457    10.043    led5_b_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.500    13.543 r  led5_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.543    led5_b
    G14                                                               r  led5_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsv_cycler/led4_g_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            led4_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 3.969ns (62.072%)  route 2.425ns (37.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.864     5.938    hsv_cycler/clk
    SLICE_X107Y99        FDRE                                         r  hsv_cycler/led4_g_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  hsv_cycler/led4_g_pwm_reg/Q
                         net (fo=1, routed)           2.425     8.819    led4_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.513    12.332 r  led4_g_OBUF_inst/O
                         net (fo=0)                   0.000    12.332    led4_g
    G17                                                               r  led4_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsv_cycler/led4_r_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            led4_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.059ns  (logic 4.031ns (66.533%)  route 2.028ns (33.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          2.056     6.130    hsv_cycler/clk
    SLICE_X109Y100       FDRE                                         r  hsv_cycler/led4_r_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  hsv_cycler/led4_r_pwm_reg/Q
                         net (fo=1, routed)           2.028     8.613    led4_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.575    12.188 r  led4_r_OBUF_inst/O
                         net (fo=0)                   0.000    12.188    led4_r
    N15                                                               r  led4_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsv_cycler/led5_r_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            led5_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.004ns  (logic 4.039ns (67.273%)  route 1.965ns (32.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          2.056     6.130    hsv_cycler/clk
    SLICE_X106Y100       FDRE                                         r  hsv_cycler/led5_r_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  hsv_cycler/led5_r_pwm_reg/Q
                         net (fo=1, routed)           1.965     8.550    led5_r_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.583    12.133 r  led5_r_OBUF_inst/O
                         net (fo=0)                   0.000    12.133    led5_r
    M15                                                               r  led5_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsv_cycler/led4_b_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            led4_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.095ns  (logic 4.090ns (67.104%)  route 2.005ns (32.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.864     5.938    hsv_cycler/clk
    SLICE_X108Y99        FDRE                                         r  hsv_cycler/led4_b_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518     6.456 r  hsv_cycler/led4_b_pwm_reg/Q
                         net (fo=1, routed)           2.005     8.461    led4_b_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.572    12.033 r  led4_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.033    led4_b
    L15                                                               r  led4_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsv_cycler/led5_g_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            led5_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.094ns  (logic 4.051ns (66.483%)  route 2.042ns (33.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.864     5.938    hsv_cycler/clk
    SLICE_X106Y98        FDRE                                         r  hsv_cycler/led5_g_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  hsv_cycler/led5_g_pwm_reg/Q
                         net (fo=1, routed)           2.042     8.436    led5_g_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.595    12.031 r  led5_g_OBUF_inst/O
                         net (fo=0)                   0.000    12.031    led5_g
    L14                                                               r  led5_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hsv_cycler/led4_b_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            led4_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.437ns (75.266%)  route 0.472ns (24.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.636     1.722    hsv_cycler/clk
    SLICE_X108Y99        FDRE                                         r  hsv_cycler/led4_b_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  hsv_cycler/led4_b_pwm_reg/Q
                         net (fo=1, routed)           0.472     2.358    led4_b_OBUF
    L15                  OBUF (Prop_obuf_I_O)         1.273     3.631 r  led4_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.631    led4_b
    L15                                                               r  led4_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsv_cycler/led5_g_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            led5_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.437ns (74.820%)  route 0.483ns (25.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.636     1.722    hsv_cycler/clk
    SLICE_X106Y98        FDRE                                         r  hsv_cycler/led5_g_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  hsv_cycler/led5_g_pwm_reg/Q
                         net (fo=1, routed)           0.483     2.347    led5_g_OBUF
    L14                  OBUF (Prop_obuf_I_O)         1.296     3.642 r  led5_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.642    led5_g
    L14                                                               r  led5_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsv_cycler/led5_r_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            led5_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.424ns (76.324%)  route 0.442ns (23.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.718     1.805    hsv_cycler/clk
    SLICE_X106Y100       FDRE                                         r  hsv_cycler/led5_r_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  hsv_cycler/led5_r_pwm_reg/Q
                         net (fo=1, routed)           0.442     2.387    led5_r_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.671 r  led5_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.671    led5_r
    M15                                                               r  led5_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsv_cycler/led4_r_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            led4_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.416ns (74.902%)  route 0.475ns (25.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.718     1.805    hsv_cycler/clk
    SLICE_X109Y100       FDRE                                         r  hsv_cycler/led4_r_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  hsv_cycler/led4_r_pwm_reg/Q
                         net (fo=1, routed)           0.475     2.420    led4_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.275     3.696 r  led4_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.696    led4_r
    N15                                                               r  led4_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsv_cycler/led4_g_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            led4_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.355ns (68.017%)  route 0.637ns (31.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.636     1.722    hsv_cycler/clk
    SLICE_X107Y99        FDRE                                         r  hsv_cycler/led4_g_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  hsv_cycler/led4_g_pwm_reg/Q
                         net (fo=1, routed)           0.637     2.500    led4_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.214     3.714 r  led4_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.714    led4_g
    G17                                                               r  led4_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsv_cycler/led5_b_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            led5_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.342ns (55.213%)  route 1.089ns (44.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.718     1.805    hsv_cycler/clk
    SLICE_X107Y100       FDRE                                         r  hsv_cycler/led5_b_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  hsv_cycler/led5_b_pwm_reg/Q
                         net (fo=1, routed)           1.089     3.035    led5_b_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.236 r  led5_b_OBUF_inst/O
                         net (fo=0)                   0.000     4.236    led5_b
    G14                                                               r  led5_b (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/pwm_clk_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.587ns  (logic 1.587ns (28.415%)  route 3.999ns (71.585%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=60, routed)          3.358     4.822    hsv_cycler/SR[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I5_O)        0.124     4.946 r  hsv_cycler/pwm_clk_div[9]_i_1/O
                         net (fo=10, routed)          0.641     5.587    hsv_cycler/pwm_clk_div[9]_i_1_n_0
    SLICE_X110Y96        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.686     5.450    hsv_cycler/clk
    SLICE_X110Y96        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/pwm_clk_div_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.587ns  (logic 1.587ns (28.415%)  route 3.999ns (71.585%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=60, routed)          3.358     4.822    hsv_cycler/SR[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I5_O)        0.124     4.946 r  hsv_cycler/pwm_clk_div[9]_i_1/O
                         net (fo=10, routed)          0.641     5.587    hsv_cycler/pwm_clk_div[9]_i_1_n_0
    SLICE_X110Y96        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.686     5.450    hsv_cycler/clk
    SLICE_X110Y96        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/pwm_clk_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.582ns  (logic 1.587ns (28.437%)  route 3.995ns (71.563%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=60, routed)          3.358     4.822    hsv_cycler/SR[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I5_O)        0.124     4.946 r  hsv_cycler/pwm_clk_div[9]_i_1/O
                         net (fo=10, routed)          0.637     5.582    hsv_cycler/pwm_clk_div[9]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.686     5.450    hsv_cycler/clk
    SLICE_X111Y96        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/pwm_clk_div_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.582ns  (logic 1.587ns (28.437%)  route 3.995ns (71.563%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=60, routed)          3.358     4.822    hsv_cycler/SR[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I5_O)        0.124     4.946 r  hsv_cycler/pwm_clk_div[9]_i_1/O
                         net (fo=10, routed)          0.637     5.582    hsv_cycler/pwm_clk_div[9]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.686     5.450    hsv_cycler/clk
    SLICE_X111Y96        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/pwm_clk_div_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.582ns  (logic 1.587ns (28.437%)  route 3.995ns (71.563%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=60, routed)          3.358     4.822    hsv_cycler/SR[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I5_O)        0.124     4.946 r  hsv_cycler/pwm_clk_div[9]_i_1/O
                         net (fo=10, routed)          0.637     5.582    hsv_cycler/pwm_clk_div[9]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.686     5.450    hsv_cycler/clk
    SLICE_X111Y96        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/pwm_clk_div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 1.587ns (29.176%)  route 3.853ns (70.824%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=60, routed)          3.358     4.822    hsv_cycler/SR[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I5_O)        0.124     4.946 r  hsv_cycler/pwm_clk_div[9]_i_1/O
                         net (fo=10, routed)          0.495     5.441    hsv_cycler/pwm_clk_div[9]_i_1_n_0
    SLICE_X110Y95        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.686     5.450    hsv_cycler/clk
    SLICE_X110Y95        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/pwm_clk_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 1.587ns (29.176%)  route 3.853ns (70.824%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=60, routed)          3.358     4.822    hsv_cycler/SR[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I5_O)        0.124     4.946 r  hsv_cycler/pwm_clk_div[9]_i_1/O
                         net (fo=10, routed)          0.495     5.441    hsv_cycler/pwm_clk_div[9]_i_1_n_0
    SLICE_X110Y95        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.686     5.450    hsv_cycler/clk
    SLICE_X110Y95        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/pwm_clk_div_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 1.587ns (29.176%)  route 3.853ns (70.824%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=60, routed)          3.358     4.822    hsv_cycler/SR[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I5_O)        0.124     4.946 r  hsv_cycler/pwm_clk_div[9]_i_1/O
                         net (fo=10, routed)          0.495     5.441    hsv_cycler/pwm_clk_div[9]_i_1_n_0
    SLICE_X110Y95        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.686     5.450    hsv_cycler/clk
    SLICE_X110Y95        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/pwm_clk_div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 1.587ns (29.176%)  route 3.853ns (70.824%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=60, routed)          3.358     4.822    hsv_cycler/SR[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I5_O)        0.124     4.946 r  hsv_cycler/pwm_clk_div[9]_i_1/O
                         net (fo=10, routed)          0.495     5.441    hsv_cycler/pwm_clk_div[9]_i_1_n_0
    SLICE_X110Y95        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.686     5.450    hsv_cycler/clk
    SLICE_X110Y95        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/pwm_clk_div_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 1.587ns (29.176%)  route 3.853ns (70.824%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=60, routed)          3.358     4.822    hsv_cycler/SR[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I5_O)        0.124     4.946 r  hsv_cycler/pwm_clk_div[9]_i_1/O
                         net (fo=10, routed)          0.495     5.441    hsv_cycler/pwm_clk_div[9]_i_1_n_0
    SLICE_X110Y95        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.686     5.450    hsv_cycler/clk
    SLICE_X110Y95        FDRE                                         r  hsv_cycler/pwm_clk_div_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/hue_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.231ns (20.201%)  route 0.914ns (79.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_IBUF_inst/O
                         net (fo=60, routed)          0.914     1.145    hsv_cycler/SR[0]
    SLICE_X110Y101       FDRE                                         r  hsv_cycler/hue_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.995     2.337    hsv_cycler/clk
    SLICE_X110Y101       FDRE                                         r  hsv_cycler/hue_counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/hue_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.231ns (20.201%)  route 0.914ns (79.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_IBUF_inst/O
                         net (fo=60, routed)          0.914     1.145    hsv_cycler/SR[0]
    SLICE_X110Y101       FDRE                                         r  hsv_cycler/hue_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.995     2.337    hsv_cycler/clk
    SLICE_X110Y101       FDRE                                         r  hsv_cycler/hue_counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/hue_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.231ns (20.201%)  route 0.914ns (79.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_IBUF_inst/O
                         net (fo=60, routed)          0.914     1.145    hsv_cycler/SR[0]
    SLICE_X110Y101       FDRE                                         r  hsv_cycler/hue_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.995     2.337    hsv_cycler/clk
    SLICE_X110Y101       FDRE                                         r  hsv_cycler/hue_counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/blue1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.231ns (19.013%)  route 0.986ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_IBUF_inst/O
                         net (fo=60, routed)          0.986     1.217    hsv_cycler/SR[0]
    SLICE_X108Y100       FDRE                                         r  hsv_cycler/blue1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.992     2.334    hsv_cycler/clk
    SLICE_X108Y100       FDRE                                         r  hsv_cycler/blue1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/blue1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.231ns (19.013%)  route 0.986ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_IBUF_inst/O
                         net (fo=60, routed)          0.986     1.217    hsv_cycler/SR[0]
    SLICE_X108Y100       FDRE                                         r  hsv_cycler/blue1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.992     2.334    hsv_cycler/clk
    SLICE_X108Y100       FDRE                                         r  hsv_cycler/blue1_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/blue2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.231ns (19.013%)  route 0.986ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_IBUF_inst/O
                         net (fo=60, routed)          0.986     1.217    hsv_cycler/SR[0]
    SLICE_X108Y100       FDRE                                         r  hsv_cycler/blue2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.992     2.334    hsv_cycler/clk
    SLICE_X108Y100       FDRE                                         r  hsv_cycler/blue2_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/blue2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.231ns (19.013%)  route 0.986ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_IBUF_inst/O
                         net (fo=60, routed)          0.986     1.217    hsv_cycler/SR[0]
    SLICE_X108Y100       FDRE                                         r  hsv_cycler/blue2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.992     2.334    hsv_cycler/clk
    SLICE_X108Y100       FDRE                                         r  hsv_cycler/blue2_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/green1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.231ns (19.013%)  route 0.986ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_IBUF_inst/O
                         net (fo=60, routed)          0.986     1.217    hsv_cycler/SR[0]
    SLICE_X108Y100       FDRE                                         r  hsv_cycler/green1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.992     2.334    hsv_cycler/clk
    SLICE_X108Y100       FDRE                                         r  hsv_cycler/green1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/red1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.231ns (19.013%)  route 0.986ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_IBUF_inst/O
                         net (fo=60, routed)          0.986     1.217    hsv_cycler/SR[0]
    SLICE_X108Y100       FDRE                                         r  hsv_cycler/red1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.992     2.334    hsv_cycler/clk
    SLICE_X108Y100       FDRE                                         r  hsv_cycler/red1_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsv_cycler/red2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.231ns (19.013%)  route 0.986ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_IBUF_inst/O
                         net (fo=60, routed)          0.986     1.217    hsv_cycler/SR[0]
    SLICE_X108Y100       FDRE                                         r  hsv_cycler/red2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.992     2.334    hsv_cycler/clk
    SLICE_X108Y100       FDRE                                         r  hsv_cycler/red2_reg[5]/C





