Analysis & Synthesis report for control_main
Thu Jun 06 21:05:16 2024
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Jun 06 21:05:16 2024         ;
; Quartus II Version          ; 6.0 Build 202 06/20/2006 SP 1 SJ Full Version ;
; Revision Name               ; control_main                                  ;
; Top-level Entity Name       ; control_main                                  ;
; Family                      ; ACEX1K                                        ;
; Total logic elements        ; 4                                             ;
; Total pins                  ; 8                                             ;
; Total memory bits           ; 0                                             ;
; Total PLLs                  ; 0                                             ;
+-----------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                              ;
+------------------------------------------------------------+---------------+---------------+
; Option                                                     ; Setting       ; Default Value ;
+------------------------------------------------------------+---------------+---------------+
; Device                                                     ; EP1K50TC144-3 ;               ;
; Top-level entity name                                      ; control_main  ; control_main  ;
; Family name                                                ; ACEX1K        ; Stratix       ;
; Use smart compilation                                      ; Off           ; Off           ;
; Create Debugging Nodes for IP Cores                        ; Off           ; Off           ;
; Preserve fewer node names                                  ; On            ; On            ;
; Disable OpenCore Plus hardware evaluation                  ; Off           ; Off           ;
; Verilog Version                                            ; Verilog_2001  ; Verilog_2001  ;
; VHDL Version                                               ; VHDL93        ; VHDL93        ;
; State Machine Processing                                   ; Auto          ; Auto          ;
; Extract Verilog State Machines                             ; On            ; On            ;
; Extract VHDL State Machines                                ; On            ; On            ;
; Add Pass-Through Logic to Inferred RAMs                    ; On            ; On            ;
; NOT Gate Push-Back                                         ; On            ; On            ;
; Power-Up Don't Care                                        ; On            ; On            ;
; Remove Redundant Logic Cells                               ; Off           ; Off           ;
; Remove Duplicate Registers                                 ; On            ; On            ;
; Ignore CARRY Buffers                                       ; Off           ; Off           ;
; Ignore CASCADE Buffers                                     ; Off           ; Off           ;
; Ignore GLOBAL Buffers                                      ; Off           ; Off           ;
; Ignore ROW GLOBAL Buffers                                  ; Off           ; Off           ;
; Ignore LCELL Buffers                                       ; Off           ; Off           ;
; Ignore SOFT Buffers                                        ; On            ; On            ;
; Limit AHDL Integers to 32 Bits                             ; Off           ; Off           ;
; Auto Implement in ROM                                      ; Off           ; Off           ;
; Optimization Technique -- FLEX 10K/10KE/10KA/ACEX 1K       ; Area          ; Area          ;
; Carry Chain Length -- FLEX 10K                             ; 32            ; 32            ;
; Cascade Chain Length                                       ; 2             ; 2             ;
; Auto Carry Chains                                          ; On            ; On            ;
; Auto Open-Drain Pins                                       ; On            ; On            ;
; Remove Duplicate Logic                                     ; On            ; On            ;
; Auto ROM Replacement                                       ; On            ; On            ;
; Auto RAM Replacement                                       ; On            ; On            ;
; Auto Clock Enable Replacement                              ; On            ; On            ;
; Auto Resource Sharing                                      ; Off           ; Off           ;
; Allow Any RAM Size For Recognition                         ; Off           ; Off           ;
; Allow Any ROM Size For Recognition                         ; Off           ; Off           ;
; Ignore translate_off and translate_on Synthesis Directives ; Off           ; Off           ;
; Show Parameter Settings Tables in Synthesis Report         ; On            ; On            ;
; HDL message level                                          ; Level2        ; Level2        ;
+------------------------------------------------------------+---------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                               ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+
; control_main.bdf                 ; yes             ; User Block Diagram/Schematic File  ; E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf ;
; 74153.bdf                        ; yes             ; Megafunction                       ; s:/altera/libraries/others/maxplus2/74153.bdf                              ;
; 21mux.bdf                        ; yes             ; Megafunction                       ; s:/altera/libraries/others/maxplus2/21mux.bdf                              ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+---------------------------------+-----------+
; Resource                        ; Usage     ;
+---------------------------------+-----------+
; Total logic elements            ; 4         ;
; Total combinational functions   ; 4         ;
;     -- Total 4-input functions  ; 2         ;
;     -- Total 3-input functions  ; 1         ;
;     -- Total 2-input functions  ; 1         ;
;     -- Total 1-input functions  ; 0         ;
;     -- Total 0-input functions  ; 0         ;
; Combinational cells for routing ; 0         ;
; Total registers                 ; 0         ;
; I/O pins                        ; 8         ;
; Maximum fan-out node            ; A         ;
; Maximum fan-out                 ; 3         ;
; Total fan-out                   ; 16        ;
; Average fan-out                 ; 1.33      ;
+---------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                           ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name       ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------------+
; |control_main              ; 4 (0)       ; 0            ; 0           ; 8    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |control_main             ;
;    |74153:inst2|           ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |control_main|74153:inst2 ;
;    |74153:inst3|           ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |control_main|74153:inst3 ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Jun 06 21:05:15 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off control_main -c control_main
Info: Found 1 design units, including 1 entities, in source file control_main.bdf
    Info: Found entity 1: control_main
Info: Elaborating entity "control_main" for the top level hierarchy
Warning: Port "B" of type 21mux and instance "inst" is missing source signal
Warning: Port "2C0" of type 74153 and instance "inst2" is missing source signal
Warning: Port "1C3" of type 74153 and instance "inst2" is missing source signal
Warning: Port "2C1" of type 74153 and instance "inst2" is missing source signal
Warning: Port "A" of type 21mux and instance "inst1" is missing source signal
Warning: Port "1C1" of type 74153 and instance "inst3" is missing source signal
Warning: Port "2C0" of type 74153 and instance "inst3" is missing source signal
Warning: Port "2GN" of type 74153 and instance "inst3" is missing source signal
Warning: Port "2C2" of type 74153 and instance "inst3" is missing source signal
Warning: Port "1C3" of type 74153 and instance "inst3" is missing source signal
Warning: Port "2C1" of type 74153 and instance "inst3" is missing source signal
Warning: Port "2C3" of type 74153 and instance "inst3" is missing source signal
Info: Found 1 design units, including 1 entities, in source file s:/altera/libraries/others/maxplus2/74153.bdf
    Info: Found entity 1: 74153
Info: Elaborating entity "74153" for hierarchy "74153:inst2"
Info: Elaborated megafunction instantiation "74153:inst2"
Info: Found 1 design units, including 1 entities, in source file s:/altera/libraries/others/maxplus2/21mux.bdf
    Info: Found entity 1: 21mux
Info: Elaborating entity "21mux" for hierarchy "21mux:inst"
Info: Elaborated megafunction instantiation "21mux:inst"
Info: Implemented 12 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 3 output pins
    Info: Implemented 4 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Processing ended: Thu Jun 06 21:05:16 2024
    Info: Elapsed time: 00:00:01


