LIBRARY ieee;
USE ieee.std_logic_1164.all;
-- 2015 Guilherme Kairalla Kolotelo
-- Full Adder 1bit

ENTITY FA_1bit IS
	PORT (a, b, Cin: in std_logic;		-- Entradas: a,b; Cin: Carry in
	      sum, Cout: out std_logic);	-- sum: Saida da soma; Cout: Carry out
END FA_1bit;

ARCHITECTURE Combinational OF FA_1bit IS
	BEGIN
	sum <= (a xor b) xor Cin;
	Cout <= ((a xor b) and Cin) or (a and b);
END Combinational;
