<profile>

<section name = "Vitis HLS Report for 'udpTxEngine'" level="0">
<item name = "Date">Wed Nov  3 14:24:04 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">UDP_prj</item>
<item name = "Solution">ultrascale_plus (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.50 ns, 1.935 ns, 0.20 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 5.000 ns, 5.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 90, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 171, -</column>
<column name="Register">-, -, 1839, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln223_1_fu_538_p2">+, 0, 0, 23, 16, 4</column>
<column name="add_ln223_fu_526_p2">+, 0, 0, 23, 16, 5</column>
<column name="ap_condition_350">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_666">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op107_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op133_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op136_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op138_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op24_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op36_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op58_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op82_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="grp_nbreadreq_fu_162_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_104_nbreadreq_fu_184_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_176_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln312_fu_550_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="agmdDataOut_blk_n">9, 2, 1, 2</column>
<column name="agmdpayloadLenOut_blk_n">9, 2, 1, 2</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_222">14, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_sendWord_last_V_reg_241">14, 3, 1, 3</column>
<column name="prevWord_data_V">9, 2, 512, 1024</column>
<column name="prevWord_keep_V">9, 2, 64, 128</column>
<column name="txUdpDataOut_TDATA_blk_n">9, 2, 1, 2</column>
<column name="txUdpDataOut_TDATA_int_regslice">20, 4, 512, 2048</column>
<column name="txUdpDataOut_TKEEP_int_regslice">20, 4, 64, 256</column>
<column name="txUdpDataOut_TLAST_int_regslice">20, 4, 1, 4</column>
<column name="txthMetaData_blk_n">9, 2, 1, 2</column>
<column name="ute_state">20, 4, 3, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_222">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_sendWord_last_V_reg_241">1, 0, 1, 0</column>
<column name="currMetaData_myIP_V">32, 0, 32, 0</column>
<column name="currMetaData_myPort_V">16, 0, 16, 0</column>
<column name="currMetaData_theirIP_V">32, 0, 32, 0</column>
<column name="currMetaData_theirPort_V">16, 0, 16, 0</column>
<column name="ip_len_V">16, 0, 16, 0</column>
<column name="p_Result_14_reg_798">224, 0, 224, 0</column>
<column name="p_Result_15_reg_803">28, 0, 28, 0</column>
<column name="prevWord_data_V">512, 0, 512, 0</column>
<column name="prevWord_keep_V">64, 0, 64, 0</column>
<column name="reg_306">36, 0, 36, 0</column>
<column name="tmp_1_i_reg_833">1, 0, 1, 0</column>
<column name="tmp_1_i_reg_833_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_2_i_reg_808">1, 0, 1, 0</column>
<column name="tmp_2_i_reg_808_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="trunc_ln674_6_reg_840">288, 0, 288, 0</column>
<column name="trunc_ln674_7_reg_815">224, 0, 224, 0</column>
<column name="trunc_ln674_8_reg_820">28, 0, 28, 0</column>
<column name="trunc_ln674_9_reg_825">288, 0, 288, 0</column>
<column name="udp_len_V">16, 0, 16, 0</column>
<column name="ute_state">3, 0, 3, 0</column>
<column name="ute_state_load_reg_788">3, 0, 3, 0</column>
<column name="ute_state_load_reg_788_pp0_iter1_reg">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, udpTxEngine, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, udpTxEngine, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, udpTxEngine, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, udpTxEngine, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, udpTxEngine, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, udpTxEngine, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, udpTxEngine, return value</column>
<column name="agmdDataOut_dout">in, 1024, ap_fifo, agmdDataOut, pointer</column>
<column name="agmdDataOut_empty_n">in, 1, ap_fifo, agmdDataOut, pointer</column>
<column name="agmdDataOut_read">out, 1, ap_fifo, agmdDataOut, pointer</column>
<column name="txthMetaData_dout">in, 128, ap_fifo, txthMetaData, pointer</column>
<column name="txthMetaData_empty_n">in, 1, ap_fifo, txthMetaData, pointer</column>
<column name="txthMetaData_read">out, 1, ap_fifo, txthMetaData, pointer</column>
<column name="agmdpayloadLenOut_dout">in, 16, ap_fifo, agmdpayloadLenOut, pointer</column>
<column name="agmdpayloadLenOut_empty_n">in, 1, ap_fifo, agmdpayloadLenOut, pointer</column>
<column name="agmdpayloadLenOut_read">out, 1, ap_fifo, agmdpayloadLenOut, pointer</column>
<column name="txUdpDataOut_TREADY">in, 1, axis, txUdpDataOut_V_last_V, pointer</column>
<column name="txUdpDataOut_TVALID">out, 1, axis, txUdpDataOut_V_last_V, pointer</column>
<column name="txUdpDataOut_TLAST">out, 1, axis, txUdpDataOut_V_last_V, pointer</column>
<column name="txUdpDataOut_TDATA">out, 512, axis, txUdpDataOut_V_data_V, pointer</column>
<column name="txUdpDataOut_TKEEP">out, 64, axis, txUdpDataOut_V_keep_V, pointer</column>
<column name="txUdpDataOut_TSTRB">out, 64, axis, txUdpDataOut_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
