+define+SIMULATION
+libext+.v+.vlib
sim/testbench.v
rtl/verilog/modem_axi_slave.v
rtl/verilog/modem_axi_top.v
rtl/verilog/rx_ctrl.v
rtl/verilog/tx_ctrl.v
rtl/verilog/support/dpram.v

