// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2019 NXP
 * Copyright 2020-2021 Variscite Ltd.
 */

#include "imx8mp-var-som.dtsi"

/ {
	model = "Variscite VAR-SOM-MX8M-PLUS on Symphony-Board";

	chosen {
		stdout-path = &uart2;
	};

	reg_usdhc2_vmmc: regulator-usdhc2-vmmc {
		compatible = "regulator-fixed";
		regulator-name = "VSD_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio4 22 GPIO_ACTIVE_HIGH>;
		enable-active-high;
		startup-delay-us = <100>;
		off-on-delay-us = <12000>;
	};

	reg_usdhc2_vqmmc: regulator-usdhc2-vqmmc {
		compatible = "regulator-gpio";
		regulator-name = "VSD_VSEL";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio2 12 GPIO_ACTIVE_HIGH>;
		gpios-states = <1>;
		states = <3300000 0
			  1800000 1>;
	};

  gpio_hold: gpio-hold {
    compatible = "gpio-hold";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_hold>;
    gpio = <&gpio4 26 GPIO_ACTIVE_HIGH>;
    status = "okay";
  };

	backlight: backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 1000000>;
		status = "okay";

		brightness-levels = < 0  1  2  3  4  5  6  7  8  9
				     10 11 12 13 14 15 16 17 18 19
				     20 21 22 23 24 25 26 27 28 29
				     30 31 32 33 34 35 36 37 38 39
				     40 41 42 43 44 45 46 47 48 49
				     50 51 52 53 54 55 56 57 58 59
				     60 61 62 63 64 65 66 67 68 69
				     70 71 72 73 74 75 76 77 78 79
				     80 81 82 83 84 85 86 87 88 89
				     90 91 92 93 94 95 96 97 98 99
				    100>;
		default-brightness-level = <80>;
	};
};

&snvs_rtc {
	status = "disabled";
};

&aud2htx {
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&flexspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi0>;
	status = "disabled";
};

&i2c3 {
	clock-frequency = <400000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c3>;
	pinctrl-1 = <&pinctrl_i2c3_gpio>;
	scl-gpios = <&gpio5 18 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio5 19 GPIO_ACTIVE_HIGH>;
	status = "okay";

	pca9534: gpio@20 {
		compatible = "nxp,pca9534";
		reg = <0x20>;
		gpio-controller;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pca9534>;
		interrupt-parent = <&gpio1>;
		interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
		#gpio-cells = <2>;
		wakeup-source;
		status = "okay";
	};

  eiger_stub: eiger_stub@12 {
		compatible = "brel,eiger_stub";
		reg = <0x12>;
		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
		clock-names = "csi_mclk";
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
		mipi_csi;
		status = "okay";

		port {
			eiger_stub_mipi_ep: endpoint {
				remote-endpoint = <&mipi_csi0_ep>;
				data-lanes = <1>;
				clock-lanes = <0>;

			};
		};
	};

	pac193x@10 {
		compatible = "microchip,pac1934";
		reg = <0x10>;
		microchip,samp-rate =<64>;
	        status = "okay";

		ch1: channel@0 {
		     microchip,uohms-shunt-res = <100000>;
		     microchip,rail-name = "CAM";
		     microchip,channel-enabled;
                     microchip,channel-index = <1>;
		};

		ch2: channel@1 {
		     microchip,uohms-shunt-res = <100000>;
		     microchip,rail-name = "3V3";
		     microchip,channel-enabled;
                     microchip,channel-index = <2>;
		};

		ch3: channel@2 {
		     microchip,uohms-shunt-res = <100000>;
		     microchip,rail-name = "1V8";
		     microchip,channel-enabled;
                     microchip,channel-index = <3>;
		};

		ch4: channel@3 {
		     microchip,uohms-shunt-res = <100000>;
		     microchip,rail-name = "5V";
		     microchip,channel-enabled;
                     microchip,channel-index = <4>;
		};
	};

};


&i2c4 {
	clock-frequency = <400000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c4>;
	pinctrl-1 = <&pinctrl_i2c4_gpio>;
	scl-gpios = <&gpio5 20 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio5 21 GPIO_ACTIVE_HIGH>;
	status = "okay";

	/* DS1337 RTC module */
	rtc@68 {
		compatible = "dallas,ds1337";
		reg = <0x68>;
		status = "okay";
	};
};

&i2c5 {
	clock-frequency = <400000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c5>;
	pinctrl-1 = <&pinctrl_i2c5_gpio>;
	scl-gpios = <&gpio3 26 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio3 27 GPIO_ACTIVE_HIGH>;
	status = "okay";


  max1726x: max1726x@36 {
		status              = "okay";
		reg                 = <0x36>; // MINIQUSB I2C ADDR=1, SIZE=0

		pinctrl-0 = <&pinctrl_fuel_gauge>;
		interrupt-parent    = <&gpio4>;
		interrupts 	    = <23 IRQ_TYPE_EDGE_FALLING>;
	};

	bq25895: charger@6a {
		compatible = "ti,bq25895";
		reg = <0x6a>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_charger_in>;
		interrupt-parent = <&gpio4>;
		interrupts = <24 IRQ_TYPE_EDGE_FALLING>;
		/* phys = <&usb3_phy0>; */
    ti,battery-regulation-voltage = <4208000>;
		ti,charge-current = <3500000>;
		// 7.8Ah * 0.02C = 156mA -> 192 = 128 + 64
		// register allows only 64mA steps
		ti,termination-current = <128000>;
		ti,precharge-current = <128000>;
		ti,minimum-sys-voltage = <3600000>;
		ti,boost-voltage = <5510000>;
		ti,boost-max-current = <2400000>;
		// VREG_ACTUAL = VREG + min(ICHRG_ACTUAL x BATCOMP, VCLAMP)
		ti,ir-compensation-resistor = <60000>;// 60 mOhm
		ti,ir-compensation-voltage = <210000>;// 3.5A * 0.06ohm = 0.21

		ti,use-ilim-pin;
		ti,thermal-regulation-threshold = <120>;
	};

	pac195x@1f {
		compatible = "microchip,pac1954_1";
		reg = <0x1f>;

		#address-cells = <1>;
		#size-cells = <0>;

		microchip,samp-rate = "64";
		status = "okay";

		ch11: channel1@1 {
		    reg = <0x1>;
		    microchip,uohms-shunt-res = <100000>;
		    microchip,rail-name = "CAM";
		    microchip,vbus-mode = <0>;
		    microchip,vsense-mode = <0>;
		    microchip,accumulation-mode = <0>;
		};

		ch12: channel2@2 {
		    reg = <0x2>;
		    microchip,uohms-shunt-res = <100000>;
		    microchip,rail-name = "3V3";
		    microchip,vbus-mode = <0>;
		    microchip,vsense-mode = <0>;
		    microchip,accumulation-mode = <0>;
		};

		ch13: channel3@3 {
		    reg = <0x3>;
		    microchip,uohms-shunt-res = <100000>;
		    microchip,rail-name = "1V8";
		    microchip,vbus-mode = <0>;
		    microchip,vsense-mode = <0>;
		    microchip,accumulation-mode = <0>;
		};

		ch14: channel4@4 {
		    reg = <0x4>;
		    microchip,uohms-shunt-res = <100000>;
		    microchip,rail-name = "5V0";
		    microchip,vbus-mode = <0>;
		    microchip,vsense-mode = <0>;
		    microchip,accumulation-mode = <0>;
		};
	};
};

&max1726x {
    compatible  = "maxim,max1726x";

    rsense          = <10>;     /* miliOhm */
    model-option    = <1>;      /* 1: EZ Model, 2: Custom INI without model table
                                    3: Custom INI with custom model table */

    talrt-min   = <0>;          /* DegreeC */
    talrt-max   = <90>;         /* DegreeC */
    valrt-min   = <3000>;       /* mV */
    valrt-max   = <4500>;       /* mV */
    salrt-min   = <1>;          /* Percent */
    salrt-max   = <99>;         /* Percent */
    ialrt-min   = <(-5000)>;    /* mA */
    ialrt-max   = <5000>;       /* mA */


    /*** INI parameters ***/
    /* Option 1/2/3 */
    designcap   = /bits/ 16 <0x3CF0>; /* 7800 mAh * 0.5 */
    ichgterm    = /bits/ 16 <0x0334>;  /* 128 / 0.15625 = 820 = 0x334 */
    vempty      = /bits/ 16 <0xA061>; /* VE 3200 mV; VR 3880 mV*/
    vcharge     = <4200>; /* mV */

    /* Option 2/3 */
    learncfg    = /bits/ 16 <0xC482>;
    rcomp0      = /bits/ 16 <0x0578>; /* 1400 */
    tempco      = /bits/ 16 <0x223E>;
    qrtable00   = /bits/ 16 <0x1050>;
    qrtable10   = /bits/ 16 <0x2013>;
    qrtable20   = /bits/ 16 <0x0B04>;
    qrtable30   = /bits/ 16 <0x0885>;

    /* Option 2 */
    dpacc       = /bits/ 16 <0x0C80>;
    modelcfg    = /bits/ 16 <0x8000>;

    /* Option 3 */
    relaxcfg    = /bits/ 16 <0x2039>;
    config      = /bits/ 16 <0x2210>;
    config2     = /bits/ 16 <0x0658>;
    fullsocthr  = /bits/ 16 <0x5F05>;
    tgain       = /bits/ 16 <0xEE56>;
    toff        = /bits/ 16 <0x1DA4>;
    curve       = /bits/ 16 <0x0025>;
    model-data  = /bits/ 16 <
        /* OCV Table */
        0x9760 0xa510 0xb100 0xb600 0xb7a0 0xb900 0xba70 0xbc70
        0xbde0 0xbfc0 0xc250 0xc510 0xc990 0xcea0 0xd040 0xd750
        /* X Table */
        0x0060 0x0120 0x0240 0x0d80 0x08b0 0x0590 0x1200 0x3210
        0x0ee0 0x0a40 0x0950 0x08e0 0x0800 0x0780 0x06b0 0x06b0
        /* RCompSeg Table */
        0x0100 0x0100 0x0100 0x0100 0x0100 0x0100 0x0100 0x0100
        0x0100 0x0100 0x0100 0x0100 0x0100 0x0100 0x0100 0x0100
    >;
};

&irqsteer_hdmi {
	status = "okay";
};

&hdmi_blk_ctrl {
	status = "disabled";
};

&hdmi_pavi {
	status = "disabled";
};

&hdmi {
	status = "disabled";
};

&hdmiphy {
	status = "disabled";
};


/* HDMI */
&lcdif3 {
	status = "disabled";
	thres-low  = <1 2>;	/* (FIFO * 1 / 2) */
	thres-high = <3 4>;	/* (FIFO * 3 / 4) */
};

/* Header */
&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

/* Console */
&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

/* Header */
&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&usb3_phy0 {
	fsl,phy-tx-vref-tune = <0xe>;
	fsl,phy-tx-preemp-amp-tune = <3>;
	fsl,phy-tx-vboost-level = <5>;
	fsl,phy-comp-dis-tune = <7>;
	fsl,pcs-tx-deemph-3p5db = <0x21>;
	fsl,phy-pcs-tx-swing-full = <0x7f>;
	status = "okay";
};

&usb3_0 {
	status = "okay";
};


&usb3_phy1 {
	fsl,phy-tx-preemp-amp-tune = <3>;
	fsl,phy-tx-vref-tune = <0xb>;
	status = "okay";
};

&usb3_1 {
	status = "okay";
};

&usb_dwc3_1 {
	dr_mode = "host";
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	cd-gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	vqmmc-supply = <&reg_usdhc2_vqmmc>;
	bus-width = <4>;
	status = "okay";
};

&mipi_csi_0 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	port@0 {
		reg = <0>;
		mipi_csi0_ep: endpoint {
			remote-endpoint = <&eiger_stub_mipi_ep>;
			data-lanes = <1>;
			csis-hs-settle = <6>;
			csis-clk-settle = <2>;
			csis-wclk;
		};
	};
};

&mipi_csi_1 {
	status = "disabled";
};

&cameradev {
	status = "okay";
};

&isi_0 {
	status = "okay";

	cap_device {
		status = "okay";
	};

	m2m_device {
		status = "disabled";
	};
};

&isp_0 {
	status = "disabled";
};

&isi_1 {
	status = "disabled";
};

&gpio1 {
	cam_buf_hog {
		gpio-hog;
		gpios = <6 0>;
		output-low;
		line-name = "cam_buf";
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	pinctrl_hog: hoggrp {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01		0x19 /* CAM_ON Dev-Kit */
			MX8MP_IOMUXC_GPIO1_IO13__GPIO1_IO13		0x19 /* CAM_ON 1350 */
			MX8MP_IOMUXC_GPIO1_IO11__GPIO1_IO11		0x19 /* LOOP_RUN */
			MX8MP_IOMUXC_GPIO1_IO05__GPIO1_IO05		0x19 /* FPD_PDB */
			MX8MP_IOMUXC_SAI2_RXFS__GPIO4_IO21		0x19 /* #SLEEP */
			MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13		0x19 /* #PB_KEY */
			MX8MP_IOMUXC_HDMI_HPD__HDMIMIX_HDMI_HPD				0x40000010
			MX8MP_IOMUXC_HDMI_CEC__HDMIMIX_HDMI_CEC				0x40000010
		>;
	};
  
	pinctrl_hold: holdgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI2_TXD0__GPIO4_IO26				0x19
		>;
	};

	pinctrl_fuel_gauge: fuelgaugegrp {
		fsl,pins = <
			/* CHRG_INT */
			MX8MP_IOMUXC_SAI2_RXD0__GPIO4_IO23	0x80
		>;
	};

	pinctrl_charger_in: chargeringrp {
		fsl,pins = <
			/* CHRG_INT */
			MX8MP_IOMUXC_SAI2_TXFS__GPIO4_IO24	0x80
		>;
	};

	pinctrl_pwm1: pwm1grp {
		fsl,pins = <
			MX8MP_IOMUXC_SPDIF_EXT_CLK__PWM1_OUT				0x116
		>;
	};

	pinctrl_flexspi0: flexspi0grp {
		fsl,pins = <
			MX8MP_IOMUXC_NAND_ALE__FLEXSPI_A_SCLK				0x1c2
			MX8MP_IOMUXC_NAND_CE0_B__FLEXSPI_A_SS0_B			0x82
			MX8MP_IOMUXC_NAND_DATA00__FLEXSPI_A_DATA00			0x82
			MX8MP_IOMUXC_NAND_DATA01__FLEXSPI_A_DATA01			0x82
			MX8MP_IOMUXC_NAND_DATA02__FLEXSPI_A_DATA02			0x82
			MX8MP_IOMUXC_NAND_DATA03__FLEXSPI_A_DATA03			0x82
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL					0x400001c2
			MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA					0x400001c2
		>;
	};

	pinctrl_i2c4: i2c4grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C4_SCL__I2C4_SCL					0x400001c2
			MX8MP_IOMUXC_I2C4_SDA__I2C4_SDA					0x400001c2
		>;
	};

	pinctrl_i2c5: i2c5grp {
		fsl,pins = <
			MX8MP_IOMUXC_HDMI_DDC_SCL__I2C5_SCL					0x400001c2
			MX8MP_IOMUXC_HDMI_DDC_SDA__I2C5_SDA					0x400001c2
		>;
	};

	pinctrl_i2c3_gpio: i2c3gpiogrp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C3_SCL__GPIO5_IO18				0x1c2
			MX8MP_IOMUXC_I2C3_SDA__GPIO5_IO19				0x1c2
		>;
	};

	pinctrl_i2c4_gpio: i2c4gpiogrp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C4_SCL__GPIO5_IO20				0x1c2
			MX8MP_IOMUXC_I2C4_SDA__GPIO5_IO21				0x1c2
		>;
	};

	pinctrl_i2c5_gpio: i2c5gpiogrp {
		fsl,pins = <
			MX8MP_IOMUXC_HDMI_DDC_SCL__GPIO3_IO26				0x1c2
			MX8MP_IOMUXC_HDMI_DDC_SDA__GPIO3_IO27				0x1c2
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX8MP_IOMUXC_UART1_RXD__UART1_DCE_RX				0x40
			MX8MP_IOMUXC_UART1_TXD__UART1_DCE_TX				0x40
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX				0x40
			MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX				0x40
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX8MP_IOMUXC_ECSPI1_SCLK__UART3_DCE_RX				0x140
			MX8MP_IOMUXC_ECSPI1_MOSI__UART3_DCE_TX				0x140
			MX8MP_IOMUXC_ECSPI1_MISO__UART3_DCE_CTS				0x140
			MX8MP_IOMUXC_ECSPI1_SS0__UART3_DCE_RTS				0x140
		>;
	};

	pinctrl_uart4: uart4grp {
		fsl,pins = <
			MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX				0x40
			MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX				0x40
		>;
	};

	pinctrl_usdhc2_gpio: usdhc2grp-gpio {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO14__GPIO1_IO14 				0x1c4
			MX8MP_IOMUXC_SAI2_RXC__GPIO4_IO22				0x10
			MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12				0xc0
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK				0x190
			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD				0x1d0
			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0				0x1d0
			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1				0x1d0
			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2				0x1d0
			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3				0x1d0
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp-100mhz {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK				0x194
			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD				0x1d4
			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0				0x1d4
			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1				0x1d4
			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2				0x1d4
			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3				0x1d4
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp-200mhz {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK				0x196
			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD				0x1d6
			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0				0x1d6
			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1				0x1d6
			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2				0x1d6
			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3				0x1d6
		>;
	};

	pinctrl_captouch: captouchgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SPDIF_TX__GPIO5_IO03 				0x16
		>;
	};

	pinctrl_extcon: extcongrp {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO05__GPIO1_IO05				0x10
		>;
	};

	pinctrl_csi0: csi0grp {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00				0x10
			>;
	};

	pinctrl_csi1: csi1grp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI1_RXD7__GPIO4_IO09				0x10
			MX8MP_IOMUXC_SAI1_TXD0__GPIO4_IO12				0x10
			>;
	};

	pinctrl_pca9534: pca9534grp {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO15__GPIO1_IO15				0xc0
		>;
	};
};
