#! 
:ivl_version "13.0 (devel)" "(s20250103-20-g14375567c-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\Users\OHIMSW~1\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\OHIMSW~1\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\OHIMSW~1\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\OHIMSW~1\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\OHIMSW~1\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\OHIMSW~1\OSS-CA~1\lib\ivl\v2009.vpi";
S_000002319c6025e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002319c602770 .scope module, "tb_top" "tb_top" 3 4;
 .timescale -9 -9;
v000002319c5f7270_0 .net "RGB_B", 0 0, L_000002319c603040;  1 drivers
v000002319c5f6f50_0 .net "RGB_G", 0 0, L_000002319c602e10;  1 drivers
v000002319c5f6d70_0 .net "RGB_R", 0 0, L_000002319c602e80;  1 drivers
v000002319c5f7310_0 .var "clk", 0 0;
S_000002319c602900 .scope module, "dut" "top" 3 13, 4 1 0, S_000002319c602770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "RGB_R";
    .port_info 2 /OUTPUT 1 "RGB_G";
    .port_info 3 /OUTPUT 1 "RGB_B";
P_000002319c5ef500 .param/l "ANGLE_MAX" 1 4 11, +C4<00000000000000001000001000110101>;
P_000002319c5ef538 .param/l "CLK_FREQ" 0 4 9, +C4<00000000101101110001101100000000>;
P_000002319c5ef570 .param/l "STEPS" 0 4 10, +C4<00000000000000000000000101101000>;
L_000002319c602e80 .functor NOT 1, L_000002319c5f6ff0, C4<0>, C4<0>, C4<0>;
L_000002319c602e10 .functor NOT 1, L_000002319c5f73b0, C4<0>, C4<0>, C4<0>;
L_000002319c603040 .functor NOT 1, L_000002319c5f7090, C4<0>, C4<0>, C4<0>;
v000002319c5ef5b0_0 .net "RGB_B", 0 0, L_000002319c603040;  alias, 1 drivers
v000002319c5eba60_0 .net "RGB_G", 0 0, L_000002319c602e10;  alias, 1 drivers
v000002319c5c64e0_0 .net "RGB_R", 0 0, L_000002319c602e80;  alias, 1 drivers
v000002319c5c6580_0 .net *"_ivl_0", 0 0, L_000002319c5f6ff0;  1 drivers
v000002319c5c6620_0 .net *"_ivl_4", 0 0, L_000002319c5f73b0;  1 drivers
v000002319c5c66c0_0 .net *"_ivl_8", 0 0, L_000002319c5f7090;  1 drivers
v000002319c5c6760_0 .var "angle_count", 15 0;
v000002319c5c6800_0 .net "clk", 0 0, v000002319c5f7310_0;  1 drivers
v000002319c5f6af0_0 .var "hue_angle", 8 0;
v000002319c5f7130_0 .var "pwm_blue", 7 0;
v000002319c5f69b0_0 .var "pwm_counter", 7 0;
v000002319c5f6a50_0 .var "pwm_green", 7 0;
v000002319c5f71d0_0 .var "pwm_red", 7 0;
E_000002319c5effb0 .event posedge, v000002319c5c6800_0;
E_000002319c5efff0 .event anyedge, v000002319c5f6af0_0;
L_000002319c5f6ff0 .cmp/gt 8, v000002319c5f71d0_0, v000002319c5f69b0_0;
L_000002319c5f73b0 .cmp/gt 8, v000002319c5f6a50_0, v000002319c5f69b0_0;
L_000002319c5f7090 .cmp/gt 8, v000002319c5f7130_0, v000002319c5f69b0_0;
    .scope S_000002319c602900;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002319c5c6760_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002319c5f6af0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002319c5f69b0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_000002319c602900;
T_1 ;
    %wait E_000002319c5effb0;
    %load/vec4 v000002319c5c6760_0;
    %pad/u 32;
    %cmpi/e 33332, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002319c5c6760_0, 0;
    %load/vec4 v000002319c5f6af0_0;
    %pad/u 32;
    %cmpi/e 359, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v000002319c5f6af0_0;
    %addi 1, 0, 9;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v000002319c5f6af0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002319c5c6760_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002319c5c6760_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002319c602900;
T_2 ;
Ewait_0 .event/or E_000002319c5efff0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000002319c5f6af0_0;
    %pad/u 32;
    %pushi/vec4 60, 0, 32;
    %div;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002319c5f71d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002319c5f6a50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002319c5f7130_0, 0, 8;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002319c5f71d0_0, 0, 8;
    %load/vec4 v000002319c5f6af0_0;
    %pad/u 32;
    %muli 255, 0, 32;
    %pushi/vec4 60, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v000002319c5f6a50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002319c5f7130_0, 0, 8;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v000002319c5f6af0_0;
    %pad/u 32;
    %subi 60, 0, 32;
    %muli 255, 0, 32;
    %pushi/vec4 60, 0, 32;
    %div;
    %sub;
    %pad/u 8;
    %store/vec4 v000002319c5f71d0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002319c5f6a50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002319c5f7130_0, 0, 8;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002319c5f71d0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002319c5f6a50_0, 0, 8;
    %load/vec4 v000002319c5f6af0_0;
    %pad/u 32;
    %subi 120, 0, 32;
    %muli 255, 0, 32;
    %pushi/vec4 60, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v000002319c5f7130_0, 0, 8;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002319c5f71d0_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v000002319c5f6af0_0;
    %pad/u 32;
    %subi 180, 0, 32;
    %muli 255, 0, 32;
    %pushi/vec4 60, 0, 32;
    %div;
    %sub;
    %pad/u 8;
    %store/vec4 v000002319c5f6a50_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002319c5f7130_0, 0, 8;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v000002319c5f6af0_0;
    %pad/u 32;
    %subi 240, 0, 32;
    %muli 255, 0, 32;
    %pushi/vec4 60, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v000002319c5f71d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002319c5f6a50_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002319c5f7130_0, 0, 8;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002319c5f71d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002319c5f6a50_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v000002319c5f6af0_0;
    %pad/u 32;
    %subi 300, 0, 32;
    %muli 255, 0, 32;
    %pushi/vec4 60, 0, 32;
    %div;
    %sub;
    %pad/u 8;
    %store/vec4 v000002319c5f7130_0, 0, 8;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002319c602900;
T_3 ;
    %wait E_000002319c5effb0;
    %load/vec4 v000002319c5f69b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002319c5f69b0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000002319c602770;
T_4 ;
    %delay 42, 0;
    %load/vec4 v000002319c5f7310_0;
    %inv;
    %store/vec4 v000002319c5f7310_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000002319c602770;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002319c5f7310_0, 0, 1;
    %vpi_call/w 3 29 "$dumpfile", "mp2_tb.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002319c602770 {0 0 0};
    %delay 1000000000, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_top.sv";
    "./top.sv";
