// Seed: 994985371
module module_0;
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    output wire id_5,
    output wire id_6,
    input tri1 id_7,
    output tri0 id_8,
    input tri id_9,
    output tri id_10
    , id_36,
    output uwire id_11,
    input uwire id_12,
    input wire id_13,
    output supply1 id_14,
    output supply1 id_15,
    output supply1 id_16,
    input wor id_17,
    input wand id_18,
    input supply0 id_19,
    input wand id_20,
    input tri id_21,
    input tri1 id_22,
    output supply1 id_23,
    output tri1 id_24,
    output wire id_25,
    input wire id_26,
    input supply1 id_27,
    input tri id_28,
    input tri id_29,
    output supply0 id_30
    , id_37,
    output uwire id_31,
    output uwire id_32,
    output uwire id_33,
    input wor id_34
);
  id_38 :
  assert property (@(posedge id_17 < id_7) id_19)
  else $display(1 - "", 1);
  module_0();
  wire id_39;
  final $display(id_20, 1'h0, 1, 1, 1);
endmodule
