VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN soc_bsg_black_parrot ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 6000000 6000000 ) ;
ROW IO_CORNER_NORTH_WEST IOSITE 30000 5690000 FS DO 140 BY 1 STEP 2000 0 ;
ROW IO_CORNER_NORTH_EAST IOSITE 5690000 5690000 S DO 140 BY 1 STEP 2000 0 ;
ROW IO_CORNER_SOUTH_EAST IOSITE 5690000 30000 FN DO 140 BY 1 STEP 2000 0 ;
ROW IO_CORNER_SOUTH_WEST IOSITE 30000 30000 N DO 140 BY 1 STEP 2000 0 ;
ROW IO_NORTH IOSITE 310000 5690000 FS DO 2690 BY 1 STEP 2000 0 ;
ROW IO_EAST IOSITE 5690000 310000 W DO 1 BY 2690 STEP 0 2000 ;
ROW IO_SOUTH IOSITE 310000 30000 N DO 2690 BY 1 STEP 2000 0 ;
ROW IO_WEST IOSITE 30000 310000 FW DO 1 BY 2690 STEP 0 2000 ;
TRACKS X 190 DO 21428 STEP 280 LAYER metal1 ;
TRACKS Y 140 DO 21428 STEP 280 LAYER metal1 ;
TRACKS X 190 DO 15789 STEP 380 LAYER metal2 ;
TRACKS Y 140 DO 15789 STEP 380 LAYER metal2 ;
TRACKS X 190 DO 21428 STEP 280 LAYER metal3 ;
TRACKS Y 140 DO 21428 STEP 280 LAYER metal3 ;
TRACKS X 190 DO 10714 STEP 560 LAYER metal4 ;
TRACKS Y 140 DO 10714 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 10714 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 10714 STEP 560 LAYER metal5 ;
TRACKS X 190 DO 10714 STEP 560 LAYER metal6 ;
TRACKS Y 140 DO 10714 STEP 560 LAYER metal6 ;
TRACKS X 1790 DO 3749 STEP 1600 LAYER metal7 ;
TRACKS Y 1740 DO 3749 STEP 1600 LAYER metal7 ;
TRACKS X 1790 DO 3749 STEP 1600 LAYER metal8 ;
TRACKS Y 1740 DO 3749 STEP 1600 LAYER metal8 ;
TRACKS X 3390 DO 1874 STEP 3200 LAYER metal9 ;
TRACKS Y 3340 DO 1874 STEP 3200 LAYER metal9 ;
TRACKS X 3390 DO 1874 STEP 3200 LAYER metal10 ;
TRACKS Y 3340 DO 1874 STEP 3200 LAYER metal10 ;
COMPONENTS 543 ;
    - BUMP_0_0 DUMMY_BUMP + FIXED ( 420000 430000 ) N ;
    - BUMP_0_1 DUMMY_BUMP + FIXED ( 420000 750000 ) N ;
    - BUMP_0_10 DUMMY_BUMP + FIXED ( 420000 3630000 ) N ;
    - BUMP_0_11 DUMMY_BUMP + FIXED ( 420000 3950000 ) N ;
    - BUMP_0_12 DUMMY_BUMP + FIXED ( 420000 4270000 ) N ;
    - BUMP_0_13 DUMMY_BUMP + FIXED ( 420000 4590000 ) N ;
    - BUMP_0_14 DUMMY_BUMP + FIXED ( 420000 4910000 ) N ;
    - BUMP_0_15 DUMMY_BUMP + FIXED ( 420000 5230000 ) N ;
    - BUMP_0_16 DUMMY_BUMP + FIXED ( 420000 5550000 ) N ;
    - BUMP_0_2 DUMMY_BUMP + FIXED ( 420000 1070000 ) N ;
    - BUMP_0_3 DUMMY_BUMP + FIXED ( 420000 1390000 ) N ;
    - BUMP_0_4 DUMMY_BUMP + FIXED ( 420000 1710000 ) N ;
    - BUMP_0_5 DUMMY_BUMP + FIXED ( 420000 2030000 ) N ;
    - BUMP_0_6 DUMMY_BUMP + FIXED ( 420000 2350000 ) N ;
    - BUMP_0_7 DUMMY_BUMP + FIXED ( 420000 2670000 ) N ;
    - BUMP_0_8 DUMMY_BUMP + FIXED ( 420000 2990000 ) N ;
    - BUMP_0_9 DUMMY_BUMP + FIXED ( 420000 3310000 ) N ;
    - BUMP_10_0 DUMMY_BUMP + FIXED ( 3620000 430000 ) N ;
    - BUMP_10_1 DUMMY_BUMP + FIXED ( 3620000 750000 ) N ;
    - BUMP_10_10 DUMMY_BUMP + FIXED ( 3620000 3630000 ) N ;
    - BUMP_10_11 DUMMY_BUMP + FIXED ( 3620000 3950000 ) N ;
    - BUMP_10_12 DUMMY_BUMP + FIXED ( 3620000 4270000 ) N ;
    - BUMP_10_13 DUMMY_BUMP + FIXED ( 3620000 4590000 ) N ;
    - BUMP_10_14 DUMMY_BUMP + FIXED ( 3620000 4910000 ) N ;
    - BUMP_10_15 DUMMY_BUMP + FIXED ( 3620000 5230000 ) N ;
    - BUMP_10_16 DUMMY_BUMP + FIXED ( 3620000 5550000 ) N ;
    - BUMP_10_2 DUMMY_BUMP + FIXED ( 3620000 1070000 ) N ;
    - BUMP_10_3 DUMMY_BUMP + FIXED ( 3620000 1390000 ) N ;
    - BUMP_10_4 DUMMY_BUMP + FIXED ( 3620000 1710000 ) N ;
    - BUMP_10_5 DUMMY_BUMP + FIXED ( 3620000 2030000 ) N ;
    - BUMP_10_6 DUMMY_BUMP + FIXED ( 3620000 2350000 ) N ;
    - BUMP_10_7 DUMMY_BUMP + FIXED ( 3620000 2670000 ) N ;
    - BUMP_10_9 DUMMY_BUMP + FIXED ( 3620000 3310000 ) N ;
    - BUMP_11_0 DUMMY_BUMP + FIXED ( 3940000 430000 ) N ;
    - BUMP_11_1 DUMMY_BUMP + FIXED ( 3940000 750000 ) N ;
    - BUMP_11_10 DUMMY_BUMP + FIXED ( 3940000 3630000 ) N ;
    - BUMP_11_11 DUMMY_BUMP + FIXED ( 3940000 3950000 ) N ;
    - BUMP_11_12 DUMMY_BUMP + FIXED ( 3940000 4270000 ) N ;
    - BUMP_11_13 DUMMY_BUMP + FIXED ( 3940000 4590000 ) N ;
    - BUMP_11_14 DUMMY_BUMP + FIXED ( 3940000 4910000 ) N ;
    - BUMP_11_15 DUMMY_BUMP + FIXED ( 3940000 5230000 ) N ;
    - BUMP_11_16 DUMMY_BUMP + FIXED ( 3940000 5550000 ) N ;
    - BUMP_11_2 DUMMY_BUMP + FIXED ( 3940000 1070000 ) N ;
    - BUMP_11_3 DUMMY_BUMP + FIXED ( 3940000 1390000 ) N ;
    - BUMP_11_4 DUMMY_BUMP + FIXED ( 3940000 1710000 ) N ;
    - BUMP_11_5 DUMMY_BUMP + FIXED ( 3940000 2030000 ) N ;
    - BUMP_11_6 DUMMY_BUMP + FIXED ( 3940000 2350000 ) N ;
    - BUMP_11_7 DUMMY_BUMP + FIXED ( 3940000 2670000 ) N ;
    - BUMP_11_9 DUMMY_BUMP + FIXED ( 3940000 3310000 ) N ;
    - BUMP_12_0 DUMMY_BUMP + FIXED ( 4260000 430000 ) N ;
    - BUMP_12_1 DUMMY_BUMP + FIXED ( 4260000 750000 ) N ;
    - BUMP_12_10 DUMMY_BUMP + FIXED ( 4260000 3630000 ) N ;
    - BUMP_12_11 DUMMY_BUMP + FIXED ( 4260000 3950000 ) N ;
    - BUMP_12_12 DUMMY_BUMP + FIXED ( 4260000 4270000 ) N ;
    - BUMP_12_13 DUMMY_BUMP + FIXED ( 4260000 4590000 ) N ;
    - BUMP_12_14 DUMMY_BUMP + FIXED ( 4260000 4910000 ) N ;
    - BUMP_12_15 DUMMY_BUMP + FIXED ( 4260000 5230000 ) N ;
    - BUMP_12_16 DUMMY_BUMP + FIXED ( 4260000 5550000 ) N ;
    - BUMP_12_2 DUMMY_BUMP + FIXED ( 4260000 1070000 ) N ;
    - BUMP_12_3 DUMMY_BUMP + FIXED ( 4260000 1390000 ) N ;
    - BUMP_12_4 DUMMY_BUMP + FIXED ( 4260000 1710000 ) N ;
    - BUMP_12_5 DUMMY_BUMP + FIXED ( 4260000 2030000 ) N ;
    - BUMP_12_6 DUMMY_BUMP + FIXED ( 4260000 2350000 ) N ;
    - BUMP_12_7 DUMMY_BUMP + FIXED ( 4260000 2670000 ) N ;
    - BUMP_12_8 DUMMY_BUMP + FIXED ( 4260000 2990000 ) N ;
    - BUMP_12_9 DUMMY_BUMP + FIXED ( 4260000 3310000 ) N ;
    - BUMP_13_0 DUMMY_BUMP + FIXED ( 4580000 430000 ) N ;
    - BUMP_13_1 DUMMY_BUMP + FIXED ( 4580000 750000 ) N ;
    - BUMP_13_10 DUMMY_BUMP + FIXED ( 4580000 3630000 ) N ;
    - BUMP_13_11 DUMMY_BUMP + FIXED ( 4580000 3950000 ) N ;
    - BUMP_13_12 DUMMY_BUMP + FIXED ( 4580000 4270000 ) N ;
    - BUMP_13_13 DUMMY_BUMP + FIXED ( 4580000 4590000 ) N ;
    - BUMP_13_14 DUMMY_BUMP + FIXED ( 4580000 4910000 ) N ;
    - BUMP_13_15 DUMMY_BUMP + FIXED ( 4580000 5230000 ) N ;
    - BUMP_13_16 DUMMY_BUMP + FIXED ( 4580000 5550000 ) N ;
    - BUMP_13_2 DUMMY_BUMP + FIXED ( 4580000 1070000 ) N ;
    - BUMP_13_3 DUMMY_BUMP + FIXED ( 4580000 1390000 ) N ;
    - BUMP_13_4 DUMMY_BUMP + FIXED ( 4580000 1710000 ) N ;
    - BUMP_13_5 DUMMY_BUMP + FIXED ( 4580000 2030000 ) N ;
    - BUMP_13_6 DUMMY_BUMP + FIXED ( 4580000 2350000 ) N ;
    - BUMP_13_7 DUMMY_BUMP + FIXED ( 4580000 2670000 ) N ;
    - BUMP_13_8 DUMMY_BUMP + FIXED ( 4580000 2990000 ) N ;
    - BUMP_13_9 DUMMY_BUMP + FIXED ( 4580000 3310000 ) N ;
    - BUMP_14_0 DUMMY_BUMP + FIXED ( 4900000 430000 ) N ;
    - BUMP_14_1 DUMMY_BUMP + FIXED ( 4900000 750000 ) N ;
    - BUMP_14_10 DUMMY_BUMP + FIXED ( 4900000 3630000 ) N ;
    - BUMP_14_11 DUMMY_BUMP + FIXED ( 4900000 3950000 ) N ;
    - BUMP_14_12 DUMMY_BUMP + FIXED ( 4900000 4270000 ) N ;
    - BUMP_14_13 DUMMY_BUMP + FIXED ( 4900000 4590000 ) N ;
    - BUMP_14_14 DUMMY_BUMP + FIXED ( 4900000 4910000 ) N ;
    - BUMP_14_15 DUMMY_BUMP + FIXED ( 4900000 5230000 ) N ;
    - BUMP_14_16 DUMMY_BUMP + FIXED ( 4900000 5550000 ) N ;
    - BUMP_14_2 DUMMY_BUMP + FIXED ( 4900000 1070000 ) N ;
    - BUMP_14_3 DUMMY_BUMP + FIXED ( 4900000 1390000 ) N ;
    - BUMP_14_4 DUMMY_BUMP + FIXED ( 4900000 1710000 ) N ;
    - BUMP_14_5 DUMMY_BUMP + FIXED ( 4900000 2030000 ) N ;
    - BUMP_14_6 DUMMY_BUMP + FIXED ( 4900000 2350000 ) N ;
    - BUMP_14_7 DUMMY_BUMP + FIXED ( 4900000 2670000 ) N ;
    - BUMP_14_8 DUMMY_BUMP + FIXED ( 4900000 2990000 ) N ;
    - BUMP_14_9 DUMMY_BUMP + FIXED ( 4900000 3310000 ) N ;
    - BUMP_15_0 DUMMY_BUMP + FIXED ( 5220000 430000 ) N ;
    - BUMP_15_1 DUMMY_BUMP + FIXED ( 5220000 750000 ) N ;
    - BUMP_15_10 DUMMY_BUMP + FIXED ( 5220000 3630000 ) N ;
    - BUMP_15_11 DUMMY_BUMP + FIXED ( 5220000 3950000 ) N ;
    - BUMP_15_12 DUMMY_BUMP + FIXED ( 5220000 4270000 ) N ;
    - BUMP_15_13 DUMMY_BUMP + FIXED ( 5220000 4590000 ) N ;
    - BUMP_15_14 DUMMY_BUMP + FIXED ( 5220000 4910000 ) N ;
    - BUMP_15_15 DUMMY_BUMP + FIXED ( 5220000 5230000 ) N ;
    - BUMP_15_16 DUMMY_BUMP + FIXED ( 5220000 5550000 ) N ;
    - BUMP_15_2 DUMMY_BUMP + FIXED ( 5220000 1070000 ) N ;
    - BUMP_15_3 DUMMY_BUMP + FIXED ( 5220000 1390000 ) N ;
    - BUMP_15_4 DUMMY_BUMP + FIXED ( 5220000 1710000 ) N ;
    - BUMP_15_5 DUMMY_BUMP + FIXED ( 5220000 2030000 ) N ;
    - BUMP_15_6 DUMMY_BUMP + FIXED ( 5220000 2350000 ) N ;
    - BUMP_15_7 DUMMY_BUMP + FIXED ( 5220000 2670000 ) N ;
    - BUMP_15_8 DUMMY_BUMP + FIXED ( 5220000 2990000 ) N ;
    - BUMP_15_9 DUMMY_BUMP + FIXED ( 5220000 3310000 ) N ;
    - BUMP_16_0 DUMMY_BUMP + FIXED ( 5540000 430000 ) N ;
    - BUMP_16_1 DUMMY_BUMP + FIXED ( 5540000 750000 ) N ;
    - BUMP_16_10 DUMMY_BUMP + FIXED ( 5540000 3630000 ) N ;
    - BUMP_16_11 DUMMY_BUMP + FIXED ( 5540000 3950000 ) N ;
    - BUMP_16_12 DUMMY_BUMP + FIXED ( 5540000 4270000 ) N ;
    - BUMP_16_13 DUMMY_BUMP + FIXED ( 5540000 4590000 ) N ;
    - BUMP_16_14 DUMMY_BUMP + FIXED ( 5540000 4910000 ) N ;
    - BUMP_16_15 DUMMY_BUMP + FIXED ( 5540000 5230000 ) N ;
    - BUMP_16_16 DUMMY_BUMP + FIXED ( 5540000 5550000 ) N ;
    - BUMP_16_2 DUMMY_BUMP + FIXED ( 5540000 1070000 ) N ;
    - BUMP_16_3 DUMMY_BUMP + FIXED ( 5540000 1390000 ) N ;
    - BUMP_16_4 DUMMY_BUMP + FIXED ( 5540000 1710000 ) N ;
    - BUMP_16_5 DUMMY_BUMP + FIXED ( 5540000 2030000 ) N ;
    - BUMP_16_6 DUMMY_BUMP + FIXED ( 5540000 2350000 ) N ;
    - BUMP_16_7 DUMMY_BUMP + FIXED ( 5540000 2670000 ) N ;
    - BUMP_16_8 DUMMY_BUMP + FIXED ( 5540000 2990000 ) N ;
    - BUMP_16_9 DUMMY_BUMP + FIXED ( 5540000 3310000 ) N ;
    - BUMP_1_0 DUMMY_BUMP + FIXED ( 740000 430000 ) N ;
    - BUMP_1_1 DUMMY_BUMP + FIXED ( 740000 750000 ) N ;
    - BUMP_1_10 DUMMY_BUMP + FIXED ( 740000 3630000 ) N ;
    - BUMP_1_11 DUMMY_BUMP + FIXED ( 740000 3950000 ) N ;
    - BUMP_1_12 DUMMY_BUMP + FIXED ( 740000 4270000 ) N ;
    - BUMP_1_13 DUMMY_BUMP + FIXED ( 740000 4590000 ) N ;
    - BUMP_1_14 DUMMY_BUMP + FIXED ( 740000 4910000 ) N ;
    - BUMP_1_15 DUMMY_BUMP + FIXED ( 740000 5230000 ) N ;
    - BUMP_1_16 DUMMY_BUMP + FIXED ( 740000 5550000 ) N ;
    - BUMP_1_2 DUMMY_BUMP + FIXED ( 740000 1070000 ) N ;
    - BUMP_1_3 DUMMY_BUMP + FIXED ( 740000 1390000 ) N ;
    - BUMP_1_4 DUMMY_BUMP + FIXED ( 740000 1710000 ) N ;
    - BUMP_1_5 DUMMY_BUMP + FIXED ( 740000 2030000 ) N ;
    - BUMP_1_6 DUMMY_BUMP + FIXED ( 740000 2350000 ) N ;
    - BUMP_1_7 DUMMY_BUMP + FIXED ( 740000 2670000 ) N ;
    - BUMP_1_8 DUMMY_BUMP + FIXED ( 740000 2990000 ) N ;
    - BUMP_1_9 DUMMY_BUMP + FIXED ( 740000 3310000 ) N ;
    - BUMP_2_0 DUMMY_BUMP + FIXED ( 1060000 430000 ) N ;
    - BUMP_2_1 DUMMY_BUMP + FIXED ( 1060000 750000 ) N ;
    - BUMP_2_10 DUMMY_BUMP + FIXED ( 1060000 3630000 ) N ;
    - BUMP_2_11 DUMMY_BUMP + FIXED ( 1060000 3950000 ) N ;
    - BUMP_2_12 DUMMY_BUMP + FIXED ( 1060000 4270000 ) N ;
    - BUMP_2_13 DUMMY_BUMP + FIXED ( 1060000 4590000 ) N ;
    - BUMP_2_14 DUMMY_BUMP + FIXED ( 1060000 4910000 ) N ;
    - BUMP_2_15 DUMMY_BUMP + FIXED ( 1060000 5230000 ) N ;
    - BUMP_2_16 DUMMY_BUMP + FIXED ( 1060000 5550000 ) N ;
    - BUMP_2_2 DUMMY_BUMP + FIXED ( 1060000 1070000 ) N ;
    - BUMP_2_3 DUMMY_BUMP + FIXED ( 1060000 1390000 ) N ;
    - BUMP_2_4 DUMMY_BUMP + FIXED ( 1060000 1710000 ) N ;
    - BUMP_2_5 DUMMY_BUMP + FIXED ( 1060000 2030000 ) N ;
    - BUMP_2_6 DUMMY_BUMP + FIXED ( 1060000 2350000 ) N ;
    - BUMP_2_7 DUMMY_BUMP + FIXED ( 1060000 2670000 ) N ;
    - BUMP_2_8 DUMMY_BUMP + FIXED ( 1060000 2990000 ) N ;
    - BUMP_2_9 DUMMY_BUMP + FIXED ( 1060000 3310000 ) N ;
    - BUMP_3_0 DUMMY_BUMP + FIXED ( 1380000 430000 ) N ;
    - BUMP_3_1 DUMMY_BUMP + FIXED ( 1380000 750000 ) N ;
    - BUMP_3_10 DUMMY_BUMP + FIXED ( 1380000 3630000 ) N ;
    - BUMP_3_11 DUMMY_BUMP + FIXED ( 1380000 3950000 ) N ;
    - BUMP_3_12 DUMMY_BUMP + FIXED ( 1380000 4270000 ) N ;
    - BUMP_3_13 DUMMY_BUMP + FIXED ( 1380000 4590000 ) N ;
    - BUMP_3_14 DUMMY_BUMP + FIXED ( 1380000 4910000 ) N ;
    - BUMP_3_15 DUMMY_BUMP + FIXED ( 1380000 5230000 ) N ;
    - BUMP_3_16 DUMMY_BUMP + FIXED ( 1380000 5550000 ) N ;
    - BUMP_3_2 DUMMY_BUMP + FIXED ( 1380000 1070000 ) N ;
    - BUMP_3_3 DUMMY_BUMP + FIXED ( 1380000 1390000 ) N ;
    - BUMP_3_4 DUMMY_BUMP + FIXED ( 1380000 1710000 ) N ;
    - BUMP_3_5 DUMMY_BUMP + FIXED ( 1380000 2030000 ) N ;
    - BUMP_3_6 DUMMY_BUMP + FIXED ( 1380000 2350000 ) N ;
    - BUMP_3_7 DUMMY_BUMP + FIXED ( 1380000 2670000 ) N ;
    - BUMP_3_8 DUMMY_BUMP + FIXED ( 1380000 2990000 ) N ;
    - BUMP_3_9 DUMMY_BUMP + FIXED ( 1380000 3310000 ) N ;
    - BUMP_4_0 DUMMY_BUMP + FIXED ( 1700000 430000 ) N ;
    - BUMP_4_1 DUMMY_BUMP + FIXED ( 1700000 750000 ) N ;
    - BUMP_4_10 DUMMY_BUMP + FIXED ( 1700000 3630000 ) N ;
    - BUMP_4_11 DUMMY_BUMP + FIXED ( 1700000 3950000 ) N ;
    - BUMP_4_12 DUMMY_BUMP + FIXED ( 1700000 4270000 ) N ;
    - BUMP_4_13 DUMMY_BUMP + FIXED ( 1700000 4590000 ) N ;
    - BUMP_4_14 DUMMY_BUMP + FIXED ( 1700000 4910000 ) N ;
    - BUMP_4_15 DUMMY_BUMP + FIXED ( 1700000 5230000 ) N ;
    - BUMP_4_16 DUMMY_BUMP + FIXED ( 1700000 5550000 ) N ;
    - BUMP_4_2 DUMMY_BUMP + FIXED ( 1700000 1070000 ) N ;
    - BUMP_4_3 DUMMY_BUMP + FIXED ( 1700000 1390000 ) N ;
    - BUMP_4_4 DUMMY_BUMP + FIXED ( 1700000 1710000 ) N ;
    - BUMP_4_5 DUMMY_BUMP + FIXED ( 1700000 2030000 ) N ;
    - BUMP_4_6 DUMMY_BUMP + FIXED ( 1700000 2350000 ) N ;
    - BUMP_4_7 DUMMY_BUMP + FIXED ( 1700000 2670000 ) N ;
    - BUMP_4_8 DUMMY_BUMP + FIXED ( 1700000 2990000 ) N ;
    - BUMP_4_9 DUMMY_BUMP + FIXED ( 1700000 3310000 ) N ;
    - BUMP_5_0 DUMMY_BUMP + FIXED ( 2020000 430000 ) N ;
    - BUMP_5_1 DUMMY_BUMP + FIXED ( 2020000 750000 ) N ;
    - BUMP_5_10 DUMMY_BUMP + FIXED ( 2020000 3630000 ) N ;
    - BUMP_5_11 DUMMY_BUMP + FIXED ( 2020000 3950000 ) N ;
    - BUMP_5_12 DUMMY_BUMP + FIXED ( 2020000 4270000 ) N ;
    - BUMP_5_13 DUMMY_BUMP + FIXED ( 2020000 4590000 ) N ;
    - BUMP_5_14 DUMMY_BUMP + FIXED ( 2020000 4910000 ) N ;
    - BUMP_5_15 DUMMY_BUMP + FIXED ( 2020000 5230000 ) N ;
    - BUMP_5_16 DUMMY_BUMP + FIXED ( 2020000 5550000 ) N ;
    - BUMP_5_2 DUMMY_BUMP + FIXED ( 2020000 1070000 ) N ;
    - BUMP_5_3 DUMMY_BUMP + FIXED ( 2020000 1390000 ) N ;
    - BUMP_5_4 DUMMY_BUMP + FIXED ( 2020000 1710000 ) N ;
    - BUMP_5_5 DUMMY_BUMP + FIXED ( 2020000 2030000 ) N ;
    - BUMP_5_6 DUMMY_BUMP + FIXED ( 2020000 2350000 ) N ;
    - BUMP_5_7 DUMMY_BUMP + FIXED ( 2020000 2670000 ) N ;
    - BUMP_5_9 DUMMY_BUMP + FIXED ( 2020000 3310000 ) N ;
    - BUMP_6_0 DUMMY_BUMP + FIXED ( 2340000 430000 ) N ;
    - BUMP_6_1 DUMMY_BUMP + FIXED ( 2340000 750000 ) N ;
    - BUMP_6_10 DUMMY_BUMP + FIXED ( 2340000 3630000 ) N ;
    - BUMP_6_11 DUMMY_BUMP + FIXED ( 2340000 3950000 ) N ;
    - BUMP_6_12 DUMMY_BUMP + FIXED ( 2340000 4270000 ) N ;
    - BUMP_6_13 DUMMY_BUMP + FIXED ( 2340000 4590000 ) N ;
    - BUMP_6_14 DUMMY_BUMP + FIXED ( 2340000 4910000 ) N ;
    - BUMP_6_15 DUMMY_BUMP + FIXED ( 2340000 5230000 ) N ;
    - BUMP_6_16 DUMMY_BUMP + FIXED ( 2340000 5550000 ) N ;
    - BUMP_6_2 DUMMY_BUMP + FIXED ( 2340000 1070000 ) N ;
    - BUMP_6_3 DUMMY_BUMP + FIXED ( 2340000 1390000 ) N ;
    - BUMP_6_4 DUMMY_BUMP + FIXED ( 2340000 1710000 ) N ;
    - BUMP_6_5 DUMMY_BUMP + FIXED ( 2340000 2030000 ) N ;
    - BUMP_6_6 DUMMY_BUMP + FIXED ( 2340000 2350000 ) N ;
    - BUMP_6_7 DUMMY_BUMP + FIXED ( 2340000 2670000 ) N ;
    - BUMP_6_9 DUMMY_BUMP + FIXED ( 2340000 3310000 ) N ;
    - BUMP_7_0 DUMMY_BUMP + FIXED ( 2660000 430000 ) N ;
    - BUMP_7_1 DUMMY_BUMP + FIXED ( 2660000 750000 ) N ;
    - BUMP_7_10 DUMMY_BUMP + FIXED ( 2660000 3630000 ) N ;
    - BUMP_7_11 DUMMY_BUMP + FIXED ( 2660000 3950000 ) N ;
    - BUMP_7_12 DUMMY_BUMP + FIXED ( 2660000 4270000 ) N ;
    - BUMP_7_13 DUMMY_BUMP + FIXED ( 2660000 4590000 ) N ;
    - BUMP_7_14 DUMMY_BUMP + FIXED ( 2660000 4910000 ) N ;
    - BUMP_7_15 DUMMY_BUMP + FIXED ( 2660000 5230000 ) N ;
    - BUMP_7_16 DUMMY_BUMP + FIXED ( 2660000 5550000 ) N ;
    - BUMP_7_2 DUMMY_BUMP + FIXED ( 2660000 1070000 ) N ;
    - BUMP_7_3 DUMMY_BUMP + FIXED ( 2660000 1390000 ) N ;
    - BUMP_7_4 DUMMY_BUMP + FIXED ( 2660000 1710000 ) N ;
    - BUMP_7_5 DUMMY_BUMP + FIXED ( 2660000 2030000 ) N ;
    - BUMP_7_6 DUMMY_BUMP + FIXED ( 2660000 2350000 ) N ;
    - BUMP_7_7 DUMMY_BUMP + FIXED ( 2660000 2670000 ) N ;
    - BUMP_7_9 DUMMY_BUMP + FIXED ( 2660000 3310000 ) N ;
    - BUMP_8_0 DUMMY_BUMP + FIXED ( 2980000 430000 ) N ;
    - BUMP_8_1 DUMMY_BUMP + FIXED ( 2980000 750000 ) N ;
    - BUMP_8_12 DUMMY_BUMP + FIXED ( 2980000 4270000 ) N ;
    - BUMP_8_13 DUMMY_BUMP + FIXED ( 2980000 4590000 ) N ;
    - BUMP_8_14 DUMMY_BUMP + FIXED ( 2980000 4910000 ) N ;
    - BUMP_8_15 DUMMY_BUMP + FIXED ( 2980000 5230000 ) N ;
    - BUMP_8_16 DUMMY_BUMP + FIXED ( 2980000 5550000 ) N ;
    - BUMP_8_2 DUMMY_BUMP + FIXED ( 2980000 1070000 ) N ;
    - BUMP_8_3 DUMMY_BUMP + FIXED ( 2980000 1390000 ) N ;
    - BUMP_8_4 DUMMY_BUMP + FIXED ( 2980000 1710000 ) N ;
    - BUMP_9_0 DUMMY_BUMP + FIXED ( 3300000 430000 ) N ;
    - BUMP_9_1 DUMMY_BUMP + FIXED ( 3300000 750000 ) N ;
    - BUMP_9_10 DUMMY_BUMP + FIXED ( 3300000 3630000 ) N ;
    - BUMP_9_11 DUMMY_BUMP + FIXED ( 3300000 3950000 ) N ;
    - BUMP_9_12 DUMMY_BUMP + FIXED ( 3300000 4270000 ) N ;
    - BUMP_9_13 DUMMY_BUMP + FIXED ( 3300000 4590000 ) N ;
    - BUMP_9_14 DUMMY_BUMP + FIXED ( 3300000 4910000 ) N ;
    - BUMP_9_15 DUMMY_BUMP + FIXED ( 3300000 5230000 ) N ;
    - BUMP_9_16 DUMMY_BUMP + FIXED ( 3300000 5550000 ) N ;
    - BUMP_9_2 DUMMY_BUMP + FIXED ( 3300000 1070000 ) N ;
    - BUMP_9_3 DUMMY_BUMP + FIXED ( 3300000 1390000 ) N ;
    - BUMP_9_4 DUMMY_BUMP + FIXED ( 3300000 1710000 ) N ;
    - BUMP_9_5 DUMMY_BUMP + FIXED ( 3300000 2030000 ) N ;
    - BUMP_9_6 DUMMY_BUMP + FIXED ( 3300000 2350000 ) N ;
    - BUMP_9_7 DUMMY_BUMP + FIXED ( 3300000 2670000 ) N ;
    - BUMP_9_9 DUMMY_BUMP + FIXED ( 3300000 3310000 ) N ;
    - u_bsg_tag_clk_i PADCELL_SIG_H + FIXED ( 5690000 2986000 ) W ;
    - u_bsg_tag_clk_o PADCELL_SIG_H + FIXED ( 30000 3826000 ) FW ;
    - u_bsg_tag_data_i PADCELL_SIG_H + FIXED ( 5690000 3186000 ) W ;
    - u_bsg_tag_data_o PADCELL_SIG_H + FIXED ( 30000 3626000 ) FW ;
    - u_bsg_tag_en_i PADCELL_SIG_H + FIXED ( 5690000 3306000 ) W ;
    - u_ci2_0_o PADCELL_SIG_V + FIXED ( 3940000 5690000 ) FS ;
    - u_ci2_1_o PADCELL_SIG_V + FIXED ( 3990000 5690000 ) FS ;
    - u_ci2_2_o PADCELL_SIG_V + FIXED ( 4206000 5690000 ) FS ;
    - u_ci2_3_o PADCELL_SIG_V + FIXED ( 4256000 5690000 ) FS ;
    - u_ci2_4_o PADCELL_SIG_V + FIXED ( 4306000 5690000 ) FS ;
    - u_ci2_5_o PADCELL_SIG_V + FIXED ( 4920000 5690000 ) FS ;
    - u_ci2_6_o PADCELL_SIG_V + FIXED ( 5240000 5690000 ) FS ;
    - u_ci2_7_o PADCELL_SIG_V + FIXED ( 5690000 5250000 ) W ;
    - u_ci2_8_o PADCELL_SIG_V + FIXED ( 5690000 4906000 ) W ;
    - u_ci2_clk_o PADCELL_SIG_V + FIXED ( 4356000 5690000 ) FS ;
    - u_ci2_tkn_i PADCELL_SIG_V + FIXED ( 4576000 5690000 ) FS ;
    - u_ci2_v_o PADCELL_SIG_V + FIXED ( 4626000 5690000 ) FS ;
    - u_ci_0_i PADCELL_SIG_H + FIXED ( 5690000 4956000 ) W ;
    - u_ci_1_i PADCELL_SIG_H + FIXED ( 5690000 4610000 ) W ;
    - u_ci_2_i PADCELL_SIG_H + FIXED ( 5690000 4266000 ) W ;
    - u_ci_3_i PADCELL_SIG_H + FIXED ( 5690000 4316000 ) W ;
    - u_ci_4_i PADCELL_SIG_H + FIXED ( 5690000 4120000 ) W ;
    - u_ci_5_i PADCELL_SIG_H + FIXED ( 5690000 3656000 ) W ;
    - u_ci_6_i PADCELL_SIG_H + FIXED ( 5690000 3706000 ) W ;
    - u_ci_7_i PADCELL_SIG_H + FIXED ( 5690000 3506000 ) W ;
    - u_ci_8_i PADCELL_SIG_H + FIXED ( 5690000 3356000 ) W ;
    - u_ci_clk_i PADCELL_SIG_H + FIXED ( 5690000 4170000 ) W ;
    - u_ci_tkn_o PADCELL_SIG_H + FIXED ( 5690000 3970000 ) W ;
    - u_ci_v_i PADCELL_SIG_H + FIXED ( 5690000 3756000 ) W ;
    - u_clk_A_i PADCELL_SIG_V + FIXED ( 2686000 5690000 ) FS ;
    - u_clk_B_i PADCELL_SIG_V + FIXED ( 3000000 5690000 ) FS ;
    - u_clk_C_i PADCELL_SIG_V + FIXED ( 3100000 5690000 ) FS ;
    - u_clk_async_reset_i PADCELL_SIG_V + FIXED ( 3320000 5690000 ) FS ;
    - u_clk_o PADCELL_SIG_V + FIXED ( 3200000 5690000 ) FS ;
    - u_co2_0_o PADCELL_SIG_H + FIXED ( 30000 3976000 ) FW ;
    - u_co2_1_o PADCELL_SIG_H + FIXED ( 30000 4026000 ) FW ;
    - u_co2_2_o PADCELL_SIG_H + FIXED ( 30000 4076000 ) FW ;
    - u_co2_3_o PADCELL_SIG_H + FIXED ( 30000 4290000 ) FW ;
    - u_co2_4_o PADCELL_SIG_H + FIXED ( 30000 4440000 ) FW ;
    - u_co2_5_o PADCELL_SIG_H + FIXED ( 30000 4930000 ) FW ;
    - u_co2_6_o PADCELL_SIG_H + FIXED ( 30000 5226000 ) FW ;
    - u_co2_7_o PADCELL_SIG_H + FIXED ( 30000 5276000 ) FW ;
    - u_co2_8_o PADCELL_SIG_H + FIXED ( 30000 5570000 ) FW ;
    - u_co2_clk_o PADCELL_SIG_H + FIXED ( 30000 4490000 ) FW ;
    - u_co2_tkn_i PADCELL_SIG_H + FIXED ( 30000 4586000 ) FW ;
    - u_co2_v_o PADCELL_SIG_H + FIXED ( 30000 4636000 ) FW ;
    - u_co_0_i PADCELL_SIG_V + FIXED ( 1080000 5690000 ) FS ;
    - u_co_1_i PADCELL_SIG_V + FIXED ( 1376000 5690000 ) FS ;
    - u_co_2_i PADCELL_SIG_V + FIXED ( 1426000 5690000 ) FS ;
    - u_co_3_i PADCELL_SIG_V + FIXED ( 1720000 5690000 ) FS ;
    - u_co_4_i PADCELL_SIG_V + FIXED ( 1966000 5690000 ) FS ;
    - u_co_5_i PADCELL_SIG_V + FIXED ( 2286000 5690000 ) FS ;
    - u_co_6_i PADCELL_SIG_V + FIXED ( 2336000 5690000 ) FS ;
    - u_co_7_i PADCELL_SIG_V + FIXED ( 2386000 5690000 ) FS ;
    - u_co_8_i PADCELL_SIG_V + FIXED ( 2436000 5690000 ) FS ;
    - u_co_clk_i PADCELL_SIG_V + FIXED ( 2016000 5690000 ) FS ;
    - u_co_tkn_o PADCELL_SIG_V + FIXED ( 2066000 5690000 ) FS ;
    - u_co_v_i PADCELL_SIG_V + FIXED ( 2116000 5690000 ) FS ;
    - u_core_async_reset_i PADCELL_SIG_V + FIXED ( 4040000 5690000 ) FS ;
    - u_ddr_addr_0_o PADCELL_SIG_V + FIXED ( 3320000 30000 ) N ;
    - u_ddr_addr_10_o PADCELL_SIG_V + FIXED ( 2190000 30000 ) N ;
    - u_ddr_addr_11_o PADCELL_SIG_V + FIXED ( 2240000 30000 ) N ;
    - u_ddr_addr_12_o PADCELL_SIG_V + FIXED ( 2040000 30000 ) N ;
    - u_ddr_addr_13_o PADCELL_SIG_V + FIXED ( 1670000 30000 ) N ;
    - u_ddr_addr_14_o PADCELL_SIG_V + FIXED ( 1720000 30000 ) N ;
    - u_ddr_addr_15_o PADCELL_SIG_V + FIXED ( 1770000 30000 ) N ;
    - u_ddr_addr_1_o PADCELL_SIG_V + FIXED ( 2950000 30000 ) N ;
    - u_ddr_addr_2_o PADCELL_SIG_V + FIXED ( 3000000 30000 ) N ;
    - u_ddr_addr_3_o PADCELL_SIG_V + FIXED ( 3050000 30000 ) N ;
    - u_ddr_addr_4_o PADCELL_SIG_V + FIXED ( 2606000 30000 ) N ;
    - u_ddr_addr_5_o PADCELL_SIG_V + FIXED ( 2656000 30000 ) N ;
    - u_ddr_addr_6_o PADCELL_SIG_V + FIXED ( 2706000 30000 ) N ;
    - u_ddr_addr_7_o PADCELL_SIG_V + FIXED ( 2756000 30000 ) N ;
    - u_ddr_addr_8_o PADCELL_SIG_V + FIXED ( 2390000 30000 ) N ;
    - u_ddr_addr_9_o PADCELL_SIG_V + FIXED ( 2440000 30000 ) N ;
    - u_ddr_ba_0_o PADCELL_SIG_V + FIXED ( 1350000 30000 ) N ;
    - u_ddr_ba_1_o PADCELL_SIG_V + FIXED ( 1400000 30000 ) N ;
    - u_ddr_ba_2_o PADCELL_SIG_V + FIXED ( 1450000 30000 ) N ;
    - u_ddr_cas_n_o PADCELL_SIG_V + FIXED ( 3566000 30000 ) N ;
    - u_ddr_ck_n_o PADCELL_SIG_V + FIXED ( 3886000 30000 ) N ;
    - u_ddr_ck_p_o PADCELL_SIG_V + FIXED ( 4550000 30000 ) N ;
    - u_ddr_cke_o PADCELL_SIG_V + FIXED ( 3936000 30000 ) N ;
    - u_ddr_cs_n_o PADCELL_SIG_V + FIXED ( 3986000 30000 ) N ;
    - u_ddr_dm_0_o PADCELL_SIG_H + FIXED ( 30000 2666000 ) FW ;
    - u_ddr_dm_1_o PADCELL_SIG_V + FIXED ( 440000 30000 ) N ;
    - u_ddr_dm_2_o PADCELL_SIG_V + FIXED ( 4920000 30000 ) N ;
    - u_ddr_dm_3_o PADCELL_SIG_H + FIXED ( 5690000 3036000 ) W ;
    - u_ddr_dq_0_io PADCELL_SIG_H + FIXED ( 30000 2866000 ) FW ;
    - u_ddr_dq_10_io PADCELL_SIG_H + FIXED ( 30000 1680000 ) FW ;
    - u_ddr_dq_11_io PADCELL_SIG_H + FIXED ( 30000 2026000 ) FW ;
    - u_ddr_dq_12_io PADCELL_SIG_H + FIXED ( 30000 2076000 ) FW ;
    - u_ddr_dq_13_io PADCELL_SIG_H + FIXED ( 30000 2226000 ) FW ;
    - u_ddr_dq_14_io PADCELL_SIG_H + FIXED ( 30000 2320000 ) FW ;
    - u_ddr_dq_15_io PADCELL_SIG_H + FIXED ( 30000 2370000 ) FW ;
    - u_ddr_dq_16_io PADCELL_SIG_H + FIXED ( 5690000 1706000 ) W ;
    - u_ddr_dq_17_io PADCELL_SIG_H + FIXED ( 5690000 1756000 ) W ;
    - u_ddr_dq_18_io PADCELL_SIG_H + FIXED ( 5690000 1386000 ) W ;
    - u_ddr_dq_19_io PADCELL_SIG_H + FIXED ( 5690000 1436000 ) W ;
    - u_ddr_dq_1_io PADCELL_SIG_H + FIXED ( 30000 3010000 ) FW ;
    - u_ddr_dq_20_io PADCELL_SIG_H + FIXED ( 5690000 1090000 ) W ;
    - u_ddr_dq_21_io PADCELL_SIG_H + FIXED ( 5690000 746000 ) W ;
    - u_ddr_dq_22_io PADCELL_SIG_H + FIXED ( 5690000 796000 ) W ;
    - u_ddr_dq_23_io PADCELL_SIG_H + FIXED ( 5690000 450000 ) W ;
    - u_ddr_dq_24_io PADCELL_SIG_H + FIXED ( 5690000 2690000 ) W ;
    - u_ddr_dq_25_io PADCELL_SIG_H + FIXED ( 5690000 2520000 ) W ;
    - u_ddr_dq_26_io PADCELL_SIG_H + FIXED ( 5690000 2570000 ) W ;
    - u_ddr_dq_27_io PADCELL_SIG_H + FIXED ( 5690000 2370000 ) W ;
    - u_ddr_dq_28_io PADCELL_SIG_H + FIXED ( 5690000 2000000 ) W ;
    - u_ddr_dq_29_io PADCELL_SIG_H + FIXED ( 5690000 2050000 ) W ;
    - u_ddr_dq_2_io PADCELL_SIG_H + FIXED ( 30000 3160000 ) FW ;
    - u_ddr_dq_30_io PADCELL_SIG_H + FIXED ( 5690000 2100000 ) W ;
    - u_ddr_dq_31_io PADCELL_SIG_H + FIXED ( 5690000 1906000 ) W ;
    - u_ddr_dq_3_io PADCELL_SIG_H + FIXED ( 30000 3210000 ) FW ;
    - u_ddr_dq_4_io PADCELL_SIG_H + FIXED ( 30000 3306000 ) FW ;
    - u_ddr_dq_5_io PADCELL_SIG_H + FIXED ( 30000 3356000 ) FW ;
    - u_ddr_dq_6_io PADCELL_SIG_H + FIXED ( 30000 3506000 ) FW ;
    - u_ddr_dq_7_io PADCELL_SIG_H + FIXED ( 30000 3676000 ) FW ;
    - u_ddr_dq_8_io PADCELL_SIG_H + FIXED ( 30000 1730000 ) FW ;
    - u_ddr_dq_9_io PADCELL_SIG_H + FIXED ( 30000 1780000 ) FW ;
    - u_ddr_dqs_n_0_io PADCELL_SIG_H + FIXED ( 30000 2716000 ) FW ;
    - u_ddr_dqs_n_1_io PADCELL_SIG_V + FIXED ( 760000 30000 ) N ;
    - u_ddr_dqs_n_2_io PADCELL_SIG_V + FIXED ( 4600000 30000 ) N ;
    - u_ddr_dqs_n_3_io PADCELL_SIG_H + FIXED ( 5690000 2840000 ) W ;
    - u_ddr_dqs_p_0_io PADCELL_SIG_H + FIXED ( 30000 2420000 ) FW ;
    - u_ddr_dqs_p_1_io PADCELL_SIG_V + FIXED ( 1080000 30000 ) N ;
    - u_ddr_dqs_p_2_io PADCELL_SIG_V + FIXED ( 4650000 30000 ) N ;
    - u_ddr_dqs_p_3_io PADCELL_SIG_H + FIXED ( 5690000 2890000 ) W ;
    - u_ddr_odt_o PADCELL_SIG_V + FIXED ( 3616000 30000 ) N ;
    - u_ddr_ras_n_o PADCELL_SIG_V + FIXED ( 4036000 30000 ) N ;
    - u_ddr_reset_n_o PADCELL_SIG_V + FIXED ( 3666000 30000 ) N ;
    - u_ddr_we_n_o PADCELL_SIG_V + FIXED ( 3716000 30000 ) N ;
    - u_misc_o PADCELL_SIG_V + FIXED ( 3420000 5690000 ) FS ;
    - u_sel_0_i PADCELL_SIG_V + FIXED ( 3470000 5690000 ) FS ;
    - u_sel_1_i PADCELL_SIG_V + FIXED ( 3640000 5690000 ) FS ;
    - u_sel_2_i PADCELL_SIG_V + FIXED ( 3790000 5690000 ) FS ;
    - u_v18_1 PADCELL_VDDIO_V + FIXED ( 1550000 30000 ) N ;
    - u_v18_10 PADCELL_VDDIO_H + FIXED ( 5690000 1856000 ) W ;
    - u_v18_11 PADCELL_VDDIO_H + FIXED ( 5690000 2200000 ) W ;
    - u_v18_12 PADCELL_VDDIO_H + FIXED ( 5690000 2790000 ) W ;
    - u_v18_13 PADCELL_VDDIO_H + FIXED ( 5690000 3136000 ) W ;
    - u_v18_14 PADCELL_VDDIO_H + FIXED ( 5690000 3606000 ) W ;
    - u_v18_15 PADCELL_VDDIO_H + FIXED ( 5690000 4070000 ) W ;
    - u_v18_16 PADCELL_VDDIO_H + FIXED ( 5690000 4416000 ) W ;
    - u_v18_17 PADCELL_VDDIO_V + FIXED ( 5290000 5690000 ) FS ;
    - u_v18_18 PADCELL_VDDIO_V + FIXED ( 4406000 5690000 ) FS ;
    - u_v18_19 PADCELL_VDDIO_V + FIXED ( 4090000 5690000 ) FS ;
    - u_v18_2 PADCELL_VDDIO_V + FIXED ( 2140000 30000 ) N ;
    - u_v18_20 PADCELL_VDDIO_V + FIXED ( 3740000 5690000 ) FS ;
    - u_v18_21 PADCELL_VDDIO_V + FIXED ( 3050000 5690000 ) FS ;
    - u_v18_22 PADCELL_VDDIO_V + FIXED ( 2486000 5690000 ) FS ;
    - u_v18_23 PADCELL_VDDIO_V + FIXED ( 2166000 5690000 ) FS ;
    - u_v18_24 PADCELL_VDDIO_V + FIXED ( 1770000 5690000 ) FS ;
    - u_v18_25 PADCELL_VDDIO_H + FIXED ( 310000 5690000 ) FS ;
    - u_v18_26 PADCELL_VDDIO_H + FIXED ( 30000 4686000 ) FW ;
    - u_v18_27 PADCELL_VDDIO_H + FIXED ( 30000 4340000 ) FW ;
    - u_v18_28 PADCELL_VDDIO_H + FIXED ( 30000 3876000 ) FW ;
    - u_v18_29 PADCELL_VDDIO_H + FIXED ( 30000 3406000 ) FW ;
    - u_v18_3 PADCELL_VDDIO_V + FIXED ( 2540000 30000 ) N ;
    - u_v18_30 PADCELL_VDDIO_H + FIXED ( 30000 3060000 ) FW ;
    - u_v18_31 PADCELL_VDDIO_H + FIXED ( 30000 2470000 ) FW ;
    - u_v18_32 PADCELL_VDDIO_H + FIXED ( 30000 2126000 ) FW ;
    - u_v18_4 PADCELL_VDDIO_V + FIXED ( 2856000 30000 ) N ;
    - u_v18_5 PADCELL_VDDIO_V + FIXED ( 3420000 30000 ) N ;
    - u_v18_6 PADCELL_VDDIO_V + FIXED ( 3816000 30000 ) N ;
    - u_v18_7 PADCELL_VDDIO_V + FIXED ( 4136000 30000 ) N ;
    - u_v18_8 PADCELL_VDDIO_V + FIXED ( 5020000 30000 ) N ;
    - u_v18_9 PADCELL_VDDIO_H + FIXED ( 5690000 1190000 ) W ;
    - u_vdd_1 PADCELL_VDD_V + FIXED ( 2290000 30000 ) N ;
    - u_vdd_10 PADCELL_VDD_H + FIXED ( 2636000 5690000 ) FS ;
    - u_vdd_11 PADCELL_VDD_H + FIXED ( 1526000 5690000 ) FS ;
    - u_vdd_12 PADCELL_VDD_H + FIXED ( 30000 4836000 ) FW ;
    - u_vdd_13 PADCELL_VDD_H + FIXED ( 30000 3776000 ) FW ;
    - u_vdd_14 PADCELL_VDD_H + FIXED ( 30000 2816000 ) FW ;
    - u_vdd_15 PADCELL_VDD_H + FIXED ( 30000 360000 ) FW ;
    - u_vdd_16 PADCELL_VDD_H ;
    - u_vdd_17 PADCELL_VDD_V ;
    - u_vdd_18 PADCELL_VDD_V ;
    - u_vdd_19 PADCELL_VDD_V ;
    - u_vdd_2 PADCELL_VDD_V + FIXED ( 3100000 30000 ) N ;
    - u_vdd_20 PADCELL_VDD_V ;
    - u_vdd_21 PADCELL_VDD_V ;
    - u_vdd_22 PADCELL_VDD_V ;
    - u_vdd_23 PADCELL_VDD_V ;
    - u_vdd_24 PADCELL_VDD_V ;
    - u_vdd_25 PADCELL_VDD_H ;
    - u_vdd_26 PADCELL_VDD_H ;
    - u_vdd_27 PADCELL_VDD_H ;
    - u_vdd_28 PADCELL_VDD_H ;
    - u_vdd_29 PADCELL_VDD_H ;
    - u_vdd_3 PADCELL_VDD_V + FIXED ( 4186000 30000 ) N ;
    - u_vdd_30 PADCELL_VDD_H ;
    - u_vdd_31 PADCELL_VDD_H ;
    - u_vdd_32 PADCELL_VDD_H ;
    - u_vdd_4 PADCELL_VDD_V + FIXED ( 5690000 846000 ) W ;
    - u_vdd_5 PADCELL_VDD_V + FIXED ( 5690000 2420000 ) W ;
    - u_vdd_6 PADCELL_VDD_V + FIXED ( 5690000 3406000 ) W ;
    - u_vdd_7 PADCELL_VDD_V + FIXED ( 5690000 4660000 ) W ;
    - u_vdd_8 PADCELL_VDD_H + FIXED ( 4726000 5690000 ) FS ;
    - u_vdd_9 PADCELL_VDD_H + FIXED ( 3890000 5690000 ) FS ;
    - u_vdd_pll PADCELL_VDD_V + FIXED ( 3250000 5690000 ) FS ;
    - u_vss_0 PADCELL_VSS_V + FIXED ( 1130000 30000 ) N ;
    - u_vss_1 PADCELL_VSS_V + FIXED ( 2340000 30000 ) N ;
    - u_vss_10 PADCELL_VSS_H + FIXED ( 2586000 5690000 ) FS ;
    - u_vss_11 PADCELL_VSS_H + FIXED ( 1476000 5690000 ) FS ;
    - u_vss_12 PADCELL_VSS_H + FIXED ( 30000 4786000 ) FW ;
    - u_vss_13 PADCELL_VSS_H + FIXED ( 30000 3726000 ) FW ;
    - u_vss_14 PADCELL_VSS_H + FIXED ( 30000 2766000 ) FW ;
    - u_vss_15 PADCELL_VSS_H + FIXED ( 30000 310000 ) FW ;
    - u_vss_16 PADCELL_VSS_H ;
    - u_vss_17 PADCELL_VSS_V ;
    - u_vss_18 PADCELL_VSS_V ;
    - u_vss_19 PADCELL_VSS_V ;
    - u_vss_2 PADCELL_VSS_V + FIXED ( 3150000 30000 ) N ;
    - u_vss_20 PADCELL_VSS_V ;
    - u_vss_21 PADCELL_VSS_V ;
    - u_vss_22 PADCELL_VSS_V ;
    - u_vss_23 PADCELL_VSS_V ;
    - u_vss_24 PADCELL_VSS_V ;
    - u_vss_25 PADCELL_VSS_H ;
    - u_vss_26 PADCELL_VSS_H ;
    - u_vss_27 PADCELL_VSS_H ;
    - u_vss_28 PADCELL_VSS_H ;
    - u_vss_29 PADCELL_VSS_H ;
    - u_vss_3 PADCELL_VSS_V + FIXED ( 4236000 30000 ) N ;
    - u_vss_30 PADCELL_VSS_H ;
    - u_vss_31 PADCELL_VSS_H ;
    - u_vss_32 PADCELL_VSS_H ;
    - u_vss_4 PADCELL_VSS_V + FIXED ( 5690000 896000 ) W ;
    - u_vss_5 PADCELL_VSS_V + FIXED ( 5690000 2470000 ) W ;
    - u_vss_6 PADCELL_VSS_V + FIXED ( 5690000 3456000 ) W ;
    - u_vss_7 PADCELL_VSS_V + FIXED ( 5690000 4710000 ) W ;
    - u_vss_8 PADCELL_VSS_H + FIXED ( 4676000 5690000 ) FS ;
    - u_vss_9 PADCELL_VSS_H + FIXED ( 3840000 5690000 ) FS ;
    - u_vss_pll PADCELL_VSS_V + FIXED ( 3370000 5690000 ) FS ;
    - u_vzz_0 PADCELL_VSSIO_V + FIXED ( 810000 30000 ) N ;
    - u_vzz_1 PADCELL_VSSIO_V + FIXED ( 1500000 30000 ) N ;
    - u_vzz_10 PADCELL_VSSIO_H + FIXED ( 5690000 1806000 ) W ;
    - u_vzz_11 PADCELL_VSSIO_H + FIXED ( 5690000 2150000 ) W ;
    - u_vzz_12 PADCELL_VSSIO_H + FIXED ( 5690000 2740000 ) W ;
    - u_vzz_13 PADCELL_VSSIO_H + FIXED ( 5690000 3086000 ) W ;
    - u_vzz_14 PADCELL_VSSIO_H + FIXED ( 5690000 3556000 ) W ;
    - u_vzz_15 PADCELL_VSSIO_H + FIXED ( 5690000 4020000 ) W ;
    - u_vzz_16 PADCELL_VSSIO_H + FIXED ( 5690000 4366000 ) W ;
    - u_vzz_17 PADCELL_VSSIO_V + FIXED ( 5340000 5690000 ) FS ;
    - u_vzz_18 PADCELL_VSSIO_V + FIXED ( 4456000 5690000 ) FS ;
    - u_vzz_19 PADCELL_VSSIO_V + FIXED ( 4140000 5690000 ) FS ;
    - u_vzz_2 PADCELL_VSSIO_V + FIXED ( 2090000 30000 ) N ;
    - u_vzz_20 PADCELL_VSSIO_V + FIXED ( 3690000 5690000 ) FS ;
    - u_vzz_21 PADCELL_VSSIO_V + FIXED ( 3150000 5690000 ) FS ;
    - u_vzz_22 PADCELL_VSSIO_V + FIXED ( 2536000 5690000 ) FS ;
    - u_vzz_23 PADCELL_VSSIO_V + FIXED ( 2216000 5690000 ) FS ;
    - u_vzz_24 PADCELL_VSSIO_V + FIXED ( 1820000 5690000 ) FS ;
    - u_vzz_25 PADCELL_VSSIO_H + FIXED ( 360000 5690000 ) FS ;
    - u_vzz_26 PADCELL_VSSIO_H + FIXED ( 30000 4736000 ) FW ;
    - u_vzz_27 PADCELL_VSSIO_H + FIXED ( 30000 4390000 ) FW ;
    - u_vzz_28 PADCELL_VSSIO_H + FIXED ( 30000 3926000 ) FW ;
    - u_vzz_29 PADCELL_VSSIO_H + FIXED ( 30000 3456000 ) FW ;
    - u_vzz_3 PADCELL_VSSIO_V + FIXED ( 2490000 30000 ) N ;
    - u_vzz_30 PADCELL_VSSIO_H + FIXED ( 30000 3110000 ) FW ;
    - u_vzz_31 PADCELL_VSSIO_H + FIXED ( 30000 2520000 ) FW ;
    - u_vzz_32 PADCELL_VSSIO_H + FIXED ( 30000 2176000 ) FW ;
    - u_vzz_4 PADCELL_VSSIO_V + FIXED ( 2806000 30000 ) N ;
    - u_vzz_5 PADCELL_VSSIO_V + FIXED ( 3370000 30000 ) N ;
    - u_vzz_6 PADCELL_VSSIO_V + FIXED ( 3766000 30000 ) N ;
    - u_vzz_7 PADCELL_VSSIO_V + FIXED ( 4086000 30000 ) N ;
    - u_vzz_8 PADCELL_VSSIO_V + FIXED ( 4970000 30000 ) N ;
    - u_vzz_9 PADCELL_VSSIO_H + FIXED ( 5690000 1140000 ) W ;
END COMPONENTS
PINS 135 ;
    - p_bsg_tag_clk_i + NET p_bsg_tag_clk_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5265000 3035000 ) N ;
    - p_bsg_tag_clk_o + NET p_bsg_tag_clk_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1425000 3675000 ) N ;
    - p_bsg_tag_data_i + NET p_bsg_tag_data_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4305000 3035000 ) N ;
    - p_bsg_tag_data_o + NET p_bsg_tag_data_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1105000 3675000 ) N ;
    - p_bsg_tag_en_i + NET p_bsg_tag_en_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4625000 3355000 ) N ;
    - p_ci2_0_o + NET p_ci2_0_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3985000 5595000 ) N ;
    - p_ci2_1_o + NET p_ci2_1_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3985000 5275000 ) N ;
    - p_ci2_2_o + NET p_ci2_2_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4305000 4955000 ) N ;
    - p_ci2_3_o + NET p_ci2_3_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4305000 5595000 ) N ;
    - p_ci2_4_o + NET p_ci2_4_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4305000 5275000 ) N ;
    - p_ci2_5_o + NET p_ci2_5_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4945000 5275000 ) N ;
    - p_ci2_6_o + NET p_ci2_6_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5265000 5595000 ) N ;
    - p_ci2_7_o + NET p_ci2_7_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5585000 5275000 ) N ;
    - p_ci2_8_o + NET p_ci2_8_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5585000 4955000 ) N ;
    - p_ci2_clk_o + NET p_ci2_clk_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4305000 4635000 ) N ;
    - p_ci2_tkn_i + NET p_ci2_tkn_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4625000 5275000 ) N ;
    - p_ci2_v_o + NET p_ci2_v_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4625000 4635000 ) N ;
    - p_ci_0_i + NET p_ci_0_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5265000 4955000 ) N ;
    - p_ci_1_i + NET p_ci_1_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5265000 4635000 ) N ;
    - p_ci_2_i + NET p_ci_2_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5265000 4315000 ) N ;
    - p_ci_3_i + NET p_ci_3_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4625000 4315000 ) N ;
    - p_ci_4_i + NET p_ci_4_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4305000 3995000 ) N ;
    - p_ci_5_i + NET p_ci_5_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4945000 3675000 ) N ;
    - p_ci_6_i + NET p_ci_6_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5585000 3675000 ) N ;
    - p_ci_7_i + NET p_ci_7_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4305000 3355000 ) N ;
    - p_ci_8_i + NET p_ci_8_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5265000 3355000 ) N ;
    - p_ci_clk_i + NET p_ci_clk_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4945000 3995000 ) N ;
    - p_ci_tkn_o + NET p_ci_tkn_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4625000 3995000 ) N ;
    - p_ci_v_i + NET p_ci_v_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4305000 3675000 ) N ;
    - p_clk_A_i + NET p_clk_A_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2705000 4635000 ) N ;
    - p_clk_B_i + NET p_clk_B_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3025000 4315000 ) N ;
    - p_clk_C_i + NET p_clk_C_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3025000 5595000 ) N ;
    - p_clk_async_reset_i + NET p_clk_async_reset_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3345000 4955000 ) N ;
    - p_clk_o + NET p_clk_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3025000 4635000 ) N ;
    - p_co2_0_o + NET p_co2_0_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 465000 3995000 ) N ;
    - p_co2_1_o + NET p_co2_1_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 785000 3995000 ) N ;
    - p_co2_2_o + NET p_co2_2_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1425000 3995000 ) N ;
    - p_co2_3_o + NET p_co2_3_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1745000 4315000 ) N ;
    - p_co2_4_o + NET p_co2_4_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 785000 4315000 ) N ;
    - p_co2_5_o + NET p_co2_5_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 785000 4955000 ) N ;
    - p_co2_6_o + NET p_co2_6_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 465000 5275000 ) N ;
    - p_co2_7_o + NET p_co2_7_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 785000 5275000 ) N ;
    - p_co2_8_o + NET p_co2_8_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 465000 5595000 ) N ;
    - p_co2_clk_o + NET p_co2_clk_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1425000 4315000 ) N ;
    - p_co2_tkn_i + NET p_co2_tkn_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1105000 4635000 ) N ;
    - p_co2_v_o + NET p_co2_v_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 465000 4635000 ) N ;
    - p_co_0_i + NET p_co_0_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1105000 5275000 ) N ;
    - p_co_1_i + NET p_co_1_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1425000 4955000 ) N ;
    - p_co_2_i + NET p_co_2_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1425000 5595000 ) N ;
    - p_co_3_i + NET p_co_3_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1745000 5595000 ) N ;
    - p_co_4_i + NET p_co_4_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2065000 4315000 ) N ;
    - p_co_5_i + NET p_co_5_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2385000 4955000 ) N ;
    - p_co_6_i + NET p_co_6_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2385000 5595000 ) N ;
    - p_co_7_i + NET p_co_7_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2385000 5275000 ) N ;
    - p_co_8_i + NET p_co_8_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2385000 4635000 ) N ;
    - p_co_clk_i + NET p_co_clk_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2065000 4955000 ) N ;
    - p_co_tkn_o + NET p_co_tkn_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2065000 5595000 ) N ;
    - p_co_v_i + NET p_co_v_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2065000 5275000 ) N ;
    - p_core_async_reset_i + NET p_core_async_reset_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3985000 4955000 ) N ;
    - p_ddr_addr_0_o + NET p_ddr_addr_0_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3345000 475000 ) N ;
    - p_ddr_addr_10_o + NET p_ddr_addr_10_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2065000 1755000 ) N ;
    - p_ddr_addr_11_o + NET p_ddr_addr_11_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2065000 1115000 ) N ;
    - p_ddr_addr_12_o + NET p_ddr_addr_12_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2065000 1435000 ) N ;
    - p_ddr_addr_13_o + NET p_ddr_addr_13_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1745000 1755000 ) N ;
    - p_ddr_addr_14_o + NET p_ddr_addr_14_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1745000 1115000 ) N ;
    - p_ddr_addr_15_o + NET p_ddr_addr_15_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1745000 475000 ) N ;
    - p_ddr_addr_1_o + NET p_ddr_addr_1_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3025000 1755000 ) N ;
    - p_ddr_addr_2_o + NET p_ddr_addr_2_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3025000 1115000 ) N ;
    - p_ddr_addr_3_o + NET p_ddr_addr_3_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3025000 475000 ) N ;
    - p_ddr_addr_4_o + NET p_ddr_addr_4_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2705000 1755000 ) N ;
    - p_ddr_addr_5_o + NET p_ddr_addr_5_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2705000 1115000 ) N ;
    - p_ddr_addr_6_o + NET p_ddr_addr_6_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2705000 475000 ) N ;
    - p_ddr_addr_7_o + NET p_ddr_addr_7_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2705000 795000 ) N ;
    - p_ddr_addr_8_o + NET p_ddr_addr_8_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2385000 1115000 ) N ;
    - p_ddr_addr_9_o + NET p_ddr_addr_9_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 2385000 475000 ) N ;
    - p_ddr_ba_0_o + NET p_ddr_ba_0_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1425000 1115000 ) N ;
    - p_ddr_ba_1_o + NET p_ddr_ba_1_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1425000 475000 ) N ;
    - p_ddr_ba_2_o + NET p_ddr_ba_2_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1425000 795000 ) N ;
    - p_ddr_cas_n_o + NET p_ddr_cas_n_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3665000 1115000 ) N ;
    - p_ddr_ck_n_o + NET p_ddr_ck_n_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3985000 1755000 ) N ;
    - p_ddr_ck_p_o + NET p_ddr_ck_p_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4625000 795000 ) N ;
    - p_ddr_cke_o + NET p_ddr_cke_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3985000 1115000 ) N ;
    - p_ddr_cs_n_o + NET p_ddr_cs_n_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3985000 475000 ) N ;
    - p_ddr_dm_0_o + NET p_ddr_dm_0_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1105000 2715000 ) N ;
    - p_ddr_dm_1_o + NET p_ddr_dm_1_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 465000 475000 ) N ;
    - p_ddr_dm_2_o + NET p_ddr_dm_2_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4945000 795000 ) N ;
    - p_ddr_dm_3_o + NET p_ddr_dm_3_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4625000 3035000 ) N ;
    - p_ddr_dq_0_io + NET p_ddr_dq_0_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1425000 2715000 ) N ;
    - p_ddr_dq_10_io + NET p_ddr_dq_10_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1425000 1755000 ) N ;
    - p_ddr_dq_11_io + NET p_ddr_dq_11_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1745000 2075000 ) N ;
    - p_ddr_dq_12_io + NET p_ddr_dq_12_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1105000 2075000 ) N ;
    - p_ddr_dq_13_io + NET p_ddr_dq_13_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1425000 2075000 ) N ;
    - p_ddr_dq_14_io + NET p_ddr_dq_14_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1745000 2395000 ) N ;
    - p_ddr_dq_15_io + NET p_ddr_dq_15_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1105000 2395000 ) N ;
    - p_ddr_dq_16_io + NET p_ddr_dq_16_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5265000 1755000 ) N ;
    - p_ddr_dq_17_io + NET p_ddr_dq_17_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4625000 1755000 ) N ;
    - p_ddr_dq_18_io + NET p_ddr_dq_18_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4945000 1435000 ) N ;
    - p_ddr_dq_19_io + NET p_ddr_dq_19_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5585000 1435000 ) N ;
    - p_ddr_dq_1_io + NET p_ddr_dq_1_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1745000 3035000 ) N ;
    - p_ddr_dq_20_io + NET p_ddr_dq_20_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4945000 1115000 ) N ;
    - p_ddr_dq_21_io + NET p_ddr_dq_21_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5585000 795000 ) N ;
    - p_ddr_dq_22_io + NET p_ddr_dq_22_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5265000 795000 ) N ;
    - p_ddr_dq_23_io + NET p_ddr_dq_23_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5585000 475000 ) N ;
    - p_ddr_dq_24_io + NET p_ddr_dq_24_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4625000 2715000 ) N ;
    - p_ddr_dq_25_io + NET p_ddr_dq_25_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4305000 2395000 ) N ;
    - p_ddr_dq_26_io + NET p_ddr_dq_26_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4945000 2395000 ) N ;
    - p_ddr_dq_27_io + NET p_ddr_dq_27_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4625000 2395000 ) N ;
    - p_ddr_dq_28_io + NET p_ddr_dq_28_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5585000 2075000 ) N ;
    - p_ddr_dq_29_io + NET p_ddr_dq_29_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 5265000 2075000 ) N ;
    - p_ddr_dq_2_io + NET p_ddr_dq_2_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 785000 3035000 ) N ;
    - p_ddr_dq_30_io + NET p_ddr_dq_30_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4625000 2075000 ) N ;
    - p_ddr_dq_31_io + NET p_ddr_dq_31_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4305000 1755000 ) N ;
    - p_ddr_dq_3_io + NET p_ddr_dq_3_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1425000 3035000 ) N ;
    - p_ddr_dq_4_io + NET p_ddr_dq_4_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1745000 3355000 ) N ;
    - p_ddr_dq_5_io + NET p_ddr_dq_5_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1105000 3355000 ) N ;
    - p_ddr_dq_6_io + NET p_ddr_dq_6_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1425000 3355000 ) N ;
    - p_ddr_dq_7_io + NET p_ddr_dq_7_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1745000 3675000 ) N ;
    - p_ddr_dq_8_io + NET p_ddr_dq_8_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 465000 1755000 ) N ;
    - p_ddr_dq_9_io + NET p_ddr_dq_9_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 785000 1755000 ) N ;
    - p_ddr_dqs_n_0_io + NET p_ddr_dqs_n_0_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1745000 2715000 ) N ;
    - p_ddr_dqs_n_1_io + NET p_ddr_dqs_n_1_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 785000 795000 ) N ;
    - p_ddr_dqs_n_2_io + NET p_ddr_dqs_n_2_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4625000 475000 ) N ;
    - p_ddr_dqs_n_3_io + NET p_ddr_dqs_n_3_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4945000 2715000 ) N ;
    - p_ddr_dqs_p_0_io + NET p_ddr_dqs_p_0_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 465000 2395000 ) N ;
    - p_ddr_dqs_p_1_io + NET p_ddr_dqs_p_1_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 1105000 475000 ) N ;
    - p_ddr_dqs_p_2_io + NET p_ddr_dqs_p_2_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4625000 1115000 ) N ;
    - p_ddr_dqs_p_3_io + NET p_ddr_dqs_p_3_io + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 4305000 2715000 ) N ;
    - p_ddr_odt_o + NET p_ddr_odt_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3665000 1435000 ) N ;
    - p_ddr_ras_n_o + NET p_ddr_ras_n_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3985000 795000 ) N ;
    - p_ddr_reset_n_o + NET p_ddr_reset_n_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3665000 795000 ) N ;
    - p_ddr_we_n_o + NET p_ddr_we_n_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3665000 475000 ) N ;
    - p_misc_o + NET p_misc_o + SPECIAL + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3345000 5275000 ) N ;
    - p_sel_0_i + NET p_sel_0_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3345000 4635000 ) N ;
    - p_sel_1_i + NET p_sel_1_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3665000 4315000 ) N ;
    - p_sel_2_i + NET p_sel_2_i + SPECIAL + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal10 ( -45000 -45000 ) ( 45000 45000 )
        + FIXED ( 3665000 5275000 ) N ;
END PINS
SPECIALNETS 135 ;
    - p_bsg_tag_clk_i ( PIN p_bsg_tag_clk_i ) ( BUMP_15_8 PAD ) ( u_bsg_tag_clk_i PAD ) + USE SIGNAL ;
    - p_bsg_tag_clk_o ( PIN p_bsg_tag_clk_o ) ( BUMP_3_10 PAD ) ( u_bsg_tag_clk_o PAD ) + USE SIGNAL ;
    - p_bsg_tag_data_i ( PIN p_bsg_tag_data_i ) ( BUMP_12_8 PAD ) ( u_bsg_tag_data_i PAD ) + USE SIGNAL ;
    - p_bsg_tag_data_o ( PIN p_bsg_tag_data_o ) ( BUMP_2_10 PAD ) ( u_bsg_tag_data_o PAD ) + USE SIGNAL ;
    - p_bsg_tag_en_i ( PIN p_bsg_tag_en_i ) ( BUMP_13_9 PAD ) ( u_bsg_tag_en_i PAD ) + USE SIGNAL ;
    - p_ci2_0_o ( PIN p_ci2_0_o ) ( BUMP_11_16 PAD ) ( u_ci2_0_o PAD ) + USE SIGNAL ;
    - p_ci2_1_o ( PIN p_ci2_1_o ) ( BUMP_11_15 PAD ) ( u_ci2_1_o PAD ) + USE SIGNAL ;
    - p_ci2_2_o ( PIN p_ci2_2_o ) ( BUMP_12_14 PAD ) ( u_ci2_2_o PAD ) + USE SIGNAL ;
    - p_ci2_3_o ( PIN p_ci2_3_o ) ( BUMP_12_16 PAD ) ( u_ci2_3_o PAD ) + USE SIGNAL ;
    - p_ci2_4_o ( PIN p_ci2_4_o ) ( BUMP_12_15 PAD ) ( u_ci2_4_o PAD ) + USE SIGNAL ;
    - p_ci2_5_o ( PIN p_ci2_5_o ) ( BUMP_14_15 PAD ) ( u_ci2_5_o PAD ) + USE SIGNAL ;
    - p_ci2_6_o ( PIN p_ci2_6_o ) ( BUMP_15_16 PAD ) ( u_ci2_6_o PAD ) + USE SIGNAL ;
    - p_ci2_7_o ( PIN p_ci2_7_o ) ( BUMP_16_15 PAD ) ( u_ci2_7_o PAD ) + USE SIGNAL ;
    - p_ci2_8_o ( PIN p_ci2_8_o ) ( BUMP_16_14 PAD ) ( u_ci2_8_o PAD ) + USE SIGNAL ;
    - p_ci2_clk_o ( PIN p_ci2_clk_o ) ( BUMP_12_13 PAD ) ( u_ci2_clk_o PAD ) + USE SIGNAL ;
    - p_ci2_tkn_i ( PIN p_ci2_tkn_i ) ( BUMP_13_15 PAD ) ( u_ci2_tkn_i PAD ) + USE SIGNAL ;
    - p_ci2_v_o ( PIN p_ci2_v_o ) ( BUMP_13_13 PAD ) ( u_ci2_v_o PAD ) + USE SIGNAL ;
    - p_ci_0_i ( PIN p_ci_0_i ) ( BUMP_15_14 PAD ) ( u_ci_0_i PAD ) + USE SIGNAL ;
    - p_ci_1_i ( PIN p_ci_1_i ) ( BUMP_15_13 PAD ) ( u_ci_1_i PAD ) + USE SIGNAL ;
    - p_ci_2_i ( PIN p_ci_2_i ) ( BUMP_15_12 PAD ) ( u_ci_2_i PAD ) + USE SIGNAL ;
    - p_ci_3_i ( PIN p_ci_3_i ) ( BUMP_13_12 PAD ) ( u_ci_3_i PAD ) + USE SIGNAL ;
    - p_ci_4_i ( PIN p_ci_4_i ) ( BUMP_12_11 PAD ) ( u_ci_4_i PAD ) + USE SIGNAL ;
    - p_ci_5_i ( PIN p_ci_5_i ) ( BUMP_14_10 PAD ) ( u_ci_5_i PAD ) + USE SIGNAL ;
    - p_ci_6_i ( PIN p_ci_6_i ) ( BUMP_16_10 PAD ) ( u_ci_6_i PAD ) + USE SIGNAL ;
    - p_ci_7_i ( PIN p_ci_7_i ) ( BUMP_12_9 PAD ) ( u_ci_7_i PAD ) + USE SIGNAL ;
    - p_ci_8_i ( PIN p_ci_8_i ) ( BUMP_15_9 PAD ) ( u_ci_8_i PAD ) + USE SIGNAL ;
    - p_ci_clk_i ( PIN p_ci_clk_i ) ( BUMP_14_11 PAD ) ( u_ci_clk_i PAD ) + USE SIGNAL ;
    - p_ci_tkn_o ( PIN p_ci_tkn_o ) ( BUMP_13_11 PAD ) ( u_ci_tkn_o PAD ) + USE SIGNAL ;
    - p_ci_v_i ( PIN p_ci_v_i ) ( BUMP_12_10 PAD ) ( u_ci_v_i PAD ) + USE SIGNAL ;
    - p_clk_A_i ( PIN p_clk_A_i ) ( BUMP_7_13 PAD ) ( u_clk_A_i PAD ) + USE SIGNAL ;
    - p_clk_B_i ( PIN p_clk_B_i ) ( BUMP_8_12 PAD ) ( u_clk_B_i PAD ) + USE SIGNAL ;
    - p_clk_C_i ( PIN p_clk_C_i ) ( BUMP_8_16 PAD ) ( u_clk_C_i PAD ) + USE SIGNAL ;
    - p_clk_async_reset_i ( PIN p_clk_async_reset_i ) ( BUMP_9_14 PAD ) ( u_clk_async_reset_i PAD ) + USE SIGNAL ;
    - p_clk_o ( PIN p_clk_o ) ( BUMP_8_13 PAD ) ( u_clk_o PAD ) + USE SIGNAL ;
    - p_co2_0_o ( PIN p_co2_0_o ) ( BUMP_0_11 PAD ) ( u_co2_0_o PAD ) + USE SIGNAL ;
    - p_co2_1_o ( PIN p_co2_1_o ) ( BUMP_1_11 PAD ) ( u_co2_1_o PAD ) + USE SIGNAL ;
    - p_co2_2_o ( PIN p_co2_2_o ) ( BUMP_3_11 PAD ) ( u_co2_2_o PAD ) + USE SIGNAL ;
    - p_co2_3_o ( PIN p_co2_3_o ) ( BUMP_4_12 PAD ) ( u_co2_3_o PAD ) + USE SIGNAL ;
    - p_co2_4_o ( PIN p_co2_4_o ) ( BUMP_1_12 PAD ) ( u_co2_4_o PAD ) + USE SIGNAL ;
    - p_co2_5_o ( PIN p_co2_5_o ) ( BUMP_1_14 PAD ) ( u_co2_5_o PAD ) + USE SIGNAL ;
    - p_co2_6_o ( PIN p_co2_6_o ) ( BUMP_0_15 PAD ) ( u_co2_6_o PAD ) + USE SIGNAL ;
    - p_co2_7_o ( PIN p_co2_7_o ) ( BUMP_1_15 PAD ) ( u_co2_7_o PAD ) + USE SIGNAL ;
    - p_co2_8_o ( PIN p_co2_8_o ) ( BUMP_0_16 PAD ) ( u_co2_8_o PAD ) + USE SIGNAL ;
    - p_co2_clk_o ( PIN p_co2_clk_o ) ( BUMP_3_12 PAD ) ( u_co2_clk_o PAD ) + USE SIGNAL ;
    - p_co2_tkn_i ( PIN p_co2_tkn_i ) ( BUMP_2_13 PAD ) ( u_co2_tkn_i PAD ) + USE SIGNAL ;
    - p_co2_v_o ( PIN p_co2_v_o ) ( BUMP_0_13 PAD ) ( u_co2_v_o PAD ) + USE SIGNAL ;
    - p_co_0_i ( PIN p_co_0_i ) ( BUMP_2_15 PAD ) ( u_co_0_i PAD ) + USE SIGNAL ;
    - p_co_1_i ( PIN p_co_1_i ) ( BUMP_3_14 PAD ) ( u_co_1_i PAD ) + USE SIGNAL ;
    - p_co_2_i ( PIN p_co_2_i ) ( BUMP_3_16 PAD ) ( u_co_2_i PAD ) + USE SIGNAL ;
    - p_co_3_i ( PIN p_co_3_i ) ( BUMP_4_16 PAD ) ( u_co_3_i PAD ) + USE SIGNAL ;
    - p_co_4_i ( PIN p_co_4_i ) ( BUMP_5_12 PAD ) ( u_co_4_i PAD ) + USE SIGNAL ;
    - p_co_5_i ( PIN p_co_5_i ) ( BUMP_6_14 PAD ) ( u_co_5_i PAD ) + USE SIGNAL ;
    - p_co_6_i ( PIN p_co_6_i ) ( BUMP_6_16 PAD ) ( u_co_6_i PAD ) + USE SIGNAL ;
    - p_co_7_i ( PIN p_co_7_i ) ( BUMP_6_15 PAD ) ( u_co_7_i PAD ) + USE SIGNAL ;
    - p_co_8_i ( PIN p_co_8_i ) ( BUMP_6_13 PAD ) ( u_co_8_i PAD ) + USE SIGNAL ;
    - p_co_clk_i ( PIN p_co_clk_i ) ( BUMP_5_14 PAD ) ( u_co_clk_i PAD ) + USE SIGNAL ;
    - p_co_tkn_o ( PIN p_co_tkn_o ) ( BUMP_5_16 PAD ) ( u_co_tkn_o PAD ) + USE SIGNAL ;
    - p_co_v_i ( PIN p_co_v_i ) ( BUMP_5_15 PAD ) ( u_co_v_i PAD ) + USE SIGNAL ;
    - p_core_async_reset_i ( PIN p_core_async_reset_i ) ( BUMP_11_14 PAD ) ( u_core_async_reset_i PAD ) + USE SIGNAL ;
    - p_ddr_addr_0_o ( PIN p_ddr_addr_0_o ) ( BUMP_9_0 PAD ) ( u_ddr_addr_0_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_10_o ( PIN p_ddr_addr_10_o ) ( BUMP_5_4 PAD ) ( u_ddr_addr_10_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_11_o ( PIN p_ddr_addr_11_o ) ( BUMP_5_2 PAD ) ( u_ddr_addr_11_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_12_o ( PIN p_ddr_addr_12_o ) ( BUMP_5_3 PAD ) ( u_ddr_addr_12_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_13_o ( PIN p_ddr_addr_13_o ) ( BUMP_4_4 PAD ) ( u_ddr_addr_13_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_14_o ( PIN p_ddr_addr_14_o ) ( BUMP_4_2 PAD ) ( u_ddr_addr_14_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_15_o ( PIN p_ddr_addr_15_o ) ( BUMP_4_0 PAD ) ( u_ddr_addr_15_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_1_o ( PIN p_ddr_addr_1_o ) ( BUMP_8_4 PAD ) ( u_ddr_addr_1_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_2_o ( PIN p_ddr_addr_2_o ) ( BUMP_8_2 PAD ) ( u_ddr_addr_2_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_3_o ( PIN p_ddr_addr_3_o ) ( BUMP_8_0 PAD ) ( u_ddr_addr_3_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_4_o ( PIN p_ddr_addr_4_o ) ( BUMP_7_4 PAD ) ( u_ddr_addr_4_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_5_o ( PIN p_ddr_addr_5_o ) ( BUMP_7_2 PAD ) ( u_ddr_addr_5_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_6_o ( PIN p_ddr_addr_6_o ) ( BUMP_7_0 PAD ) ( u_ddr_addr_6_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_7_o ( PIN p_ddr_addr_7_o ) ( BUMP_7_1 PAD ) ( u_ddr_addr_7_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_8_o ( PIN p_ddr_addr_8_o ) ( BUMP_6_2 PAD ) ( u_ddr_addr_8_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_9_o ( PIN p_ddr_addr_9_o ) ( BUMP_6_0 PAD ) ( u_ddr_addr_9_o PAD ) + USE SIGNAL ;
    - p_ddr_ba_0_o ( PIN p_ddr_ba_0_o ) ( BUMP_3_2 PAD ) ( u_ddr_ba_0_o PAD ) + USE SIGNAL ;
    - p_ddr_ba_1_o ( PIN p_ddr_ba_1_o ) ( BUMP_3_0 PAD ) ( u_ddr_ba_1_o PAD ) + USE SIGNAL ;
    - p_ddr_ba_2_o ( PIN p_ddr_ba_2_o ) ( BUMP_3_1 PAD ) ( u_ddr_ba_2_o PAD ) + USE SIGNAL ;
    - p_ddr_cas_n_o ( PIN p_ddr_cas_n_o ) ( BUMP_10_2 PAD ) ( u_ddr_cas_n_o PAD ) + USE SIGNAL ;
    - p_ddr_ck_n_o ( PIN p_ddr_ck_n_o ) ( BUMP_11_4 PAD ) ( u_ddr_ck_n_o PAD ) + USE SIGNAL ;
    - p_ddr_ck_p_o ( PIN p_ddr_ck_p_o ) ( BUMP_13_1 PAD ) ( u_ddr_ck_p_o PAD ) + USE SIGNAL ;
    - p_ddr_cke_o ( PIN p_ddr_cke_o ) ( BUMP_11_2 PAD ) ( u_ddr_cke_o PAD ) + USE SIGNAL ;
    - p_ddr_cs_n_o ( PIN p_ddr_cs_n_o ) ( BUMP_11_0 PAD ) ( u_ddr_cs_n_o PAD ) + USE SIGNAL ;
    - p_ddr_dm_0_o ( PIN p_ddr_dm_0_o ) ( BUMP_2_7 PAD ) ( u_ddr_dm_0_o PAD ) + USE SIGNAL ;
    - p_ddr_dm_1_o ( PIN p_ddr_dm_1_o ) ( BUMP_0_0 PAD ) ( u_ddr_dm_1_o PAD ) + USE SIGNAL ;
    - p_ddr_dm_2_o ( PIN p_ddr_dm_2_o ) ( BUMP_14_1 PAD ) ( u_ddr_dm_2_o PAD ) + USE SIGNAL ;
    - p_ddr_dm_3_o ( PIN p_ddr_dm_3_o ) ( BUMP_13_8 PAD ) ( u_ddr_dm_3_o PAD ) + USE SIGNAL ;
    - p_ddr_dq_0_io ( PIN p_ddr_dq_0_io ) ( BUMP_3_7 PAD ) ( u_ddr_dq_0_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_10_io ( PIN p_ddr_dq_10_io ) ( BUMP_3_4 PAD ) ( u_ddr_dq_10_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_11_io ( PIN p_ddr_dq_11_io ) ( BUMP_4_5 PAD ) ( u_ddr_dq_11_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_12_io ( PIN p_ddr_dq_12_io ) ( BUMP_2_5 PAD ) ( u_ddr_dq_12_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_13_io ( PIN p_ddr_dq_13_io ) ( BUMP_3_5 PAD ) ( u_ddr_dq_13_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_14_io ( PIN p_ddr_dq_14_io ) ( BUMP_4_6 PAD ) ( u_ddr_dq_14_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_15_io ( PIN p_ddr_dq_15_io ) ( BUMP_2_6 PAD ) ( u_ddr_dq_15_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_16_io ( PIN p_ddr_dq_16_io ) ( BUMP_15_4 PAD ) ( u_ddr_dq_16_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_17_io ( PIN p_ddr_dq_17_io ) ( BUMP_13_4 PAD ) ( u_ddr_dq_17_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_18_io ( PIN p_ddr_dq_18_io ) ( BUMP_14_3 PAD ) ( u_ddr_dq_18_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_19_io ( PIN p_ddr_dq_19_io ) ( BUMP_16_3 PAD ) ( u_ddr_dq_19_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_1_io ( PIN p_ddr_dq_1_io ) ( BUMP_4_8 PAD ) ( u_ddr_dq_1_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_20_io ( PIN p_ddr_dq_20_io ) ( BUMP_14_2 PAD ) ( u_ddr_dq_20_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_21_io ( PIN p_ddr_dq_21_io ) ( BUMP_16_1 PAD ) ( u_ddr_dq_21_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_22_io ( PIN p_ddr_dq_22_io ) ( BUMP_15_1 PAD ) ( u_ddr_dq_22_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_23_io ( PIN p_ddr_dq_23_io ) ( BUMP_16_0 PAD ) ( u_ddr_dq_23_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_24_io ( PIN p_ddr_dq_24_io ) ( BUMP_13_7 PAD ) ( u_ddr_dq_24_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_25_io ( PIN p_ddr_dq_25_io ) ( BUMP_12_6 PAD ) ( u_ddr_dq_25_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_26_io ( PIN p_ddr_dq_26_io ) ( BUMP_14_6 PAD ) ( u_ddr_dq_26_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_27_io ( PIN p_ddr_dq_27_io ) ( BUMP_13_6 PAD ) ( u_ddr_dq_27_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_28_io ( PIN p_ddr_dq_28_io ) ( BUMP_16_5 PAD ) ( u_ddr_dq_28_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_29_io ( PIN p_ddr_dq_29_io ) ( BUMP_15_5 PAD ) ( u_ddr_dq_29_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_2_io ( PIN p_ddr_dq_2_io ) ( BUMP_1_8 PAD ) ( u_ddr_dq_2_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_30_io ( PIN p_ddr_dq_30_io ) ( BUMP_13_5 PAD ) ( u_ddr_dq_30_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_31_io ( PIN p_ddr_dq_31_io ) ( BUMP_12_4 PAD ) ( u_ddr_dq_31_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_3_io ( PIN p_ddr_dq_3_io ) ( BUMP_3_8 PAD ) ( u_ddr_dq_3_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_4_io ( PIN p_ddr_dq_4_io ) ( BUMP_4_9 PAD ) ( u_ddr_dq_4_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_5_io ( PIN p_ddr_dq_5_io ) ( BUMP_2_9 PAD ) ( u_ddr_dq_5_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_6_io ( PIN p_ddr_dq_6_io ) ( BUMP_3_9 PAD ) ( u_ddr_dq_6_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_7_io ( PIN p_ddr_dq_7_io ) ( BUMP_4_10 PAD ) ( u_ddr_dq_7_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_8_io ( PIN p_ddr_dq_8_io ) ( BUMP_0_4 PAD ) ( u_ddr_dq_8_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_9_io ( PIN p_ddr_dq_9_io ) ( BUMP_1_4 PAD ) ( u_ddr_dq_9_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_0_io ( PIN p_ddr_dqs_n_0_io ) ( BUMP_4_7 PAD ) ( u_ddr_dqs_n_0_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_1_io ( PIN p_ddr_dqs_n_1_io ) ( BUMP_1_1 PAD ) ( u_ddr_dqs_n_1_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_2_io ( PIN p_ddr_dqs_n_2_io ) ( BUMP_13_0 PAD ) ( u_ddr_dqs_n_2_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_3_io ( PIN p_ddr_dqs_n_3_io ) ( BUMP_14_7 PAD ) ( u_ddr_dqs_n_3_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_0_io ( PIN p_ddr_dqs_p_0_io ) ( BUMP_0_6 PAD ) ( u_ddr_dqs_p_0_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_1_io ( PIN p_ddr_dqs_p_1_io ) ( BUMP_2_0 PAD ) ( u_ddr_dqs_p_1_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_2_io ( PIN p_ddr_dqs_p_2_io ) ( BUMP_13_2 PAD ) ( u_ddr_dqs_p_2_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_3_io ( PIN p_ddr_dqs_p_3_io ) ( BUMP_12_7 PAD ) ( u_ddr_dqs_p_3_io PAD ) + USE SIGNAL ;
    - p_ddr_odt_o ( PIN p_ddr_odt_o ) ( BUMP_10_3 PAD ) ( u_ddr_odt_o PAD ) + USE SIGNAL ;
    - p_ddr_ras_n_o ( PIN p_ddr_ras_n_o ) ( BUMP_11_1 PAD ) ( u_ddr_ras_n_o PAD ) + USE SIGNAL ;
    - p_ddr_reset_n_o ( PIN p_ddr_reset_n_o ) ( BUMP_10_1 PAD ) ( u_ddr_reset_n_o PAD ) + USE SIGNAL ;
    - p_ddr_we_n_o ( PIN p_ddr_we_n_o ) ( BUMP_10_0 PAD ) ( u_ddr_we_n_o PAD ) + USE SIGNAL ;
    - p_misc_o ( PIN p_misc_o ) ( BUMP_9_15 PAD ) ( u_misc_o PAD ) + USE SIGNAL ;
    - p_sel_0_i ( PIN p_sel_0_i ) ( BUMP_9_13 PAD ) ( u_sel_0_i PAD ) + USE SIGNAL ;
    - p_sel_1_i ( PIN p_sel_1_i ) ( BUMP_10_12 PAD ) ( u_sel_1_i PAD ) + USE SIGNAL ;
    - p_sel_2_i ( PIN p_sel_2_i ) ( BUMP_10_15 PAD ) ( u_sel_2_i PAD ) + USE SIGNAL ;
END SPECIALNETS
NETS 215 ;
    - core_bsg_tag_clk_i ( u_bsg_tag_clk_i Y ) + USE SIGNAL ;
    - core_bsg_tag_clk_o ( u_bsg_tag_clk_o A ) + USE SIGNAL ;
    - core_bsg_tag_data_i ( u_bsg_tag_data_i Y ) + USE SIGNAL ;
    - core_bsg_tag_data_o ( u_bsg_tag_data_o A ) + USE SIGNAL ;
    - core_bsg_tag_en_i ( u_bsg_tag_en_i Y ) + USE SIGNAL ;
    - core_ci2_0_o ( u_ci2_0_o A ) + USE SIGNAL ;
    - core_ci2_1_o ( u_ci2_1_o A ) + USE SIGNAL ;
    - core_ci2_2_o ( u_ci2_2_o A ) + USE SIGNAL ;
    - core_ci2_3_o ( u_ci2_3_o A ) + USE SIGNAL ;
    - core_ci2_4_o ( u_ci2_4_o A ) + USE SIGNAL ;
    - core_ci2_5_o ( u_ci2_5_o A ) + USE SIGNAL ;
    - core_ci2_6_o ( u_ci2_6_o A ) + USE SIGNAL ;
    - core_ci2_7_o ( u_ci2_7_o A ) + USE SIGNAL ;
    - core_ci2_8_o ( u_ci2_8_o A ) + USE SIGNAL ;
    - core_ci2_clk_o ( u_ci2_clk_o A ) + USE SIGNAL ;
    - core_ci2_tkn_i ( u_ci2_tkn_i Y ) + USE SIGNAL ;
    - core_ci2_v_o ( u_ci2_v_o A ) + USE SIGNAL ;
    - core_ci_0_i ( u_ci_0_i Y ) + USE SIGNAL ;
    - core_ci_1_i ( u_ci_1_i Y ) + USE SIGNAL ;
    - core_ci_2_i ( u_ci_2_i Y ) + USE SIGNAL ;
    - core_ci_3_i ( u_ci_3_i Y ) + USE SIGNAL ;
    - core_ci_4_i ( u_ci_4_i Y ) + USE SIGNAL ;
    - core_ci_5_i ( u_ci_5_i Y ) + USE SIGNAL ;
    - core_ci_6_i ( u_ci_6_i Y ) + USE SIGNAL ;
    - core_ci_7_i ( u_ci_7_i Y ) + USE SIGNAL ;
    - core_ci_8_i ( u_ci_8_i Y ) + USE SIGNAL ;
    - core_ci_clk_i ( u_ci_clk_i Y ) + USE SIGNAL ;
    - core_ci_tkn_o ( u_ci_tkn_o A ) + USE SIGNAL ;
    - core_ci_v_i ( u_ci_v_i Y ) + USE SIGNAL ;
    - core_clk_A_i ( u_clk_A_i Y ) + USE SIGNAL ;
    - core_clk_B_i ( u_clk_B_i Y ) + USE SIGNAL ;
    - core_clk_C_i ( u_clk_C_i Y ) + USE SIGNAL ;
    - core_clk_async_reset_i ( u_clk_async_reset_i Y ) + USE SIGNAL ;
    - core_clk_o ( u_clk_o A ) + USE SIGNAL ;
    - core_co2_0_o ( u_co2_0_o A ) + USE SIGNAL ;
    - core_co2_1_o ( u_co2_1_o A ) + USE SIGNAL ;
    - core_co2_2_o ( u_co2_2_o A ) + USE SIGNAL ;
    - core_co2_3_o ( u_co2_3_o A ) + USE SIGNAL ;
    - core_co2_4_o ( u_co2_4_o A ) + USE SIGNAL ;
    - core_co2_5_o ( u_co2_5_o A ) + USE SIGNAL ;
    - core_co2_6_o ( u_co2_6_o A ) + USE SIGNAL ;
    - core_co2_7_o ( u_co2_7_o A ) + USE SIGNAL ;
    - core_co2_8_o ( u_co2_8_o A ) + USE SIGNAL ;
    - core_co2_clk_o ( u_co2_clk_o A ) + USE SIGNAL ;
    - core_co2_tkn_i ( u_co2_tkn_i Y ) + USE SIGNAL ;
    - core_co2_v_o ( u_co2_v_o A ) + USE SIGNAL ;
    - core_co_0_i ( u_co_0_i Y ) + USE SIGNAL ;
    - core_co_1_i ( u_co_1_i Y ) + USE SIGNAL ;
    - core_co_2_i ( u_co_2_i Y ) + USE SIGNAL ;
    - core_co_3_i ( u_co_3_i Y ) + USE SIGNAL ;
    - core_co_4_i ( u_co_4_i Y ) + USE SIGNAL ;
    - core_co_5_i ( u_co_5_i Y ) + USE SIGNAL ;
    - core_co_6_i ( u_co_6_i Y ) + USE SIGNAL ;
    - core_co_7_i ( u_co_7_i Y ) + USE SIGNAL ;
    - core_co_8_i ( u_co_8_i Y ) + USE SIGNAL ;
    - core_co_clk_i ( u_co_clk_i Y ) + USE SIGNAL ;
    - core_co_tkn_o ( u_co_tkn_o A ) + USE SIGNAL ;
    - core_co_v_i ( u_co_v_i Y ) + USE SIGNAL ;
    - core_core_async_reset_i ( u_core_async_reset_i Y ) + USE SIGNAL ;
    - core_ddr_addr_0_o ( u_ddr_addr_0_o A ) + USE SIGNAL ;
    - core_ddr_addr_10_o ( u_ddr_addr_10_o A ) + USE SIGNAL ;
    - core_ddr_addr_11_o ( u_ddr_addr_11_o A ) + USE SIGNAL ;
    - core_ddr_addr_12_o ( u_ddr_addr_12_o A ) + USE SIGNAL ;
    - core_ddr_addr_13_o ( u_ddr_addr_13_o A ) + USE SIGNAL ;
    - core_ddr_addr_14_o ( u_ddr_addr_14_o A ) + USE SIGNAL ;
    - core_ddr_addr_15_o ( u_ddr_addr_15_o A ) + USE SIGNAL ;
    - core_ddr_addr_1_o ( u_ddr_addr_1_o A ) + USE SIGNAL ;
    - core_ddr_addr_2_o ( u_ddr_addr_2_o A ) + USE SIGNAL ;
    - core_ddr_addr_3_o ( u_ddr_addr_3_o A ) + USE SIGNAL ;
    - core_ddr_addr_4_o ( u_ddr_addr_4_o A ) + USE SIGNAL ;
    - core_ddr_addr_5_o ( u_ddr_addr_5_o A ) + USE SIGNAL ;
    - core_ddr_addr_6_o ( u_ddr_addr_6_o A ) + USE SIGNAL ;
    - core_ddr_addr_7_o ( u_ddr_addr_7_o A ) + USE SIGNAL ;
    - core_ddr_addr_8_o ( u_ddr_addr_8_o A ) + USE SIGNAL ;
    - core_ddr_addr_9_o ( u_ddr_addr_9_o A ) + USE SIGNAL ;
    - core_ddr_ba_0_o ( u_ddr_ba_0_o A ) + USE SIGNAL ;
    - core_ddr_ba_1_o ( u_ddr_ba_1_o A ) + USE SIGNAL ;
    - core_ddr_ba_2_o ( u_ddr_ba_2_o A ) + USE SIGNAL ;
    - core_ddr_cas_n_o ( u_ddr_cas_n_o A ) + USE SIGNAL ;
    - core_ddr_ck_n_o ( u_ddr_ck_n_o A ) + USE SIGNAL ;
    - core_ddr_ck_p_o ( u_ddr_ck_p_o A ) + USE SIGNAL ;
    - core_ddr_cke_o ( u_ddr_cke_o A ) + USE SIGNAL ;
    - core_ddr_cs_n_o ( u_ddr_cs_n_o A ) + USE SIGNAL ;
    - core_ddr_dm_0_o ( u_ddr_dm_0_o A ) + USE SIGNAL ;
    - core_ddr_dm_1_o ( u_ddr_dm_1_o A ) + USE SIGNAL ;
    - core_ddr_dm_2_o ( u_ddr_dm_2_o A ) + USE SIGNAL ;
    - core_ddr_dm_3_o ( u_ddr_dm_3_o A ) + USE SIGNAL ;
    - core_ddr_dq_0_i ( u_ddr_dq_0_io Y ) + USE SIGNAL ;
    - core_ddr_dq_0_o ( u_ddr_dq_0_io A ) + USE SIGNAL ;
    - core_ddr_dq_0_sel ( u_ddr_dq_0_io PU ) ( u_ddr_dq_0_io OE ) + USE SIGNAL ;
    - core_ddr_dq_10_i ( u_ddr_dq_10_io Y ) + USE SIGNAL ;
    - core_ddr_dq_10_o ( u_ddr_dq_10_io A ) + USE SIGNAL ;
    - core_ddr_dq_10_sel ( u_ddr_dq_10_io PU ) ( u_ddr_dq_10_io OE ) + USE SIGNAL ;
    - core_ddr_dq_11_i ( u_ddr_dq_11_io Y ) + USE SIGNAL ;
    - core_ddr_dq_11_o ( u_ddr_dq_11_io A ) + USE SIGNAL ;
    - core_ddr_dq_11_sel ( u_ddr_dq_11_io PU ) ( u_ddr_dq_11_io OE ) + USE SIGNAL ;
    - core_ddr_dq_12_i ( u_ddr_dq_12_io Y ) + USE SIGNAL ;
    - core_ddr_dq_12_o ( u_ddr_dq_12_io A ) + USE SIGNAL ;
    - core_ddr_dq_12_sel ( u_ddr_dq_12_io PU ) ( u_ddr_dq_12_io OE ) + USE SIGNAL ;
    - core_ddr_dq_13_i ( u_ddr_dq_13_io Y ) + USE SIGNAL ;
    - core_ddr_dq_13_o ( u_ddr_dq_13_io A ) + USE SIGNAL ;
    - core_ddr_dq_13_sel ( u_ddr_dq_13_io PU ) ( u_ddr_dq_13_io OE ) + USE SIGNAL ;
    - core_ddr_dq_14_i ( u_ddr_dq_14_io Y ) + USE SIGNAL ;
    - core_ddr_dq_14_o ( u_ddr_dq_14_io A ) + USE SIGNAL ;
    - core_ddr_dq_14_sel ( u_ddr_dq_14_io PU ) ( u_ddr_dq_14_io OE ) + USE SIGNAL ;
    - core_ddr_dq_15_i ( u_ddr_dq_15_io Y ) + USE SIGNAL ;
    - core_ddr_dq_15_o ( u_ddr_dq_15_io A ) + USE SIGNAL ;
    - core_ddr_dq_15_sel ( u_ddr_dq_15_io PU ) ( u_ddr_dq_15_io OE ) + USE SIGNAL ;
    - core_ddr_dq_16_i ( u_ddr_dq_16_io Y ) + USE SIGNAL ;
    - core_ddr_dq_16_o ( u_ddr_dq_16_io A ) + USE SIGNAL ;
    - core_ddr_dq_16_sel ( u_ddr_dq_16_io PU ) ( u_ddr_dq_16_io OE ) + USE SIGNAL ;
    - core_ddr_dq_17_i ( u_ddr_dq_17_io Y ) + USE SIGNAL ;
    - core_ddr_dq_17_o ( u_ddr_dq_17_io A ) + USE SIGNAL ;
    - core_ddr_dq_17_sel ( u_ddr_dq_17_io PU ) ( u_ddr_dq_17_io OE ) + USE SIGNAL ;
    - core_ddr_dq_18_i ( u_ddr_dq_18_io Y ) + USE SIGNAL ;
    - core_ddr_dq_18_o ( u_ddr_dq_18_io A ) + USE SIGNAL ;
    - core_ddr_dq_18_sel ( u_ddr_dq_18_io PU ) ( u_ddr_dq_18_io OE ) + USE SIGNAL ;
    - core_ddr_dq_19_i ( u_ddr_dq_19_io Y ) + USE SIGNAL ;
    - core_ddr_dq_19_o ( u_ddr_dq_19_io A ) + USE SIGNAL ;
    - core_ddr_dq_19_sel ( u_ddr_dq_19_io PU ) ( u_ddr_dq_19_io OE ) + USE SIGNAL ;
    - core_ddr_dq_1_i ( u_ddr_dq_1_io Y ) + USE SIGNAL ;
    - core_ddr_dq_1_o ( u_ddr_dq_1_io A ) + USE SIGNAL ;
    - core_ddr_dq_1_sel ( u_ddr_dq_1_io PU ) ( u_ddr_dq_1_io OE ) + USE SIGNAL ;
    - core_ddr_dq_20_i ( u_ddr_dq_20_io Y ) + USE SIGNAL ;
    - core_ddr_dq_20_o ( u_ddr_dq_20_io A ) + USE SIGNAL ;
    - core_ddr_dq_20_sel ( u_ddr_dq_20_io PU ) ( u_ddr_dq_20_io OE ) + USE SIGNAL ;
    - core_ddr_dq_21_i ( u_ddr_dq_21_io Y ) + USE SIGNAL ;
    - core_ddr_dq_21_o ( u_ddr_dq_21_io A ) + USE SIGNAL ;
    - core_ddr_dq_21_sel ( u_ddr_dq_21_io PU ) ( u_ddr_dq_21_io OE ) + USE SIGNAL ;
    - core_ddr_dq_22_i ( u_ddr_dq_22_io Y ) + USE SIGNAL ;
    - core_ddr_dq_22_o ( u_ddr_dq_22_io A ) + USE SIGNAL ;
    - core_ddr_dq_22_sel ( u_ddr_dq_22_io PU ) ( u_ddr_dq_22_io OE ) + USE SIGNAL ;
    - core_ddr_dq_23_i ( u_ddr_dq_23_io Y ) + USE SIGNAL ;
    - core_ddr_dq_23_o ( u_ddr_dq_23_io A ) + USE SIGNAL ;
    - core_ddr_dq_23_sel ( u_ddr_dq_23_io PU ) ( u_ddr_dq_23_io OE ) + USE SIGNAL ;
    - core_ddr_dq_24_i ( u_ddr_dq_24_io Y ) + USE SIGNAL ;
    - core_ddr_dq_24_o ( u_ddr_dq_24_io A ) + USE SIGNAL ;
    - core_ddr_dq_24_sel ( u_ddr_dq_24_io PU ) ( u_ddr_dq_24_io OE ) + USE SIGNAL ;
    - core_ddr_dq_25_i ( u_ddr_dq_25_io Y ) + USE SIGNAL ;
    - core_ddr_dq_25_o ( u_ddr_dq_25_io A ) + USE SIGNAL ;
    - core_ddr_dq_25_sel ( u_ddr_dq_25_io PU ) ( u_ddr_dq_25_io OE ) + USE SIGNAL ;
    - core_ddr_dq_26_i ( u_ddr_dq_26_io Y ) + USE SIGNAL ;
    - core_ddr_dq_26_o ( u_ddr_dq_26_io A ) + USE SIGNAL ;
    - core_ddr_dq_26_sel ( u_ddr_dq_26_io PU ) ( u_ddr_dq_26_io OE ) + USE SIGNAL ;
    - core_ddr_dq_27_i ( u_ddr_dq_27_io Y ) + USE SIGNAL ;
    - core_ddr_dq_27_o ( u_ddr_dq_27_io A ) + USE SIGNAL ;
    - core_ddr_dq_27_sel ( u_ddr_dq_27_io PU ) ( u_ddr_dq_27_io OE ) + USE SIGNAL ;
    - core_ddr_dq_28_i ( u_ddr_dq_28_io Y ) + USE SIGNAL ;
    - core_ddr_dq_28_o ( u_ddr_dq_28_io A ) + USE SIGNAL ;
    - core_ddr_dq_28_sel ( u_ddr_dq_28_io PU ) ( u_ddr_dq_28_io OE ) + USE SIGNAL ;
    - core_ddr_dq_29_i ( u_ddr_dq_29_io Y ) + USE SIGNAL ;
    - core_ddr_dq_29_o ( u_ddr_dq_29_io A ) + USE SIGNAL ;
    - core_ddr_dq_29_sel ( u_ddr_dq_29_io PU ) ( u_ddr_dq_29_io OE ) + USE SIGNAL ;
    - core_ddr_dq_2_i ( u_ddr_dq_2_io Y ) + USE SIGNAL ;
    - core_ddr_dq_2_o ( u_ddr_dq_2_io A ) + USE SIGNAL ;
    - core_ddr_dq_2_sel ( u_ddr_dq_2_io PU ) ( u_ddr_dq_2_io OE ) + USE SIGNAL ;
    - core_ddr_dq_30_i ( u_ddr_dq_30_io Y ) + USE SIGNAL ;
    - core_ddr_dq_30_o ( u_ddr_dq_30_io A ) + USE SIGNAL ;
    - core_ddr_dq_30_sel ( u_ddr_dq_30_io PU ) ( u_ddr_dq_30_io OE ) + USE SIGNAL ;
    - core_ddr_dq_31_i ( u_ddr_dq_31_io Y ) + USE SIGNAL ;
    - core_ddr_dq_31_o ( u_ddr_dq_31_io A ) + USE SIGNAL ;
    - core_ddr_dq_31_sel ( u_ddr_dq_31_io PU ) ( u_ddr_dq_31_io OE ) + USE SIGNAL ;
    - core_ddr_dq_3_i ( u_ddr_dq_3_io Y ) + USE SIGNAL ;
    - core_ddr_dq_3_o ( u_ddr_dq_3_io A ) + USE SIGNAL ;
    - core_ddr_dq_3_sel ( u_ddr_dq_3_io PU ) ( u_ddr_dq_3_io OE ) + USE SIGNAL ;
    - core_ddr_dq_4_i ( u_ddr_dq_4_io Y ) + USE SIGNAL ;
    - core_ddr_dq_4_o ( u_ddr_dq_4_io A ) + USE SIGNAL ;
    - core_ddr_dq_4_sel ( u_ddr_dq_4_io PU ) ( u_ddr_dq_4_io OE ) + USE SIGNAL ;
    - core_ddr_dq_5_i ( u_ddr_dq_5_io Y ) + USE SIGNAL ;
    - core_ddr_dq_5_o ( u_ddr_dq_5_io A ) + USE SIGNAL ;
    - core_ddr_dq_5_sel ( u_ddr_dq_5_io PU ) ( u_ddr_dq_5_io OE ) + USE SIGNAL ;
    - core_ddr_dq_6_i ( u_ddr_dq_6_io Y ) + USE SIGNAL ;
    - core_ddr_dq_6_o ( u_ddr_dq_6_io A ) + USE SIGNAL ;
    - core_ddr_dq_6_sel ( u_ddr_dq_6_io PU ) ( u_ddr_dq_6_io OE ) + USE SIGNAL ;
    - core_ddr_dq_7_i ( u_ddr_dq_7_io Y ) + USE SIGNAL ;
    - core_ddr_dq_7_o ( u_ddr_dq_7_io A ) + USE SIGNAL ;
    - core_ddr_dq_7_sel ( u_ddr_dq_7_io PU ) ( u_ddr_dq_7_io OE ) + USE SIGNAL ;
    - core_ddr_dq_8_i ( u_ddr_dq_8_io Y ) + USE SIGNAL ;
    - core_ddr_dq_8_o ( u_ddr_dq_8_io A ) + USE SIGNAL ;
    - core_ddr_dq_8_sel ( u_ddr_dq_8_io PU ) ( u_ddr_dq_8_io OE ) + USE SIGNAL ;
    - core_ddr_dq_9_i ( u_ddr_dq_9_io Y ) + USE SIGNAL ;
    - core_ddr_dq_9_o ( u_ddr_dq_9_io A ) + USE SIGNAL ;
    - core_ddr_dq_9_sel ( u_ddr_dq_9_io PU ) ( u_ddr_dq_9_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_0_i ( u_ddr_dqs_n_0_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_0_o ( u_ddr_dqs_n_0_io A ) + USE SIGNAL ;
    - core_ddr_dqs_n_0_sel ( u_ddr_dqs_n_0_io PU ) ( u_ddr_dqs_n_0_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_1_i ( u_ddr_dqs_n_1_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_1_o ( u_ddr_dqs_n_1_io A ) + USE SIGNAL ;
    - core_ddr_dqs_n_1_sel ( u_ddr_dqs_n_1_io PU ) ( u_ddr_dqs_n_1_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_2_i ( u_ddr_dqs_n_2_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_2_o ( u_ddr_dqs_n_2_io A ) + USE SIGNAL ;
    - core_ddr_dqs_n_2_sel ( u_ddr_dqs_n_2_io PU ) ( u_ddr_dqs_n_2_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_3_i ( u_ddr_dqs_n_3_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_3_o ( u_ddr_dqs_n_3_io A ) + USE SIGNAL ;
    - core_ddr_dqs_n_3_sel ( u_ddr_dqs_n_3_io PU ) ( u_ddr_dqs_n_3_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_0_i ( u_ddr_dqs_p_0_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_0_o ( u_ddr_dqs_p_0_io A ) + USE SIGNAL ;
    - core_ddr_dqs_p_0_sel ( u_ddr_dqs_p_0_io PU ) ( u_ddr_dqs_p_0_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_1_i ( u_ddr_dqs_p_1_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_1_o ( u_ddr_dqs_p_1_io A ) + USE SIGNAL ;
    - core_ddr_dqs_p_1_sel ( u_ddr_dqs_p_1_io PU ) ( u_ddr_dqs_p_1_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_2_i ( u_ddr_dqs_p_2_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_2_o ( u_ddr_dqs_p_2_io A ) + USE SIGNAL ;
    - core_ddr_dqs_p_2_sel ( u_ddr_dqs_p_2_io PU ) ( u_ddr_dqs_p_2_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_3_i ( u_ddr_dqs_p_3_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_3_o ( u_ddr_dqs_p_3_io A ) + USE SIGNAL ;
    - core_ddr_dqs_p_3_sel ( u_ddr_dqs_p_3_io PU ) ( u_ddr_dqs_p_3_io OE ) + USE SIGNAL ;
    - core_ddr_odt_o ( u_ddr_odt_o A ) + USE SIGNAL ;
    - core_ddr_ras_n_o ( u_ddr_ras_n_o A ) + USE SIGNAL ;
    - core_ddr_reset_n_o ( u_ddr_reset_n_o A ) + USE SIGNAL ;
    - core_ddr_we_n_o ( u_ddr_we_n_o A ) + USE SIGNAL ;
    - core_misc_o ( u_misc_o A ) + USE SIGNAL ;
    - core_sel_0_i ( u_sel_0_i Y ) + USE SIGNAL ;
    - core_sel_1_i ( u_sel_1_i Y ) + USE SIGNAL ;
    - core_sel_2_i ( u_sel_2_i Y ) + USE SIGNAL ;
END NETS
END DESIGN
