<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - libs/libarchfpga/src/physical_types.h</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">libs/libarchfpga/src</a> - physical_types.h<span style="font-size: 80%;"> (source / <a href="physical_types.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-06-27 12:48:32</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Data types describing the physical components on the FPGA architecture.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * We assume an island style FPGA where complex logic blocks are arranged in a grid and each side of the logic block has access to the inter-block interconnect.  To keep the logic blocks general,</a>
<a name="5"><span class="lineNum">       5 </span>            :  * we allow arbitrary hierarchy, modes, primitives, and interconnect within each complex logic block.  The data structures here describe the properties of the island-style FPGA as well as the details on</a>
<a name="6"><span class="lineNum">       6 </span>            :  * hierarchy, modes, primitives, and interconnects within each logic block.</a>
<a name="7"><span class="lineNum">       7 </span>            :  *</a>
<a name="8"><span class="lineNum">       8 </span>            :  * Data structures that flesh out</a>
<a name="9"><span class="lineNum">       9 </span>            :  *</a>
<a name="10"><span class="lineNum">      10 </span>            :  * The data structures that store the</a>
<a name="11"><span class="lineNum">      11 </span>            :  *</a>
<a name="12"><span class="lineNum">      12 </span>            :  * Key data types:</a>
<a name="13"><span class="lineNum">      13 </span>            :  * t_physical_tile_type: represents the type of a tile in the device grid and describes its physical characteristics (pin locations, area, width, height, etc.)</a>
<a name="14"><span class="lineNum">      14 </span>            :  * t_logical_block_type: represents and describes the type of a clustered block</a>
<a name="15"><span class="lineNum">      15 </span>            :  * pb_type: describes the types of physical blocks within the t_logical_block_type in a hierarchy where the top block is the complex block and the leaf blocks implement one logical block</a>
<a name="16"><span class="lineNum">      16 </span>            :  * pb_graph_node: is a flattened version of pb_type so a pb_type with 10 instances will have 10 pb_graph_nodes representing each instance</a>
<a name="17"><span class="lineNum">      17 </span>            :  *</a>
<a name="18"><span class="lineNum">      18 </span>            :  * Additional notes:</a>
<a name="19"><span class="lineNum">      19 </span>            :  *</a>
<a name="20"><span class="lineNum">      20 </span>            :  * The interconnect specified in the architecture file gets flattened out in the pb_graph_node netlist.  Each pb_graph_node contains pb_graph_pins which allow it to connect to other pb_graph_nodes.</a>
<a name="21"><span class="lineNum">      21 </span>            :  * These pins are in connected to other pins through pb_graph_edges. The pin connections are based on what is specified in the &lt;interconnect&gt; tags of the architecture file.</a>
<a name="22"><span class="lineNum">      22 </span>            :  *</a>
<a name="23"><span class="lineNum">      23 </span>            :  * Date: February 19, 2009</a>
<a name="24"><span class="lineNum">      24 </span>            :  * Authors: Jason Luu and Kenneth Kent</a>
<a name="25"><span class="lineNum">      25 </span>            :  */</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : #ifndef PHYSICAL_TYPES_H</a>
<a name="28"><span class="lineNum">      28 </span>            : #define PHYSICAL_TYPES_H</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            : #include &lt;functional&gt;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &lt;vector&gt;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &lt;unordered_map&gt;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &lt;string&gt;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &lt;map&gt;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &lt;unordered_map&gt;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &lt;limits&gt;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &lt;numeric&gt;</a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span>            : #include &quot;vtr_ndmatrix.h&quot;</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &quot;vtr_hash.h&quot;</a>
<a name="41"><span class="lineNum">      41 </span>            : #include &quot;vtr_bimap.h&quot;</a>
<a name="42"><span class="lineNum">      42 </span>            : #include &quot;vtr_string_interning.h&quot;</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : #include &quot;logic_types.h&quot;</a>
<a name="45"><span class="lineNum">      45 </span>            : #include &quot;clock_types.h&quot;</a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            : //Forward declarations</a>
<a name="48"><span class="lineNum">      48 </span>            : struct t_clock_arch;</a>
<a name="49"><span class="lineNum">      49 </span>            : struct t_clock_network;</a>
<a name="50"><span class="lineNum">      50 </span>            : struct t_power_arch;</a>
<a name="51"><span class="lineNum">      51 </span>            : struct t_interconnect_pins;</a>
<a name="52"><span class="lineNum">      52 </span>            : struct t_power_usage;</a>
<a name="53"><span class="lineNum">      53 </span>            : struct t_pb_type_power;</a>
<a name="54"><span class="lineNum">      54 </span>            : struct t_mode_power;</a>
<a name="55"><span class="lineNum">      55 </span>            : struct t_interconnect_power;</a>
<a name="56"><span class="lineNum">      56 </span>            : struct t_port_power;</a>
<a name="57"><span class="lineNum">      57 </span>            : struct t_physical_tile_port;</a>
<a name="58"><span class="lineNum">      58 </span>            : struct t_equivalent_site;</a>
<a name="59"><span class="lineNum">      59 </span>            : struct t_physical_tile_type;</a>
<a name="60"><span class="lineNum">      60 </span>            : typedef const t_physical_tile_type* t_physical_tile_type_ptr;</a>
<a name="61"><span class="lineNum">      61 </span>            : struct t_sub_tile;</a>
<a name="62"><span class="lineNum">      62 </span>            : struct t_logical_block_type;</a>
<a name="63"><span class="lineNum">      63 </span>            : typedef const t_logical_block_type* t_logical_block_type_ptr;</a>
<a name="64"><span class="lineNum">      64 </span>            : struct t_logical_pin;</a>
<a name="65"><span class="lineNum">      65 </span>            : struct t_physical_pin;</a>
<a name="66"><span class="lineNum">      66 </span>            : struct t_pb_type;</a>
<a name="67"><span class="lineNum">      67 </span>            : struct t_pb_graph_pin_power;</a>
<a name="68"><span class="lineNum">      68 </span>            : struct t_mode;</a>
<a name="69"><span class="lineNum">      69 </span>            : struct t_pb_graph_node_power;</a>
<a name="70"><span class="lineNum">      70 </span>            : struct t_port;</a>
<a name="71"><span class="lineNum">      71 </span>            : class t_pb_graph_node;</a>
<a name="72"><span class="lineNum">      72 </span>            : struct t_pin_to_pin_annotation;</a>
<a name="73"><span class="lineNum">      73 </span>            : struct t_interconnect;</a>
<a name="74"><span class="lineNum">      74 </span>            : class t_pb_graph_pin;</a>
<a name="75"><span class="lineNum">      75 </span>            : class t_pb_graph_edge;</a>
<a name="76"><span class="lineNum">      76 </span>            : struct t_cluster_placement_primitive;</a>
<a name="77"><span class="lineNum">      77 </span>            : struct t_arch;</a>
<a name="78"><span class="lineNum">      78 </span>            : enum class e_sb_type;</a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span>            : /****************************************************************************/</a>
<a name="81"><span class="lineNum">      81 </span>            : /* FPGA metadata types                                                      */</a>
<a name="82"><span class="lineNum">      82 </span>            : /****************************************************************************/</a>
<a name="83"><span class="lineNum">      83 </span>            : /* t_metadata_value, and t_metadata_dict provide a types to store</a>
<a name="84"><span class="lineNum">      84 </span>            :  * metadata about the FPGA architecture and routing routing graph along side</a>
<a name="85"><span class="lineNum">      85 </span>            :  * the pb_type, grid, node and edge descriptions.</a>
<a name="86"><span class="lineNum">      86 </span>            :  *</a>
<a name="87"><span class="lineNum">      87 </span>            :  * The metadata is stored as a simple key/value map.  key's are string and an</a>
<a name="88"><span class="lineNum">      88 </span>            :  * optional coordinate. t_metadata_value provides the value storage, which is a</a>
<a name="89"><span class="lineNum">      89 </span>            :  * string.</a>
<a name="90"><span class="lineNum">      90 </span>            :  */</a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span>            : // Metadata value storage.</a>
<a name="93"><span class="lineNum">      93 </span>            : class t_metadata_value {</a>
<a name="94"><span class="lineNum">      94 </span>            :   public:</a>
<a name="95"><span class="lineNum">      95 </span>            :     explicit t_metadata_value(vtr::interned_string v)</a>
<a name="96"><span class="lineNum">      96 </span>            :         : value_(v) {}</a>
<a name="97"><span class="lineNum">      97 </span>            :     explicit t_metadata_value(const t_metadata_value&amp; o) noexcept</a>
<a name="98"><span class="lineNum">      98 </span>            :         : value_(o.value_) {}</a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            :     // Return string value.</a>
<a name="101"><span class="lineNum">     101 </span>            :     vtr::interned_string as_string() const { return value_; }</a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span>            :   private:</a>
<a name="104"><span class="lineNum">     104 </span>            :     vtr::interned_string value_;</a>
<a name="105"><span class="lineNum">     105 </span>            : };</a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span>            : // Metadata storage dictionary.</a>
<a name="108"><span class="lineNum">     108 </span>            : struct t_metadata_dict : vtr::flat_map&lt;</a>
<a name="109"><span class="lineNum">     109 </span>            :                              vtr::interned_string,</a>
<a name="110"><span class="lineNum">     110 </span>            :                              std::vector&lt;t_metadata_value&gt;,</a>
<a name="111"><span class="lineNum">     111 </span>            :                              vtr::interned_string_less&gt; {</a>
<a name="112"><span class="lineNum">     112 </span>            :     // Is this key present in the map?</a>
<a name="113"><span class="lineNum">     113 </span>            :     inline bool has(vtr::interned_string key) const {</a>
<a name="114"><span class="lineNum">     114 </span>            :         return this-&gt;count(key) &gt;= 1;</a>
<a name="115"><span class="lineNum">     115 </span>            :     }</a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span>            :     // Get all metadata values matching key.</a>
<a name="118"><span class="lineNum">     118 </span>            :     //</a>
<a name="119"><span class="lineNum">     119 </span>            :     // Returns nullptr if key is not found.</a>
<a name="120"><span class="lineNum">     120 </span>            :     inline const std::vector&lt;t_metadata_value&gt;* get(vtr::interned_string key) const {</a>
<a name="121"><span class="lineNum">     121 </span>            :         auto iter = this-&gt;find(key);</a>
<a name="122"><span class="lineNum">     122 </span>            :         if (iter != this-&gt;end()) {</a>
<a name="123"><span class="lineNum">     123 </span>            :             return &amp;iter-&gt;second;</a>
<a name="124"><span class="lineNum">     124 </span>            :         }</a>
<a name="125"><span class="lineNum">     125 </span>            :         return nullptr;</a>
<a name="126"><span class="lineNum">     126 </span>            :     }</a>
<a name="127"><span class="lineNum">     127 </span>            : </a>
<a name="128"><span class="lineNum">     128 </span>            :     // Get metadata values matching key.</a>
<a name="129"><span class="lineNum">     129 </span>            :     //</a>
<a name="130"><span class="lineNum">     130 </span>            :     // Returns nullptr if key is not found or if multiple values are prsent</a>
<a name="131"><span class="lineNum">     131 </span>            :     // per key.</a>
<a name="132"><span class="lineNum">     132 </span>            :     inline const t_metadata_value* one(vtr::interned_string key) const {</a>
<a name="133"><span class="lineNum">     133 </span>            :         auto values = get(key);</a>
<a name="134"><span class="lineNum">     134 </span>            :         if (values == nullptr) {</a>
<a name="135"><span class="lineNum">     135 </span>            :             return nullptr;</a>
<a name="136"><span class="lineNum">     136 </span>            :         }</a>
<a name="137"><span class="lineNum">     137 </span>            :         if (values-&gt;size() != 1) {</a>
<a name="138"><span class="lineNum">     138 </span>            :             return nullptr;</a>
<a name="139"><span class="lineNum">     139 </span>            :         }</a>
<a name="140"><span class="lineNum">     140 </span>            :         return &amp;((*values)[0]);</a>
<a name="141"><span class="lineNum">     141 </span>            :     }</a>
<a name="142"><span class="lineNum">     142 </span>            : </a>
<a name="143"><span class="lineNum">     143 </span>            :     // Adds value to key.</a>
<a name="144"><span class="lineNum">     144 </span>            :     void add(vtr::interned_string key, vtr::interned_string value) {</a>
<a name="145"><span class="lineNum">     145 </span>            :         // Get the iterator to the key, which may already have elements if</a>
<a name="146"><span class="lineNum">     146 </span>            :         // add was called with this key in the past.</a>
<a name="147"><span class="lineNum">     147 </span>            :         (*this)[key].emplace_back(t_metadata_value(value));</a>
<a name="148"><span class="lineNum">     148 </span>            :     }</a>
<a name="149"><span class="lineNum">     149 </span>            : };</a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span>            : /*************************************************************************************************/</a>
<a name="152"><span class="lineNum">     152 </span>            : /* FPGA basic definitions                                                                        */</a>
<a name="153"><span class="lineNum">     153 </span>            : /*************************************************************************************************/</a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span>            : /* Pins describe I/O into clustered logic block.</a>
<a name="156"><span class="lineNum">     156 </span>            :  * A pin may be unconnected, driving a net or in the fanout, respectively. */</a>
<a name="157"><span class="lineNum">     157 </span>            : enum e_pin_type {</a>
<a name="158"><span class="lineNum">     158 </span>            :     OPEN = -1,</a>
<a name="159"><span class="lineNum">     159 </span>            :     DRIVER = 0,</a>
<a name="160"><span class="lineNum">     160 </span>            :     RECEIVER = 1</a>
<a name="161"><span class="lineNum">     161 </span>            : };</a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span>            : /* Type of interconnect within complex block: Complete for everything connected (full crossbar), direct for one-to-one connections, and mux for many-to-one connections */</a>
<a name="164"><span class="lineNum">     164 </span>            : enum e_interconnect {</a>
<a name="165"><span class="lineNum">     165 </span>            :     COMPLETE_INTERC = 1,</a>
<a name="166"><span class="lineNum">     166 </span>            :     DIRECT_INTERC = 2,</a>
<a name="167"><span class="lineNum">     167 </span>            :     MUX_INTERC = 3</a>
<a name="168"><span class="lineNum">     168 </span>            : };</a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span>            : /* Orientations. */</a>
<a name="171"><span class="lineNum">     171 </span>            : enum e_side : unsigned char {</a>
<a name="172"><span class="lineNum">     172 </span>            :     TOP = 0,</a>
<a name="173"><span class="lineNum">     173 </span>            :     RIGHT = 1,</a>
<a name="174"><span class="lineNum">     174 </span>            :     BOTTOM = 2,</a>
<a name="175"><span class="lineNum">     175 </span>            :     LEFT = 3,</a>
<a name="176"><span class="lineNum">     176 </span>            :     NUM_SIDES</a>
<a name="177"><span class="lineNum">     177 </span>            : };</a>
<a name="178"><span class="lineNum">     178 </span>            : constexpr std::array&lt;e_side, NUM_SIDES&gt; SIDES = {{TOP, RIGHT, BOTTOM, LEFT}};                    //Set of all side orientations</a>
<a name="179"><span class="lineNum">     179 </span>            : constexpr std::array&lt;const char*, NUM_SIDES&gt; SIDE_STRING = {{&quot;TOP&quot;, &quot;RIGHT&quot;, &quot;BOTTOM&quot;, &quot;LEFT&quot;}}; //String versions of side orientations</a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span>            : /* pin location distributions */</a>
<a name="182"><span class="lineNum">     182 </span>            : enum e_pin_location_distr {</a>
<a name="183"><span class="lineNum">     183 </span>            :     E_SPREAD_PIN_DISTR,</a>
<a name="184"><span class="lineNum">     184 </span>            :     E_PERIMETER_PIN_DISTR,</a>
<a name="185"><span class="lineNum">     185 </span>            :     E_SPREAD_INPUTS_PERIMETER_OUTPUTS_PIN_DISTR,</a>
<a name="186"><span class="lineNum">     186 </span>            :     E_CUSTOM_PIN_DISTR</a>
<a name="187"><span class="lineNum">     187 </span>            : };</a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span>            : /* pb_type class */</a>
<a name="190"><span class="lineNum">     190 </span>            : enum e_pb_type_class {</a>
<a name="191"><span class="lineNum">     191 </span>            :     UNKNOWN_CLASS = 0,</a>
<a name="192"><span class="lineNum">     192 </span>            :     LUT_CLASS = 1,</a>
<a name="193"><span class="lineNum">     193 </span>            :     LATCH_CLASS = 2,</a>
<a name="194"><span class="lineNum">     194 </span>            :     MEMORY_CLASS = 3,</a>
<a name="195"><span class="lineNum">     195 </span>            :     NUM_CLASSES</a>
<a name="196"><span class="lineNum">     196 </span>            : };</a>
<a name="197"><span class="lineNum">     197 </span>            : </a>
<a name="198"><span class="lineNum">     198 </span>            : // Set of all pb_type classes</a>
<a name="199"><span class="lineNum">     199 </span>            : constexpr std::array&lt;e_pb_type_class, NUM_CLASSES&gt; PB_TYPE_CLASSES = {</a>
<a name="200"><span class="lineNum">     200 </span>            :     {UNKNOWN_CLASS, LUT_CLASS, LATCH_CLASS, MEMORY_CLASS}};</a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span>            : // String versions of pb_type class values</a>
<a name="203"><span class="lineNum">     203 </span>            : constexpr std::array&lt;const char*, NUM_CLASSES&gt; PB_TYPE_CLASS_STRING = {</a>
<a name="204"><span class="lineNum">     204 </span>            :     {&quot;unknown&quot;, &quot;lut&quot;, &quot;flipflop&quot;, &quot;memory&quot;}};</a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span>            : /* Annotations for pin-to-pin connections */</a>
<a name="207"><span class="lineNum">     207 </span>            : enum e_pin_to_pin_annotation_type {</a>
<a name="208"><span class="lineNum">     208 </span>            :     E_ANNOT_PIN_TO_PIN_DELAY = 0,</a>
<a name="209"><span class="lineNum">     209 </span>            :     E_ANNOT_PIN_TO_PIN_CAPACITANCE,</a>
<a name="210"><span class="lineNum">     210 </span>            :     E_ANNOT_PIN_TO_PIN_PACK_PATTERN</a>
<a name="211"><span class="lineNum">     211 </span>            : };</a>
<a name="212"><span class="lineNum">     212 </span>            : enum e_pin_to_pin_annotation_format {</a>
<a name="213"><span class="lineNum">     213 </span>            :     E_ANNOT_PIN_TO_PIN_MATRIX = 0,</a>
<a name="214"><span class="lineNum">     214 </span>            :     E_ANNOT_PIN_TO_PIN_CONSTANT</a>
<a name="215"><span class="lineNum">     215 </span>            : };</a>
<a name="216"><span class="lineNum">     216 </span>            : enum e_pin_to_pin_delay_annotations {</a>
<a name="217"><span class="lineNum">     217 </span>            :     E_ANNOT_PIN_TO_PIN_DELAY_MIN = 0,        //pb interconnect or primitive combinational max delay</a>
<a name="218"><span class="lineNum">     218 </span>            :     E_ANNOT_PIN_TO_PIN_DELAY_MAX,            //pb interconnect or primitive combinational max delay</a>
<a name="219"><span class="lineNum">     219 </span>            :     E_ANNOT_PIN_TO_PIN_DELAY_TSETUP,         //primitive setup time</a>
<a name="220"><span class="lineNum">     220 </span>            :     E_ANNOT_PIN_TO_PIN_DELAY_THOLD,          //primitive hold time</a>
<a name="221"><span class="lineNum">     221 </span>            :     E_ANNOT_PIN_TO_PIN_DELAY_CLOCK_TO_Q_MIN, //primitive min clock-to-q delay</a>
<a name="222"><span class="lineNum">     222 </span>            :     E_ANNOT_PIN_TO_PIN_DELAY_CLOCK_TO_Q_MAX, //primitive max clock-to-q delay</a>
<a name="223"><span class="lineNum">     223 </span>            : };</a>
<a name="224"><span class="lineNum">     224 </span>            : enum e_pin_to_pin_capacitance_annotations {</a>
<a name="225"><span class="lineNum">     225 </span>            :     E_ANNOT_PIN_TO_PIN_CAPACITANCE_C = 0</a>
<a name="226"><span class="lineNum">     226 </span>            : };</a>
<a name="227"><span class="lineNum">     227 </span>            : enum e_pin_to_pin_pack_pattern_annotations {</a>
<a name="228"><span class="lineNum">     228 </span>            :     E_ANNOT_PIN_TO_PIN_PACK_PATTERN_NAME = 0</a>
<a name="229"><span class="lineNum">     229 </span>            : };</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span>            : /* Power Estimation type for a PB */</a>
<a name="232"><span class="lineNum">     232 </span>            : enum e_power_estimation_method_ {</a>
<a name="233"><span class="lineNum">     233 </span>            :     POWER_METHOD_UNDEFINED = 0,</a>
<a name="234"><span class="lineNum">     234 </span>            :     POWER_METHOD_IGNORE,          /* Ignore power of this PB, and all children PB */</a>
<a name="235"><span class="lineNum">     235 </span>            :     POWER_METHOD_SUM_OF_CHILDREN, /* Ignore power of this PB, but consider children */</a>
<a name="236"><span class="lineNum">     236 </span>            :     POWER_METHOD_AUTO_SIZES,      /* Transistor-level, auto-sized buffers/wires */</a>
<a name="237"><span class="lineNum">     237 </span>            :     POWER_METHOD_SPECIFY_SIZES,   /* Transistor-level, user-specified buffers/wires */</a>
<a name="238"><span class="lineNum">     238 </span>            :     POWER_METHOD_TOGGLE_PINS,     /* Dynamic: Energy per pin toggle, Static: Absolute */</a>
<a name="239"><span class="lineNum">     239 </span>            :     POWER_METHOD_C_INTERNAL,      /* Dynamic: Equiv. Internal capacitance, Static: Absolute */</a>
<a name="240"><span class="lineNum">     240 </span>            :     POWER_METHOD_ABSOLUTE         /* Dynamic: Aboslute, Static: Absolute */</a>
<a name="241"><span class="lineNum">     241 </span>            : };</a>
<a name="242"><span class="lineNum">     242 </span>            : typedef enum e_power_estimation_method_ e_power_estimation_method;</a>
<a name="243"><span class="lineNum">     243 </span>            : typedef enum e_power_estimation_method_ t_power_estimation_method;</a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span>            : /* Specifies what part of the FPGA a custom switchblock should be built in (i.e. perimeter, core, everywhere) */</a>
<a name="246"><span class="lineNum">     246 </span>            : enum e_sb_location {</a>
<a name="247"><span class="lineNum">     247 </span>            :     E_PERIMETER = 0,</a>
<a name="248"><span class="lineNum">     248 </span>            :     E_CORNER,</a>
<a name="249"><span class="lineNum">     249 </span>            :     E_FRINGE, /* perimeter minus corners */</a>
<a name="250"><span class="lineNum">     250 </span>            :     E_CORE,</a>
<a name="251"><span class="lineNum">     251 </span>            :     E_EVERYWHERE</a>
<a name="252"><span class="lineNum">     252 </span>            : };</a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            : /*************************************************************************************************/</a>
<a name="255"><span class="lineNum">     255 </span>            : /* FPGA grid layout data types                                                                   */</a>
<a name="256"><span class="lineNum">     256 </span>            : /*************************************************************************************************/</a>
<a name="257"><span class="lineNum">     257 </span>            : /* Grid location specification</a>
<a name="258"><span class="lineNum">     258 </span>            :  *  Each member is a formula evaluated in terms of 'W' (device width),</a>
<a name="259"><span class="lineNum">     259 </span>            :  *  and 'H' (device height). Formulas can be evaluated using parse_formula()</a>
<a name="260"><span class="lineNum">     260 </span>            :  *  from expr_eval.h.</a>
<a name="261"><span class="lineNum">     261 </span>            :  */</a>
<a name="262"><span class="lineNum">     262 </span>            : struct t_grid_loc_spec {</a>
<a name="263"><span class="lineNum">     263 </span>            :     t_grid_loc_spec(std::string start, std::string end, std::string repeat, std::string incr)</a>
<a name="264"><span class="lineNum">     264 </span>            :         : start_expr(start)</a>
<a name="265"><span class="lineNum">     265 </span>            :         , end_expr(end)</a>
<a name="266"><span class="lineNum">     266 </span>            :         , repeat_expr(repeat)</a>
<a name="267"><span class="lineNum">     267 </span>            :         , incr_expr(incr) {}</a>
<a name="268"><span class="lineNum">     268 </span>            : </a>
<a name="269"><span class="lineNum">     269 </span>            :     std::string start_expr; //Starting position (inclusive)</a>
<a name="270"><span class="lineNum">     270 </span>            :     std::string end_expr;   //Ending position (inclusive)</a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
<a name="272"><span class="lineNum">     272 </span>            :     std::string repeat_expr; //Distance between repeated</a>
<a name="273"><span class="lineNum">     273 </span>            :                              // region instances</a>
<a name="274"><span class="lineNum">     274 </span>            : </a>
<a name="275"><span class="lineNum">     275 </span>            :     std::string incr_expr; //Distance between block instantiations</a>
<a name="276"><span class="lineNum">     276 </span>            :                            // with the region</a>
<a name="277"><span class="lineNum">     277 </span>            : };</a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span>            : /* Definition of how to place physical logic block in the grid.</a>
<a name="280"><span class="lineNum">     280 </span>            :  *  This defines a region of the grid to be set to a specific type</a>
<a name="281"><span class="lineNum">     281 </span>            :  *  (provided it's priority is high enough to override other blocks).</a>
<a name="282"><span class="lineNum">     282 </span>            :  *</a>
<a name="283"><span class="lineNum">     283 </span>            :  *  The diagram below illustrates the layout specification.</a>
<a name="284"><span class="lineNum">     284 </span>            :  *</a>
<a name="285"><span class="lineNum">     285 </span>            :  *                      +----+                +----+           +----+</a>
<a name="286"><span class="lineNum">     286 </span>            :  *                      |    |                |    |           |    |</a>
<a name="287"><span class="lineNum">     287 </span>            :  *                      |    |                |    |    ...    |    |</a>
<a name="288"><span class="lineNum">     288 </span>            :  *                      |    |                |    |           |    |</a>
<a name="289"><span class="lineNum">     289 </span>            :  *                      +----+                +----+           +----+</a>
<a name="290"><span class="lineNum">     290 </span>            :  *</a>
<a name="291"><span class="lineNum">     291 </span>            :  *                        .                     .                 .</a>
<a name="292"><span class="lineNum">     292 </span>            :  *                        .                     .                 .</a>
<a name="293"><span class="lineNum">     293 </span>            :  *                        .                     .                 .</a>
<a name="294"><span class="lineNum">     294 </span>            :  *</a>
<a name="295"><span class="lineNum">     295 </span>            :  *                      +----+                +----+           +----+</a>
<a name="296"><span class="lineNum">     296 </span>            :  *                      |    |                |    |           |    |</a>
<a name="297"><span class="lineNum">     297 </span>            :  *                      |    |                |    |    ...    |    |</a>
<a name="298"><span class="lineNum">     298 </span>            :  *                      |    |                |    |           |    |</a>
<a name="299"><span class="lineNum">     299 </span>            :  *                      +----+                +----+           +----+</a>
<a name="300"><span class="lineNum">     300 </span>            :  *                   ^</a>
<a name="301"><span class="lineNum">     301 </span>            :  *                   |</a>
<a name="302"><span class="lineNum">     302 </span>            :  *           repeaty |</a>
<a name="303"><span class="lineNum">     303 </span>            :  *                   |</a>
<a name="304"><span class="lineNum">     304 </span>            :  *                   v        (endx,endy)</a>
<a name="305"><span class="lineNum">     305 </span>            :  *                      +----+                +----+           +----+</a>
<a name="306"><span class="lineNum">     306 </span>            :  *                      |    |                |    |           |    |</a>
<a name="307"><span class="lineNum">     307 </span>            :  *                      |    |                |    |    ...    |    |</a>
<a name="308"><span class="lineNum">     308 </span>            :  *                      |    |                |    |           |    |</a>
<a name="309"><span class="lineNum">     309 </span>            :  *                      +----+                +----+           +----+</a>
<a name="310"><span class="lineNum">     310 </span>            :  *       (startx,starty)</a>
<a name="311"><span class="lineNum">     311 </span>            :  *                            &lt;--------------&gt;</a>
<a name="312"><span class="lineNum">     312 </span>            :  *                                 repeatx</a>
<a name="313"><span class="lineNum">     313 </span>            :  *</a>
<a name="314"><span class="lineNum">     314 </span>            :  *  startx/endx and endx/endy define a rectangular region instances dimensions.</a>
<a name="315"><span class="lineNum">     315 </span>            :  *  The region instance is then repeated every repeatx/repeaty (if specified).</a>
<a name="316"><span class="lineNum">     316 </span>            :  *</a>
<a name="317"><span class="lineNum">     317 </span>            :  *  Within a particular region instance a block of block_type is laid down every</a>
<a name="318"><span class="lineNum">     318 </span>            :  *  incrx/incry units (if not specified defaults to block width/height):</a>
<a name="319"><span class="lineNum">     319 </span>            :  *</a>
<a name="320"><span class="lineNum">     320 </span>            :  *</a>
<a name="321"><span class="lineNum">     321 </span>            :  *    * = an instance of block_type within the region</a>
<a name="322"><span class="lineNum">     322 </span>            :  *</a>
<a name="323"><span class="lineNum">     323 </span>            :  *                    +------------------------------+</a>
<a name="324"><span class="lineNum">     324 </span>            :  *                    |*         *         *        *|</a>
<a name="325"><span class="lineNum">     325 </span>            :  *                    |                              |</a>
<a name="326"><span class="lineNum">     326 </span>            :  *                    |                              |</a>
<a name="327"><span class="lineNum">     327 </span>            :  *                    |                              |</a>
<a name="328"><span class="lineNum">     328 </span>            :  *                    |                              |</a>
<a name="329"><span class="lineNum">     329 </span>            :  *                    |                              |</a>
<a name="330"><span class="lineNum">     330 </span>            :  *                    |*         *         *        *|</a>
<a name="331"><span class="lineNum">     331 </span>            :  *                ^   |                              |</a>
<a name="332"><span class="lineNum">     332 </span>            :  *                |   |                              |</a>
<a name="333"><span class="lineNum">     333 </span>            :  *          incry |   |                              |</a>
<a name="334"><span class="lineNum">     334 </span>            :  *                |   |                              |</a>
<a name="335"><span class="lineNum">     335 </span>            :  *                v   |                              |</a>
<a name="336"><span class="lineNum">     336 </span>            :  *                    |*         *         *        *|</a>
<a name="337"><span class="lineNum">     337 </span>            :  *                    +------------------------------+</a>
<a name="338"><span class="lineNum">     338 </span>            :  *</a>
<a name="339"><span class="lineNum">     339 </span>            :  *                      &lt;-------&gt;</a>
<a name="340"><span class="lineNum">     340 </span>            :  *                        incrx</a>
<a name="341"><span class="lineNum">     341 </span>            :  *</a>
<a name="342"><span class="lineNum">     342 </span>            :  *  In the above diagram incrx = 10, and incry = 6</a>
<a name="343"><span class="lineNum">     343 </span>            :  */</a>
<a name="344"><span class="lineNum">     344 </span>            : struct t_grid_loc_def {</a>
<a name="345"><span class="lineNum">     345 </span>            :     t_grid_loc_def(std::string block_type_val, int priority_val)</a>
<a name="346"><span class="lineNum">     346 </span>            :         : block_type(block_type_val)</a>
<a name="347"><span class="lineNum">     347 </span>            :         , priority(priority_val)</a>
<a name="348"><span class="lineNum">     348 </span>            :         , x(&quot;0&quot;, &quot;W-1&quot;, &quot;max(w+1,W)&quot;, &quot;w&quot;) //Fill in x direction, no repeat, incr by block width</a>
<a name="349"><span class="lineNum">     349 </span>            :         , y(&quot;0&quot;, &quot;H-1&quot;, &quot;max(h+1,H)&quot;, &quot;h&quot;) //Fill in y direction, no repeat, incr by block height</a>
<a name="350"><span class="lineNum">     350 </span>            :     {}</a>
<a name="351"><span class="lineNum">     351 </span>            : </a>
<a name="352"><span class="lineNum">     352 </span>            :     std::string block_type; //The block type name</a>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<a name="354"><span class="lineNum">     354 </span>            :     int priority = 0; //Priority of the specification.</a>
<a name="355"><span class="lineNum">     355 </span>            :                       // In case of conflicting specifications</a>
<a name="356"><span class="lineNum">     356 </span>            :                       // the largest priority wins.</a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span>            :     t_grid_loc_spec x; //Horizontal location specification</a>
<a name="359"><span class="lineNum">     359 </span>            :     t_grid_loc_spec y; //Veritcal location specification</a>
<a name="360"><span class="lineNum">     360 </span>            : </a>
<a name="361"><span class="lineNum">     361 </span>            :     // When 1 metadata tag is split among multiple t_grid_loc_def, one</a>
<a name="362"><span class="lineNum">     362 </span>            :     // t_grid_loc_def is arbitrarily chosen to own the metadata, and the other</a>
<a name="363"><span class="lineNum">     363 </span>            :     // t_grid_loc_def point to the owned version.</a>
<a name="364"><span class="lineNum">     364 </span>            :     std::unique_ptr&lt;t_metadata_dict&gt; owned_meta;</a>
<a name="365"><span class="lineNum">     365 </span>            :     t_metadata_dict* meta = nullptr; // Metadata for this location definition. This</a>
<a name="366"><span class="lineNum">     366 </span>            :                                      // metadata may be shared with multiple grid_locs</a>
<a name="367"><span class="lineNum">     367 </span>            :                                      // that come from a common definition.</a>
<a name="368"><span class="lineNum">     368 </span>            : };</a>
<a name="369"><span class="lineNum">     369 </span>            : </a>
<a name="370"><span class="lineNum">     370 </span>            : enum GridDefType {</a>
<a name="371"><span class="lineNum">     371 </span>            :     AUTO,</a>
<a name="372"><span class="lineNum">     372 </span>            :     FIXED</a>
<a name="373"><span class="lineNum">     373 </span>            : };</a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span>            : struct t_grid_def {</a>
<a name="376"><span class="lineNum">     376 </span>            :     GridDefType grid_type = GridDefType::AUTO; //The type of this grid specification</a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span>            :     std::string name = &quot;&quot;; //The name of this device</a>
<a name="379"><span class="lineNum">     379 </span>            : </a>
<a name="380"><span class="lineNum">     380 </span>            :     int width = -1;  //Fixed device width (only valid for grid_type == FIXED)</a>
<a name="381"><span class="lineNum">     381 </span>            :     int height = -1; //Fixed device height (only valid for grid_type == FIXED)</a>
<a name="382"><span class="lineNum">     382 </span>            : </a>
<a name="383"><span class="lineNum">     383 </span>            :     float aspect_ratio = 1.; //Aspect ratio for auto-sized devices (only valid for</a>
<a name="384"><span class="lineNum">     384 </span>            :                              //grid_type == AUTO)</a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span>            :     std::vector&lt;t_grid_loc_def&gt; loc_defs; //The list of grid location definitions for this grid specification</a>
<a name="387"><span class="lineNum">     387 </span>            : };</a>
<a name="388"><span class="lineNum">     388 </span>            : </a>
<a name="389"><span class="lineNum">     389 </span>            : /************************* POWER ***********************************/</a>
<a name="390"><span class="lineNum">     390 </span>            : </a>
<a name="391"><span class="lineNum">     391 </span>            : /* Global clock architecture */</a>
<a name="392"><span class="lineNum">     392 </span>            : struct t_clock_arch {</a>
<a name="393"><span class="lineNum">     393 </span>            :     int num_global_clocks;</a>
<a name="394"><span class="lineNum">     394 </span>            :     t_clock_network* clock_inf; /* Details about each clock */</a>
<a name="395"><span class="lineNum">     395 </span>            : };</a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span>            : /* Architecture information for a single clock */</a>
<a name="398"><span class="lineNum">     398 </span>            : struct t_clock_network {</a>
<a name="399"><span class="lineNum">     399 </span>            :     bool autosize_buffer; /* autosize clock buffers */</a>
<a name="400"><span class="lineNum">     400 </span>            :     float buffer_size;    /* if not autosized, the clock buffer size */</a>
<a name="401"><span class="lineNum">     401 </span>            :     float C_wire;         /* Wire capacitance (per meter) */</a>
<a name="402"><span class="lineNum">     402 </span>            : </a>
<a name="403"><span class="lineNum">     403 </span>            :     float prob;   /* Static probability of net assigned to this clock */</a>
<a name="404"><span class="lineNum">     404 </span>            :     float dens;   /* Switching density of net assigned to this clock */</a>
<a name="405"><span class="lineNum">     405 </span>            :     float period; /* Period of clock */</a>
<a name="406"><span class="lineNum">     406 </span>            : };</a>
<a name="407"><span class="lineNum">     407 </span>            : </a>
<a name="408"><span class="lineNum">     408 </span>            : /* Power-related architecture information */</a>
<a name="409"><span class="lineNum">     409 </span>            : struct t_power_arch {</a>
<a name="410"><span class="lineNum">     410 </span>            :     float C_wire_local; /* Capacitance of local interconnect (per meter) */</a>
<a name="411"><span class="lineNum">     411 </span>            :     //int seg_buffer_split; /* Split segment for distributed buffer (no split=1) */</a>
<a name="412"><span class="lineNum">     412 </span>            :     float logical_effort_factor;</a>
<a name="413"><span class="lineNum">     413 </span>            :     float local_interc_factor;</a>
<a name="414"><span class="lineNum">     414 </span>            :     float transistors_per_SRAM_bit;</a>
<a name="415"><span class="lineNum">     415 </span>            :     float mux_transistor_size;</a>
<a name="416"><span class="lineNum">     416 </span>            :     float FF_size;</a>
<a name="417"><span class="lineNum">     417 </span>            :     float LUT_transistor_size;</a>
<a name="418"><span class="lineNum">     418 </span>            : };</a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span>            : /* Power usage for an entity */</a>
<a name="421"><span class="lineNum">     421 </span>            : struct t_power_usage {</a>
<a name="422"><span class="lineNum">     422 </span>            :     float dynamic;</a>
<a name="423"><span class="lineNum">     423 </span>            :     float leakage;</a>
<a name="424"><span class="lineNum">     424 </span>            : };</a>
<a name="425"><span class="lineNum">     425 </span>            : </a>
<a name="426"><span class="lineNum">     426 </span>            : /*************************************************************************************************/</a>
<a name="427"><span class="lineNum">     427 </span>            : /* FPGA Physical Logic Blocks data types                                                         */</a>
<a name="428"><span class="lineNum">     428 </span>            : /*************************************************************************************************/</a>
<a name="429"><span class="lineNum">     429 </span>            : </a>
<a name="430"><span class="lineNum">     430 </span>            : enum class PortEquivalence {</a>
<a name="431"><span class="lineNum">     431 </span>            :     NONE,    //The pins within the port are not equivalent and can not be swapped</a>
<a name="432"><span class="lineNum">     432 </span>            :     FULL,    //The pins within the port are fully equivalent and can be freely swapped (e.g. logically equivalent or modelling a full-crossbar)</a>
<a name="433"><span class="lineNum">     433 </span>            :     INSTANCE //The port is equivalent with instance swapping (more restrictive that FULL)</a>
<a name="434"><span class="lineNum">     434 </span>            : };</a>
<a name="435"><span class="lineNum">     435 </span>            : </a>
<a name="436"><span class="lineNum">     436 </span>            : /* A class of CLB pins that share common properties</a>
<a name="437"><span class="lineNum">     437 </span>            :  * port_name: name of this class of pins</a>
<a name="438"><span class="lineNum">     438 </span>            :  * type:  DRIVER or RECEIVER (what is this pinclass?)              *</a>
<a name="439"><span class="lineNum">     439 </span>            :  * num_pins:  The number of logically equivalent pins forming this *</a>
<a name="440"><span class="lineNum">     440 </span>            :  *           class.                                                *</a>
<a name="441"><span class="lineNum">     441 </span>            :  * pinlist[]:  List of clb pin numbers which belong to this class. */</a>
<a name="442"><span class="lineNum">     442 </span><span class="lineNoCov">          0 : struct t_class {</span></a>
<a name="443"><span class="lineNum">     443 </span>            :     enum e_pin_type type;</a>
<a name="444"><span class="lineNum">     444 </span>            :     PortEquivalence equivalence;</a>
<a name="445"><span class="lineNum">     445 </span>            :     int num_pins;</a>
<a name="446"><span class="lineNum">     446 </span>            :     std::vector&lt;int&gt; pinlist; /* [0..num_pins - 1] */</a>
<a name="447"><span class="lineNum">     447 </span>            : };</a>
<a name="448"><span class="lineNum">     448 </span>            : </a>
<a name="449"><span class="lineNum">     449 </span>            : /* Struct to hold the class ranges for specific sub tiles */</a>
<a name="450"><span class="lineNum">     450 </span>            : struct t_class_range {</a>
<a name="451"><span class="lineNum">     451 </span>            :     int low = 0;</a>
<a name="452"><span class="lineNum">     452 </span>            :     int high = 0;</a>
<a name="453"><span class="lineNum">     453 </span>            : };</a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span>            : enum e_power_wire_type {</a>
<a name="456"><span class="lineNum">     456 </span>            :     POWER_WIRE_TYPE_UNDEFINED = 0,</a>
<a name="457"><span class="lineNum">     457 </span>            :     POWER_WIRE_TYPE_IGNORED,</a>
<a name="458"><span class="lineNum">     458 </span>            :     POWER_WIRE_TYPE_C,</a>
<a name="459"><span class="lineNum">     459 </span>            :     POWER_WIRE_TYPE_ABSOLUTE_LENGTH,</a>
<a name="460"><span class="lineNum">     460 </span>            :     POWER_WIRE_TYPE_RELATIVE_LENGTH,</a>
<a name="461"><span class="lineNum">     461 </span>            :     POWER_WIRE_TYPE_AUTO</a>
<a name="462"><span class="lineNum">     462 </span>            : };</a>
<a name="463"><span class="lineNum">     463 </span>            : </a>
<a name="464"><span class="lineNum">     464 </span>            : enum e_power_buffer_type {</a>
<a name="465"><span class="lineNum">     465 </span>            :     POWER_BUFFER_TYPE_UNDEFINED = 0,</a>
<a name="466"><span class="lineNum">     466 </span>            :     POWER_BUFFER_TYPE_NONE,</a>
<a name="467"><span class="lineNum">     467 </span>            :     POWER_BUFFER_TYPE_AUTO,</a>
<a name="468"><span class="lineNum">     468 </span>            :     POWER_BUFFER_TYPE_ABSOLUTE_SIZE</a>
<a name="469"><span class="lineNum">     469 </span>            : };</a>
<a name="470"><span class="lineNum">     470 </span>            : </a>
<a name="471"><span class="lineNum">     471 </span>            : struct t_port_power {</a>
<a name="472"><span class="lineNum">     472 </span>            :     /* Transistor-Level Power Properties */</a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span>            :     // Wire</a>
<a name="475"><span class="lineNum">     475 </span>            :     e_power_wire_type wire_type;</a>
<a name="476"><span class="lineNum">     476 </span>            :     union {</a>
<a name="477"><span class="lineNum">     477 </span>            :         float C;</a>
<a name="478"><span class="lineNum">     478 </span>            :         float absolute_length;</a>
<a name="479"><span class="lineNum">     479 </span>            :         float relative_length;</a>
<a name="480"><span class="lineNum">     480 </span>            :     } wire;</a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span>            :     // Buffer</a>
<a name="483"><span class="lineNum">     483 </span>            :     e_power_buffer_type buffer_type;</a>
<a name="484"><span class="lineNum">     484 </span>            :     float buffer_size;</a>
<a name="485"><span class="lineNum">     485 </span>            : </a>
<a name="486"><span class="lineNum">     486 </span>            :     /* Pin-Toggle Power Properties */</a>
<a name="487"><span class="lineNum">     487 </span>            :     bool pin_toggle_initialized;</a>
<a name="488"><span class="lineNum">     488 </span>            :     float energy_per_toggle;</a>
<a name="489"><span class="lineNum">     489 </span>            :     t_port* scaled_by_port;</a>
<a name="490"><span class="lineNum">     490 </span>            :     int scaled_by_port_pin_idx;</a>
<a name="491"><span class="lineNum">     491 </span>            :     bool reverse_scaled; /* Scale by (1-prob) */</a>
<a name="492"><span class="lineNum">     492 </span>            : };</a>
<a name="493"><span class="lineNum">     493 </span>            : </a>
<a name="494"><span class="lineNum">     494 </span>            : //The type of Fc specification</a>
<a name="495"><span class="lineNum">     495 </span>            : enum class e_fc_type {</a>
<a name="496"><span class="lineNum">     496 </span>            :     IN, //The fc specification for an input pin</a>
<a name="497"><span class="lineNum">     497 </span>            :     OUT //The fc specification for an output pin</a>
<a name="498"><span class="lineNum">     498 </span>            : };</a>
<a name="499"><span class="lineNum">     499 </span>            : </a>
<a name="500"><span class="lineNum">     500 </span>            : //The value type of the Fc specification</a>
<a name="501"><span class="lineNum">     501 </span>            : enum class e_fc_value_type {</a>
<a name="502"><span class="lineNum">     502 </span>            :     FRACTIONAL, //Fractional Fc specification (i.e. fraction of routing channel tracks)</a>
<a name="503"><span class="lineNum">     503 </span>            :     ABSOLUTE    //Absolute Fc specification (i.e. absolute number of tracks)</a>
<a name="504"><span class="lineNum">     504 </span>            : };</a>
<a name="505"><span class="lineNum">     505 </span>            : </a>
<a name="506"><span class="lineNum">     506 </span>            : //Describes the Fc specification for a set of pins and a segment</a>
<a name="507"><span class="lineNum">     507 </span><span class="lineNoCov">          0 : struct t_fc_specification {</span></a>
<a name="508"><span class="lineNum">     508 </span>            :     e_fc_type fc_type;             //What type of Fc</a>
<a name="509"><span class="lineNum">     509 </span>            :     e_fc_value_type fc_value_type; //How to interpret the Fc value</a>
<a name="510"><span class="lineNum">     510 </span>            :     float fc_value;                //The Fc value</a>
<a name="511"><span class="lineNum">     511 </span>            :     int seg_index;                 //The target segment index</a>
<a name="512"><span class="lineNum">     512 </span>            :     std::vector&lt;int&gt; pins;         //The block pins collectively effected by this Fc</a>
<a name="513"><span class="lineNum">     513 </span>            : };</a>
<a name="514"><span class="lineNum">     514 </span>            : </a>
<a name="515"><span class="lineNum">     515 </span>            : //Defines the default Fc specification for an architecture</a>
<a name="516"><span class="lineNum">     516 </span>            : struct t_default_fc_spec {</a>
<a name="517"><span class="lineNum">     517 </span>            :     bool specified = false;         //Whether or not a default specification exists</a>
<a name="518"><span class="lineNum">     518 </span>            :     e_fc_value_type in_value_type;  //Type of the input value (frac or abs)</a>
<a name="519"><span class="lineNum">     519 </span>            :     float in_value;                 //Input Fc value</a>
<a name="520"><span class="lineNum">     520 </span>            :     e_fc_value_type out_value_type; //Type of the output value (frac or abs)</a>
<a name="521"><span class="lineNum">     521 </span>            :     float out_value;                //Output Fc value</a>
<a name="522"><span class="lineNum">     522 </span>            : };</a>
<a name="523"><span class="lineNum">     523 </span>            : </a>
<a name="524"><span class="lineNum">     524 </span>            : enum class e_sb_type {</a>
<a name="525"><span class="lineNum">     525 </span>            :     NONE,       //No SB at this location</a>
<a name="526"><span class="lineNum">     526 </span>            :     HORIZONTAL, //Horizontal straight-through connections</a>
<a name="527"><span class="lineNum">     527 </span>            :     VERTICAL,   //Vertical straight-through connections</a>
<a name="528"><span class="lineNum">     528 </span>            :     TURNS,      //Turning connections only</a>
<a name="529"><span class="lineNum">     529 </span>            :     STRAIGHT,   //Straight-through connections (i.e. vertical + horizontal)</a>
<a name="530"><span class="lineNum">     530 </span>            :     FULL        //Full SB at this location (i.e. turns + straight)</a>
<a name="531"><span class="lineNum">     531 </span>            : </a>
<a name="532"><span class="lineNum">     532 </span>            : };</a>
<a name="533"><span class="lineNum">     533 </span>            : </a>
<a name="534"><span class="lineNum">     534 </span>            : constexpr int NO_SWITCH = -1;</a>
<a name="535"><span class="lineNum">     535 </span>            : constexpr int DEFAULT_SWITCH = -2;</a>
<a name="536"><span class="lineNum">     536 </span>            : </a>
<a name="537"><span class="lineNum">     537 </span>            : /* Describes the type for a physical tile</a>
<a name="538"><span class="lineNum">     538 </span>            :  * name: unique identifier for type</a>
<a name="539"><span class="lineNum">     539 </span>            :  * num_pins: Number of pins for the block</a>
<a name="540"><span class="lineNum">     540 </span>            :  * capacity: Number of blocks of this type that can occupy one grid tile (typically used by IOs).</a>
<a name="541"><span class="lineNum">     541 </span>            :  * width: Width of large block in grid tiles</a>
<a name="542"><span class="lineNum">     542 </span>            :  * height: Height of large block in grid tiles</a>
<a name="543"><span class="lineNum">     543 </span>            :  *</a>
<a name="544"><span class="lineNum">     544 </span>            :  * pinloc: Is set to true if a given pin exists on a certain position of a</a>
<a name="545"><span class="lineNum">     545 </span>            :  *         block. Derived from pin_location_distribution/pin_loc_assignments</a>
<a name="546"><span class="lineNum">     546 </span>            :  *</a>
<a name="547"><span class="lineNum">     547 </span>            :  * pin_location_distribution: The pin distribution type</a>
<a name="548"><span class="lineNum">     548 </span>            :  * num_pin_loc_assignments: The number of strings within each pin_loc_assignments</a>
<a name="549"><span class="lineNum">     549 </span>            :  * pin_loc_assignments: The strings for a custom pin location distribution.</a>
<a name="550"><span class="lineNum">     550 </span>            :  *                      Valid only for pin_location_distribution == E_CUSTOM_PIN_DISTR</a>
<a name="551"><span class="lineNum">     551 </span>            :  *</a>
<a name="552"><span class="lineNum">     552 </span>            :  * num_class: Number of logically-equivalent pin classes</a>
<a name="553"><span class="lineNum">     553 </span>            :  * class_inf: Information of each logically-equivalent class</a>
<a name="554"><span class="lineNum">     554 </span>            :  *</a>
<a name="555"><span class="lineNum">     555 </span>            :  * pin_avg_width_offset: Average width offset to specified pin (exact if only a single physical pin instance)</a>
<a name="556"><span class="lineNum">     556 </span>            :  * pin_avg_height_offset: Average height offset to specified pin (exact if only a single physical pin instance)</a>
<a name="557"><span class="lineNum">     557 </span>            :  * pin_class: The class a pin belongs to</a>
<a name="558"><span class="lineNum">     558 </span>            :  * is_ignored_pin: Whether or not a pin is ignored durring rr_graph generation and routing.</a>
<a name="559"><span class="lineNum">     559 </span>            :  *                 This is usually the case for clock pins and other global pins unless the</a>
<a name="560"><span class="lineNum">     560 </span>            :  *                 clock_modeling option is set to route the clock through regular inter-block</a>
<a name="561"><span class="lineNum">     561 </span>            :  *                 wiring or through a dedicated clock network.</a>
<a name="562"><span class="lineNum">     562 </span>            :  * is_pin_global: Whether or not this pin is marked as global. Clock pins and other specified</a>
<a name="563"><span class="lineNum">     563 </span>            :  *                global pins in the architecture file are marked as global.</a>
<a name="564"><span class="lineNum">     564 </span>            :  *</a>
<a name="565"><span class="lineNum">     565 </span>            :  * fc_specs: The Fc specifications for all pins</a>
<a name="566"><span class="lineNum">     566 </span>            :  *</a>
<a name="567"><span class="lineNum">     567 </span>            :  * switchblock_locations: Switch block configuration for this block.</a>
<a name="568"><span class="lineNum">     568 </span>            :  *                        Each element describes the type of SB which should be</a>
<a name="569"><span class="lineNum">     569 </span>            :  *                        constructed at the specified location.</a>
<a name="570"><span class="lineNum">     570 </span>            :  *                        Note that the SB is located to the top-right of the</a>
<a name="571"><span class="lineNum">     571 </span>            :  *                        grid tile location. [0..width-1][0..height-1]</a>
<a name="572"><span class="lineNum">     572 </span>            :  *</a>
<a name="573"><span class="lineNum">     573 </span>            :  * area: Describes how much area this logic block takes, if undefined, use default</a>
<a name="574"><span class="lineNum">     574 </span>            :  * type_timing_inf: timing information unique to this type</a>
<a name="575"><span class="lineNum">     575 </span>            :  * num_drivers: Total number of output drivers supplied</a>
<a name="576"><span class="lineNum">     576 </span>            :  * num_receivers: Total number of input receivers supplied</a>
<a name="577"><span class="lineNum">     577 </span>            :  * index: Keep track of type in array for easy access</a>
<a name="578"><span class="lineNum">     578 </span>            :  * logical_tile_index: index of the corresponding logical block type</a>
<a name="579"><span class="lineNum">     579 </span>            :  *</a>
<a name="580"><span class="lineNum">     580 </span>            :  * In general, the physical tile is a placeable physical resource on the FPGA device,</a>
<a name="581"><span class="lineNum">     581 </span>            :  * and it is allowed to contain an heterogeneous set of logical blocks (pb_types).</a>
<a name="582"><span class="lineNum">     582 </span>            :  *</a>
<a name="583"><span class="lineNum">     583 </span>            :  * Each physical tile must specify at least one sub tile, that is a physical location</a>
<a name="584"><span class="lineNum">     584 </span>            :  * on the sub tiles stacks. This means that a physical tile occupies an (x, y) location on the grid,</a>
<a name="585"><span class="lineNum">     585 </span>            :  * and it has at least one sub tile slot that allows for a placement within the (x, y) location.</a>
<a name="586"><span class="lineNum">     586 </span>            :  *</a>
<a name="587"><span class="lineNum">     587 </span>            :  * Therefore, to identify the location of a logical block within the device grid, we need to</a>
<a name="588"><span class="lineNum">     588 </span>            :  * specify three different coordinates:</a>
<a name="589"><span class="lineNum">     589 </span>            :  *      - x         : horizontal coordinate</a>
<a name="590"><span class="lineNum">     590 </span>            :  *      - y         : vertical coordinate</a>
<a name="591"><span class="lineNum">     591 </span>            :  *      - sub tile  : location within the sub tile stack at an (x, y) physical location</a>
<a name="592"><span class="lineNum">     592 </span>            :  *</a>
<a name="593"><span class="lineNum">     593 </span>            :  * A physical tile is heterogeneous as it allows the placement of different kinds of logical blocks within,</a>
<a name="594"><span class="lineNum">     594 </span>            :  * that can share the same (x, y) placement location.</a>
<a name="595"><span class="lineNum">     595 </span>            :  *</a>
<a name="596"><span class="lineNum">     596 </span>            :  */</a>
<a name="597"><span class="lineNum">     597 </span>            : struct t_physical_tile_type {</a>
<a name="598"><span class="lineNum">     598 </span>            :     char* name = nullptr;</a>
<a name="599"><span class="lineNum">     599 </span>            :     int num_pins = 0;</a>
<a name="600"><span class="lineNum">     600 </span>            :     int num_inst_pins = 0;</a>
<a name="601"><span class="lineNum">     601 </span>            :     int num_input_pins = 0;</a>
<a name="602"><span class="lineNum">     602 </span>            :     int num_output_pins = 0;</a>
<a name="603"><span class="lineNum">     603 </span>            :     int num_clock_pins = 0;</a>
<a name="604"><span class="lineNum">     604 </span>            : </a>
<a name="605"><span class="lineNum">     605 </span>            :     std::vector&lt;int&gt; clock_pin_indices;</a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span>            :     int capacity = 0;</a>
<a name="608"><span class="lineNum">     608 </span>            : </a>
<a name="609"><span class="lineNum">     609 </span>            :     int width = 0;</a>
<a name="610"><span class="lineNum">     610 </span>            :     int height = 0;</a>
<a name="611"><span class="lineNum">     611 </span>            : </a>
<a name="612"><span class="lineNum">     612 </span>            :     vtr::NdMatrix&lt;std::vector&lt;bool&gt;, 3&gt; pinloc; /* [0..width-1][0..height-1][0..3][0..num_pins-1] */</a>
<a name="613"><span class="lineNum">     613 </span>            : </a>
<a name="614"><span class="lineNum">     614 </span>            :     std::vector&lt;t_class&gt; class_inf; /* [0..num_class-1] */</a>
<a name="615"><span class="lineNum">     615 </span>            : </a>
<a name="616"><span class="lineNum">     616 </span>            :     std::vector&lt;int&gt; pin_width_offset;  // [0..num_pins-1]</a>
<a name="617"><span class="lineNum">     617 </span>            :     std::vector&lt;int&gt; pin_height_offset; // [0..num_pins-1]</a>
<a name="618"><span class="lineNum">     618 </span>            :     std::vector&lt;int&gt; pin_class;         // [0..num_pins-1]</a>
<a name="619"><span class="lineNum">     619 </span>            :     std::vector&lt;bool&gt; is_ignored_pin;   // [0..num_pins-1]</a>
<a name="620"><span class="lineNum">     620 </span>            :     std::vector&lt;bool&gt; is_pin_global;    // [0..num_pins-1]</a>
<a name="621"><span class="lineNum">     621 </span>            : </a>
<a name="622"><span class="lineNum">     622 </span>            :     std::vector&lt;t_fc_specification&gt; fc_specs;</a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span>            :     vtr::Matrix&lt;e_sb_type&gt; switchblock_locations;</a>
<a name="625"><span class="lineNum">     625 </span>            :     vtr::Matrix&lt;int&gt; switchblock_switch_overrides;</a>
<a name="626"><span class="lineNum">     626 </span>            : </a>
<a name="627"><span class="lineNum">     627 </span>            :     float area = 0;</a>
<a name="628"><span class="lineNum">     628 </span>            : </a>
<a name="629"><span class="lineNum">     629 </span>            :     /* This info can be determined from class_inf and pin_class but stored for faster access */</a>
<a name="630"><span class="lineNum">     630 </span>            :     int num_drivers = 0;</a>
<a name="631"><span class="lineNum">     631 </span>            :     int num_receivers = 0;</a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span>            :     int index = -1; /* index of type descriptor in array (allows for index referencing) */</a>
<a name="634"><span class="lineNum">     634 </span>            : </a>
<a name="635"><span class="lineNum">     635 </span>            :     // vector of the different types of sub tiles allowed for the physical tile.</a>
<a name="636"><span class="lineNum">     636 </span>            :     std::vector&lt;t_sub_tile&gt; sub_tiles;</a>
<a name="637"><span class="lineNum">     637 </span>            : </a>
<a name="638"><span class="lineNum">     638 </span>            :     /* Unordered map indexed by the logical block index.</a>
<a name="639"><span class="lineNum">     639 </span>            :      * tile_block_pin_directs_map[logical block index][logical block pin] -&gt; physical tile pin */</a>
<a name="640"><span class="lineNum">     640 </span>            :     std::unordered_map&lt;int, std::unordered_map&lt;int, vtr::bimap&lt;t_logical_pin, t_physical_pin&gt;&gt;&gt; tile_block_pin_directs_map;</a>
<a name="641"><span class="lineNum">     641 </span>            : </a>
<a name="642"><span class="lineNum">     642 </span>            :     /* Returns the indices of pins that contain a clock for this physical logic block */</a>
<a name="643"><span class="lineNum">     643 </span>            :     std::vector&lt;int&gt; get_clock_pins_indices() const;</a>
<a name="644"><span class="lineNum">     644 </span>            : </a>
<a name="645"><span class="lineNum">     645 </span>            :     // Returns the sub tile location of the physical tile given an input pin</a>
<a name="646"><span class="lineNum">     646 </span>            :     int get_sub_tile_loc_from_pin(int pin_num) const;</a>
<a name="647"><span class="lineNum">     647 </span>            : </a>
<a name="648"><span class="lineNum">     648 </span>            :     // TODO: Remove is_input_type / is_output_type as part of</a>
<a name="649"><span class="lineNum">     649 </span>            :     // https://github.com/verilog-to-routing/vtr-verilog-to-routing/issues/1193</a>
<a name="650"><span class="lineNum">     650 </span>            : </a>
<a name="651"><span class="lineNum">     651 </span>            :     // Does this t_physical_tile_type contain an inpad?</a>
<a name="652"><span class="lineNum">     652 </span>            :     bool is_input_type = false;</a>
<a name="653"><span class="lineNum">     653 </span>            : </a>
<a name="654"><span class="lineNum">     654 </span>            :     // Does this t_physical_tile_type contain an outpad?</a>
<a name="655"><span class="lineNum">     655 </span>            :     bool is_output_type = false;</a>
<a name="656"><span class="lineNum">     656 </span>            : };</a>
<a name="657"><span class="lineNum">     657 </span>            : </a>
<a name="658"><span class="lineNum">     658 </span>            : /* Holds the capacity range of a certain sub_tile block within the parent physical tile type.</a>
<a name="659"><span class="lineNum">     659 </span>            :  * E.g. TILE_X has the following sub tiles:</a>
<a name="660"><span class="lineNum">     660 </span>            :  *          - SUB_TILE_A: capacity_range --&gt; 0 to 4</a>
<a name="661"><span class="lineNum">     661 </span>            :  *          - SUB_TILE_B: capacity_range --&gt; 5 to 11</a>
<a name="662"><span class="lineNum">     662 </span>            :  *          - SUB_TILE_C: capacity_range --&gt; 12 to 16</a>
<a name="663"><span class="lineNum">     663 </span>            :  *</a>
<a name="664"><span class="lineNum">     664 </span>            :  * Totale TILE_X capacity is 17</a>
<a name="665"><span class="lineNum">     665 </span>            :  */</a>
<a name="666"><span class="lineNum">     666 </span>            : struct t_capacity_range {</a>
<a name="667"><span class="lineNum">     667 </span>            :     int low = 0;</a>
<a name="668"><span class="lineNum">     668 </span>            :     int high = 0;</a>
<a name="669"><span class="lineNum">     669 </span>            : </a>
<a name="670"><span class="lineNum">     670 </span>            :     void set(int low_cap, int high_cap) {</a>
<a name="671"><span class="lineNum">     671 </span>            :         low = low_cap;</a>
<a name="672"><span class="lineNum">     672 </span>            :         high = high_cap;</a>
<a name="673"><span class="lineNum">     673 </span>            :     }</a>
<a name="674"><span class="lineNum">     674 </span>            : </a>
<a name="675"><span class="lineNum">     675 </span>            :     bool is_in_range(int cap) const {</a>
<a name="676"><span class="lineNum">     676 </span>            :         return cap &gt;= low and cap &lt;= high;</a>
<a name="677"><span class="lineNum">     677 </span>            :     }</a>
<a name="678"><span class="lineNum">     678 </span>            : </a>
<a name="679"><span class="lineNum">     679 </span>            :     int total() const {</a>
<a name="680"><span class="lineNum">     680 </span>            :         return high - low + 1;</a>
<a name="681"><span class="lineNum">     681 </span>            :     }</a>
<a name="682"><span class="lineNum">     682 </span>            : };</a>
<a name="683"><span class="lineNum">     683 </span>            : </a>
<a name="684"><span class="lineNum">     684 </span>            : /**</a>
<a name="685"><span class="lineNum">     685 </span>            :  * @brief Describes the possible placeable blocks within a physical tile type.</a>
<a name="686"><span class="lineNum">     686 </span>            :  *</a>
<a name="687"><span class="lineNum">     687 </span>            :  * Heterogeneous blocks:</a>
<a name="688"><span class="lineNum">     688 </span>            :  *</a>
<a name="689"><span class="lineNum">     689 </span>            :  * The sub tile allows to have heterogeneous blocks placed at the same grid location.</a>
<a name="690"><span class="lineNum">     690 </span>            :  * Heterogeneous blocks are blocks which do not share either the same functionality or the</a>
<a name="691"><span class="lineNum">     691 </span>            :  * IO interface, but do share the same (x, y) grid location.</a>
<a name="692"><span class="lineNum">     692 </span>            :  * For each heterogeneous block type than, there should be a corresponding sub tile to enable</a>
<a name="693"><span class="lineNum">     693 </span>            :  * its placement within the physical tile.</a>
<a name="694"><span class="lineNum">     694 </span>            :  *</a>
<a name="695"><span class="lineNum">     695 </span>            :  * For further information there is a tutorial on the VTR documentation page.</a>
<a name="696"><span class="lineNum">     696 </span>            :  *</a>
<a name="697"><span class="lineNum">     697 </span>            :  *</a>
<a name="698"><span class="lineNum">     698 </span>            :  * Equivalent sites:</a>
<a name="699"><span class="lineNum">     699 </span>            :  *</a>
<a name="700"><span class="lineNum">     700 </span>            :  * Moreover, the same sub tile enables to allow the placement of different implementations</a>
<a name="701"><span class="lineNum">     701 </span>            :  * of a logical block.</a>
<a name="702"><span class="lineNum">     702 </span>            :  * This means that two blocks that have different internal functionalities, but the IO interface of one block</a>
<a name="703"><span class="lineNum">     703 </span>            :  * is a subset of the other, they can be placed at the same sub tile location within the physical tile.</a>
<a name="704"><span class="lineNum">     704 </span>            :  * These two blocks can be identified as equivalent, hence they can belong to the same sub tile.</a>
<a name="705"><span class="lineNum">     705 </span>            :  */</a>
<a name="706"><span class="lineNum">     706 </span>            : struct t_sub_tile {</a>
<a name="707"><span class="lineNum">     707 </span>            :     char* name = nullptr;</a>
<a name="708"><span class="lineNum">     708 </span>            : </a>
<a name="709"><span class="lineNum">     709 </span>            :     // Mapping between the sub tile's pins and the physical pins corresponding</a>
<a name="710"><span class="lineNum">     710 </span>            :     // to the physical tile type.</a>
<a name="711"><span class="lineNum">     711 </span>            :     std::vector&lt;int&gt; sub_tile_to_tile_pin_indices;</a>
<a name="712"><span class="lineNum">     712 </span>            : </a>
<a name="713"><span class="lineNum">     713 </span>            :     std::vector&lt;t_physical_tile_port&gt; ports;</a>
<a name="714"><span class="lineNum">     714 </span>            : </a>
<a name="715"><span class="lineNum">     715 </span>            :     std::vector&lt;t_logical_block_type_ptr&gt; equivalent_sites; ///&gt;List of netlist blocks (t_logical_block) that one could</a>
<a name="716"><span class="lineNum">     716 </span>            :                                                             ///&gt;place within this sub tile.</a>
<a name="717"><span class="lineNum">     717 </span>            : </a>
<a name="718"><span class="lineNum">     718 </span>            :     t_capacity_range capacity; ///&gt;Indicates the total number of sub tile instances of this type placeable at a</a>
<a name="719"><span class="lineNum">     719 </span>            :                                ///&gt;physical location.</a>
<a name="720"><span class="lineNum">     720 </span>            :                                ///&gt;E.g.: capacity can range from 4 to 7, meaning that there are four placeable sub tiles</a>
<a name="721"><span class="lineNum">     721 </span>            :                                ///&gt;      at a physical location, and compatible netlist blocks can be placed at sub_tile</a>
<a name="722"><span class="lineNum">     722 </span>            :                                ///&gt;      indices ranging from 4 to 7.</a>
<a name="723"><span class="lineNum">     723 </span>            :     t_class_range class_range;</a>
<a name="724"><span class="lineNum">     724 </span>            : </a>
<a name="725"><span class="lineNum">     725 </span>            :     int num_phy_pins = 0;</a>
<a name="726"><span class="lineNum">     726 </span>            : </a>
<a name="727"><span class="lineNum">     727 </span>            :     int index = -1;</a>
<a name="728"><span class="lineNum">     728 </span>            : };</a>
<a name="729"><span class="lineNum">     729 </span>            : </a>
<a name="730"><span class="lineNum">     730 </span>            : /** A logical pin defines the pin index of a logical block type (i.e. a top level PB type)</a>
<a name="731"><span class="lineNum">     731 </span>            :  *  This structure wraps the int value of the logical pin to allow its storage in the</a>
<a name="732"><span class="lineNum">     732 </span>            :  *  vtr::bimap container.</a>
<a name="733"><span class="lineNum">     733 </span>            :  */</a>
<a name="734"><span class="lineNum">     734 </span>            : struct t_logical_pin {</a>
<a name="735"><span class="lineNum">     735 </span>            :     int pin = -1;</a>
<a name="736"><span class="lineNum">     736 </span>            : </a>
<a name="737"><span class="lineNum">     737 </span>            :     t_logical_pin(int value) {</a>
<a name="738"><span class="lineNum">     738 </span>            :         pin = value;</a>
<a name="739"><span class="lineNum">     739 </span>            :     }</a>
<a name="740"><span class="lineNum">     740 </span>            : </a>
<a name="741"><span class="lineNum">     741 </span>            :     bool operator==(const t_logical_pin o) const {</a>
<a name="742"><span class="lineNum">     742 </span>            :         return pin == o.pin;</a>
<a name="743"><span class="lineNum">     743 </span>            :     }</a>
<a name="744"><span class="lineNum">     744 </span>            : </a>
<a name="745"><span class="lineNum">     745 </span>            :     bool operator&lt;(const t_logical_pin o) const {</a>
<a name="746"><span class="lineNum">     746 </span>            :         return pin &lt; o.pin;</a>
<a name="747"><span class="lineNum">     747 </span>            :     }</a>
<a name="748"><span class="lineNum">     748 </span>            : };</a>
<a name="749"><span class="lineNum">     749 </span>            : </a>
<a name="750"><span class="lineNum">     750 </span>            : /** A physical pin defines the pin index of a physical tile type (i.e. a grid tile type)</a>
<a name="751"><span class="lineNum">     751 </span>            :  *  This structure wraps the int value of the physical pin to allow its storage in the</a>
<a name="752"><span class="lineNum">     752 </span>            :  *  vtr::bimap container.</a>
<a name="753"><span class="lineNum">     753 </span>            :  */</a>
<a name="754"><span class="lineNum">     754 </span>            : struct t_physical_pin {</a>
<a name="755"><span class="lineNum">     755 </span>            :     int pin = -1;</a>
<a name="756"><span class="lineNum">     756 </span>            : </a>
<a name="757"><span class="lineNum">     757 </span>            :     t_physical_pin(int value) {</a>
<a name="758"><span class="lineNum">     758 </span>            :         pin = value;</a>
<a name="759"><span class="lineNum">     759 </span>            :     }</a>
<a name="760"><span class="lineNum">     760 </span>            : </a>
<a name="761"><span class="lineNum">     761 </span>            :     bool operator==(const t_physical_pin o) const {</a>
<a name="762"><span class="lineNum">     762 </span>            :         return pin == o.pin;</a>
<a name="763"><span class="lineNum">     763 </span>            :     }</a>
<a name="764"><span class="lineNum">     764 </span>            : </a>
<a name="765"><span class="lineNum">     765 </span>            :     bool operator&lt;(const t_physical_pin o) const {</a>
<a name="766"><span class="lineNum">     766 </span>            :         return pin &lt; o.pin;</a>
<a name="767"><span class="lineNum">     767 </span>            :     }</a>
<a name="768"><span class="lineNum">     768 </span>            : };</a>
<a name="769"><span class="lineNum">     769 </span>            : </a>
<a name="770"><span class="lineNum">     770 </span>            : /** Describes I/O and clock ports of a physical tile type</a>
<a name="771"><span class="lineNum">     771 </span>            :  *</a>
<a name="772"><span class="lineNum">     772 </span>            :  *  It corresponds to &lt;port/&gt; tags in the FPGA architecture description</a>
<a name="773"><span class="lineNum">     773 </span>            :  *</a>
<a name="774"><span class="lineNum">     774 </span>            :  *  Data members:</a>
<a name="775"><span class="lineNum">     775 </span>            :  *      name: name of the port</a>
<a name="776"><span class="lineNum">     776 </span>            :  *      is_clock: whether or not this port is a clock</a>
<a name="777"><span class="lineNum">     777 </span>            :  *      is_non_clock_global: Applies to top level pb_type, this pin is not a clock but</a>
<a name="778"><span class="lineNum">     778 </span>            :  *                           is a global signal (useful for stuff like global reset signals,</a>
<a name="779"><span class="lineNum">     779 </span>            :  *                           perhaps useful for VCC and GND)</a>
<a name="780"><span class="lineNum">     780 </span>            :  *      num_pins: the number of pins this port has</a>
<a name="781"><span class="lineNum">     781 </span>            :  *      tile_type: pointer to the associated tile type</a>
<a name="782"><span class="lineNum">     782 </span>            :  *      port_class: port belongs to recognized set of ports in class library</a>
<a name="783"><span class="lineNum">     783 </span>            :  *      index: port index by index in array of parent pb_type</a>
<a name="784"><span class="lineNum">     784 </span>            :  *      absolute_first_pin_index: absolute index of the first pin in the physical tile.</a>
<a name="785"><span class="lineNum">     785 </span>            :  *                                All the other pin indices can be calculated with num_pins</a>
<a name="786"><span class="lineNum">     786 </span>            :  *      port_index_by_type index of port by type (index by input, output, or clock)</a>
<a name="787"><span class="lineNum">     787 </span>            :  *      equivalence: Applies to logic block I/Os and to primitive inputs only</a>
<a name="788"><span class="lineNum">     788 </span>            :  */</a>
<a name="789"><span class="lineNum">     789 </span>            : struct t_physical_tile_port {</a>
<a name="790"><span class="lineNum">     790 </span>            :     char* name;</a>
<a name="791"><span class="lineNum">     791 </span>            :     enum PORTS type;</a>
<a name="792"><span class="lineNum">     792 </span>            :     bool is_clock;</a>
<a name="793"><span class="lineNum">     793 </span>            :     bool is_non_clock_global;</a>
<a name="794"><span class="lineNum">     794 </span>            :     int num_pins;</a>
<a name="795"><span class="lineNum">     795 </span>            :     PortEquivalence equivalent = PortEquivalence::NONE;</a>
<a name="796"><span class="lineNum">     796 </span>            : </a>
<a name="797"><span class="lineNum">     797 </span>            :     int index;</a>
<a name="798"><span class="lineNum">     798 </span>            :     int absolute_first_pin_index;</a>
<a name="799"><span class="lineNum">     799 </span>            :     int port_index_by_type;</a>
<a name="800"><span class="lineNum">     800 </span>            : };</a>
<a name="801"><span class="lineNum">     801 </span>            : </a>
<a name="802"><span class="lineNum">     802 </span>            : /* Describes the type for a logical block</a>
<a name="803"><span class="lineNum">     803 </span>            :  * name: unique identifier for type</a>
<a name="804"><span class="lineNum">     804 </span>            :  * pb_type: Internal subblocks and routing information for this physical block</a>
<a name="805"><span class="lineNum">     805 </span>            :  * pb_graph_head: Head of DAG of pb_types_nodes and their edges</a>
<a name="806"><span class="lineNum">     806 </span>            :  *</a>
<a name="807"><span class="lineNum">     807 </span>            :  * index: Keep track of type in array for easy access</a>
<a name="808"><span class="lineNum">     808 </span>            :  * physical_tile_index: index of the corresponding physical tile type</a>
<a name="809"><span class="lineNum">     809 </span>            :  *</a>
<a name="810"><span class="lineNum">     810 </span>            :  * A logical block is the implementation of a component's functionality of the FPGA device</a>
<a name="811"><span class="lineNum">     811 </span>            :  * and it identifies its logical behaviour and internal connections.</a>
<a name="812"><span class="lineNum">     812 </span>            :  *</a>
<a name="813"><span class="lineNum">     813 </span>            :  * The logical block type is mainly used during the packing stage of VPR and is used to generate</a>
<a name="814"><span class="lineNum">     814 </span>            :  * the packed netlist and all the corresponding blocks and their internal structure.</a>
<a name="815"><span class="lineNum">     815 </span>            :  *</a>
<a name="816"><span class="lineNum">     816 </span>            :  * The logical blocks than get assigned to a possible physical tile for the placement step.</a>
<a name="817"><span class="lineNum">     817 </span>            :  *</a>
<a name="818"><span class="lineNum">     818 </span>            :  * A logical block must correspond to at least one physical tile.</a>
<a name="819"><span class="lineNum">     819 </span>            :  */</a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 : struct t_logical_block_type {</span></a>
<a name="821"><span class="lineNum">     821 </span>            :     char* name = nullptr;</a>
<a name="822"><span class="lineNum">     822 </span>            : </a>
<a name="823"><span class="lineNum">     823 </span>            :     /* Clustering info */</a>
<a name="824"><span class="lineNum">     824 </span>            :     t_pb_type* pb_type = nullptr;</a>
<a name="825"><span class="lineNum">     825 </span>            :     t_pb_graph_node* pb_graph_head = nullptr;</a>
<a name="826"><span class="lineNum">     826 </span>            : </a>
<a name="827"><span class="lineNum">     827 </span>            :     int index = -1; /* index of type descriptor in array (allows for index referencing) */</a>
<a name="828"><span class="lineNum">     828 </span>            : </a>
<a name="829"><span class="lineNum">     829 </span>            :     std::vector&lt;t_physical_tile_type_ptr&gt; equivalent_tiles; ///&gt;List of physical tiles at which one could</a>
<a name="830"><span class="lineNum">     830 </span>            :                                                             ///&gt;place this type of netlist block.</a>
<a name="831"><span class="lineNum">     831 </span>            : };</a>
<a name="832"><span class="lineNum">     832 </span>            : </a>
<a name="833"><span class="lineNum">     833 </span>            : /*************************************************************************************************</a>
<a name="834"><span class="lineNum">     834 </span>            :  * PB Type Hierarchy                                                                             *</a>
<a name="835"><span class="lineNum">     835 </span>            :  *************************************************************************************************</a>
<a name="836"><span class="lineNum">     836 </span>            :  *</a>
<a name="837"><span class="lineNum">     837 </span>            :  * VPR represents the 'type' of block types corresponding to FPGA grid locations using a hierarchy</a>
<a name="838"><span class="lineNum">     838 </span>            :  * of t_pb_type objects.</a>
<a name="839"><span class="lineNum">     839 </span>            :  *</a>
<a name="840"><span class="lineNum">     840 </span>            :  * The root t_pb_type corresponds to a single top level block type and maps to a particular type</a>
<a name="841"><span class="lineNum">     841 </span>            :  * of location in the FPGA device grid (e.g. Logic, DSP, RAM etc.).</a>
<a name="842"><span class="lineNum">     842 </span>            :  *</a>
<a name="843"><span class="lineNum">     843 </span>            :  * A non-root t_pb_type represents an intermediate level of hierarchy within the root block type.</a>
<a name="844"><span class="lineNum">     844 </span>            :  *</a>
<a name="845"><span class="lineNum">     845 </span>            :  * The PB Type hierarchy corresponds to the tags specified in the FPGA architecture description:</a>
<a name="846"><span class="lineNum">     846 </span>            :  *</a>
<a name="847"><span class="lineNum">     847 </span>            :  *      struct              XML Tag</a>
<a name="848"><span class="lineNum">     848 </span>            :  *      ------              ------------</a>
<a name="849"><span class="lineNum">     849 </span>            :  *      t_pb_type           &lt;pb_type/&gt;</a>
<a name="850"><span class="lineNum">     850 </span>            :  *      t_mode              &lt;mode/&gt;</a>
<a name="851"><span class="lineNum">     851 </span>            :  *      t_interconnect      &lt;interconnect/&gt;</a>
<a name="852"><span class="lineNum">     852 </span>            :  *      t_port              &lt;port/&gt;</a>
<a name="853"><span class="lineNum">     853 </span>            :  *</a>
<a name="854"><span class="lineNum">     854 </span>            :  * The various structures hold pointers to each other which encode the hierarchy.</a>
<a name="855"><span class="lineNum">     855 </span>            :  */</a>
<a name="856"><span class="lineNum">     856 </span>            : </a>
<a name="857"><span class="lineNum">     857 </span>            : /** Describes the type of clustered block if a root (parent_mode == nullptr), an</a>
<a name="858"><span class="lineNum">     858 </span>            :  *  intermediate level of hierarchy (parent_mode != nullptr), or a leaf/primitive</a>
<a name="859"><span class="lineNum">     859 </span>            :  *  (num_modes == 0, model != nullptr).</a>
<a name="860"><span class="lineNum">     860 </span>            :  *</a>
<a name="861"><span class="lineNum">     861 </span>            :  *  This (along with t_mode) corresponds to the hierarchical specification of</a>
<a name="862"><span class="lineNum">     862 </span>            :  *  block modes that users provide in the architecture (i.e. &lt;pb_type/&gt; tags).</a>
<a name="863"><span class="lineNum">     863 </span>            :  *</a>
<a name="864"><span class="lineNum">     864 </span>            :  *  It is also useful to note that a single t_pb_type may represent multiple instances of that</a>
<a name="865"><span class="lineNum">     865 </span>            :  *  type in the architecture (see the num_pb field).</a>
<a name="866"><span class="lineNum">     866 </span>            :  *</a>
<a name="867"><span class="lineNum">     867 </span>            :  *  In VPR there is a single instance of a t_pb_type for each type, which is referenced as a</a>
<a name="868"><span class="lineNum">     868 </span>            :  *  flyweight by other objects (e.g. t_pb_graph_node).</a>
<a name="869"><span class="lineNum">     869 </span>            :  *</a>
<a name="870"><span class="lineNum">     870 </span>            :  *  Data members:</a>
<a name="871"><span class="lineNum">     871 </span>            :  *      name: name of the physical block type</a>
<a name="872"><span class="lineNum">     872 </span>            :  *      num_pb: maximum number of instances of this physical block type sharing one parent</a>
<a name="873"><span class="lineNum">     873 </span>            :  *      blif_model: the string in the blif circuit that corresponds with this pb type</a>
<a name="874"><span class="lineNum">     874 </span>            :  *      class_type: Special library name</a>
<a name="875"><span class="lineNum">     875 </span>            :  *      modes: Different modes accepted</a>
<a name="876"><span class="lineNum">     876 </span>            :  *      ports: I/O and clock ports</a>
<a name="877"><span class="lineNum">     877 </span>            :  *      num_clock_pins: A count of the total number of clock pins</a>
<a name="878"><span class="lineNum">     878 </span>            :  *      num_input_pins: A count of the total number of input pins</a>
<a name="879"><span class="lineNum">     879 </span>            :  *      num_output_pins: A count of the total number of output pins</a>
<a name="880"><span class="lineNum">     880 </span>            :  *      num_pins: A count of the total number of pins</a>
<a name="881"><span class="lineNum">     881 </span>            :  *      timing: Timing matrix of block [0..num_inputs-1][0..num_outputs-1]</a>
<a name="882"><span class="lineNum">     882 </span>            :  *      parent_mode: mode of the parent block</a>
<a name="883"><span class="lineNum">     883 </span>            :  *      t_mode_power: ???</a>
<a name="884"><span class="lineNum">     884 </span>            :  *      meta: Table storing extra arbitrary metadata attributes.</a>
<a name="885"><span class="lineNum">     885 </span>            :  */</a>
<a name="886"><span class="lineNum">     886 </span>            : struct t_pb_type {</a>
<a name="887"><span class="lineNum">     887 </span>            :     char* name = nullptr;</a>
<a name="888"><span class="lineNum">     888 </span>            :     int num_pb = 0;</a>
<a name="889"><span class="lineNum">     889 </span>            :     char* blif_model = nullptr;</a>
<a name="890"><span class="lineNum">     890 </span>            :     t_model* model = nullptr;</a>
<a name="891"><span class="lineNum">     891 </span>            :     enum e_pb_type_class class_type = UNKNOWN_CLASS;</a>
<a name="892"><span class="lineNum">     892 </span>            : </a>
<a name="893"><span class="lineNum">     893 </span>            :     t_mode* modes = nullptr; /* [0..num_modes-1] */</a>
<a name="894"><span class="lineNum">     894 </span>            :     int num_modes = 0;</a>
<a name="895"><span class="lineNum">     895 </span>            :     t_port* ports = nullptr; /* [0..num_ports] */</a>
<a name="896"><span class="lineNum">     896 </span>            :     int num_ports = 0;</a>
<a name="897"><span class="lineNum">     897 </span>            : </a>
<a name="898"><span class="lineNum">     898 </span>            :     int num_clock_pins = 0;</a>
<a name="899"><span class="lineNum">     899 </span>            :     int num_input_pins = 0; /* inputs not including clock pins */</a>
<a name="900"><span class="lineNum">     900 </span>            :     int num_output_pins = 0;</a>
<a name="901"><span class="lineNum">     901 </span>            : </a>
<a name="902"><span class="lineNum">     902 </span>            :     int num_pins = 0;</a>
<a name="903"><span class="lineNum">     903 </span>            : </a>
<a name="904"><span class="lineNum">     904 </span>            :     t_mode* parent_mode = nullptr;</a>
<a name="905"><span class="lineNum">     905 </span>            :     int depth = 0; /* depth of pb_type */</a>
<a name="906"><span class="lineNum">     906 </span>            : </a>
<a name="907"><span class="lineNum">     907 </span>            :     t_pin_to_pin_annotation* annotations = nullptr; /* [0..num_annotations-1] */</a>
<a name="908"><span class="lineNum">     908 </span>            :     int num_annotations = 0;</a>
<a name="909"><span class="lineNum">     909 </span>            : </a>
<a name="910"><span class="lineNum">     910 </span>            :     /* Power related members */</a>
<a name="911"><span class="lineNum">     911 </span>            :     t_pb_type_power* pb_type_power = nullptr;</a>
<a name="912"><span class="lineNum">     912 </span>            : </a>
<a name="913"><span class="lineNum">     913 </span>            :     t_metadata_dict meta;</a>
<a name="914"><span class="lineNum">     914 </span>            : };</a>
<a name="915"><span class="lineNum">     915 </span>            : </a>
<a name="916"><span class="lineNum">     916 </span>            : /** Describes an operational mode of a clustered logic block</a>
<a name="917"><span class="lineNum">     917 </span>            :  *</a>
<a name="918"><span class="lineNum">     918 </span>            :  *  This forms part of the t_pb_type hierarchical description of a clustered logic block.</a>
<a name="919"><span class="lineNum">     919 </span>            :  *  It corresponds to &lt;mode/&gt; tags in the FPGA architecture description</a>
<a name="920"><span class="lineNum">     920 </span>            :  *</a>
<a name="921"><span class="lineNum">     921 </span>            :  *  Data members:</a>
<a name="922"><span class="lineNum">     922 </span>            :  *      name: name of the mode</a>
<a name="923"><span class="lineNum">     923 </span>            :  *      pb_type_children: pb_types it contains</a>
<a name="924"><span class="lineNum">     924 </span>            :  *      interconnect: interconnect of parent pb_type to children pb_types or children to children pb_types</a>
<a name="925"><span class="lineNum">     925 </span>            :  *      num_interconnect: Total number of interconnect tags specified by user</a>
<a name="926"><span class="lineNum">     926 </span>            :  *      parent_pb_type: Which parent contains this mode</a>
<a name="927"><span class="lineNum">     927 </span>            :  *      index: Index of mode in array with other modes</a>
<a name="928"><span class="lineNum">     928 </span>            :  *      disable_packing: Specify if the mode is disabled/enabled for VPR packer.</a>
<a name="929"><span class="lineNum">     929 </span>            :  *                       By default, every mode is enabled for VPR packer.</a>
<a name="930"><span class="lineNum">     930 </span>            :  *                       Users can disable it for VPR packer through arch XML</a>
<a name="931"><span class="lineNum">     931 </span>            :  *                       When flag is set true, the mode is invisible to VPR packer.</a>
<a name="932"><span class="lineNum">     932 </span>            :  *                       No logic will be mapped to the pb_type under the mode</a>
<a name="933"><span class="lineNum">     933 </span>            :  *      t_mode_power: ???</a>
<a name="934"><span class="lineNum">     934 </span>            :  *      meta: Table storing extra arbitrary metadata attributes.</a>
<a name="935"><span class="lineNum">     935 </span>            :  */</a>
<a name="936"><span class="lineNum">     936 </span>            : struct t_mode {</a>
<a name="937"><span class="lineNum">     937 </span>            :     char* name = nullptr;</a>
<a name="938"><span class="lineNum">     938 </span>            :     t_pb_type* pb_type_children = nullptr; /* [0..num_child_pb_types] */</a>
<a name="939"><span class="lineNum">     939 </span>            :     int num_pb_type_children = 0;</a>
<a name="940"><span class="lineNum">     940 </span>            :     t_interconnect* interconnect = nullptr;</a>
<a name="941"><span class="lineNum">     941 </span>            :     int num_interconnect = 0;</a>
<a name="942"><span class="lineNum">     942 </span>            :     t_pb_type* parent_pb_type = nullptr;</a>
<a name="943"><span class="lineNum">     943 </span>            :     int index = 0;</a>
<a name="944"><span class="lineNum">     944 </span>            : </a>
<a name="945"><span class="lineNum">     945 </span>            :     /* Packer-related switches */</a>
<a name="946"><span class="lineNum">     946 </span>            :     bool disable_packing = false;</a>
<a name="947"><span class="lineNum">     947 </span>            : </a>
<a name="948"><span class="lineNum">     948 </span>            :     /* Power related members */</a>
<a name="949"><span class="lineNum">     949 </span>            :     t_mode_power* mode_power = nullptr;</a>
<a name="950"><span class="lineNum">     950 </span>            : </a>
<a name="951"><span class="lineNum">     951 </span>            :     t_metadata_dict meta;</a>
<a name="952"><span class="lineNum">     952 </span>            : };</a>
<a name="953"><span class="lineNum">     953 </span>            : </a>
<a name="954"><span class="lineNum">     954 </span>            : /** Describes an interconnect edge inside a cluster</a>
<a name="955"><span class="lineNum">     955 </span>            :  *</a>
<a name="956"><span class="lineNum">     956 </span>            :  *  This forms part of the t_pb_type hierarchical description of a clustered logic block.</a>
<a name="957"><span class="lineNum">     957 </span>            :  *  It corresponds to &lt;interconnect/&gt; tags in the FPGA architecture description</a>
<a name="958"><span class="lineNum">     958 </span>            :  *</a>
<a name="959"><span class="lineNum">     959 </span>            :  *  Data members:</a>
<a name="960"><span class="lineNum">     960 </span>            :  *      type: type of the interconnect</a>
<a name="961"><span class="lineNum">     961 </span>            :  *      name: identifier for interconnect</a>
<a name="962"><span class="lineNum">     962 </span>            :  *      input_string: input string verbatim to parse later</a>
<a name="963"><span class="lineNum">     963 </span>            :  *      output_string: input string output to parse later</a>
<a name="964"><span class="lineNum">     964 </span>            :  *      annotations: Annotations for delay, power, etc</a>
<a name="965"><span class="lineNum">     965 </span>            :  *      num_annotations: Total number of annotations</a>
<a name="966"><span class="lineNum">     966 </span>            :  *      infer_annotations: This interconnect is autogenerated, if true, infer pack_patterns</a>
<a name="967"><span class="lineNum">     967 </span>            :  *                         such as carry-chains and forced packs based on interconnect linked to it</a>
<a name="968"><span class="lineNum">     968 </span>            :  *      parent_mode_index: Mode of parent as int</a>
<a name="969"><span class="lineNum">     969 </span>            :  */</a>
<a name="970"><span class="lineNum">     970 </span>            : struct t_interconnect {</a>
<a name="971"><span class="lineNum">     971 </span>            :     enum e_interconnect type;</a>
<a name="972"><span class="lineNum">     972 </span>            :     char* name = nullptr;</a>
<a name="973"><span class="lineNum">     973 </span>            : </a>
<a name="974"><span class="lineNum">     974 </span>            :     char* input_string = nullptr;</a>
<a name="975"><span class="lineNum">     975 </span>            :     char* output_string = nullptr;</a>
<a name="976"><span class="lineNum">     976 </span>            : </a>
<a name="977"><span class="lineNum">     977 </span>            :     t_pin_to_pin_annotation* annotations = nullptr; /* [0..num_annotations-1] */</a>
<a name="978"><span class="lineNum">     978 </span>            :     int num_annotations = 0;</a>
<a name="979"><span class="lineNum">     979 </span>            :     bool infer_annotations = false;</a>
<a name="980"><span class="lineNum">     980 </span>            : </a>
<a name="981"><span class="lineNum">     981 </span>            :     int line_num = 0; /* Interconnect is processed later, need to know what line number it messed up on to give proper error message */</a>
<a name="982"><span class="lineNum">     982 </span>            : </a>
<a name="983"><span class="lineNum">     983 </span>            :     int parent_mode_index = 0;</a>
<a name="984"><span class="lineNum">     984 </span>            : </a>
<a name="985"><span class="lineNum">     985 </span>            :     /* Power related members */</a>
<a name="986"><span class="lineNum">     986 </span>            :     t_mode* parent_mode = nullptr;</a>
<a name="987"><span class="lineNum">     987 </span>            : </a>
<a name="988"><span class="lineNum">     988 </span>            :     t_interconnect_power* interconnect_power = nullptr;</a>
<a name="989"><span class="lineNum">     989 </span>            :     t_metadata_dict meta;</a>
<a name="990"><span class="lineNum">     990 </span>            : };</a>
<a name="991"><span class="lineNum">     991 </span>            : </a>
<a name="992"><span class="lineNum">     992 </span>            : /** Describes I/O and clock ports</a>
<a name="993"><span class="lineNum">     993 </span>            :  *</a>
<a name="994"><span class="lineNum">     994 </span>            :  *  This forms part of the t_pb_type hierarchical description of a clustered logic block.</a>
<a name="995"><span class="lineNum">     995 </span>            :  *  It corresponds to &lt;port/&gt; tags in the FPGA architecture description</a>
<a name="996"><span class="lineNum">     996 </span>            :  *</a>
<a name="997"><span class="lineNum">     997 </span>            :  *  Data members:</a>
<a name="998"><span class="lineNum">     998 </span>            :  *      name: name of the port</a>
<a name="999"><span class="lineNum">     999 </span>            :  *      model_port: associated model port</a>
<a name="1000"><span class="lineNum">    1000 </span>            :  *      is_clock: whether or not this port is a clock</a>
<a name="1001"><span class="lineNum">    1001 </span>            :  *      is_non_clock_global: Applies to top level pb_type, this pin is not a clock but</a>
<a name="1002"><span class="lineNum">    1002 </span>            :  *                           is a global signal (useful for stuff like global reset signals,</a>
<a name="1003"><span class="lineNum">    1003 </span>            :  *                           perhaps useful for VCC and GND)</a>
<a name="1004"><span class="lineNum">    1004 </span>            :  *      num_pins: the number of pins this port has</a>
<a name="1005"><span class="lineNum">    1005 </span>            :  *      parent_pb_type: pointer to the parent pb_type</a>
<a name="1006"><span class="lineNum">    1006 </span>            :  *      port_class: port belongs to recognized set of ports in class library</a>
<a name="1007"><span class="lineNum">    1007 </span>            :  *      index: port index by index in array of parent pb_type</a>
<a name="1008"><span class="lineNum">    1008 </span>            :  *      port_index_by_type index of port by type (index by input, output, or clock)</a>
<a name="1009"><span class="lineNum">    1009 </span>            :  *      equivalence: Applies to logic block I/Os and to primitive inputs only</a>
<a name="1010"><span class="lineNum">    1010 </span>            :  */</a>
<a name="1011"><span class="lineNum">    1011 </span>            : struct t_port {</a>
<a name="1012"><span class="lineNum">    1012 </span>            :     char* name;</a>
<a name="1013"><span class="lineNum">    1013 </span>            :     t_model_ports* model_port;</a>
<a name="1014"><span class="lineNum">    1014 </span>            :     enum PORTS type;</a>
<a name="1015"><span class="lineNum">    1015 </span>            :     bool is_clock;</a>
<a name="1016"><span class="lineNum">    1016 </span>            :     bool is_non_clock_global;</a>
<a name="1017"><span class="lineNum">    1017 </span>            :     int num_pins;</a>
<a name="1018"><span class="lineNum">    1018 </span>            :     PortEquivalence equivalent;</a>
<a name="1019"><span class="lineNum">    1019 </span>            :     t_pb_type* parent_pb_type;</a>
<a name="1020"><span class="lineNum">    1020 </span>            :     char* port_class;</a>
<a name="1021"><span class="lineNum">    1021 </span>            : </a>
<a name="1022"><span class="lineNum">    1022 </span>            :     int index;</a>
<a name="1023"><span class="lineNum">    1023 </span>            :     int port_index_by_type;</a>
<a name="1024"><span class="lineNum">    1024 </span>            :     int absolute_first_pin_index;</a>
<a name="1025"><span class="lineNum">    1025 </span>            : </a>
<a name="1026"><span class="lineNum">    1026 </span>            :     t_port_power* port_power;</a>
<a name="1027"><span class="lineNum">    1027 </span>            : };</a>
<a name="1028"><span class="lineNum">    1028 </span>            : </a>
<a name="1029"><span class="lineNum">    1029 </span>            : struct t_pb_type_power {</a>
<a name="1030"><span class="lineNum">    1030 </span>            :     /* Type of power estimation for this pb */</a>
<a name="1031"><span class="lineNum">    1031 </span>            :     e_power_estimation_method estimation_method;</a>
<a name="1032"><span class="lineNum">    1032 </span>            : </a>
<a name="1033"><span class="lineNum">    1033 </span>            :     t_power_usage absolute_power_per_instance; /* User-provided absolute power per block */</a>
<a name="1034"><span class="lineNum">    1034 </span>            : </a>
<a name="1035"><span class="lineNum">    1035 </span>            :     float C_internal;         /*Internal capacitance of the pb */</a>
<a name="1036"><span class="lineNum">    1036 </span>            :     int leakage_default_mode; /* Default mode for leakage analysis, if block has no set mode */</a>
<a name="1037"><span class="lineNum">    1037 </span>            : </a>
<a name="1038"><span class="lineNum">    1038 </span>            :     t_power_usage power_usage;            /* Total power usage of this pb type */</a>
<a name="1039"><span class="lineNum">    1039 </span>            :     t_power_usage power_usage_bufs_wires; /* Power dissipated in local buffers and wire switching (Subset of total power) */</a>
<a name="1040"><span class="lineNum">    1040 </span>            : };</a>
<a name="1041"><span class="lineNum">    1041 </span>            : </a>
<a name="1042"><span class="lineNum">    1042 </span>            : struct t_interconnect_power {</a>
<a name="1043"><span class="lineNum">    1043 </span>            :     t_power_usage power_usage;</a>
<a name="1044"><span class="lineNum">    1044 </span>            : </a>
<a name="1045"><span class="lineNum">    1045 </span>            :     /* These are not necessarily power-related; however, at the moment</a>
<a name="1046"><span class="lineNum">    1046 </span>            :      * only power estimation uses them</a>
<a name="1047"><span class="lineNum">    1047 </span>            :      */</a>
<a name="1048"><span class="lineNum">    1048 </span>            :     bool port_info_initialized;</a>
<a name="1049"><span class="lineNum">    1049 </span>            :     int num_input_ports;</a>
<a name="1050"><span class="lineNum">    1050 </span>            :     int num_output_ports;</a>
<a name="1051"><span class="lineNum">    1051 </span>            :     int num_pins_per_port;</a>
<a name="1052"><span class="lineNum">    1052 </span>            :     float transistor_cnt;</a>
<a name="1053"><span class="lineNum">    1053 </span>            : };</a>
<a name="1054"><span class="lineNum">    1054 </span>            : </a>
<a name="1055"><span class="lineNum">    1055 </span>            : struct t_interconnect_pins {</a>
<a name="1056"><span class="lineNum">    1056 </span>            :     t_interconnect* interconnect;</a>
<a name="1057"><span class="lineNum">    1057 </span>            : </a>
<a name="1058"><span class="lineNum">    1058 </span>            :     t_pb_graph_pin*** input_pins;  // [0..num_input_ports-1][0..num_pins_per_port-1]</a>
<a name="1059"><span class="lineNum">    1059 </span>            :     t_pb_graph_pin*** output_pins; // [0..num_output_ports-1][0..num_pins_per_port-1]</a>
<a name="1060"><span class="lineNum">    1060 </span>            : };</a>
<a name="1061"><span class="lineNum">    1061 </span>            : </a>
<a name="1062"><span class="lineNum">    1062 </span>            : struct t_mode_power {</a>
<a name="1063"><span class="lineNum">    1063 </span>            :     t_power_usage power_usage; /* Power usage of this mode */</a>
<a name="1064"><span class="lineNum">    1064 </span>            : };</a>
<a name="1065"><span class="lineNum">    1065 </span>            : </a>
<a name="1066"><span class="lineNum">    1066 </span>            : /** Info placed between pins in the architecture file (e.g. delay annotations),</a>
<a name="1067"><span class="lineNum">    1067 </span>            :  *</a>
<a name="1068"><span class="lineNum">    1068 </span>            :  * This is later for additional information.</a>
<a name="1069"><span class="lineNum">    1069 </span>            :  *</a>
<a name="1070"><span class="lineNum">    1070 </span>            :  * Data Members:</a>
<a name="1071"><span class="lineNum">    1071 </span>            :  *      value: value/property pair</a>
<a name="1072"><span class="lineNum">    1072 </span>            :  *      prop: value/property pair</a>
<a name="1073"><span class="lineNum">    1073 </span>            :  *      type: type of annotation</a>
<a name="1074"><span class="lineNum">    1074 </span>            :  *      format: formatting of data</a>
<a name="1075"><span class="lineNum">    1075 </span>            :  *      input_pins: input pins as string affected by annotation</a>
<a name="1076"><span class="lineNum">    1076 </span>            :  *      output_pins: output pins as string affected by annotation</a>
<a name="1077"><span class="lineNum">    1077 </span>            :  *      clock_pin: clock as string affected by annotation</a>
<a name="1078"><span class="lineNum">    1078 </span>            :  */</a>
<a name="1079"><span class="lineNum">    1079 </span>            : struct t_pin_to_pin_annotation {</a>
<a name="1080"><span class="lineNum">    1080 </span>            :     char** value; /* [0..num_value_prop_pairs - 1] */</a>
<a name="1081"><span class="lineNum">    1081 </span>            :     int* prop;    /* [0..num_value_prop_pairs - 1] */</a>
<a name="1082"><span class="lineNum">    1082 </span>            :     int num_value_prop_pairs;</a>
<a name="1083"><span class="lineNum">    1083 </span>            : </a>
<a name="1084"><span class="lineNum">    1084 </span>            :     enum e_pin_to_pin_annotation_type type;</a>
<a name="1085"><span class="lineNum">    1085 </span>            :     enum e_pin_to_pin_annotation_format format;</a>
<a name="1086"><span class="lineNum">    1086 </span>            : </a>
<a name="1087"><span class="lineNum">    1087 </span>            :     char* input_pins;</a>
<a name="1088"><span class="lineNum">    1088 </span>            :     char* output_pins;</a>
<a name="1089"><span class="lineNum">    1089 </span>            :     char* clock;</a>
<a name="1090"><span class="lineNum">    1090 </span>            : </a>
<a name="1091"><span class="lineNum">    1091 </span>            :     int line_num; /* used to report what line number this annotation is found in architecture file */</a>
<a name="1092"><span class="lineNum">    1092 </span>            : };</a>
<a name="1093"><span class="lineNum">    1093 </span>            : </a>
<a name="1094"><span class="lineNum">    1094 </span>            : /*************************************************************************************************</a>
<a name="1095"><span class="lineNum">    1095 </span>            :  * PB Graph                                                                                      *</a>
<a name="1096"><span class="lineNum">    1096 </span>            :  *************************************************************************************************</a>
<a name="1097"><span class="lineNum">    1097 </span>            :  *</a>
<a name="1098"><span class="lineNum">    1098 </span>            :  * The PB graph represents the flattened and elaborated connectivity within a t_pb_type (i.e.</a>
<a name="1099"><span class="lineNum">    1099 </span>            :  * the routing resource graph), derived from the t_pb_type hierarchy.</a>
<a name="1100"><span class="lineNum">    1100 </span>            :  *</a>
<a name="1101"><span class="lineNum">    1101 </span>            :  * The PB graph is built of t_pb_graph_node and t_pb_graph_pin objects.</a>
<a name="1102"><span class="lineNum">    1102 </span>            :  *</a>
<a name="1103"><span class="lineNum">    1103 </span>            :  * There is a single PB graph associated with each root t_pb_type, and it is referenced in other objects (e.g.</a>
<a name="1104"><span class="lineNum">    1104 </span>            :  * t_pb) as a flyweight.</a>
<a name="1105"><span class="lineNum">    1105 </span>            :  *</a>
<a name="1106"><span class="lineNum">    1106 </span>            :  */</a>
<a name="1107"><span class="lineNum">    1107 </span>            : </a>
<a name="1108"><span class="lineNum">    1108 </span>            : /** Describes the internal connectivity corresponding to a t_pb_type and t_mode of a cluster.</a>
<a name="1109"><span class="lineNum">    1109 </span>            :  *</a>
<a name="1110"><span class="lineNum">    1110 </span>            :  *  There is a t_pb_graph_node for each instance of the pb_type (i.e. t_pb_type may describe</a>
<a name="1111"><span class="lineNum">    1111 </span>            :  *  num_pb instances of the type, with each instance represented as a t_pb_graph_node).</a>
<a name="1112"><span class="lineNum">    1112 </span>            :  *  The distinction between the pb_type and the pb_graph_node is necessary since the 'position'</a>
<a name="1113"><span class="lineNum">    1113 </span>            :  *  of a particular instance in the cluster is important when routing the cluster (since the routing</a>
<a name="1114"><span class="lineNum">    1114 </span>            :  *  accessible from each position may be different).</a>
<a name="1115"><span class="lineNum">    1115 </span>            :  *</a>
<a name="1116"><span class="lineNum">    1116 </span>            :  *  Data members:</a>
<a name="1117"><span class="lineNum">    1117 </span>            :  *      pb_type               : Pointer to the type of pb graph node this belongs to</a>
<a name="1118"><span class="lineNum">    1118 </span>            :  *      placement_index       : there are a certain number of pbs available, this gives the index of the node</a>
<a name="1119"><span class="lineNum">    1119 </span>            :  *      child_pb_graph_nodes  : array of children pb graph nodes organized into modes</a>
<a name="1120"><span class="lineNum">    1120 </span>            :  *      parent_pb_graph_node  : parent pb graph node</a>
<a name="1121"><span class="lineNum">    1121 </span>            :  *      total_primitive_count : Total number of this primitive type in the cluster. If there are 10 ALMs per cluster</a>
<a name="1122"><span class="lineNum">    1122 </span>            :  *                              and 2 FFs per ALM (given the mode of the parent of this primitive) then the total is 20.</a>
<a name="1123"><span class="lineNum">    1123 </span>            :  *      illegal_modes         : vector containing illegal modes that result in conflicts during routing</a>
<a name="1124"><span class="lineNum">    1124 </span>            :  */</a>
<a name="1125"><span class="lineNum">    1125 </span>            : class t_pb_graph_node {</a>
<a name="1126"><span class="lineNum">    1126 </span>            :   public:</a>
<a name="1127"><span class="lineNum">    1127 </span>            :     t_pb_type* pb_type;</a>
<a name="1128"><span class="lineNum">    1128 </span>            : </a>
<a name="1129"><span class="lineNum">    1129 </span>            :     int placement_index;</a>
<a name="1130"><span class="lineNum">    1130 </span>            : </a>
<a name="1131"><span class="lineNum">    1131 </span>            :     /* Contains a collection of mode indices that cannot be used as they produce conflicts during VPR packing stage</a>
<a name="1132"><span class="lineNum">    1132 </span>            :      *</a>
<a name="1133"><span class="lineNum">    1133 </span>            :      * Illegal modes do arise when children of a graph_node do have inconsistent `edge_modes` with respect to</a>
<a name="1134"><span class="lineNum">    1134 </span>            :      * the parent_pb.</a>
<a name="1135"><span class="lineNum">    1135 </span>            :      * Example: Edges that connect LUTs A, B and C to the parent pb_graph_node refer to the correct parent's mode which is set to &quot;LUTs&quot;,</a>
<a name="1136"><span class="lineNum">    1136 </span>            :      *          but edges of LUT D have the mode of edge corresponding to a wrong parent's pb_graph_node mode, namely &quot;LUTRAM&quot;.</a>
<a name="1137"><span class="lineNum">    1137 </span>            :      *          This situation is unfeasible as the edge modes are inconsistent between siblings of the same parent pb_graph_node.</a>
<a name="1138"><span class="lineNum">    1138 </span>            :      *          In this case, the &quot;LUTs&quot; mode of the parent pb_graph_node cannot be used as the LUT D is not able to have a feasible</a>
<a name="1139"><span class="lineNum">    1139 </span>            :      *          edge mode that does relate with the other sibling's edge modes.</a>
<a name="1140"><span class="lineNum">    1140 </span>            :      *</a>
<a name="1141"><span class="lineNum">    1141 </span>            :      *          The &quot;LUTs&quot; index mode is added to the illegal_modes vector. The conflicting mode marked as illegal is the most restrictive one.</a>
<a name="1142"><span class="lineNum">    1142 </span>            :      *          This means that LUT D is unable to be routed if using the parent's &quot;LUTs&quot; mode (otherwise &quot;LUTs&quot; mode would be selected for LUT D</a>
<a name="1143"><span class="lineNum">    1143 </span>            :      *          as well), but LUTs A, B and C could still be routed using the parent pb_graph_node's mode &quot;LUTRAM&quot;.</a>
<a name="1144"><span class="lineNum">    1144 </span>            :      *          Therefore, &quot;LUTs&quot; is marked as illegal and all the LUTs (A, B, C and D) will have a consistent parent pb_graph_node mode, namely &quot;LUTRAM&quot;.</a>
<a name="1145"><span class="lineNum">    1145 </span>            :      *</a>
<a name="1146"><span class="lineNum">    1146 </span>            :      * Usage: cluster_router uses this information to exclude the expansion of a node which has a not cosistent mode.</a>
<a name="1147"><span class="lineNum">    1147 </span>            :      *        Everytime the mode consistency check fails, the index of the mode that causes the conflict is added to this vector.</a>
<a name="1148"><span class="lineNum">    1148 </span>            :      * */</a>
<a name="1149"><span class="lineNum">    1149 </span>            :     std::vector&lt;int&gt; illegal_modes;</a>
<a name="1150"><span class="lineNum">    1150 </span>            : </a>
<a name="1151"><span class="lineNum">    1151 </span>            :     t_pb_graph_pin** input_pins;  /* [0..num_input_ports-1] [0..num_port_pins-1]*/</a>
<a name="1152"><span class="lineNum">    1152 </span>            :     t_pb_graph_pin** output_pins; /* [0..num_output_ports-1] [0..num_port_pins-1]*/</a>
<a name="1153"><span class="lineNum">    1153 </span>            :     t_pb_graph_pin** clock_pins;  /* [0..num_clock_ports-1] [0..num_port_pins-1]*/</a>
<a name="1154"><span class="lineNum">    1154 </span>            : </a>
<a name="1155"><span class="lineNum">    1155 </span>            :     int num_input_ports;</a>
<a name="1156"><span class="lineNum">    1156 </span>            :     int num_output_ports;</a>
<a name="1157"><span class="lineNum">    1157 </span>            :     int num_clock_ports;</a>
<a name="1158"><span class="lineNum">    1158 </span>            : </a>
<a name="1159"><span class="lineNum">    1159 </span>            :     int* num_input_pins;  /* [0..num_input_ports - 1] */</a>
<a name="1160"><span class="lineNum">    1160 </span>            :     int* num_output_pins; /* [0..num_output_ports - 1] */</a>
<a name="1161"><span class="lineNum">    1161 </span>            :     int* num_clock_pins;  /* [0..num_clock_ports - 1] */</a>
<a name="1162"><span class="lineNum">    1162 </span>            : </a>
<a name="1163"><span class="lineNum">    1163 </span>            :     t_pb_graph_node*** child_pb_graph_nodes; /* [0..num_modes-1][0..num_pb_type_in_mode-1][0..num_pb-1] */</a>
<a name="1164"><span class="lineNum">    1164 </span>            :     t_pb_graph_node* parent_pb_graph_node;</a>
<a name="1165"><span class="lineNum">    1165 </span>            : </a>
<a name="1166"><span class="lineNum">    1166 </span>            :     int total_pb_pins; /* only valid for top-level */</a>
<a name="1167"><span class="lineNum">    1167 </span>            : </a>
<a name="1168"><span class="lineNum">    1168 </span>            :     void* temp_scratch_pad;                                     /* temporary data, useful for keeping track of things when traversing data structure */</a>
<a name="1169"><span class="lineNum">    1169 </span>            :     t_cluster_placement_primitive* cluster_placement_primitive; /* pointer to indexing structure useful during packing stage */</a>
<a name="1170"><span class="lineNum">    1170 </span>            : </a>
<a name="1171"><span class="lineNum">    1171 </span>            :     int* input_pin_class_size;  /* Stores the number of pins that belong to a particular input pin class */</a>
<a name="1172"><span class="lineNum">    1172 </span>            :     int num_input_pin_class;    /* number of input pin classes that this pb_graph_node has */</a>
<a name="1173"><span class="lineNum">    1173 </span>            :     int* output_pin_class_size; /* Stores the number of pins that belong to a particular output pin class */</a>
<a name="1174"><span class="lineNum">    1174 </span>            :     int num_output_pin_class;   /* number of output pin classes that this pb_graph_node has */</a>
<a name="1175"><span class="lineNum">    1175 </span>            : </a>
<a name="1176"><span class="lineNum">    1176 </span>            :     int total_primitive_count; /* total number of this primitive type in the cluster */</a>
<a name="1177"><span class="lineNum">    1177 </span>            : </a>
<a name="1178"><span class="lineNum">    1178 </span>            :     /* Interconnect instances for this pb</a>
<a name="1179"><span class="lineNum">    1179 </span>            :      * Only used for power</a>
<a name="1180"><span class="lineNum">    1180 </span>            :      */</a>
<a name="1181"><span class="lineNum">    1181 </span>            :     t_pb_graph_node_power* pb_node_power;</a>
<a name="1182"><span class="lineNum">    1182 </span>            :     t_interconnect_pins** interconnect_pins; /* [0..num_modes-1][0..num_interconnect_in_mode] */</a>
<a name="1183"><span class="lineNum">    1183 </span>            : </a>
<a name="1184"><span class="lineNum">    1184 </span>            :     // Returns true if this pb_graph_node represents a primitive type (primitives have 0 modes)</a>
<a name="1185"><span class="lineNum">    1185 </span>            :     bool is_primitive() const { return this-&gt;pb_type-&gt;num_modes == 0; }</a>
<a name="1186"><span class="lineNum">    1186 </span>            : </a>
<a name="1187"><span class="lineNum">    1187 </span>            :     // Returns true if this pb_graph_node represents a root graph node (ex. clb)</a>
<a name="1188"><span class="lineNum">    1188 </span>            :     bool is_root() const { return this-&gt;parent_pb_graph_node == nullptr; }</a>
<a name="1189"><span class="lineNum">    1189 </span>            : </a>
<a name="1190"><span class="lineNum">    1190 </span>            :     //Returns the number of pins on this graph node</a>
<a name="1191"><span class="lineNum">    1191 </span>            :     //  Note this is the total for all ports on this node excluding any children (i.e. sum of all num_input_pins, num_output_pins, num_clock_pins)</a>
<a name="1192"><span class="lineNum">    1192 </span>            :     int num_pins() const;</a>
<a name="1193"><span class="lineNum">    1193 </span>            :     // Returns a string containing the hierarchical type name of the pb_graph_node</a>
<a name="1194"><span class="lineNum">    1194 </span>            :     // Ex: clb[0][default]/lab[0][default]/fle[3][n1_lut6]/ble6[0][default]/lut6[0]</a>
<a name="1195"><span class="lineNum">    1195 </span>            :     std::string hierarchical_type_name() const;</a>
<a name="1196"><span class="lineNum">    1196 </span>            : };</a>
<a name="1197"><span class="lineNum">    1197 </span>            : </a>
<a name="1198"><span class="lineNum">    1198 </span>            : /* Identify pb pin type for timing purposes */</a>
<a name="1199"><span class="lineNum">    1199 </span>            : enum e_pb_graph_pin_type {</a>
<a name="1200"><span class="lineNum">    1200 </span>            :     PB_PIN_NORMAL = 0,</a>
<a name="1201"><span class="lineNum">    1201 </span>            :     PB_PIN_SEQUENTIAL,</a>
<a name="1202"><span class="lineNum">    1202 </span>            :     PB_PIN_INPAD,</a>
<a name="1203"><span class="lineNum">    1203 </span>            :     PB_PIN_OUTPAD,</a>
<a name="1204"><span class="lineNum">    1204 </span>            :     PB_PIN_TERMINAL,</a>
<a name="1205"><span class="lineNum">    1205 </span>            :     PB_PIN_CLOCK</a>
<a name="1206"><span class="lineNum">    1206 </span>            : };</a>
<a name="1207"><span class="lineNum">    1207 </span>            : </a>
<a name="1208"><span class="lineNum">    1208 </span>            : /** Describes a pb graph pin</a>
<a name="1209"><span class="lineNum">    1209 </span>            :  *</a>
<a name="1210"><span class="lineNum">    1210 </span>            :  *  Data Members:</a>
<a name="1211"><span class="lineNum">    1211 </span>            :  *      port: pointer to the port that this pin is associated with</a>
<a name="1212"><span class="lineNum">    1212 </span>            :  *      pin_number: pin number of the port that this pin is associated with</a>
<a name="1213"><span class="lineNum">    1213 </span>            :  *      input edges: [0..num_input_edges - 1]edges incoming</a>
<a name="1214"><span class="lineNum">    1214 </span>            :  *      num_input_edges: number edges incoming</a>
<a name="1215"><span class="lineNum">    1215 </span>            :  *      output edges: [0..num_output_edges - 1]edges out_going</a>
<a name="1216"><span class="lineNum">    1216 </span>            :  *      num_output_edges: number edges out_going</a>
<a name="1217"><span class="lineNum">    1217 </span>            :  *      parent_node: parent pb_graph_node</a>
<a name="1218"><span class="lineNum">    1218 </span>            :  *      pin_count_in_cluster: Unique number for pin inside cluster</a>
<a name="1219"><span class="lineNum">    1219 </span>            :  */</a>
<a name="1220"><span class="lineNum">    1220 </span>            : class t_pb_graph_pin {</a>
<a name="1221"><span class="lineNum">    1221 </span>            :   public:</a>
<a name="1222"><span class="lineNum">    1222 </span>            :     t_port* port = nullptr;</a>
<a name="1223"><span class="lineNum">    1223 </span>            :     int pin_number = 0;</a>
<a name="1224"><span class="lineNum">    1224 </span>            :     t_pb_graph_edge** input_edges = nullptr; /* [0..num_input_edges] */</a>
<a name="1225"><span class="lineNum">    1225 </span>            :     int num_input_edges = 0;</a>
<a name="1226"><span class="lineNum">    1226 </span>            :     t_pb_graph_edge** output_edges = nullptr; /* [0..num_output_edges] */</a>
<a name="1227"><span class="lineNum">    1227 </span>            :     int num_output_edges = 0;</a>
<a name="1228"><span class="lineNum">    1228 </span>            : </a>
<a name="1229"><span class="lineNum">    1229 </span>            :     t_pb_graph_node* parent_node = nullptr;</a>
<a name="1230"><span class="lineNum">    1230 </span>            :     int pin_count_in_cluster = 0;</a>
<a name="1231"><span class="lineNum">    1231 </span>            : </a>
<a name="1232"><span class="lineNum">    1232 </span>            :     int scratch_pad = 0; /* temporary data structure useful to store traversal info */</a>
<a name="1233"><span class="lineNum">    1233 </span>            : </a>
<a name="1234"><span class="lineNum">    1234 </span>            :     enum e_pb_graph_pin_type type = PB_PIN_NORMAL; /* The type of this pin (sequential, i/o etc.) */</a>
<a name="1235"><span class="lineNum">    1235 </span>            : </a>
<a name="1236"><span class="lineNum">    1236 </span>            :     /* sequential timing information */</a>
<a name="1237"><span class="lineNum">    1237 </span>            :     float tsu = std::numeric_limits&lt;float&gt;::quiet_NaN();     /* For sequential logic elements the setup time */</a>
<a name="1238"><span class="lineNum">    1238 </span>            :     float thld = std::numeric_limits&lt;float&gt;::quiet_NaN();    /* For sequential logic elements the hold time */</a>
<a name="1239"><span class="lineNum">    1239 </span>            :     float tco_min = std::numeric_limits&lt;float&gt;::quiet_NaN(); /* For sequential logic elements the minimum clock to output time */</a>
<a name="1240"><span class="lineNum">    1240 </span>            :     float tco_max = std::numeric_limits&lt;float&gt;::quiet_NaN(); /* For sequential logic elements the maximum clock to output time */</a>
<a name="1241"><span class="lineNum">    1241 </span>            :     t_pb_graph_pin* associated_clock_pin = nullptr;          /* For sequentail elements, the associated clock */</a>
<a name="1242"><span class="lineNum">    1242 </span>            : </a>
<a name="1243"><span class="lineNum">    1243 </span>            :     /* combinational timing information */</a>
<a name="1244"><span class="lineNum">    1244 </span>            :     int num_pin_timing = 0;                   /* Number of ipin to opin timing edges*/</a>
<a name="1245"><span class="lineNum">    1245 </span>            :     t_pb_graph_pin** pin_timing = nullptr;    /* timing edge sink pins  [0..num_pin_timing-1]*/</a>
<a name="1246"><span class="lineNum">    1246 </span>            :     float* pin_timing_del_max = nullptr;      /* primitive ipin to opin max-delay [0..num_pin_timing-1]*/</a>
<a name="1247"><span class="lineNum">    1247 </span>            :     float* pin_timing_del_min = nullptr;      /* primitive ipin to opin min-delay [0..num_pin_timing-1]*/</a>
<a name="1248"><span class="lineNum">    1248 </span>            :     int num_pin_timing_del_max_annotated = 0; //The list of valid pin_timing_del_max entries runs from [0..num_pin_timing_del_max_annotated-1]</a>
<a name="1249"><span class="lineNum">    1249 </span>            :     int num_pin_timing_del_min_annotated = 0; //The list of valid pin_timing_del_max entries runs from [0..num_pin_timing_del_min_annotated-1]</a>
<a name="1250"><span class="lineNum">    1250 </span>            : </a>
<a name="1251"><span class="lineNum">    1251 </span>            :     /* Applies to clusters only */</a>
<a name="1252"><span class="lineNum">    1252 </span>            :     int pin_class = 0;</a>
<a name="1253"><span class="lineNum">    1253 </span>            : </a>
<a name="1254"><span class="lineNum">    1254 </span>            :     /* Applies to pins of primitive only */</a>
<a name="1255"><span class="lineNum">    1255 </span>            :     int* parent_pin_class = nullptr; /* [0..depth-1] the grouping of pins that this particular pin belongs to */</a>
<a name="1256"><span class="lineNum">    1256 </span>            :     /* Applies to output pins of primitives only */</a>
<a name="1257"><span class="lineNum">    1257 </span>            :     t_pb_graph_pin*** list_of_connectable_input_pin_ptrs = nullptr; /* [0..depth-1][0..num_connectable_primitive_input_pins-1] what input pins this output can connect to without exiting cluster at given depth */</a>
<a name="1258"><span class="lineNum">    1258 </span>            :     int* num_connectable_primitive_input_pins = nullptr;            /* [0..depth-1] number of input pins that this output pin can reach without exiting cluster at given depth */</a>
<a name="1259"><span class="lineNum">    1259 </span>            : </a>
<a name="1260"><span class="lineNum">    1260 </span>            :     bool is_forced_connection = false; /* This output pin connects to one and only one input pin */</a>
<a name="1261"><span class="lineNum">    1261 </span>            : </a>
<a name="1262"><span class="lineNum">    1262 </span>            :     t_pb_graph_pin_power* pin_power = nullptr;</a>
<a name="1263"><span class="lineNum">    1263 </span>            : </a>
<a name="1264"><span class="lineNum">    1264 </span>            :     // class member functions</a>
<a name="1265"><span class="lineNum">    1265 </span>            :   public:</a>
<a name="1266"><span class="lineNum">    1266 </span>            :     // Returns true if this pin belongs to a primitive block like</a>
<a name="1267"><span class="lineNum">    1267 </span>            :     // a LUT or FF, instead of a cluster-level block like a CLB.</a>
<a name="1268"><span class="lineNum">    1268 </span>            :     bool is_primitive_pin() const {</a>
<a name="1269"><span class="lineNum">    1269 </span>            :         return this-&gt;parent_node-&gt;is_primitive();</a>
<a name="1270"><span class="lineNum">    1270 </span>            :     }</a>
<a name="1271"><span class="lineNum">    1271 </span>            :     // Returns true if this pin belongs to a root pb_block which is a pb_block</a>
<a name="1272"><span class="lineNum">    1272 </span>            :     // that has no parent block. For example, pins of a CLB, IO, DSP, etc.</a>
<a name="1273"><span class="lineNum">    1273 </span>            :     bool is_root_block_pin() const {</a>
<a name="1274"><span class="lineNum">    1274 </span>            :         return this-&gt;parent_node-&gt;is_root();</a>
<a name="1275"><span class="lineNum">    1275 </span>            :     }</a>
<a name="1276"><span class="lineNum">    1276 </span>            :     // This function returns a string that contains the name of the pin</a>
<a name="1277"><span class="lineNum">    1277 </span>            :     // and the entire sequence of pb_types in the hierarchy from the block</a>
<a name="1278"><span class="lineNum">    1278 </span>            :     // of this pin back to the cluster-level (top-level) pb_type in the</a>
<a name="1279"><span class="lineNum">    1279 </span>            :     // following format: clb[0]/lab[0]/fle[3]/ble6[0]/lut6[0].in[0]</a>
<a name="1280"><span class="lineNum">    1280 </span>            :     // if full_description is set to false it will only return lut6[0].in[0]</a>
<a name="1281"><span class="lineNum">    1281 </span>            :     std::string to_string(const bool full_description = true) const;</a>
<a name="1282"><span class="lineNum">    1282 </span>            : };</a>
<a name="1283"><span class="lineNum">    1283 </span>            : </a>
<a name="1284"><span class="lineNum">    1284 </span>            : /** Describes a pb graph edge</a>
<a name="1285"><span class="lineNum">    1285 </span>            :  *</a>
<a name="1286"><span class="lineNum">    1286 </span>            :  *  Note that this is a &quot;fat&quot; edge which supports bused based connections</a>
<a name="1287"><span class="lineNum">    1287 </span>            :  *</a>
<a name="1288"><span class="lineNum">    1288 </span>            :  *  Data members:</a>
<a name="1289"><span class="lineNum">    1289 </span>            :  *      input_pins: array of pb_type graph input pins ptrs entering this edge</a>
<a name="1290"><span class="lineNum">    1290 </span>            :  *      num_input_pins: Number of input pins entering this edge</a>
<a name="1291"><span class="lineNum">    1291 </span>            :  *      output_pins: array of pb_type graph output pins ptrs exiting this edge</a>
<a name="1292"><span class="lineNum">    1292 </span>            :  *      num_output_pins: Number of output pins exiting this edge</a>
<a name="1293"><span class="lineNum">    1293 </span>            :  *</a>
<a name="1294"><span class="lineNum">    1294 </span>            :  *      num_pack_patterns: number of pack patterns this edge belongs to</a>
<a name="1295"><span class="lineNum">    1295 </span>            :  *      pack_pattern_names: [0..num_pack_patterns-1] name of each pack pattern</a>
<a name="1296"><span class="lineNum">    1296 </span>            :  *      pack_pattern_indices: [0..num_pack_patterns-1] id of each pack pattern</a>
<a name="1297"><span class="lineNum">    1297 </span>            :  *      infer_pattern: if true, pattern of this edge could be inferred by checking</a>
<a name="1298"><span class="lineNum">    1298 </span>            :  *                     input/output edges. This is true when the edge is a single</a>
<a name="1299"><span class="lineNum">    1299 </span>            :  *                     fanout edge and is driven or driving another edge which is</a>
<a name="1300"><span class="lineNum">    1300 </span>            :  *                     annotated with a pack pattern.</a>
<a name="1301"><span class="lineNum">    1301 </span>            :  */</a>
<a name="1302"><span class="lineNum">    1302 </span>            : class t_pb_graph_edge {</a>
<a name="1303"><span class="lineNum">    1303 </span>            :   public:</a>
<a name="1304"><span class="lineNum">    1304 </span>            :     /* edge connectivity */</a>
<a name="1305"><span class="lineNum">    1305 </span>            :     t_pb_graph_pin** input_pins;</a>
<a name="1306"><span class="lineNum">    1306 </span>            :     int num_input_pins;</a>
<a name="1307"><span class="lineNum">    1307 </span>            :     t_pb_graph_pin** output_pins;</a>
<a name="1308"><span class="lineNum">    1308 </span>            :     int num_output_pins;</a>
<a name="1309"><span class="lineNum">    1309 </span>            : </a>
<a name="1310"><span class="lineNum">    1310 </span>            :     /* timing information */</a>
<a name="1311"><span class="lineNum">    1311 </span>            :     float delay_max;</a>
<a name="1312"><span class="lineNum">    1312 </span>            :     float delay_min;</a>
<a name="1313"><span class="lineNum">    1313 </span>            :     float capacitance;</a>
<a name="1314"><span class="lineNum">    1314 </span>            : </a>
<a name="1315"><span class="lineNum">    1315 </span>            :     /* who drives this edge */</a>
<a name="1316"><span class="lineNum">    1316 </span>            :     t_interconnect* interconnect;</a>
<a name="1317"><span class="lineNum">    1317 </span>            :     int driver_set;</a>
<a name="1318"><span class="lineNum">    1318 </span>            :     int driver_pin;</a>
<a name="1319"><span class="lineNum">    1319 </span>            : </a>
<a name="1320"><span class="lineNum">    1320 </span>            :     /* pack pattern info */</a>
<a name="1321"><span class="lineNum">    1321 </span>            :     int num_pack_patterns;</a>
<a name="1322"><span class="lineNum">    1322 </span>            :     const char** pack_pattern_names;</a>
<a name="1323"><span class="lineNum">    1323 </span>            :     int* pack_pattern_indices;</a>
<a name="1324"><span class="lineNum">    1324 </span>            :     bool infer_pattern;</a>
<a name="1325"><span class="lineNum">    1325 </span>            : </a>
<a name="1326"><span class="lineNum">    1326 </span>            :     // class member functions</a>
<a name="1327"><span class="lineNum">    1327 </span>            :   public:</a>
<a name="1328"><span class="lineNum">    1328 </span>            :     // Returns true is this edge is annotated with the given pattern_index</a>
<a name="1329"><span class="lineNum">    1329 </span>            :     //  pattern_index : index of the packing pattern</a>
<a name="1330"><span class="lineNum">    1330 </span>            :     bool annotated_with_pattern(int pattern_index) const;</a>
<a name="1331"><span class="lineNum">    1331 </span>            : </a>
<a name="1332"><span class="lineNum">    1332 </span>            :     // Returns true is this edge is annotated with pattern_index or its pattern</a>
<a name="1333"><span class="lineNum">    1333 </span>            :     // is inferred and a connected output edge is annotated with pattern_index</a>
<a name="1334"><span class="lineNum">    1334 </span>            :     //   pattern_index : index of the packing pattern</a>
<a name="1335"><span class="lineNum">    1335 </span>            :     bool belongs_to_pattern(int pattern_index) const;</a>
<a name="1336"><span class="lineNum">    1336 </span>            : };</a>
<a name="1337"><span class="lineNum">    1337 </span>            : </a>
<a name="1338"><span class="lineNum">    1338 </span>            : struct t_pb_graph_node_power {</a>
<a name="1339"><span class="lineNum">    1339 </span>            :     float transistor_cnt_pb_children; /* Total transistor size of this pb */</a>
<a name="1340"><span class="lineNum">    1340 </span>            :     float transistor_cnt_interc;      /* Total transistor size of the interconnect in this pb */</a>
<a name="1341"><span class="lineNum">    1341 </span>            :     float transistor_cnt_buffers;</a>
<a name="1342"><span class="lineNum">    1342 </span>            : };</a>
<a name="1343"><span class="lineNum">    1343 </span>            : </a>
<a name="1344"><span class="lineNum">    1344 </span>            : struct t_pb_graph_pin_power {</a>
<a name="1345"><span class="lineNum">    1345 </span>            :     /* Transistor-level Power Properties */</a>
<a name="1346"><span class="lineNum">    1346 </span>            :     float C_wire;</a>
<a name="1347"><span class="lineNum">    1347 </span>            :     float buffer_size;</a>
<a name="1348"><span class="lineNum">    1348 </span>            : </a>
<a name="1349"><span class="lineNum">    1349 </span>            :     /* Pin-Toggle Power Properties */</a>
<a name="1350"><span class="lineNum">    1350 </span>            :     t_pb_graph_pin* scaled_by_pin;</a>
<a name="1351"><span class="lineNum">    1351 </span>            : };</a>
<a name="1352"><span class="lineNum">    1352 </span>            : </a>
<a name="1353"><span class="lineNum">    1353 </span>            : /*************************************************************************************************/</a>
<a name="1354"><span class="lineNum">    1354 </span>            : /* FPGA Routing architecture                                                                     */</a>
<a name="1355"><span class="lineNum">    1355 </span>            : /*************************************************************************************************/</a>
<a name="1356"><span class="lineNum">    1356 </span>            : </a>
<a name="1357"><span class="lineNum">    1357 </span>            : /* Description of routing channel distribution across the FPGA, only available for global routing</a>
<a name="1358"><span class="lineNum">    1358 </span>            :  * Width is standard dev. for Gaussian.  xpeak is where peak     *</a>
<a name="1359"><span class="lineNum">    1359 </span>            :  * occurs. dc is the dc offset for Gaussian and pulse waveforms. */</a>
<a name="1360"><span class="lineNum">    1360 </span>            : enum e_stat {</a>
<a name="1361"><span class="lineNum">    1361 </span>            :     UNIFORM,</a>
<a name="1362"><span class="lineNum">    1362 </span>            :     GAUSSIAN,</a>
<a name="1363"><span class="lineNum">    1363 </span>            :     PULSE,</a>
<a name="1364"><span class="lineNum">    1364 </span>            :     DELTA</a>
<a name="1365"><span class="lineNum">    1365 </span>            : };</a>
<a name="1366"><span class="lineNum">    1366 </span>            : struct t_chan {</a>
<a name="1367"><span class="lineNum">    1367 </span>            :     enum e_stat type;</a>
<a name="1368"><span class="lineNum">    1368 </span>            :     float peak;</a>
<a name="1369"><span class="lineNum">    1369 </span>            :     float width;</a>
<a name="1370"><span class="lineNum">    1370 </span>            :     float xpeak;</a>
<a name="1371"><span class="lineNum">    1371 </span>            :     float dc;</a>
<a name="1372"><span class="lineNum">    1372 </span>            : };</a>
<a name="1373"><span class="lineNum">    1373 </span>            : </a>
<a name="1374"><span class="lineNum">    1374 </span>            : /* chan_x_dist: Describes the x-directed channel width distribution.         *</a>
<a name="1375"><span class="lineNum">    1375 </span>            :  * chan_y_dist: Describes the y-directed channel width distribution.         */</a>
<a name="1376"><span class="lineNum">    1376 </span>            : struct t_chan_width_dist {</a>
<a name="1377"><span class="lineNum">    1377 </span>            :     t_chan chan_x_dist;</a>
<a name="1378"><span class="lineNum">    1378 </span>            :     t_chan chan_y_dist;</a>
<a name="1379"><span class="lineNum">    1379 </span>            : };</a>
<a name="1380"><span class="lineNum">    1380 </span>            : </a>
<a name="1381"><span class="lineNum">    1381 </span>            : enum e_directionality {</a>
<a name="1382"><span class="lineNum">    1382 </span>            :     UNI_DIRECTIONAL,</a>
<a name="1383"><span class="lineNum">    1383 </span>            :     BI_DIRECTIONAL</a>
<a name="1384"><span class="lineNum">    1384 </span>            : };</a>
<a name="1385"><span class="lineNum">    1385 </span>            : enum e_switch_block_type {</a>
<a name="1386"><span class="lineNum">    1386 </span>            :     SUBSET,</a>
<a name="1387"><span class="lineNum">    1387 </span>            :     WILTON,</a>
<a name="1388"><span class="lineNum">    1388 </span>            :     UNIVERSAL,</a>
<a name="1389"><span class="lineNum">    1389 </span>            :     FULL,</a>
<a name="1390"><span class="lineNum">    1390 </span>            :     CUSTOM</a>
<a name="1391"><span class="lineNum">    1391 </span>            : };</a>
<a name="1392"><span class="lineNum">    1392 </span>            : typedef enum e_switch_block_type t_switch_block_type;</a>
<a name="1393"><span class="lineNum">    1393 </span>            : enum e_Fc_type {</a>
<a name="1394"><span class="lineNum">    1394 </span>            :     ABSOLUTE,</a>
<a name="1395"><span class="lineNum">    1395 </span>            :     FRACTIONAL</a>
<a name="1396"><span class="lineNum">    1396 </span>            : };</a>
<a name="1397"><span class="lineNum">    1397 </span>            : </a>
<a name="1398"><span class="lineNum">    1398 </span>            : /* Lists all the important information about a certain segment type.  Only   *</a>
<a name="1399"><span class="lineNum">    1399 </span>            :  * used if the route_type is DETAILED.  [0 .. det_routing_arch.num_segment]  *</a>
<a name="1400"><span class="lineNum">    1400 </span>            :  * name: the name of this segment                                            *</a>
<a name="1401"><span class="lineNum">    1401 </span>            :  * frequency:  ratio of tracks which are of this segment type.               *</a>
<a name="1402"><span class="lineNum">    1402 </span>            :  * length:     Length (in clbs) of the segment.                              *</a>
<a name="1403"><span class="lineNum">    1403 </span>            :  * arch_wire_switch: Index of the switch type that connects other wires      *</a>
<a name="1404"><span class="lineNum">    1404 </span>            :  *                   *to* this segment. Note that this index is in relation  *</a>
<a name="1405"><span class="lineNum">    1405 </span>            :  *                   to the switches from the architecture file, not the     *</a>
<a name="1406"><span class="lineNum">    1406 </span>            :  *                   expanded list of switches that is built at the end of   *</a>
<a name="1407"><span class="lineNum">    1407 </span>            :  *                   build_rr_graph.                                         *</a>
<a name="1408"><span class="lineNum">    1408 </span>            :  * arch_opin_switch: Index of the switch type that connects output pins      *</a>
<a name="1409"><span class="lineNum">    1409 </span>            :  *                   (OPINs) *to* this segment. Note that this index is in   *</a>
<a name="1410"><span class="lineNum">    1410 </span>            :  *                   relation to the switches from the architecture file,    *</a>
<a name="1411"><span class="lineNum">    1411 </span>            :  *                   not the expanded list of switches that is built         *</a>
<a name="1412"><span class="lineNum">    1412 </span>            :  *                   at the end of build_rr_graph                            *</a>
<a name="1413"><span class="lineNum">    1413 </span>            :  * frac_cb:  The fraction of logic blocks along its length to which this     *</a>
<a name="1414"><span class="lineNum">    1414 </span>            :  *           segment can connect.  (i.e. internal population).               *</a>
<a name="1415"><span class="lineNum">    1415 </span>            :  * frac_sb:  The fraction of the length + 1 switch blocks along the segment  *</a>
<a name="1416"><span class="lineNum">    1416 </span>            :  *           to which the segment can connect.  Segments that aren't long    *</a>
<a name="1417"><span class="lineNum">    1417 </span>            :  *           lines must connect to at least two switch boxes.                *</a>
<a name="1418"><span class="lineNum">    1418 </span>            :  * Cmetal: Capacitance of a routing track, per unit logic block length.      *</a>
<a name="1419"><span class="lineNum">    1419 </span>            :  * Rmetal: Resistance of a routing track, per unit logic block length.       *</a>
<a name="1420"><span class="lineNum">    1420 </span>            :  * (UDSD by AY) drivers: How do signals driving a routing track connect to   *</a>
<a name="1421"><span class="lineNum">    1421 </span>            :  *                       the track?                                          *</a>
<a name="1422"><span class="lineNum">    1422 </span>            :  * meta: Table storing extra arbitrary metadata attributes.                  */</a>
<a name="1423"><span class="lineNum">    1423 </span>            : struct t_segment_inf {</a>
<a name="1424"><span class="lineNum">    1424 </span>            :     std::string name;</a>
<a name="1425"><span class="lineNum">    1425 </span>            :     int frequency;</a>
<a name="1426"><span class="lineNum">    1426 </span>            :     int length;</a>
<a name="1427"><span class="lineNum">    1427 </span>            :     short arch_wire_switch;</a>
<a name="1428"><span class="lineNum">    1428 </span>            :     short arch_opin_switch;</a>
<a name="1429"><span class="lineNum">    1429 </span>            :     float frac_cb;</a>
<a name="1430"><span class="lineNum">    1430 </span>            :     float frac_sb;</a>
<a name="1431"><span class="lineNum">    1431 </span>            :     bool longline;</a>
<a name="1432"><span class="lineNum">    1432 </span>            :     float Rmetal;</a>
<a name="1433"><span class="lineNum">    1433 </span>            :     float Cmetal;</a>
<a name="1434"><span class="lineNum">    1434 </span>            :     enum e_directionality directionality;</a>
<a name="1435"><span class="lineNum">    1435 </span>            :     std::vector&lt;bool&gt; cb;</a>
<a name="1436"><span class="lineNum">    1436 </span>            :     std::vector&lt;bool&gt; sb;</a>
<a name="1437"><span class="lineNum">    1437 </span>            :     //float Cmetal_per_m; /* Wire capacitance (per meter) */</a>
<a name="1438"><span class="lineNum">    1438 </span>            : };</a>
<a name="1439"><span class="lineNum">    1439 </span>            : </a>
<a name="1440"><span class="lineNum">    1440 </span>            : inline bool operator==(const t_segment_inf&amp; a, const t_segment_inf&amp; b) {</a>
<a name="1441"><span class="lineNum">    1441 </span>            :     return a.name == b.name &amp;&amp; a.frequency == b.frequency &amp;&amp; a.length == b.length &amp;&amp; a.arch_wire_switch == b.arch_wire_switch &amp;&amp; a.arch_opin_switch == b.arch_opin_switch &amp;&amp; a.frac_cb == b.frac_cb &amp;&amp; a.frac_sb == b.frac_sb &amp;&amp; a.longline == b.longline &amp;&amp; a.Rmetal == b.Rmetal &amp;&amp; a.Cmetal == b.Cmetal &amp;&amp; a.directionality == b.directionality &amp;&amp; a.cb == b.cb &amp;&amp; a.sb == b.sb;</a>
<a name="1442"><span class="lineNum">    1442 </span>            : }</a>
<a name="1443"><span class="lineNum">    1443 </span>            : </a>
<a name="1444"><span class="lineNum">    1444 </span>            : enum class SwitchType {</a>
<a name="1445"><span class="lineNum">    1445 </span>            :     MUX = 0,   //A configurable (buffered) mux (single-driver)</a>
<a name="1446"><span class="lineNum">    1446 </span>            :     TRISTATE,  //A configurable tristate-able buffer (multi-driver)</a>
<a name="1447"><span class="lineNum">    1447 </span>            :     PASS_GATE, //A configurable pass transitor switch (multi-driver)</a>
<a name="1448"><span class="lineNum">    1448 </span>            :     SHORT,     //A non-configurable electrically shorted connection (multi-driver)</a>
<a name="1449"><span class="lineNum">    1449 </span>            :     BUFFER,    //A non-configurable non-tristate-able buffer (uni-driver)</a>
<a name="1450"><span class="lineNum">    1450 </span>            :     INVALID,   //Unspecified, usually an error</a>
<a name="1451"><span class="lineNum">    1451 </span>            :     NUM_SWITCH_TYPES</a>
<a name="1452"><span class="lineNum">    1452 </span>            : };</a>
<a name="1453"><span class="lineNum">    1453 </span>            : constexpr std::array&lt;const char*, size_t(SwitchType::NUM_SWITCH_TYPES)&gt; SWITCH_TYPE_STRINGS = {{&quot;MUX&quot;, &quot;TRISTATE&quot;, &quot;PASS_GATE&quot;, &quot;SHORT&quot;, &quot;BUFFER&quot;, &quot;INVALID&quot;}};</a>
<a name="1454"><span class="lineNum">    1454 </span>            : </a>
<a name="1455"><span class="lineNum">    1455 </span>            : /* Constant/Reserved names for switches in architecture XML</a>
<a name="1456"><span class="lineNum">    1456 </span>            :  * Delayless switch:</a>
<a name="1457"><span class="lineNum">    1457 </span>            :  *   The zero-delay switch created by VPR internally </a>
<a name="1458"><span class="lineNum">    1458 </span>            :  *   This is a special switch just to ease CAD algorithms</a>
<a name="1459"><span class="lineNum">    1459 </span>            :  *   It is mainly used in</a>
<a name="1460"><span class="lineNum">    1460 </span>            :  *     - the edges between SOURCE and SINK nodes in routing resource graphs  </a>
<a name="1461"><span class="lineNum">    1461 </span>            :  *     - the edges in CLB-to-CLB connections (defined by &lt;directlist&gt; in arch XML)</a>
<a name="1462"><span class="lineNum">    1462 </span>            :  *   </a>
<a name="1463"><span class="lineNum">    1463 </span>            :  */</a>
<a name="1464"><span class="lineNum">    1464 </span>            : constexpr const char* VPR_DELAYLESS_SWITCH_NAME = &quot;__vpr_delayless_switch__&quot;;</a>
<a name="1465"><span class="lineNum">    1465 </span>            : </a>
<a name="1466"><span class="lineNum">    1466 </span>            : enum class BufferSize {</a>
<a name="1467"><span class="lineNum">    1467 </span>            :     AUTO,</a>
<a name="1468"><span class="lineNum">    1468 </span>            :     ABSOLUTE</a>
<a name="1469"><span class="lineNum">    1469 </span>            : };</a>
<a name="1470"><span class="lineNum">    1470 </span>            : </a>
<a name="1471"><span class="lineNum">    1471 </span>            : /* Lists all the important information about a switch type read from the     *</a>
<a name="1472"><span class="lineNum">    1472 </span>            :  * architecture file.                                                        *</a>
<a name="1473"><span class="lineNum">    1473 </span>            :  * [0 .. Arch.num_switch]                                                    *</a>
<a name="1474"><span class="lineNum">    1474 </span>            :  * buffered:  Does this switch include a buffer?                             *</a>
<a name="1475"><span class="lineNum">    1475 </span>            :  * R:  Equivalent resistance of the buffer/switch.                           *</a>
<a name="1476"><span class="lineNum">    1476 </span>            :  * Cin:  Input capacitance.                                                  *</a>
<a name="1477"><span class="lineNum">    1477 </span>            :  * Cout:  Output capacitance.                                                *</a>
<a name="1478"><span class="lineNum">    1478 </span>            :  * Cinternal: Since multiplexers and tristate buffers are modeled as a       *</a>
<a name="1479"><span class="lineNum">    1479 </span>            :  *            parallel stream of pass transistors feeding into a buffer,     *</a>
<a name="1480"><span class="lineNum">    1480 </span>            :  *            we would expect an additional &quot;internal capacitance&quot;           *</a>
<a name="1481"><span class="lineNum">    1481 </span>            :  *            to arise when the pass transistor is enabled and the signal    *</a>
<a name="1482"><span class="lineNum">    1482 </span>            :  *            must propogate to the buffer. See diagram of one stream below: *</a>
<a name="1483"><span class="lineNum">    1483 </span>            :  *                                                                           *</a>
<a name="1484"><span class="lineNum">    1484 </span>            :  *                  Pass Transistor                                          *</a>
<a name="1485"><span class="lineNum">    1485 </span>            :  *                       |                                                   *</a>
<a name="1486"><span class="lineNum">    1486 </span>            :  *                     -----                                                 *</a>
<a name="1487"><span class="lineNum">    1487 </span>            :  *                     -----      Buffer                                     *</a>
<a name="1488"><span class="lineNum">    1488 </span>            :  *                    |     |       |\                                       *</a>
<a name="1489"><span class="lineNum">    1489 </span>            :  *              ------       -------| \--------                              *</a>
<a name="1490"><span class="lineNum">    1490 </span>            :  *                |             |   | /    |                                 *</a>
<a name="1491"><span class="lineNum">    1491 </span>            :  *              =====         ===== |/   =====                               *</a>
<a name="1492"><span class="lineNum">    1492 </span>            :  *              =====         =====      =====                               *</a>
<a name="1493"><span class="lineNum">    1493 </span>            :  *                |             |          |                                 *</a>
<a name="1494"><span class="lineNum">    1494 </span>            :  *             Input C    Internal C    Output C                             *</a>
<a name="1495"><span class="lineNum">    1495 </span>            :  *                                                                           *</a>
<a name="1496"><span class="lineNum">    1496 </span>            :  * Tdel_map: A map where the key is the number of inputs and the entry       *</a>
<a name="1497"><span class="lineNum">    1497 </span>            :  *           is the corresponding delay. If there is only one entry at key   *</a>
<a name="1498"><span class="lineNum">    1498 </span>            :  *           UNDEFINED, then delay is a constant (doesn't vary with fan-in). *</a>
<a name="1499"><span class="lineNum">    1499 </span>            :  *               A map saves us the trouble of sorting, and has lower access     *</a>
<a name="1500"><span class="lineNum">    1500 </span>            :  *           time for interpolation/extrapolation purposes                   *</a>
<a name="1501"><span class="lineNum">    1501 </span>            :  * mux_trans_size:  The area of each transistor in the segment's driving mux *</a>
<a name="1502"><span class="lineNum">    1502 </span>            :  *                  measured in minimum width transistor units               *</a>
<a name="1503"><span class="lineNum">    1503 </span>            :  * buf_size:  The area of the buffer. If set to zero, area should be         *</a>
<a name="1504"><span class="lineNum">    1504 </span>            :  *            calculated from R                                              */</a>
<a name="1505"><span class="lineNum">    1505 </span>            : struct t_arch_switch_inf {</a>
<a name="1506"><span class="lineNum">    1506 </span>            :   public:</a>
<a name="1507"><span class="lineNum">    1507 </span>            :     static constexpr int UNDEFINED_FANIN = -1;</a>
<a name="1508"><span class="lineNum">    1508 </span>            : </a>
<a name="1509"><span class="lineNum">    1509 </span>            :     char* name = nullptr;</a>
<a name="1510"><span class="lineNum">    1510 </span>            :     float R = 0.;</a>
<a name="1511"><span class="lineNum">    1511 </span>            :     float Cin = 0.;</a>
<a name="1512"><span class="lineNum">    1512 </span>            :     float Cout = 0.;</a>
<a name="1513"><span class="lineNum">    1513 </span>            :     float Cinternal = 0.;</a>
<a name="1514"><span class="lineNum">    1514 </span>            :     float mux_trans_size = 1.;</a>
<a name="1515"><span class="lineNum">    1515 </span>            :     BufferSize buf_size_type = BufferSize::AUTO;</a>
<a name="1516"><span class="lineNum">    1516 </span>            :     float buf_size = 0.;</a>
<a name="1517"><span class="lineNum">    1517 </span>            :     e_power_buffer_type power_buffer_type = POWER_BUFFER_TYPE_AUTO;</a>
<a name="1518"><span class="lineNum">    1518 </span>            :     float power_buffer_size = 0.;</a>
<a name="1519"><span class="lineNum">    1519 </span>            : </a>
<a name="1520"><span class="lineNum">    1520 </span>            :   public:</a>
<a name="1521"><span class="lineNum">    1521 </span>            :     //Returns the type of switch</a>
<a name="1522"><span class="lineNum">    1522 </span>            :     SwitchType type() const;</a>
<a name="1523"><span class="lineNum">    1523 </span>            : </a>
<a name="1524"><span class="lineNum">    1524 </span>            :     //Returns true if this switch type isolates its input and output into</a>
<a name="1525"><span class="lineNum">    1525 </span>            :     //separate DC-connected subcircuits</a>
<a name="1526"><span class="lineNum">    1526 </span>            :     bool buffered() const;</a>
<a name="1527"><span class="lineNum">    1527 </span>            : </a>
<a name="1528"><span class="lineNum">    1528 </span>            :     //Returns true if this switch type is configurable</a>
<a name="1529"><span class="lineNum">    1529 </span>            :     bool configurable() const;</a>
<a name="1530"><span class="lineNum">    1530 </span>            : </a>
<a name="1531"><span class="lineNum">    1531 </span>            :     //Returns whether the switch's directionality (e.g. BI_DIR, UNI_DIR)</a>
<a name="1532"><span class="lineNum">    1532 </span>            :     e_directionality directionality() const;</a>
<a name="1533"><span class="lineNum">    1533 </span>            : </a>
<a name="1534"><span class="lineNum">    1534 </span>            :     //Returns the intrinsic delay of this switch</a>
<a name="1535"><span class="lineNum">    1535 </span>            :     float Tdel(int fanin = UNDEFINED_FANIN) const;</a>
<a name="1536"><span class="lineNum">    1536 </span>            : </a>
<a name="1537"><span class="lineNum">    1537 </span>            :     //Returns true if the Tdel value is independent of fanout</a>
<a name="1538"><span class="lineNum">    1538 </span>            :     bool fixed_Tdel() const;</a>
<a name="1539"><span class="lineNum">    1539 </span>            : </a>
<a name="1540"><span class="lineNum">    1540 </span>            :   public:</a>
<a name="1541"><span class="lineNum">    1541 </span>            :     void set_Tdel(int fanin, float delay);</a>
<a name="1542"><span class="lineNum">    1542 </span>            :     void set_type(SwitchType type_val);</a>
<a name="1543"><span class="lineNum">    1543 </span>            : </a>
<a name="1544"><span class="lineNum">    1544 </span>            :   private:</a>
<a name="1545"><span class="lineNum">    1545 </span>            :     SwitchType type_ = SwitchType::INVALID;</a>
<a name="1546"><span class="lineNum">    1546 </span>            :     std::map&lt;int, double&gt; Tdel_map_;</a>
<a name="1547"><span class="lineNum">    1547 </span>            : </a>
<a name="1548"><span class="lineNum">    1548 </span>            :     friend void PrintArchInfo(FILE*, const t_arch*);</a>
<a name="1549"><span class="lineNum">    1549 </span>            : };</a>
<a name="1550"><span class="lineNum">    1550 </span>            : </a>
<a name="1551"><span class="lineNum">    1551 </span>            : /* Lists all the important information about an rr switch type.              *</a>
<a name="1552"><span class="lineNum">    1552 </span>            :  * The s_rr_switch_inf describes a switch derived from a switch described    *</a>
<a name="1553"><span class="lineNum">    1553 </span>            :  * by s_arch_switch_inf. This indirection allows us to vary properties of a  *</a>
<a name="1554"><span class="lineNum">    1554 </span>            :  * given switch, such as varying delay with switch fan-in.                   *</a>
<a name="1555"><span class="lineNum">    1555 </span>            :  * buffered:  Does this switch isolate it's input/output into separate       *</a>
<a name="1556"><span class="lineNum">    1556 </span>            :  *            DC-connected sub-circuits?                                     *</a>
<a name="1557"><span class="lineNum">    1557 </span>            :  * configurable: Is this switch is configurable (i.e. can the switch can be  *</a>
<a name="1558"><span class="lineNum">    1558 </span>            :  *               turned on or off)?. This allows modelling of non-optional   *</a>
<a name="1559"><span class="lineNum">    1559 </span>            :  *               switches (e.g. fixed buffers, or shorted connections) which *</a>
<a name="1560"><span class="lineNum">    1560 </span>            :  *               must be used (e.g. expanded by the router) if a connected   *</a>
<a name="1561"><span class="lineNum">    1561 </span>            :  *               segment is used.                                            *</a>
<a name="1562"><span class="lineNum">    1562 </span>            :  * R:  Equivalent resistance of the buffer/switch.                           *</a>
<a name="1563"><span class="lineNum">    1563 </span>            :  * Cin:  Input capacitance.                                                  *</a>
<a name="1564"><span class="lineNum">    1564 </span>            :  * Cout:  Output capacitance.                                                *</a>
<a name="1565"><span class="lineNum">    1565 </span>            :  * Cinternal: Internal capacitance, see the definition above.                *</a>
<a name="1566"><span class="lineNum">    1566 </span>            :  * Tdel:  Intrinsic delay.  The delay through an unloaded switch is          *</a>
<a name="1567"><span class="lineNum">    1567 </span>            :  *        Tdel + R * Cout.                                                   *</a>
<a name="1568"><span class="lineNum">    1568 </span>            :  * mux_trans_size:  The area of each transistor in the segment's driving mux *</a>
<a name="1569"><span class="lineNum">    1569 </span>            :  *                  measured in minimum width transistor units               *</a>
<a name="1570"><span class="lineNum">    1570 </span>            :  * buf_size:  The area of the buffer. If set to zero, area should be         *</a>
<a name="1571"><span class="lineNum">    1571 </span>            :  *            calculated from R                                              */</a>
<a name="1572"><span class="lineNum">    1572 </span>            : struct t_rr_switch_inf {</a>
<a name="1573"><span class="lineNum">    1573 </span>            :     float R = 0.;</a>
<a name="1574"><span class="lineNum">    1574 </span>            :     float Cin = 0.;</a>
<a name="1575"><span class="lineNum">    1575 </span>            :     float Cout = 0.;</a>
<a name="1576"><span class="lineNum">    1576 </span>            :     float Cinternal = 0.;</a>
<a name="1577"><span class="lineNum">    1577 </span>            :     float Tdel = 0.;</a>
<a name="1578"><span class="lineNum">    1578 </span>            :     float mux_trans_size = 0.;</a>
<a name="1579"><span class="lineNum">    1579 </span>            :     float buf_size = 0.;</a>
<a name="1580"><span class="lineNum">    1580 </span>            :     const char* name = nullptr;</a>
<a name="1581"><span class="lineNum">    1581 </span>            :     e_power_buffer_type power_buffer_type = POWER_BUFFER_TYPE_UNDEFINED;</a>
<a name="1582"><span class="lineNum">    1582 </span>            :     float power_buffer_size = 0.;</a>
<a name="1583"><span class="lineNum">    1583 </span>            : </a>
<a name="1584"><span class="lineNum">    1584 </span>            :   public:</a>
<a name="1585"><span class="lineNum">    1585 </span>            :     //Returns the type of switch</a>
<a name="1586"><span class="lineNum">    1586 </span>            :     SwitchType type() const;</a>
<a name="1587"><span class="lineNum">    1587 </span>            : </a>
<a name="1588"><span class="lineNum">    1588 </span>            :     //Returns true if this switch type isolates its input and output into</a>
<a name="1589"><span class="lineNum">    1589 </span>            :     //seperate DC-connected subcircuits</a>
<a name="1590"><span class="lineNum">    1590 </span>            :     bool buffered() const;</a>
<a name="1591"><span class="lineNum">    1591 </span>            : </a>
<a name="1592"><span class="lineNum">    1592 </span>            :     //Returns true if this switch type is configurable</a>
<a name="1593"><span class="lineNum">    1593 </span>            :     bool configurable() const;</a>
<a name="1594"><span class="lineNum">    1594 </span>            : </a>
<a name="1595"><span class="lineNum">    1595 </span>            :   public:</a>
<a name="1596"><span class="lineNum">    1596 </span>            :     void set_type(SwitchType type_val);</a>
<a name="1597"><span class="lineNum">    1597 </span>            : </a>
<a name="1598"><span class="lineNum">    1598 </span>            :   private:</a>
<a name="1599"><span class="lineNum">    1599 </span>            :     SwitchType type_ = SwitchType::INVALID;</a>
<a name="1600"><span class="lineNum">    1600 </span>            : };</a>
<a name="1601"><span class="lineNum">    1601 </span>            : </a>
<a name="1602"><span class="lineNum">    1602 </span>            : /* Lists all the important information about a direct chain connection.     *</a>
<a name="1603"><span class="lineNum">    1603 </span>            :  * [0 .. det_routing_arch.num_direct]                                       *</a>
<a name="1604"><span class="lineNum">    1604 </span>            :  * name:  Name of this direct chain connection                              *</a>
<a name="1605"><span class="lineNum">    1605 </span>            :  * from_pin:  The type of the pin that drives this chain connection         *</a>
<a name="1606"><span class="lineNum">    1606 </span>            :  * In the format of &lt;block_name&gt;.&lt;pin_name&gt;                      *</a>
<a name="1607"><span class="lineNum">    1607 </span>            :  * to_pin:  The type of pin that is driven by this chain connection         *</a>
<a name="1608"><span class="lineNum">    1608 </span>            :  * In the format of &lt;block_name&gt;.&lt;pin_name&gt;                        *</a>
<a name="1609"><span class="lineNum">    1609 </span>            :  * x_offset:  The x offset from the source to the sink of this connection   *</a>
<a name="1610"><span class="lineNum">    1610 </span>            :  * y_offset:  The y offset from the source to the sink of this connection   *</a>
<a name="1611"><span class="lineNum">    1611 </span>            :  * z_offset:  The z offset from the source to the sink of this connection   *</a>
<a name="1612"><span class="lineNum">    1612 </span>            :  * switch_type: The index into the switch list for the switch used by this  *</a>
<a name="1613"><span class="lineNum">    1613 </span>            :  *              direct                                                      *</a>
<a name="1614"><span class="lineNum">    1614 </span>            :  * line: The line number in the .arch file that specifies this              *</a>
<a name="1615"><span class="lineNum">    1615 </span>            :  *       particular placement macro.                                        *</a>
<a name="1616"><span class="lineNum">    1616 </span>            :  */</a>
<a name="1617"><span class="lineNum">    1617 </span>            : struct t_direct_inf {</a>
<a name="1618"><span class="lineNum">    1618 </span>            :     char* name;</a>
<a name="1619"><span class="lineNum">    1619 </span>            :     char* from_pin;</a>
<a name="1620"><span class="lineNum">    1620 </span>            :     char* to_pin;</a>
<a name="1621"><span class="lineNum">    1621 </span>            :     int x_offset;</a>
<a name="1622"><span class="lineNum">    1622 </span>            :     int y_offset;</a>
<a name="1623"><span class="lineNum">    1623 </span>            :     int sub_tile_offset;</a>
<a name="1624"><span class="lineNum">    1624 </span>            :     int switch_type;</a>
<a name="1625"><span class="lineNum">    1625 </span>            :     e_side from_side;</a>
<a name="1626"><span class="lineNum">    1626 </span>            :     e_side to_side;</a>
<a name="1627"><span class="lineNum">    1627 </span>            :     int line;</a>
<a name="1628"><span class="lineNum">    1628 </span>            : };</a>
<a name="1629"><span class="lineNum">    1629 </span>            : </a>
<a name="1630"><span class="lineNum">    1630 </span>            : enum class SwitchPointOrder {</a>
<a name="1631"><span class="lineNum">    1631 </span>            :     FIXED,   //Switchpoints are ordered as specified in architecture</a>
<a name="1632"><span class="lineNum">    1632 </span>            :     SHUFFLED //Switchpoints are shuffled (more diversity)</a>
<a name="1633"><span class="lineNum">    1633 </span>            : };</a>
<a name="1634"><span class="lineNum">    1634 </span>            : </a>
<a name="1635"><span class="lineNum">    1635 </span>            : //A collection of switchpoints associated with a segment</a>
<a name="1636"><span class="lineNum">    1636 </span>            : struct t_wire_switchpoints {</a>
<a name="1637"><span class="lineNum">    1637 </span>            :     std::string segment_name;      //The type of segment</a>
<a name="1638"><span class="lineNum">    1638 </span>            :     std::vector&lt;int&gt; switchpoints; //The indices of wire points along the segment</a>
<a name="1639"><span class="lineNum">    1639 </span>            : };</a>
<a name="1640"><span class="lineNum">    1640 </span>            : </a>
<a name="1641"><span class="lineNum">    1641 </span>            : /* Used to list information about a set of track segments that should connect through a switchblock */</a>
<a name="1642"><span class="lineNum">    1642 </span>            : struct t_wireconn_inf {</a>
<a name="1643"><span class="lineNum">    1643 </span>            :     std::vector&lt;t_wire_switchpoints&gt; from_switchpoint_set;             //The set of segment/wirepoints representing the 'from' set (union of all t_wire_switchpoints in vector)</a>
<a name="1644"><span class="lineNum">    1644 </span>            :     std::vector&lt;t_wire_switchpoints&gt; to_switchpoint_set;               //The set of segment/wirepoints representing the 'to' set (union of all t_wire_switchpoints in vector)</a>
<a name="1645"><span class="lineNum">    1645 </span>            :     SwitchPointOrder from_switchpoint_order = SwitchPointOrder::FIXED; //The desired from_switchpoint_set ordering</a>
<a name="1646"><span class="lineNum">    1646 </span>            :     SwitchPointOrder to_switchpoint_order = SwitchPointOrder::FIXED;   //The desired to_switchpoint_set ordering</a>
<a name="1647"><span class="lineNum">    1647 </span>            : </a>
<a name="1648"><span class="lineNum">    1648 </span>            :     std::string num_conns_formula; /* Specifies how many connections should be made for this wireconn.</a>
<a name="1649"><span class="lineNum">    1649 </span>            :                                     *</a>
<a name="1650"><span class="lineNum">    1650 </span>            :                                     * '&lt;int&gt;': A specific number of connections</a>
<a name="1651"><span class="lineNum">    1651 </span>            :                                     * 'from':  The number of generated connections between the 'from' and 'to' sets equals the</a>
<a name="1652"><span class="lineNum">    1652 </span>            :                                     *          size of the 'from' set. This ensures every element in the from set is connected</a>
<a name="1653"><span class="lineNum">    1653 </span>            :                                     *          to an element of the 'to' set.</a>
<a name="1654"><span class="lineNum">    1654 </span>            :                                     *          Note: this it may result in 'to' elements being driven by multiple 'from'</a>
<a name="1655"><span class="lineNum">    1655 </span>            :                                     *          elements (if 'from' is larger than 'to'), or in some elements of 'to' having</a>
<a name="1656"><span class="lineNum">    1656 </span>            :                                     *          no driving connections (if 'to' is larger than 'from').</a>
<a name="1657"><span class="lineNum">    1657 </span>            :                                     * 'to':    The number of generated connections is set equal to the size of the 'to' set.</a>
<a name="1658"><span class="lineNum">    1658 </span>            :                                     *          This ensures that each element of the 'to' set has precisely one incomming connection.</a>
<a name="1659"><span class="lineNum">    1659 </span>            :                                     *          Note: this may result in 'from' elements driving multiple 'to' elements (if 'to' is</a>
<a name="1660"><span class="lineNum">    1660 </span>            :                                     *          larger than 'from'), or some 'from' elements driving to 'to' elements (if 'from' is</a>
<a name="1661"><span class="lineNum">    1661 </span>            :                                     *          larger than 'to')</a>
<a name="1662"><span class="lineNum">    1662 </span>            :                                     */</a>
<a name="1663"><span class="lineNum">    1663 </span>            : };</a>
<a name="1664"><span class="lineNum">    1664 </span>            : </a>
<a name="1665"><span class="lineNum">    1665 </span>            : /* represents a connection between two sides of a switchblock */</a>
<a name="1666"><span class="lineNum">    1666 </span>            : class SB_Side_Connection {</a>
<a name="1667"><span class="lineNum">    1667 </span>            :   public:</a>
<a name="1668"><span class="lineNum">    1668 </span>            :     /* specify the two SB sides that form a connection */</a>
<a name="1669"><span class="lineNum">    1669 </span>            :     enum e_side from_side = TOP;</a>
<a name="1670"><span class="lineNum">    1670 </span>            :     enum e_side to_side = TOP;</a>
<a name="1671"><span class="lineNum">    1671 </span>            : </a>
<a name="1672"><span class="lineNum">    1672 </span>            :     void set_sides(enum e_side from, enum e_side to) {</a>
<a name="1673"><span class="lineNum">    1673 </span>            :         from_side = from;</a>
<a name="1674"><span class="lineNum">    1674 </span>            :         to_side = to;</a>
<a name="1675"><span class="lineNum">    1675 </span>            :     }</a>
<a name="1676"><span class="lineNum">    1676 </span>            : </a>
<a name="1677"><span class="lineNum">    1677 </span>            :     SB_Side_Connection() = default;</a>
<a name="1678"><span class="lineNum">    1678 </span>            : </a>
<a name="1679"><span class="lineNum">    1679 </span>            :     SB_Side_Connection(enum e_side from, enum e_side to)</a>
<a name="1680"><span class="lineNum">    1680 </span>            :         : from_side(from)</a>
<a name="1681"><span class="lineNum">    1681 </span>            :         , to_side(to) {</a>
<a name="1682"><span class="lineNum">    1682 </span>            :     }</a>
<a name="1683"><span class="lineNum">    1683 </span>            : </a>
<a name="1684"><span class="lineNum">    1684 </span>            :     /* overload &lt; operator which will be used by std::map */</a>
<a name="1685"><span class="lineNum">    1685 </span>            :     bool operator&lt;(const SB_Side_Connection&amp; obj) const {</a>
<a name="1686"><span class="lineNum">    1686 </span>            :         bool result;</a>
<a name="1687"><span class="lineNum">    1687 </span>            : </a>
<a name="1688"><span class="lineNum">    1688 </span>            :         if (from_side &lt; obj.from_side) {</a>
<a name="1689"><span class="lineNum">    1689 </span>            :             result = true;</a>
<a name="1690"><span class="lineNum">    1690 </span>            :         } else {</a>
<a name="1691"><span class="lineNum">    1691 </span>            :             if (from_side == obj.from_side) {</a>
<a name="1692"><span class="lineNum">    1692 </span>            :                 result = (to_side &lt; obj.to_side) ? true : false;</a>
<a name="1693"><span class="lineNum">    1693 </span>            :             } else {</a>
<a name="1694"><span class="lineNum">    1694 </span>            :                 result = false;</a>
<a name="1695"><span class="lineNum">    1695 </span>            :             }</a>
<a name="1696"><span class="lineNum">    1696 </span>            :         }</a>
<a name="1697"><span class="lineNum">    1697 </span>            : </a>
<a name="1698"><span class="lineNum">    1698 </span>            :         return result;</a>
<a name="1699"><span class="lineNum">    1699 </span>            :     }</a>
<a name="1700"><span class="lineNum">    1700 </span>            : };</a>
<a name="1701"><span class="lineNum">    1701 </span>            : </a>
<a name="1702"><span class="lineNum">    1702 </span>            : /* Use a map to index into the string permutation functions used to connect from one side to another */</a>
<a name="1703"><span class="lineNum">    1703 </span>            : typedef std::map&lt;SB_Side_Connection, std::vector&lt;std::string&gt;&gt; t_permutation_map;</a>
<a name="1704"><span class="lineNum">    1704 </span>            : </a>
<a name="1705"><span class="lineNum">    1705 </span>            : /* Lists all information about a particular switch block specified in the architecture file */</a>
<a name="1706"><span class="lineNum">    1706 </span>            : struct t_switchblock_inf {</a>
<a name="1707"><span class="lineNum">    1707 </span>            :     std::string name;                /* the name of this switchblock */</a>
<a name="1708"><span class="lineNum">    1708 </span>            :     e_sb_location location;          /* where on the FPGA this switchblock should be built (i.e. perimeter, core, everywhere) */</a>
<a name="1709"><span class="lineNum">    1709 </span>            :     e_directionality directionality; /* the directionality of this switchblock (unidir/bidir) */</a>
<a name="1710"><span class="lineNum">    1710 </span>            : </a>
<a name="1711"><span class="lineNum">    1711 </span>            :     t_permutation_map permutation_map; /* map holding the permutation functions attributed to this switchblock */</a>
<a name="1712"><span class="lineNum">    1712 </span>            : </a>
<a name="1713"><span class="lineNum">    1713 </span>            :     std::vector&lt;t_wireconn_inf&gt; wireconns; /* list of wire types/groups this SB will connect */</a>
<a name="1714"><span class="lineNum">    1714 </span>            : };</a>
<a name="1715"><span class="lineNum">    1715 </span>            : </a>
<a name="1716"><span class="lineNum">    1716 </span>            : /* Clock related data types used for building a dedicated clock network */</a>
<a name="1717"><span class="lineNum">    1717 </span>            : struct t_clock_arch_spec {</a>
<a name="1718"><span class="lineNum">    1718 </span>            :     std::vector&lt;t_clock_network_arch&gt; clock_networks_arch;</a>
<a name="1719"><span class="lineNum">    1719 </span>            :     std::unordered_map&lt;std::string, t_metal_layer&gt; clock_metal_layers;</a>
<a name="1720"><span class="lineNum">    1720 </span>            :     std::vector&lt;t_clock_connection_arch&gt; clock_connections_arch;</a>
<a name="1721"><span class="lineNum">    1721 </span>            : };</a>
<a name="1722"><span class="lineNum">    1722 </span>            : </a>
<a name="1723"><span class="lineNum">    1723 </span>            : /*   Detailed routing architecture */</a>
<a name="1724"><span class="lineNum">    1724 </span>            : struct t_arch {</a>
<a name="1725"><span class="lineNum">    1725 </span>            :     mutable vtr::string_internment strings;</a>
<a name="1726"><span class="lineNum">    1726 </span>            : </a>
<a name="1727"><span class="lineNum">    1727 </span>            :     char* architecture_id; //Secure hash digest of the architecture file to uniquely identify this architecture</a>
<a name="1728"><span class="lineNum">    1728 </span>            : </a>
<a name="1729"><span class="lineNum">    1729 </span>            :     t_chan_width_dist Chans;</a>
<a name="1730"><span class="lineNum">    1730 </span>            :     enum e_switch_block_type SBType;</a>
<a name="1731"><span class="lineNum">    1731 </span>            :     std::vector&lt;t_switchblock_inf&gt; switchblocks;</a>
<a name="1732"><span class="lineNum">    1732 </span>            :     float R_minW_nmos;</a>
<a name="1733"><span class="lineNum">    1733 </span>            :     float R_minW_pmos;</a>
<a name="1734"><span class="lineNum">    1734 </span>            :     int Fs;</a>
<a name="1735"><span class="lineNum">    1735 </span>            :     float grid_logic_tile_area;</a>
<a name="1736"><span class="lineNum">    1736 </span>            :     std::vector&lt;t_segment_inf&gt; Segments;</a>
<a name="1737"><span class="lineNum">    1737 </span>            :     t_arch_switch_inf* Switches = nullptr;</a>
<a name="1738"><span class="lineNum">    1738 </span>            :     int num_switches;</a>
<a name="1739"><span class="lineNum">    1739 </span>            :     t_direct_inf* Directs = nullptr;</a>
<a name="1740"><span class="lineNum">    1740 </span>            :     int num_directs = 0;</a>
<a name="1741"><span class="lineNum">    1741 </span>            :     t_model* models = nullptr;</a>
<a name="1742"><span class="lineNum">    1742 </span>            :     t_model* model_library = nullptr;</a>
<a name="1743"><span class="lineNum">    1743 </span>            :     t_power_arch* power = nullptr;</a>
<a name="1744"><span class="lineNum">    1744 </span>            :     t_clock_arch* clocks = nullptr;</a>
<a name="1745"><span class="lineNum">    1745 </span>            : </a>
<a name="1746"><span class="lineNum">    1746 </span>            :     //The name of the switch used for the input connection block (i.e. to</a>
<a name="1747"><span class="lineNum">    1747 </span>            :     //connect routing tracks to block pins).</a>
<a name="1748"><span class="lineNum">    1748 </span>            :     //This should correspond to a switch in Switches</a>
<a name="1749"><span class="lineNum">    1749 </span>            :     std::string ipin_cblock_switch_name;</a>
<a name="1750"><span class="lineNum">    1750 </span>            : </a>
<a name="1751"><span class="lineNum">    1751 </span>            :     std::vector&lt;t_grid_def&gt; grid_layouts; //Set of potential device layouts</a>
<a name="1752"><span class="lineNum">    1752 </span>            : </a>
<a name="1753"><span class="lineNum">    1753 </span>            :     t_clock_arch_spec clock_arch; // Clock related data types</a>
<a name="1754"><span class="lineNum">    1754 </span>            : };</a>
<a name="1755"><span class="lineNum">    1755 </span>            : </a>
<a name="1756"><span class="lineNum">    1756 </span>            : #endif</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
