[{"DBLP title": "Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems.", "DBLP authors": ["Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "year": 2009, "MAG papers": [{"PaperId": 2150143212, "PaperTitle": "techniques for bandwidth efficient prefetching of linked data structures in hybrid prefetching systems", "Year": 2009, "CitationCount": 102, "EstimatedCitation": 155, "Affiliations": {"university of texas at austin": 2.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Voltage emergency prediction: Using signatures to reduce operating margins.", "DBLP authors": ["Vijay Janapa Reddi", "Meeta Sharma Gupta", "Glenn H. Holloway", "Gu-Yeon Wei", "Michael D. Smith", "David M. Brooks"], "year": 2009, "MAG papers": [{"PaperId": 2023571465, "PaperTitle": "voltage emergency prediction using signatures to reduce operating margins", "Year": 2009, "CitationCount": 83, "EstimatedCitation": 128, "Affiliations": {"harvard university": 6.0}}], "source": "ES"}, {"DBLP title": "A low-radix and low-diameter 3D interconnection network design.", "DBLP authors": ["Yi Xu", "Yu Du", "Bo Zhao", "Xiuyi Zhou", "Youtao Zhang", "Jun Yang"], "year": 2009, "MAG papers": [{"PaperId": 2155739617, "PaperTitle": "a low radix and low diameter 3d interconnection network design", "Year": 2009, "CitationCount": 76, "EstimatedCitation": 110, "Affiliations": {"university of pittsburgh": 6.0}}], "source": "ES"}, {"DBLP title": "Adaptive Spill-Receive for robust high-performance caching in CMPs.", "DBLP authors": ["Moinuddin K. Qureshi"], "year": 2009, "MAG papers": [{"PaperId": 2161364792, "PaperTitle": "adaptive spill receive for robust high performance caching in cmps", "Year": 2009, "CitationCount": 103, "EstimatedCitation": 144, "Affiliations": {"ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Design and implementation of software-managed caches for multicores with local memory.", "DBLP authors": ["Sangmin Seo", "Jaejin Lee", "Zehra Sura"], "year": 2009, "MAG papers": [{"PaperId": 2171134934, "PaperTitle": "design and implementation of software managed caches for multicores with local memory", "Year": 2009, "CitationCount": 39, "EstimatedCitation": 60, "Affiliations": {"seoul national university": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects.", "DBLP authors": ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"], "year": 2009, "MAG papers": [{"PaperId": 2062265941, "PaperTitle": "in network snoop ordering inso snoopy coherence on unordered interconnects", "Year": 2009, "CitationCount": 59, "EstimatedCitation": 97, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "Practical off-chip meta-data for temporal memory streaming.", "DBLP authors": ["Thomas F. Wenisch", "Michael Ferdman", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "year": 2009, "MAG papers": [{"PaperId": 2165113127, "PaperTitle": "practical off chip meta data for temporal memory streaming", "Year": 2009, "CitationCount": 46, "EstimatedCitation": 59, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "university of toronto": 1.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Soft error vulnerability aware process variation mitigation.", "DBLP authors": ["Xin Fu", "Tao Li", "Jos\u00e9 A. B. Fortes"], "year": 2009, "MAG papers": [{"PaperId": 2145535077, "PaperTitle": "soft error vulnerability aware process variation mitigation", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Accurate microarchitecture-level fault modeling for studying hardware faults.", "DBLP authors": ["Man-Lap Li", "Pradeep Ramachandran", "Ulya R. Karpuzcu", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "year": 2009, "MAG papers": [{"PaperId": 2159889776, "PaperTitle": "accurate microarchitecture level fault modeling for studying hardware faults", "Year": 2009, "CitationCount": 92, "EstimatedCitation": 136, "Affiliations": {"university of illinois at urbana champaign": 5.0}}], "source": "ES"}, {"DBLP title": "Eliminating microarchitectural dependency from Architectural Vulnerability.", "DBLP authors": ["Vilas Sridharan", "David R. Kaeli"], "year": 2009, "MAG papers": [{"PaperId": 2123907700, "PaperTitle": "eliminating microarchitectural dependency from architectural vulnerability", "Year": 2009, "CitationCount": 117, "EstimatedCitation": 178, "Affiliations": {"northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics.", "DBLP authors": ["Lide Duan", "Bin Li", "Lu Peng"], "year": 2009, "MAG papers": [{"PaperId": 2148844272, "PaperTitle": "versatile prediction and fast estimation of architectural vulnerability factor from processor performance metrics", "Year": 2009, "CitationCount": 64, "EstimatedCitation": 90, "Affiliations": {"louisiana state university": 3.0}}], "source": "ES"}, {"DBLP title": "Elastic-buffer flow control for on-chip networks.", "DBLP authors": ["George Michelogiannakis", "James D. Balfour", "William J. Dally"], "year": 2009, "MAG papers": [{"PaperId": 2085581890, "PaperTitle": "elastic buffer flow control for on chip networks", "Year": 2009, "CitationCount": 86, "EstimatedCitation": 130, "Affiliations": {"stanford university": 3.0}}], "source": "ES"}, {"DBLP title": "Express Cube Topologies for on-Chip Interconnects.", "DBLP authors": ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "year": 2009, "MAG papers": [{"PaperId": 2167308910, "PaperTitle": "express cube topologies for on chip interconnects", "Year": 2009, "CitationCount": 160, "EstimatedCitation": 242, "Affiliations": {"university of texas at austin": 3.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs.", "DBLP authors": ["Reetuparna Das", "Soumya Eachempati", "Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"], "year": 2009, "MAG papers": [{"PaperId": 2140834004, "PaperTitle": "design and evaluation of a hierarchical on chip interconnect for next generation cmps", "Year": 2009, "CitationCount": 164, "EstimatedCitation": 237, "Affiliations": {"pennsylvania state university": 5.0}}], "source": "ES"}, {"DBLP title": "Architectural Contesting.", "DBLP authors": ["Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "year": 2009, "MAG papers": [{"PaperId": 2293792374, "PaperTitle": "architectural contesting", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "Lightweight predication support for out of order processors.", "DBLP authors": ["Mark Stephenson", "Lixin Zhang", "Ram Rangan"], "year": 2009, "MAG papers": [{"PaperId": 2146583041, "PaperTitle": "lightweight predication support for out of order processors", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Blueshift: Designing processors for timing speculation from the ground up.", "DBLP authors": ["Brian Greskamp", "Lu Wan", "Ulya R. Karpuzcu", "Jeffrey J. Cook", "Josep Torrellas", "Deming Chen", "Craig B. Zilles"], "year": 2009, "MAG papers": [{"PaperId": 2163421219, "PaperTitle": "blueshift designing processors for timing speculation from the ground up", "Year": 2009, "CitationCount": 80, "EstimatedCitation": 125, "Affiliations": {"university of illinois at urbana champaign": 7.0}}], "source": "ES"}, {"DBLP title": "PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches.", "DBLP authors": ["Mainak Chaudhuri"], "year": 2009, "MAG papers": [{"PaperId": 2127497003, "PaperTitle": "pagenuca selected policies for page grain locality management in large shared chip multiprocessor caches", "Year": 2009, "CitationCount": 74, "EstimatedCitation": 113, "Affiliations": {"indian institute of technology kanpur": 1.0}}], "source": "ES"}, {"DBLP title": "A novel architecture of the 3D stacked MRAM L2 cache for CMPs.", "DBLP authors": ["Guangyu Sun", "Xiangyu Dong", "Yuan Xie", "Jian Li", "Yiran Chen"], "year": 2009, "MAG papers": [{"PaperId": 2084007230, "PaperTitle": "a novel architecture of the 3d stacked mram l2 cache for cmps", "Year": 2009, "CitationCount": 379, "EstimatedCitation": 495, "Affiliations": {"pennsylvania state university": 3.0, "seagate technology": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches.", "DBLP authors": ["Manu Awasthi", "Kshitij Sudan", "Rajeev Balasubramonian", "John B. Carter"], "year": 2009, "MAG papers": [{"PaperId": 2090776550, "PaperTitle": "dynamic hardware assisted software controlled page placement to manage capacity allocation and sharing within large caches", "Year": 2009, "CitationCount": 88, "EstimatedCitation": 122, "Affiliations": {"university of utah": 4.0}}], "source": "ES"}, {"DBLP title": "Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy.", "DBLP authors": ["Niti Madan", "Li Zhao", "Naveen Muralimanohar", "Aniruddha N. Udipi", "Rajeev Balasubramonian", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell"], "year": 2009, "MAG papers": [{"PaperId": 2047043979, "PaperTitle": "optimizing communication and capacity in a 3d stacked reconfigurable cache hierarchy", "Year": 2009, "CitationCount": 69, "EstimatedCitation": 87, "Affiliations": {"intel": 4.0, "university of utah": 4.0}}], "source": "ES"}, {"DBLP title": "Reconciling specialization and flexibility through compound circuits.", "DBLP authors": ["Sami Yehia", "Sylvain Girbal", "Hugues Berry", "Olivier Temam"], "year": 2009, "MAG papers": [{"PaperId": 2145285494, "PaperTitle": "reconciling specialization and flexibility through compound circuits", "Year": 2009, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"french institute for research in computer science and automation": 2.0}}], "source": "ES"}, {"DBLP title": "CAMP: A technique to estimate per-structure power at run-time using a few simple parameters.", "DBLP authors": ["Michael D. Powell", "Arijit Biswas", "Joel S. Emer", "Shubhendu S. Mukherjee", "Basit R. Sheikh", "Shrirang M. Yardi"], "year": 2009, "MAG papers": [{"PaperId": 2145207053, "PaperTitle": "camp a technique to estimate per structure power at run time using a few simple parameters", "Year": 2009, "CitationCount": 71, "EstimatedCitation": 118, "Affiliations": {"intel": 4.0, "cornell university": 1.0, "virginia tech": 1.0}}], "source": "ES"}, {"DBLP title": "Variation-aware dynamic voltage/frequency scaling.", "DBLP authors": ["Sebastian Herbert", "Diana Marculescu"], "year": 2009, "MAG papers": [{"PaperId": 2135021459, "PaperTitle": "variation aware dynamic voltage frequency scaling", "Year": 2009, "CitationCount": 97, "EstimatedCitation": 161, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Bridging the computation gap between programmable processors and hardwired accelerators.", "DBLP authors": ["Kevin Fan", "Manjunath Kudlur", "Ganesh S. Dasika", "Scott A. Mahlke"], "year": 2009, "MAG papers": [{"PaperId": 2136262589, "PaperTitle": "bridging the computation gap between programmable processors and hardwired accelerators", "Year": 2009, "CitationCount": 66, "EstimatedCitation": 97, "Affiliations": {"university of michigan": 2.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "A first-order fine-grained multithreaded throughput model.", "DBLP authors": ["Xi E. Chen", "Tor M. Aamodt"], "year": 2009, "MAG papers": [{"PaperId": 2115676933, "PaperTitle": "a first order fine grained multithreaded throughput model", "Year": 2009, "CitationCount": 74, "EstimatedCitation": 106, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "Characterization of Direct Cache Access on multi-core systems and 10GbE.", "DBLP authors": ["Amit Kumar", "Ram Huggahalli", "Srihari Makineni"], "year": 2009, "MAG papers": [{"PaperId": 2097767932, "PaperTitle": "characterization of direct cache access on multi core systems and 10gbe", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "MRR: Enabling fully adaptive multicast routing for CMP interconnection networks.", "DBLP authors": ["Pablo Abad Fidalgo", "Valentin Puente", "Jos\u00e9-\u00c1ngel Gregorio"], "year": 2009, "MAG papers": [{"PaperId": 2156664767, "PaperTitle": "mrr enabling fully adaptive multicast routing for cmp interconnection networks", "Year": 2009, "CitationCount": 50, "EstimatedCitation": 78, "Affiliations": {"university of cantabria": 3.0}}], "source": "ES"}, {"DBLP title": "Prediction router: Yet another low latency on-chip router architecture.", "DBLP authors": ["Hiroki Matsutani", "Michihiro Koibuchi", "Hideharu Amano", "Tsutomu Yoshinaga"], "year": 2009, "MAG papers": [{"PaperId": 2120865579, "PaperTitle": "prediction router yet another low latency on chip router architecture", "Year": 2009, "CitationCount": 74, "EstimatedCitation": 121, "Affiliations": {"keio university": 2.0, "university of electro communications": 1.0, "national institute of informatics": 1.0}}], "source": "ES"}, {"DBLP title": "Fast complete memory consistency verification.", "DBLP authors": ["Yunji Chen", "Yi Lv", "Weiwu Hu", "Tianshi Chen", "Haihua Shen", "Pengyu Wang", "Hong Pan"], "year": 2009, "MAG papers": [{"PaperId": 2135355961, "PaperTitle": "fast complete memory consistency verification", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"chinese academy of sciences": 6.0, "university of science and technology of china": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware-software integrated approaches to defend against software cache-based side channel attacks.", "DBLP authors": ["Jingfei Kong", "Onur Acii\u00e7mez", "Jean-Pierre Seifert", "Huiyang Zhou"], "year": 2009, "MAG papers": [{"PaperId": 2097778649, "PaperTitle": "hardware software integrated approaches to defend against software cache based side channel attacks", "Year": 2009, "CitationCount": 96, "EstimatedCitation": 127, "Affiliations": {"samsung": 1.0, "university of central florida": 2.0, "deutsche telekom": 1.0}}], "source": "ES"}, {"DBLP title": "Dacota: Post-silicon validation of the memory subsystem in multi-core designs.", "DBLP authors": ["Andrew DeOrio", "Ilya Wagner", "Valeria Bertacco"], "year": 2009, "MAG papers": [{"PaperId": 2110868591, "PaperTitle": "dacota post silicon validation of the memory subsystem in multi core designs", "Year": 2009, "CitationCount": 48, "EstimatedCitation": 59, "Affiliations": {"university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Criticality-based optimizations for efficient load processing.", "DBLP authors": ["Samantika Subramaniam", "Anne Bracy", "Hong Wang", "Gabriel H. Loh"], "year": 2009, "MAG papers": [{"PaperId": 2138571755, "PaperTitle": "criticality based optimizations for efficient load processing", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"intel": 2.0, "georgia institute of technology college of computing": 2.0}}], "source": "ES"}, {"DBLP title": "iCFP: Tolerating all-level cache misses in in-order processors.", "DBLP authors": ["Andrew D. Hilton", "Santosh Nagarakatte", "Amir Roth"], "year": 2009, "MAG papers": [{"PaperId": 1975371390, "PaperTitle": "icfp tolerating all level cache misses in in order processors", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 70, "Affiliations": {"university of pennsylvania": 3.0}}], "source": "ES"}, {"DBLP title": "Feedback mechanisms for improving probabilistic memory prefetching.", "DBLP authors": ["Ibrahim Hur", "Calvin Lin"], "year": 2009, "MAG papers": [{"PaperId": 2115402491, "PaperTitle": "feedback mechanisms for improving probabilistic memory prefetching", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"ibm": 1.0, "university of texas at austin": 1.0}}], "source": "ES"}]