Fitter report for sobel_edge_dector
Tue Jan 11 16:51:14 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ALTSYNCRAM
 28. |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ALTSYNCRAM
 29. |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ALTSYNCRAM
 30. |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ALTSYNCRAM
 31. |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ALTSYNCRAM
 32. |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ALTSYNCRAM
 33. |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ALTSYNCRAM
 34. |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ALTSYNCRAM
 35. |sobel_edge_dector|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0391:auto_generated|ALTSYNCRAM
 36. Fitter DSP Block Usage Summary
 37. DSP Block Details
 38. Routing Usage Summary
 39. LAB Logic Elements
 40. LAB-wide Signals
 41. LAB Signals Sourced
 42. LAB Signals Sourced Out
 43. LAB Distinct Inputs
 44. I/O Rules Summary
 45. I/O Rules Details
 46. I/O Rules Matrix
 47. Fitter Device Options
 48. Operating Settings and Conditions
 49. Fitter Messages
 50. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Jan 11 16:51:14 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; sobel_edge_dector                           ;
; Top-level Entity Name              ; sobel_edge_dector                           ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,636 / 10,320 ( 45 % )                     ;
;     Total combinational functions  ; 3,832 / 10,320 ( 37 % )                     ;
;     Dedicated logic registers      ; 2,502 / 10,320 ( 24 % )                     ;
; Total registers                    ; 2502                                        ;
; Total pins                         ; 97 / 180 ( 54 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 313,384 / 423,936 ( 74 % )                  ;
; Embedded Multiplier 9-bit elements ; 8 / 46 ( 17 % )                             ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  28.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; cam_rst_n      ; Missing drive strength and slew rate ;
; cam_pwdn       ; Missing drive strength and slew rate ;
; cam_scl        ; Missing drive strength and slew rate ;
; sdram_clk      ; Missing drive strength and slew rate ;
; sdram_cke      ; Missing drive strength and slew rate ;
; sdram_cs_n     ; Missing drive strength and slew rate ;
; sdram_ras_n    ; Missing drive strength and slew rate ;
; sdram_cas_n    ; Missing drive strength and slew rate ;
; sdram_we_n     ; Missing drive strength and slew rate ;
; sdram_ba[0]    ; Missing drive strength and slew rate ;
; sdram_ba[1]    ; Missing drive strength and slew rate ;
; sdram_dqm[0]   ; Missing drive strength and slew rate ;
; sdram_dqm[1]   ; Missing drive strength and slew rate ;
; sdram_addr[0]  ; Missing drive strength and slew rate ;
; sdram_addr[1]  ; Missing drive strength and slew rate ;
; sdram_addr[2]  ; Missing drive strength and slew rate ;
; sdram_addr[3]  ; Missing drive strength and slew rate ;
; sdram_addr[4]  ; Missing drive strength and slew rate ;
; sdram_addr[5]  ; Missing drive strength and slew rate ;
; sdram_addr[6]  ; Missing drive strength and slew rate ;
; sdram_addr[7]  ; Missing drive strength and slew rate ;
; sdram_addr[8]  ; Missing drive strength and slew rate ;
; sdram_addr[9]  ; Missing drive strength and slew rate ;
; sdram_addr[10] ; Missing drive strength and slew rate ;
; sdram_addr[11] ; Missing drive strength and slew rate ;
; sdram_addr[12] ; Missing drive strength and slew rate ;
; led_data[0]    ; Missing drive strength and slew rate ;
; led_data[1]    ; Missing drive strength and slew rate ;
; led_data[2]    ; Missing drive strength and slew rate ;
; led_data[3]    ; Missing drive strength and slew rate ;
; seg_sel[0]     ; Missing drive strength and slew rate ;
; seg_sel[1]     ; Missing drive strength and slew rate ;
; seg_sel[2]     ; Missing drive strength and slew rate ;
; seg_sel[3]     ; Missing drive strength and slew rate ;
; seg_sel[4]     ; Missing drive strength and slew rate ;
; seg_sel[5]     ; Missing drive strength and slew rate ;
; seg_led[0]     ; Missing drive strength and slew rate ;
; seg_led[1]     ; Missing drive strength and slew rate ;
; seg_led[2]     ; Missing drive strength and slew rate ;
; seg_led[3]     ; Missing drive strength and slew rate ;
; seg_led[4]     ; Missing drive strength and slew rate ;
; seg_led[5]     ; Missing drive strength and slew rate ;
; seg_led[6]     ; Missing drive strength and slew rate ;
; seg_led[7]     ; Missing drive strength and slew rate ;
; uart_txd       ; Missing drive strength and slew rate ;
; vga_hs         ; Missing drive strength and slew rate ;
; vga_vs         ; Missing drive strength and slew rate ;
; vga_rgb[0]     ; Missing drive strength and slew rate ;
; vga_rgb[1]     ; Missing drive strength and slew rate ;
; vga_rgb[2]     ; Missing drive strength and slew rate ;
; vga_rgb[3]     ; Missing drive strength and slew rate ;
; vga_rgb[4]     ; Missing drive strength and slew rate ;
; vga_rgb[5]     ; Missing drive strength and slew rate ;
; vga_rgb[6]     ; Missing drive strength and slew rate ;
; vga_rgb[7]     ; Missing drive strength and slew rate ;
; vga_rgb[8]     ; Missing drive strength and slew rate ;
; vga_rgb[9]     ; Missing drive strength and slew rate ;
; vga_rgb[10]    ; Missing drive strength and slew rate ;
; vga_rgb[11]    ; Missing drive strength and slew rate ;
; vga_rgb[12]    ; Missing drive strength and slew rate ;
; vga_rgb[13]    ; Missing drive strength and slew rate ;
; vga_rgb[14]    ; Missing drive strength and slew rate ;
; vga_rgb[15]    ; Missing drive strength and slew rate ;
; cam_sda        ; Missing drive strength and slew rate ;
; sdram_data[0]  ; Missing drive strength and slew rate ;
; sdram_data[1]  ; Missing drive strength and slew rate ;
; sdram_data[2]  ; Missing drive strength and slew rate ;
; sdram_data[3]  ; Missing drive strength and slew rate ;
; sdram_data[4]  ; Missing drive strength and slew rate ;
; sdram_data[5]  ; Missing drive strength and slew rate ;
; sdram_data[6]  ; Missing drive strength and slew rate ;
; sdram_data[7]  ; Missing drive strength and slew rate ;
; sdram_data[8]  ; Missing drive strength and slew rate ;
; sdram_data[9]  ; Missing drive strength and slew rate ;
; sdram_data[10] ; Missing drive strength and slew rate ;
; sdram_data[11] ; Missing drive strength and slew rate ;
; sdram_data[12] ; Missing drive strength and slew rate ;
; sdram_data[13] ; Missing drive strength and slew rate ;
; sdram_data[14] ; Missing drive strength and slew rate ;
; sdram_data[15] ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7247 ) ; 0.00 % ( 0 / 7247 )        ; 0.00 % ( 0 / 7247 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7247 ) ; 0.00 % ( 0 / 7247 )        ; 0.00 % ( 0 / 7247 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5490 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 211 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1534 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/output_files/sobel_edge_dector.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,636 / 10,320 ( 45 % )    ;
;     -- Combinational with no register       ; 2134                       ;
;     -- Register only                        ; 804                        ;
;     -- Combinational with a register        ; 1698                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1294                       ;
;     -- 3 input functions                    ; 1521                       ;
;     -- <=2 input functions                  ; 1017                       ;
;     -- Register only                        ; 804                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2539                       ;
;     -- arithmetic mode                      ; 1293                       ;
;                                             ;                            ;
; Total registers*                            ; 2,502 / 11,172 ( 22 % )    ;
;     -- Dedicated logic registers            ; 2,502 / 10,320 ( 24 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 388 / 645 ( 60 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 97 / 180 ( 54 % )          ;
;     -- Clock pins                           ; 4 / 3 ( 133 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 10                         ;
; M9Ks                                        ; 40 / 46 ( 87 % )           ;
; Total block memory bits                     ; 313,384 / 423,936 ( 74 % ) ;
; Total block memory implementation bits      ; 368,640 / 423,936 ( 87 % ) ;
; Embedded Multiplier 9-bit elements          ; 8 / 46 ( 17 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global clocks                               ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 13% / 13% / 13%            ;
; Peak interconnect usage (total/H/V)         ; 22% / 21% / 22%            ;
; Maximum fan-out                             ; 1570                       ;
; Highest non-global fan-out                  ; 1570                       ;
; Total fan-out                               ; 21445                      ;
; Average fan-out                             ; 2.97                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                             ;                       ;                      ;                                ;                                ;
; Total logic elements                        ; 3407 / 10320 ( 33 % ) ; 144 / 10320 ( 1 % )  ; 1085 / 10320 ( 11 % )          ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 1969                  ; 54                   ; 111                            ; 0                              ;
;     -- Register only                        ; 206                   ; 23                   ; 575                            ; 0                              ;
;     -- Combinational with a register        ; 1232                  ; 67                   ; 399                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                      ;                                ;                                ;
;     -- 4 input functions                    ; 1005                  ; 53                   ; 236                            ; 0                              ;
;     -- 3 input functions                    ; 1335                  ; 31                   ; 155                            ; 0                              ;
;     -- <=2 input functions                  ; 861                   ; 37                   ; 119                            ; 0                              ;
;     -- Register only                        ; 206                   ; 23                   ; 575                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic elements by mode                      ;                       ;                      ;                                ;                                ;
;     -- normal mode                          ; 2000                  ; 113                  ; 426                            ; 0                              ;
;     -- arithmetic mode                      ; 1201                  ; 8                    ; 84                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total registers                             ; 1438                  ; 90                   ; 974                            ; 0                              ;
;     -- Dedicated logic registers            ; 1438 / 10320 ( 14 % ) ; 90 / 10320 ( < 1 % ) ; 974 / 10320 ( 9 % )            ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used   ; 288 / 645 ( 45 % )    ; 16 / 645 ( 2 % )     ; 94 / 645 ( 15 % )              ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                    ; 97                    ; 0                    ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 8 / 46 ( 17 % )       ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 206888                ; 0                    ; 106496                         ; 0                              ;
; Total RAM block bits                        ; 248832                ; 0                    ; 119808                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 27 / 46 ( 58 % )      ; 0 / 46 ( 0 % )       ; 13 / 46 ( 28 % )               ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 7 / 12 ( 58 % )       ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )                 ; 3 / 12 ( 25 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Connections                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                    ; 389                   ; 133                  ; 1266                           ; 2                              ;
;     -- Registered Input Connections         ; 369                   ; 101                  ; 1039                           ; 0                              ;
;     -- Output Connections                   ; 1251                  ; 167                  ; 1                              ; 371                            ;
;     -- Registered Output Connections        ; 58                    ; 166                  ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                    ; 17621                 ; 851                  ; 5304                           ; 381                            ;
;     -- Registered Connections               ; 6052                  ; 613                  ; 3255                           ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; External Connections                        ;                       ;                      ;                                ;                                ;
;     -- Top                                  ; 34                    ; 123                  ; 1110                           ; 373                            ;
;     -- sld_hub:auto_hub                     ; 123                   ; 20                   ; 157                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1110                  ; 157                  ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 373                   ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                          ; 20                    ; 21                   ; 163                            ; 2                              ;
;     -- Output Ports                         ; 116                   ; 39                   ; 116                            ; 4                              ;
;     -- Bidir Ports                          ; 17                    ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                    ; 43                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 28                   ; 105                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                    ; 2                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                    ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                    ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 15                   ; 105                            ; 0                              ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; cam_data[0] ; K9    ; 4        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[1] ; P8    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[2] ; N8    ; 3        ; 16           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[3] ; M8    ; 3        ; 13           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[4] ; P6    ; 3        ; 7            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[5] ; N6    ; 3        ; 7            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[6] ; R14   ; 4        ; 30           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[7] ; T14   ; 4        ; 30           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_href    ; M9    ; 4        ; 21           ; 0            ; 21           ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_pclk    ; R13   ; 4        ; 28           ; 0            ; 14           ; 1570                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_vsync   ; P9    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_data[0] ; E16   ; 6        ; 34           ; 12           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_data[1] ; E15   ; 6        ; 34           ; 12           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_data[2] ; M2    ; 2        ; 0            ; 11           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_data[3] ; M16   ; 5        ; 34           ; 12           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk     ; E1    ; 1        ; 0            ; 11           ; 7            ; 49                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n   ; M1    ; 2        ; 0            ; 11           ; 21           ; 51                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cam_pwdn       ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam_rst_n      ; L9    ; 4        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam_scl        ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_data[0]    ; D11   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_data[1]    ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_data[2]    ; E10   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_data[3]    ; F9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[0]     ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[1]     ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[2]     ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[3]     ; N13   ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[4]     ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[5]     ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[6]     ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[7]     ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_sel[0]     ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_sel[1]     ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_sel[2]     ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_sel[3]     ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_sel[4]     ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_sel[5]     ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; uart_txd       ; M7    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_hs         ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[0]     ; B4    ; 8        ; 5            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[10]    ; A5    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[11]    ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[12]    ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[13]    ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[14]    ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[15]    ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[1]     ; A4    ; 8        ; 5            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[2]     ; B3    ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[3]     ; A3    ; 8        ; 3            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[4]     ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[5]     ; B7    ; 8        ; 11           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[6]     ; A7    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[7]     ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[8]     ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[9]     ; B5    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_vs         ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                      ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+
; cam_sda        ; L10   ; 4        ; 25           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; i2c_dri:u_i2c_dri|sda_dir                                                                                 ; -                   ;
; sdram_data[0]  ; P14   ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[10] ; J16   ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[11] ; J15   ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[12] ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[13] ; K15   ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[14] ; L16   ; 5        ; 34           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[15] ; L15   ; 5        ; 34           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[1]  ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[2]  ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[3]  ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[4]  ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[5]  ; L14   ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[6]  ; L11   ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[7]  ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[8]  ; G16   ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[9]  ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; sdram_data[10]          ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; sdram_data[11]          ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; sdram_data[8]           ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; sdram_dqm[1]            ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; sdram_cke               ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; sdram_addr[12]          ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; vga_rgb[5]              ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; vga_rgb[10]             ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % )   ; 2.5V          ; --           ;
; 2        ; 2 / 19 ( 11 % )   ; 2.5V          ; --           ;
; 3        ; 6 / 26 ( 23 % )   ; 2.5V          ; --           ;
; 4        ; 19 / 27 ( 70 % )  ; 2.5V          ; --           ;
; 5        ; 24 / 25 ( 96 % )  ; 2.5V          ; --           ;
; 6        ; 14 / 14 ( 100 % ) ; 2.5V          ; --           ;
; 7        ; 18 / 26 ( 69 % )  ; 2.5V          ; --           ;
; 8        ; 13 / 26 ( 50 % )  ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; vga_rgb[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; vga_rgb[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; vga_rgb[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; vga_rgb[10]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; vga_rgb[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; vga_rgb[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; vga_rgb[15]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; vga_rgb[13]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; vga_rgb[11]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; vga_rgb[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; vga_rgb[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; vga_rgb[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; vga_rgb[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; vga_rgb[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; vga_rgb[14]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; vga_rgb[12]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; vga_vs                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; vga_hs                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; seg_led[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; led_data[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; seg_led[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; led_data[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; led_data[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 157        ; 7        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; key_data[1]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 127        ; 6        ; key_data[0]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; led_data[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; sdram_ba[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; sdram_addr[12]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; sdram_ba[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; sdram_dqm[1]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; sdram_data[8]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; sdram_data[9]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; sdram_cas_n                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; sdram_we_n                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; sdram_dqm[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; sdram_data[11]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; sdram_data[10]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; cam_data[0]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; sdram_cs_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; sdram_ras_n                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; sdram_data[7]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; sdram_data[13]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; sdram_data[12]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; cam_rst_n                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 88         ; 4        ; cam_sda                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 99         ; 4        ; sdram_data[6]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; sdram_data[3]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; sdram_data[4]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; sdram_data[5]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; sdram_data[15]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_data[14]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; sys_rst_n                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; key_data[2]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; uart_txd                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 69         ; 3        ; cam_data[3]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 78         ; 4        ; cam_href                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; seg_led[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; seg_led[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; sdram_data[1]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; key_data[3]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; cam_data[5]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; cam_data[2]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 79         ; 4        ; cam_scl                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; seg_led[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; seg_led[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; seg_led[3]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; sdram_data[2]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; seg_sel[1]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; seg_sel[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; cam_data[4]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; cam_data[1]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 89         ; 4        ; cam_vsync                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; seg_led[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sdram_data[0]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; seg_sel[3]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; seg_sel[2]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; cam_pwdn                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; cam_pclk                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; cam_data[6]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; seg_sel[4]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; cam_data[7]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; seg_sel[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------+
; Name                          ; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------+
; SDC pin name                  ; u_pll_clk|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                       ;
; Compensate clock              ; clock0                                                                       ;
; Compensated input/output pins ; --                                                                           ;
; Switchover type               ; --                                                                           ;
; Input frequency 0             ; 50.0 MHz                                                                     ;
; Input frequency 1             ; --                                                                           ;
; Nominal PFD frequency         ; 50.0 MHz                                                                     ;
; Nominal VCO frequency         ; 1300.0 MHz                                                                   ;
; VCO post scale K counter      ; --                                                                           ;
; VCO frequency control         ; Auto                                                                         ;
; VCO phase shift step          ; 96 ps                                                                        ;
; VCO multiply                  ; --                                                                           ;
; VCO divide                    ; --                                                                           ;
; Freq min lock                 ; 23.09 MHz                                                                    ;
; Freq max lock                 ; 50.02 MHz                                                                    ;
; M VCO Tap                     ; 6                                                                            ;
; M Initial                     ; 3                                                                            ;
; M value                       ; 26                                                                           ;
; N value                       ; 1                                                                            ;
; Charge pump current           ; setting 1                                                                    ;
; Loop filter resistance        ; setting 27                                                                   ;
; Loop filter capacitance       ; setting 0                                                                    ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                           ;
; Bandwidth type                ; Medium                                                                       ;
; Real time reconfigurable      ; Off                                                                          ;
; Scan chain MIF file           ; --                                                                           ;
; Preserve PLL counter order    ; Off                                                                          ;
; PLL location                  ; PLL_1                                                                        ;
; Inclk0 signal                 ; sys_clk                                                                      ;
; Inclk1 signal                 ; --                                                                           ;
; Inclk0 signal type            ; Dedicated Pin                                                                ;
; Inclk1 signal type            ; --                                                                           ;
+-------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; Name                                                                                     ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                          ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 3.46 (96 ps)     ; 50/50      ; C0      ; 13            ; 7/6 Odd    ; --            ; 3       ; 6       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -76 (-2115 ps) ; 3.46 (96 ps)     ; 50/50      ; C2      ; 13            ; 7/6 Odd    ; --            ; 1       ; 0       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 13   ; 10  ; 65.0 MHz         ; 0 (0 ps)       ; 2.25 (96 ps)     ; 50/50      ; C1      ; 20            ; 10/10 Even ; --            ; 3       ; 6       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sobel_edge_dector                                                                                      ; 4636 (3)    ; 2502 (0)                  ; 0 (0)         ; 313384      ; 40   ; 8            ; 0       ; 4         ; 97   ; 0            ; 2134 (3)     ; 804 (0)           ; 1698 (0)         ; |sobel_edge_dector                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |Mode_Choose:u_Mode_Choose|                                                                          ; 14 (14)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 4 (4)            ; |sobel_edge_dector|Mode_Choose:u_Mode_Choose                                                                                                                                                                                                                                                                                                            ; work         ;
;    |Multiple_Choice_Selector:u_Multiple_Choice_Selector|                                                ; 56 (56)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 11 (11)          ; |sobel_edge_dector|Multiple_Choice_Selector:u_Multiple_Choice_Selector                                                                                                                                                                                                                                                                                  ; work         ;
;    |Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|                                                          ; 31 (31)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 15 (15)          ; |sobel_edge_dector|Sobel_Threshold_Adj:u_Sobel_Threshold_Adj                                                                                                                                                                                                                                                                                            ; work         ;
;    |VGA_Dispaly:VGA_Dispaly_inst|                                                                       ; 492 (492)   ; 0 (0)                     ; 0 (0)         ; 131072      ; 15   ; 0            ; 0       ; 0         ; 0    ; 0            ; 446 (446)    ; 0 (0)             ; 46 (46)          ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst                                                                                                                                                                                                                                                                                                         ; work         ;
;       |vip_char1:u_vip_char1|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_0gh1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;       |vip_char2:u_vip_char2|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_drh1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;       |vip_char3:u_vip_char3|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_2jh1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;       |vip_char4:u_vip_char4|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_sqh1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;       |vip_char5:u_vip_char5|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_cqh1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;       |vip_char6:u_vip_char6|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_1th1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated                                                                                                                                                                                                                    ; work         ;
;       |vip_char7:u_vip_char7|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_dqh1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;       |vip_char:u_vip_char|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char                                                                                                                                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_lmh1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated                                                                                                                                                                                                                      ; work         ;
;    |VGA_Drive:VGA_Drive_inst|                                                                           ; 101 (101)   ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (76)      ; 0 (0)             ; 25 (25)          ; |sobel_edge_dector|VGA_Drive:VGA_Drive_inst                                                                                                                                                                                                                                                                                                             ; work         ;
;    |Video_Image_Processor:u_Video_Image_Processor|                                                      ; 1978 (55)   ; 914 (20)                  ; 0 (0)         ; 36904       ; 7    ; 8            ; 0       ; 4         ; 0    ; 0            ; 1058 (35)    ; 127 (0)           ; 793 (25)         ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor                                                                                                                                                                                                                                                                                        ; work         ;
;       |Gesture_Posion:u_Gesture_Posion|                                                                 ; 159 (159)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 121 (121)        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion                                                                                                                                                                                                                                                        ; work         ;
;       |VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|                                           ; 40 (10)     ; 35 (10)                   ; 0 (0)         ; 2044        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 8 (3)             ; 27 (7)           ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector                                                                                                                                                                                                                                  ; work         ;
;          |VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|                                  ; 30 (15)     ; 25 (15)                   ; 0 (0)         ; 2044        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 5 (5)             ; 20 (10)          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit                                                                                                                                                                      ; work         ;
;             |Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|                                                 ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 2044        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit                                                                                                                            ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component|                                                  ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 2044        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component                                                                                      ; work         ;
;                   |shift_taps_dsv:auto_generated|                                                       ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 2044        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated                                                        ; work         ;
;                      |altsyncram_nia1:altsyncram2|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2044        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2                            ; work         ;
;                      |cntr_7vf:cntr1|                                                                   ; 15 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 10 (10)          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1                                         ; work         ;
;                         |cmpr_7ic:cmpr4|                                                                ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|cmpr_7ic:cmpr4                          ; work         ;
;       |VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|                                             ; 41 (11)     ; 35 (10)                   ; 0 (0)         ; 2044        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 10 (5)            ; 26 (6)           ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector                                                                                                                                                                                                                                    ; work         ;
;          |VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|                         ; 30 (15)     ; 25 (15)                   ; 0 (0)         ; 2044        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 5 (5)             ; 20 (10)          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector                                                                                                                                                               ; work         ;
;             |Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|                                                 ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 2044        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit                                                                                                                     ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component|                                                  ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 2044        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component                                                                               ; work         ;
;                   |shift_taps_dsv:auto_generated|                                                       ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 2044        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated                                                 ; work         ;
;                      |altsyncram_nia1:altsyncram2|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2044        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2                     ; work         ;
;                      |cntr_7vf:cntr1|                                                                   ; 15 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 10 (10)          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1                                  ; work         ;
;                         |cmpr_7ic:cmpr4|                                                                ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|cmpr_7ic:cmpr4                   ; work         ;
;       |VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|                                                 ; 578 (8)     ; 240 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 330 (0)      ; 44 (0)            ; 204 (8)          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter                                                                                                                                                                                                                                        ; work         ;
;          |Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|                                            ; 443 (9)     ; 113 (9)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 330 (0)      ; 8 (8)             ; 105 (1)          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median                                                                                                                                                                                      ; work         ;
;             |Sort3:u_Sort3_1|                                                                           ; 78 (78)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 24 (24)          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1                                                                                                                                                                      ; work         ;
;             |Sort3:u_Sort3_2|                                                                           ; 78 (78)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 24 (24)          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2                                                                                                                                                                      ; work         ;
;             |Sort3:u_Sort3_3|                                                                           ; 78 (78)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 24 (24)          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3                                                                                                                                                                      ; work         ;
;             |Sort3:u_Sort3_4|                                                                           ; 42 (42)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 8 (8)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4                                                                                                                                                                      ; work         ;
;             |Sort3:u_Sort3_5|                                                                           ; 58 (58)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 0 (0)             ; 8 (8)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5                                                                                                                                                                      ; work         ;
;             |Sort3:u_Sort3_6|                                                                           ; 42 (42)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 8 (8)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6                                                                                                                                                                      ; work         ;
;             |Sort3:u_Sort3_7|                                                                           ; 58 (58)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 0 (0)             ; 8 (8)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7                                                                                                                                                                      ; work         ;
;          |VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|                           ; 127 (86)    ; 127 (86)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 36 (5)            ; 91 (81)          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median                                                                                                                                                                     ; work         ;
;             |line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|                                                 ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 10 (10)          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit                                                                                                                           ; work         ;
;                |blk_mem_gen_0:u_ram_1024x8_1|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1                                                                                              ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component                                                              ; work         ;
;                      |altsyncram_dhn1:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated                               ; work         ;
;                |blk_mem_gen_0:u_ram_1024x8_2|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2                                                                                              ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component                                                              ; work         ;
;                      |altsyncram_dhn1:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated                               ; work         ;
;       |VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|                                           ; 455 (172)   ; 215 (88)                  ; 0 (0)         ; 16432       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 240 (84)     ; 38 (5)            ; 177 (83)         ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector                                                                                                                                                                                                                                  ; work         ;
;          |SQRT:u_SQRT_Prewitt|                                                                          ; 152 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 152 (0)      ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt                                                                                                                                                                                                              ; work         ;
;             |altsqrt:ALTSQRT_component|                                                                 ; 152 (62)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 152 (62)     ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[10]|                                                            ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                                                                                        ; work         ;
;                   |add_sub_qqc:auto_generated|                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                                                                                             ; work         ;
;                |lpm_add_sub:subtractors[1]|                                                             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                                         ; work         ;
;                   |add_sub_apc:auto_generated|                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[2]|                                                             ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                                         ; work         ;
;                   |add_sub_bpc:auto_generated|                                                          ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[3]|                                                             ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                                         ; work         ;
;                   |add_sub_cpc:auto_generated|                                                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[4]|                                                             ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                                         ; work         ;
;                   |add_sub_dpc:auto_generated|                                                          ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[5]|                                                             ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                                                                         ; work         ;
;                   |add_sub_epc:auto_generated|                                                          ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[6]|                                                             ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                                         ; work         ;
;                   |add_sub_fpc:auto_generated|                                                          ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[7]|                                                             ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                                         ; work         ;
;                   |add_sub_nqc:auto_generated|                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[8]|                                                             ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                                         ; work         ;
;                   |add_sub_oqc:auto_generated|                                                          ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[9]|                                                             ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                                         ; work         ;
;                   |add_sub_pqc:auto_generated|                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                                                                              ; work         ;
;          |VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|                          ; 131 (82)    ; 127 (82)                  ; 0 (0)         ; 16432       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 33 (1)            ; 94 (81)          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt                                                                                                                                                              ; work         ;
;             |line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|                                                 ; 49 (41)     ; 45 (41)                   ; 0 (0)         ; 16432       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 32 (31)           ; 13 (10)          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit                                                                                                                    ; work         ;
;                |altshift_taps:shiftin_d0_rtl_0|                                                         ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 3 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0                                                                                     ; work         ;
;                   |shift_taps_c6m:auto_generated|                                                       ; 8 (3)       ; 4 (2)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 1 (1)             ; 3 (1)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated                                                       ; work         ;
;                      |altsyncram_3l31:altsyncram4|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4                           ; work         ;
;                      |cntr_6pf:cntr1|                                                                   ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated|cntr_6pf:cntr1                                        ; work         ;
;                |blk_mem_gen_0:u_ram_1024x8_1|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1                                                                                       ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component                                                       ; work         ;
;                      |altsyncram_dhn1:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated                        ; work         ;
;                |blk_mem_gen_0:u_ram_1024x8_2|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2                                                                                       ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component                                                       ; work         ;
;                      |altsyncram_dhn1:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated                        ; work         ;
;          |lpm_mult:Mult0|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult0                                                                                                                                                                                                                   ; work         ;
;             |mult_oct:auto_generated|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult0|mult_oct:auto_generated                                                                                                                                                                                           ; work         ;
;          |lpm_mult:Mult1|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult1                                                                                                                                                                                                                   ; work         ;
;             |mult_oct:auto_generated|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult1|mult_oct:auto_generated                                                                                                                                                                                           ; work         ;
;       |VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|                                               ; 347 (176)   ; 95 (91)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 245 (84)     ; 12 (8)            ; 90 (84)          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector                                                                                                                                                                                                                                      ; work         ;
;          |SQRT:u_SQRT|                                                                                  ; 161 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (0)      ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT                                                                                                                                                                                                                          ; work         ;
;             |altsqrt:ALTSQRT_component|                                                                 ; 161 (62)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (62)     ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:subtractors[10]|                                                            ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                                                                                                    ; work         ;
;                   |add_sub_qqc:auto_generated|                                                          ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[1]|                                                             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                                                     ; work         ;
;                   |add_sub_apc:auto_generated|                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[2]|                                                             ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                                                     ; work         ;
;                   |add_sub_bpc:auto_generated|                                                          ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[3]|                                                             ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                                                     ; work         ;
;                   |add_sub_cpc:auto_generated|                                                          ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[4]|                                                             ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                                                     ; work         ;
;                   |add_sub_dpc:auto_generated|                                                          ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[5]|                                                             ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                                                                                     ; work         ;
;                   |add_sub_epc:auto_generated|                                                          ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[6]|                                                             ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                                                     ; work         ;
;                   |add_sub_fpc:auto_generated|                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[7]|                                                             ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                                                     ; work         ;
;                   |add_sub_nqc:auto_generated|                                                          ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[8]|                                                             ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                                                     ; work         ;
;                   |add_sub_oqc:auto_generated|                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[9]|                                                             ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                                                     ; work         ;
;                   |add_sub_pqc:auto_generated|                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                                                                                          ; work         ;
;          |VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|                                  ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 6 (6)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit                                                                                                                                                                          ; work         ;
;          |lpm_mult:Mult0|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult0                                                                                                                                                                                                                       ; work         ;
;             |mult_oct:auto_generated|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult0|mult_oct:auto_generated                                                                                                                                                                                               ; work         ;
;          |lpm_mult:Mult1|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult1                                                                                                                                                                                                                       ; work         ;
;             |mult_oct:auto_generated|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult1|mult_oct:auto_generated                                                                                                                                                                                               ; work         ;
;       |rgb2ycbcr:u_rgb2ycbcr|                                                                           ; 328 (233)   ; 154 (154)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (71)     ; 15 (15)           ; 153 (134)        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr                                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_mult:Mult0|                                                                               ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 3 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0                                                                                                                                                                                                                                                   ; work         ;
;             |multcore:mult_core|                                                                        ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 3 (3)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult1|                                                                               ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 6 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1                                                                                                                                                                                                                                                   ; work         ;
;             |multcore:mult_core|                                                                        ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 6 (6)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult2|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 5 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2                                                                                                                                                                                                                                                   ; work         ;
;             |multcore:mult_core|                                                                        ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 5 (5)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult3|                                                                               ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 2 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3                                                                                                                                                                                                                                                   ; work         ;
;             |multcore:mult_core|                                                                        ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 2 (2)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult4|                                                                               ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult4                                                                                                                                                                                                                                                   ; work         ;
;             |multcore:mult_core|                                                                        ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult5|                                                                               ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 2 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5                                                                                                                                                                                                                                                   ; work         ;
;             |multcore:mult_core|                                                                        ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 2 (2)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult6|                                                                               ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 1 (0)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult6                                                                                                                                                                                                                                                   ; work         ;
;             |multcore:mult_core|                                                                        ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult6|multcore:mult_core                                                                                                                                                                                                                                ; work         ;
;    |cmos_capture_data:u_cmos_capture_data|                                                              ; 57 (57)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 3 (3)             ; 47 (47)          ; |sobel_edge_dector|cmos_capture_data:u_cmos_capture_data                                                                                                                                                                                                                                                                                                ; work         ;
;    |i2c_dri:u_i2c_dri|                                                                                  ; 110 (110)   ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 51 (51)          ; |sobel_edge_dector|i2c_dri:u_i2c_dri                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |i2c_ov5640_rgb565_cfg:u_i2c_cfg|                                                                    ; 59 (59)     ; 26 (26)                   ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 50 (50)          ; |sobel_edge_dector|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                                                                                                                                                                                                      ; work         ;
;       |altsyncram:Ram0_rtl_0|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram_0391:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0391:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;    |key:u_key|                                                                                          ; 62 (62)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 29 (29)          ; |sobel_edge_dector|key:u_key                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |led:u_led|                                                                                          ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |sobel_edge_dector|led:u_led                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |pll_clk:u_pll_clk|                                                                                  ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |sobel_edge_dector|pll_clk:u_pll_clk                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |altpll:altpll_component|                                                                         ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |sobel_edge_dector|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                                                                                                                                                                            ; work         ;
;          |pll_clk_altpll:auto_generated|                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |sobel_edge_dector|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                                                                                                                                                                              ; work         ;
;    |sdram_top:u_sdram_top|                                                                              ; 545 (0)     ; 338 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 207 (0)      ; 72 (0)            ; 266 (0)          ; |sobel_edge_dector|sdram_top:u_sdram_top                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sdram_controller:u_sdram_controller|                                                             ; 201 (0)     ; 102 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (0)       ; 32 (0)            ; 72 (0)           ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                                                                                                                                                                            ; work         ;
;          |sdram_cmd:u_sdram_cmd|                                                                        ; 66 (66)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 20 (20)          ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                                                                                                                                                                                      ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                                                                      ; 100 (100)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 51 (51)          ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                                                                                                                                                                                    ; work         ;
;          |sdram_data:u_sdram_data|                                                                      ; 35 (35)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 32 (32)           ; 1 (1)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                                                                                                                                                                                    ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|                                                               ; 346 (80)    ; 236 (40)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (40)     ; 40 (1)            ; 196 (39)         ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                                                                                                                                                                              ; work         ;
;          |rdfifo:u_rdfifo|                                                                              ; 133 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 19 (0)            ; 79 (0)           ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                                                                                                                                                                              ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 133 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 19 (0)            ; 79 (0)           ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                      ; work         ;
;                |dcfifo_aol1:auto_generated|                                                             ; 133 (52)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (14)      ; 19 (8)            ; 79 (3)           ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin|                                                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                         ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                               ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                                                         ; 25 (25)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 15 (15)          ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                               ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|                                                          ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 0 (0)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                                                                                                                                                ; work         ;
;                      |dffpipe_te9:dffpipe4|                                                             ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4                                                                                                                                                           ; work         ;
;                   |altsyncram_em31:fifo_ram|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram                                                                                                                                                                                  ; work         ;
;                   |dffpipe_pe9:ws_brp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                        ; work         ;
;                   |dffpipe_pe9:ws_bwp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                        ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                            ; work         ;
;          |wrfifo:u_wrfifo|                                                                              ; 133 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 20 (0)            ; 78 (0)           ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                                                                                                                                                                              ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 133 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 20 (0)            ; 78 (0)           ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                      ; work         ;
;                |dcfifo_nnl1:auto_generated|                                                             ; 133 (51)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (14)      ; 20 (9)            ; 78 (2)           ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated                                                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin|                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                         ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 15 (15)          ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                               ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                                                         ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                               ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|                                                          ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 0 (0)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                                                                                                                                                                ; work         ;
;                      |dffpipe_se9:dffpipe3|                                                             ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3                                                                                                                                                           ; work         ;
;                   |altsyncram_em31:fifo_ram|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram                                                                                                                                                                                  ; work         ;
;                   |dffpipe_pe9:rs_brp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                        ; work         ;
;                   |dffpipe_pe9:rs_bwp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                        ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 144 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (1)       ; 23 (0)            ; 67 (0)           ; |sobel_edge_dector|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 143 (102)   ; 90 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (40)      ; 23 (23)           ; 67 (42)          ; |sobel_edge_dector|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |sobel_edge_dector|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |sobel_edge_dector|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 1085 (105)  ; 974 (104)                 ; 0 (0)         ; 106496      ; 13   ; 0            ; 0       ; 0         ; 0    ; 0            ; 111 (1)      ; 575 (104)         ; 399 (0)          ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 980 (0)     ; 870 (0)                   ; 0 (0)         ; 106496      ; 13   ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (0)      ; 471 (0)           ; 399 (0)          ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 980 (322)   ; 870 (290)                 ; 0 (0)         ; 106496      ; 13   ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (32)     ; 471 (233)         ; 399 (57)         ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 72 (70)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 47 (47)           ; 24 (0)           ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 106496      ; 13   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_5124:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 106496      ; 13   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 17 (17)          ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 97 (97)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 11 (11)           ; 56 (56)          ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 294 (1)     ; 276 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 169 (0)           ; 107 (1)          ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 260 (0)     ; 260 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 156 (0)           ; 104 (0)          ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 156 (156)   ; 156 (156)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 104 (104)         ; 52 (52)          ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 156 (0)     ; 104 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 52 (0)            ; 104 (0)          ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 29 (19)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 9 (0)             ; 2 (1)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 138 (10)    ; 121 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (10)      ; 0 (0)             ; 121 (0)          ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_hgi:auto_generated|                                                             ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 52 (52)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 52 (52)          ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; cam_rst_n      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_pwdn       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_scl        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_data[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_data[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_data[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_data[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_sel[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_sel[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_sel[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_sel[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_sel[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_sel[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_txd       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_hs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_vs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_sda        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[0]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[1]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[2]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[3]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[4]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[5]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[6]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[7]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[8]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[9]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[10] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[11] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[12] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[13] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[14] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[15] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sys_rst_n      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cam_pclk       ; Input    ; (0) 0 ps      ; (6) 1314 ps   ; --                    ; --  ; --   ;
; key_data[1]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key_data[0]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key_data[3]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key_data[2]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cam_data[0]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam_href       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam_data[1]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam_data[2]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[3]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[4]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam_data[5]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam_data[6]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[7]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam_vsync      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                  ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; cam_sda                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; sdram_data[0]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                                                                                                                                                                             ; 0                 ; 6       ;
; sdram_data[1]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                                                                                                                                                                             ; 0                 ; 6       ;
; sdram_data[2]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                                                                                                                                                                             ; 0                 ; 6       ;
; sdram_data[3]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]~feeder                                                                                                                                                                                                                                      ; 1                 ; 6       ;
; sdram_data[4]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]~feeder                                                                                                                                                                                                                                      ; 1                 ; 6       ;
; sdram_data[5]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                                                                                                                                                                             ; 1                 ; 6       ;
; sdram_data[6]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                                                                                                                                                                             ; 0                 ; 6       ;
; sdram_data[7]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]~feeder                                                                                                                                                                                                                                      ; 0                 ; 6       ;
; sdram_data[8]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]~feeder                                                                                                                                                                                                                                      ; 1                 ; 6       ;
; sdram_data[9]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]~feeder                                                                                                                                                                                                                                      ; 0                 ; 6       ;
; sdram_data[10]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]~feeder                                                                                                                                                                                                                                     ; 1                 ; 6       ;
; sdram_data[11]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                                                                                                                                                                            ; 1                 ; 6       ;
; sdram_data[12]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]~feeder                                                                                                                                                                                                                                     ; 1                 ; 6       ;
; sdram_data[13]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]~feeder                                                                                                                                                                                                                                     ; 0                 ; 6       ;
; sdram_data[14]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]~feeder                                                                                                                                                                                                                                     ; 0                 ; 6       ;
; sdram_data[15]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                                                                                                                                                                            ; 0                 ; 6       ;
; sys_rst_n                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; sys_clk                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; cam_pclk                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0                           ; 1                 ; 6       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0                           ; 1                 ; 6       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_clken_r[2]                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_href_r[2]                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_vsync_r[2]                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2|ram_block3a0                 ; 1                 ; 6       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2|ram_block3a0                        ; 1                 ; 6       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max[0]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max[1]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max[2]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max[3]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max[4]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max[5]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max[6]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max[7]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max[8]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max[9]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max[10]                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max[11]                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[0]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[1]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[2]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[3]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[4]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[5]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[6]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[7]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[8]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[9]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[10]                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[11]                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min[0]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min[1]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min[2]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min[3]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min[4]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min[5]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min[6]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min[7]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min[8]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min[9]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min[10]                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min[11]                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min[0]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min[1]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min[2]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min[3]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min[4]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min[5]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min[6]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min[7]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min[8]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min[9]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min[10]                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min[11]                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0                    ; 1                 ; 6       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0                    ; 1                 ; 6       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0                                                                                                                                                                             ; 1                 ; 6       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9                                                                                                                                                                             ; 1                 ; 6       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8]                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4]                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0]                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8]                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4]                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0]                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[0]                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[10]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[11]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[12]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[13]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[14]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[15]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[16]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[17]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[18]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[19]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[1]                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[20]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[2]                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[3]                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[4]                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[5]                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[6]                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[7]                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[8]                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[9]                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_data[0]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_data[0]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_data[9]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_data[8]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_data[7]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_data[6]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_data[5]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_data[4]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_data[3]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_data[2]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_data[1]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_data[9]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_data[8]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_data[7]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_data[6]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_data[5]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_data[4]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_data[3]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_data[2]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_data[1]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y0[8]                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y0[13]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y0[12]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y0[11]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y0[10]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y0[9]                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp2[0]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp1[0]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp2[0]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp1[0]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp2[9]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp1[9]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp2[8]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp1[8]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp2[7]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp1[7]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp2[6]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp1[6]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp2[5]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp1[5]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp2[4]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp1[4]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp2[3]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp1[3]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp2[2]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp1[2]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp2[1]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gy_temp1[1]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp2[9]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp1[9]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp2[8]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp1[8]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp2[7]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp1[7]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp2[6]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp1[6]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp2[5]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp1[5]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp2[4]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp1[4]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp2[3]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp1[3]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp2[2]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp1[2]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp2[1]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gx_temp1[1]                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb0[15]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb0[14]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr0[15]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr0[14]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb0[13]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb0[12]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb0[11]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb0[10]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb0[9]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb0[8]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr0[13]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr0[12]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr0[11]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr0[10]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr0[9]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr0[8]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[0]                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[1]                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[2]                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[3]                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[4]                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[5]                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[6]                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[7]                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[8]                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[9]                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[0]                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[1]                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[2]                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[3]                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[4]                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[5]                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[6]                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[7]                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[8]                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[9]                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[18]                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[19]                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[20]                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_data[9]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_data[8]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_data[7]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_data[6]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_data[5]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_data[4]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_data[3]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_data[2]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_data[1]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_data[0]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_data[9]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_data[8]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_data[7]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_data[6]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_data[5]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_data[4]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_data[3]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_data[2]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_data[1]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_data[0]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[17]                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp2[9]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp1[9]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp2[8]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp1[8]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp2[7]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp1[7]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp2[6]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp1[6]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp2[5]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp1[5]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp2[4]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp1[4]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp2[3]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp1[3]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp2[2]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp1[2]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp2[1]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp1[1]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp2[0]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gy_temp1[0]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp2[9]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp1[9]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp2[8]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp1[8]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp2[7]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp1[7]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp2[6]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp1[6]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp2[5]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp1[5]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp2[4]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp1[4]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp2[3]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp1[3]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp2[2]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp1[2]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp2[1]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp1[1]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp2[0]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gx_temp1[0]                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[16]                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[15]                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[14]                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[13]                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[12]                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[11]                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[10]                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[9]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[8]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[7]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[6]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[5]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[4]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[3]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[2]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[1]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[0]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7|mid_data[0]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7|mid_data[1]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7|mid_data[2]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7|mid_data[3]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7|mid_data[4]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7|mid_data[5]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7|mid_data[6]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7|mid_data[7]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[0]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[0]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[0]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[1]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[1]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[1]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[2]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[2]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[2]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[3]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[3]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[3]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[4]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[4]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[4]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[5]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[5]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[5]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[6]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[6]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[6]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[7]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[7]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[7]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[0]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[0]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|max_data[0]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[0]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[0]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|min_data[0]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[0]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[0]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[0]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[1]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[1]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|max_data[1]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[1]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[1]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|min_data[1]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[1]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[1]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[1]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[2]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[2]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|max_data[2]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[2]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[2]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|min_data[2]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[2]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[2]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[2]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[3]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[3]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|max_data[3]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[3]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[3]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|min_data[3]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[3]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[3]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[3]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[4]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[4]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|max_data[4]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[4]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[4]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|min_data[4]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[4]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[4]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[4]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[5]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[5]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|max_data[5]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[5]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[5]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|min_data[5]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[5]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[5]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[5]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[6]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[6]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|max_data[6]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[6]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[6]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|min_data[6]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[6]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[6]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[6]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[7]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[7]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|max_data[7]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[7]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[7]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|min_data[7]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[7]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[7]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[7]                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a0                       ; 1                 ; 6       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[8]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[8]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[7]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[7]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[6]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[5]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[4]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[8]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[7]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[6]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[5]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[4]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[12]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[11]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[10]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[9]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[9]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[11]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[10]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[9]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m1[13]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m1[12]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m1[11]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m1[10]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m1[9]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m1[8]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m1[7]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m1[6]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m1[5]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m1[4]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[14]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[13]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[12]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[11]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[10]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[9]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[8]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[7]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[6]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[5]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[4]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[14]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[13]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[12]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[11]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[10]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[9]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[8]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[7]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[6]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[5]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[4]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m2[12]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m2[11]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m2[10]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m2[9]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m2[8]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m2[7]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m2[6]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m2[5]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m2[4]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_clken_r[1]                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_href_r[1]                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_vsync_r[1]                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|post_img_Bit_r                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_href_r[4]                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[0]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_vsync_r[1]                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[1]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[3]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[2]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[4]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[5]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[7]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[6]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[8]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[9]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[10]                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[11]                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max_r[0]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max_r[1]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max_r[3]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max_r[2]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max_r[4]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max_r[5]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max_r[7]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max_r[6]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max_r[8]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max_r[9]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max_r[10]                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max_r[11]                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[11]                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[10]                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[9]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[8]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[7]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[6]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[5]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[4]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[3]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[2]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[1]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[0]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max_r[11]                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max_r[10]                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max_r[9]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max_r[8]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max_r[7]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max_r[6]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max_r[5]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max_r[4]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max_r[3]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max_r[2]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max_r[1]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max_r[0]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_clken_r[0]                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_href_r[0]                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_vsync_r[0]                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_href_r[3]                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[0]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[11]                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[10]                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[8]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[0]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[9]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[11]                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[10]                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[8]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[7]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[6]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[5]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[4]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[3]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[2]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[1]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[9]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[7]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[6]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[5]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[4]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[3]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[2]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[1]                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_clken_r[1]                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_vsync_r[0]                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[0]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[0]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[0]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[0]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[7]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[6]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[7]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[5]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[6]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[4]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[5]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[3]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[4]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[2]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[3]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[1]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[2]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[0]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[1]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[7]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[6]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[5]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[4]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[3]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[2]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[1]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[7]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[6]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[7]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[5]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[6]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[4]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[5]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[3]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[4]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[2]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[3]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[1]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[2]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[0]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[1]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[7]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[6]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[5]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[4]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[3]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[2]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[1]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[7]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[6]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[5]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[4]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[3]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[2]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[1]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[0]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[7]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[6]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[5]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[4]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[3]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[2]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[1]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[0]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|per_frame_clken_r[1]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|per_frame_href_r[1]                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|per_frame_vsync_r[1]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[0]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[0]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[7]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[7]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[6]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[6]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[5]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[5]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[4]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[4]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[3]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[3]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[2]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[2]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[1]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[1]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[0]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[7]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[6]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[5]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[4]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[3]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[2]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[1]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[0]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[0]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[7]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[7]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[6]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[6]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[5]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[5]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[4]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[4]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[3]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[3]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[2]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[2]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[1]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[1]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[0]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[7]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[6]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[5]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[4]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[3]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[2]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[1]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[7]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[7]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[7]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[6]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[6]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[5]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[5]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[4]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[4]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[3]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[3]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[2]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[2]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[1]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[1]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[0]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[0]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[6]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[5]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[4]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[3]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[2]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[1]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[0]                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_href_r[2]                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_clken_r[0]                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit4                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[1]                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_vsync_r[1]                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|per_frame_href_r[0]                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|per_frame_clken_r[0]                                                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[0]                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[7]                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[6]                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[5]                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[4]                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[3]                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[2]                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[1]                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[7]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[6]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[5]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[4]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[3]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[2]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[1]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[0]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|per_frame_clken_r[0]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|per_frame_href_r[0]                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|per_frame_vsync_r[0]                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|row3_data[0]                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|row3_data[7]                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|row3_data[6]                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|row3_data[5]                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|row3_data[4]                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|row3_data[3]                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|row3_data[2]                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|row3_data[1]                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_href_r[1]                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                                                                                                                                                                                ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_clken_r[1]                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit1                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit3                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_vsync_r[0]                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[1]                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[0]                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[0]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[1]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[2]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[3]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[4]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[5]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[6]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[7]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[8]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[9]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[7]                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[6]                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[5]                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[4]                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[3]                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[2]                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[1]                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[2]                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[0]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[1]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[2]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[3]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[4]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[5]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[6]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[7]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[8]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[9]                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[2]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[2]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[2]                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[0]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[1]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[2]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[3]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[4]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[5]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[6]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[7]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[8]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[9]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y1[0]                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y1[1]                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[1]                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[7]                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[0]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[1]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[2]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[3]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[4]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[5]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[6]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[7]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[8]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[9]                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[6]                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[5]                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[4]                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[3]                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[2]                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[1]                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[0]                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_href_r[0]                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_clken_r[4]                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                             ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                             ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                             ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                             ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                             ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                             ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                             ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                             ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                            ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                             ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                             ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|post_img_Bit_r                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_clken_r[0]                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[1]                                                                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|per_frame_vsync_r[1]                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[0]                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated|dffe3a[0]                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated|dffe3a[1]                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[1]                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[1]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[1]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb1[6]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr1[7]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb1[7]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr1[6]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr1[4]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb1[4]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb1[5]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb1[3]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb1[2]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb1[1]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cb1[0]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr1[5]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr1[2]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr1[3]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr1[1]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_cr1[0]                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y1[7]                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y1[6]                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y1[5]                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y1[4]                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y1[3]                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y1[2]                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[0]                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|per_frame_href_r[1]                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|out_frame_clken_imy~_emulated                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_clken_r[3]                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel_erosion~_emulated                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|per_frame_clken_r[1]                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel_erosion2~_emulated                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel~_emulated                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_median~_emulated                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                                                                ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|out_img_imy[3]~_emulated                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[3]~_emulated                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|post_img_Y_sobel_erosion2~_emulated                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|post_img_Y_sobel_erosion~_emulated                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|post_img_Y_sobel~_emulated                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|out_img_imy[4]~_emulated                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[4]~_emulated                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|out_img_imy[5]~_emulated                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[5]~_emulated                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|out_img_imy[6]~_emulated                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[6]~_emulated                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|out_img_imy[7]~_emulated                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[7]~_emulated                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|out_img_imy[2]~_emulated                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[2]~_emulated                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[0]                                                                                                                                                           ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                                     ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|per_frame_vsync_r[0]                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[0]                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[0]                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[4]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[3]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[3]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[2]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[2]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[1]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[1]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[3]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[2]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[1]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[0]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[0]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_clken_r[2]                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|per_frame_clken_r[0]                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                                                                                                                                                       ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                                                                                                                                                       ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                                                                                                                                                       ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|post_img_Bit4                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|per_frame_href_r[1]                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|per_frame_vsync_r[1]                                                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_href_d1                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m1[14]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m1[11]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m1[10]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m1[3]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m1[2]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m1[1]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[3]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[2]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[1]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m2[14]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m2[11]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m2[10]                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m2[3]                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_clken_r[1]                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|per_frame_clken_r[1]                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|post_img_Bit1                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|post_img_Bit2                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|post_img_Bit3                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|per_frame_href_r[0]                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|per_frame_vsync_r[0]                                                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_href_d0                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_clken_r[0]                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|per_frame_clken_r[0]                                                                                                                                                   ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|matrix_p11                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|matrix_p12                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|matrix_p13                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|matrix_p21                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|matrix_p22                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|matrix_p23                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|matrix_p33                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|matrix_p32                                                                                                                                                             ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|per_frame_href_r[1]                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_vsync_r[4]                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|per_frame_clken_r[1]                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|per_frame_href_r[0]                                                                                                                                                    ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|row3_data                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_vsync_r[3]                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_vsync_r[2]                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_vsync_r[1]                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_vsync_r[0]                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|per_frame_vsync_r[1]                                                                                                                                                              ; 0                 ; 0       ;
;      - Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|per_frame_vsync_r[0]                                                                                                                                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated|ram_block1a0                                                                                                                                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated|ram_block1a4                                                                                                                                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated|ram_block1a8                                                                                                                                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated|ram_block1a12                                                                                                                                      ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated|ram_block1a16                                                                                                                                      ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated|ram_block1a20                                                                                                                                      ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated|ram_block1a24                                                                                                                                      ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated|ram_block1a28                                                                                                                                      ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated|ram_block1a32                                                                                                                                      ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated|ram_block1a36                                                                                                                                      ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated|ram_block1a40                                                                                                                                      ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated|ram_block1a44                                                                                                                                      ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated|ram_block1a48                                                                                                                                      ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                               ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                                ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                                ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][46]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][51]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][51]                                                                                                                                                                                                       ; 0                 ; 0       ;
; key_data[1]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; key_data[0]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; key_data[3]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; key_data[2]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; cam_data[0]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                                                                                                                                                                          ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~0                                                                                                                                                                                                                                                                                           ; 1                 ; 6       ;
; cam_href                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]~0                                                                                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|byte_flag~0                                                                                                                                                                                                                                                                                             ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~0                                                                                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~1                                                                                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~2                                                                                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~3                                                                                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~4                                                                                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~5                                                                                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~6                                                                                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~7                                                                                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_href_d0                                                                                                                                                                                                                                                                                             ; 1                 ; 6       ;
; cam_data[1]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                                                                                                                                                                          ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~1                                                                                                                                                                                                                                                                                           ; 1                 ; 6       ;
; cam_data[2]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~2                                                                                                                                                                                                                                                                                           ; 0                 ; 6       ;
; cam_data[3]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~3                                                                                                                                                                                                                                                                                           ; 0                 ; 6       ;
; cam_data[4]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                                                                                                                                                                          ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~4                                                                                                                                                                                                                                                                                           ; 1                 ; 6       ;
; cam_data[5]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                                                                                                                                                                          ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~5                                                                                                                                                                                                                                                                                           ; 1                 ; 6       ;
; cam_data[6]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~6                                                                                                                                                                                                                                                                                           ; 0                 ; 6       ;
; cam_data[7]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                                                                                                                                                                          ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~7                                                                                                                                                                                                                                                                                           ; 1                 ; 6       ;
; cam_vsync                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                                                                                                                                                                            ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                            ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Mode_Choose:u_Mode_Choose|out_a[0]~0                                                                                                                                                                                                                                                                            ; LCCOMB_X31_Y9_N14  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Mode_Choose:u_Mode_Choose|out_a[3]                                                                                                                                                                                                                                                                              ; FF_X23_Y17_N11     ; 17      ; Latch enable               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Grade[2]                                                                                                                                                                                                                                                        ; FF_X31_Y9_N3       ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Grade[2]~5                                                                                                                                                                                                                                                      ; LCCOMB_X31_Y9_N26  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[5]~0                                                                                                                                                                                                                                                  ; LCCOMB_X30_Y9_N18  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15]~46                                                                                                                                                                                                                                                                    ; LCCOMB_X19_Y17_N18 ; 16      ; Latch enable               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                                                                                                                               ; FF_X12_Y17_N31     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[11]~0                                                                                                                                                                                                                       ; LCCOMB_X11_Y12_N24 ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max_r[11]~1                                                                                                                                                                                                                     ; LCCOMB_X11_Y12_N4  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[3]~0                                                                                                                                                                                                                      ; LCCOMB_X11_Y13_N26 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max_r[5]~0                                                                                                                                                                                                                      ; LCCOMB_X11_Y12_N18 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[2]~1                                                                                                                                                                                                                      ; LCCOMB_X11_Y12_N6  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|cout_actual        ; LCCOMB_X26_Y20_N28 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32~0                                                                                                                                    ; LCCOMB_X12_Y12_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_vsync_r[1]                                                                                                                                                                                        ; FF_X11_Y12_N25     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|cout_actual ; LCCOMB_X16_Y12_N30 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|matrix_p12~0                                                                                                                             ; LCCOMB_X14_Y12_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|per_frame_clken_r[1]                                                                                                                                                                                          ; FF_X13_Y12_N19     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|always0~1                                                                                                                                       ; LCCOMB_X25_Y8_N26  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|always0~3                                                                                                                                       ; LCCOMB_X25_Y8_N30  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|always0~5                                                                                                                                       ; LCCOMB_X25_Y8_N18  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|always0~1                                                                                                                                       ; LCCOMB_X22_Y2_N18  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|always0~3                                                                                                                                       ; LCCOMB_X22_Y2_N30  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|always0~5                                                                                                                                       ; LCCOMB_X23_Y2_N10  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|always0~1                                                                                                                                       ; LCCOMB_X22_Y12_N18 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|always0~3                                                                                                                                       ; LCCOMB_X22_Y12_N22 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|always0~5                                                                                                                                       ; LCCOMB_X22_Y12_N26 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|always0~1                                                                                                                                       ; LCCOMB_X22_Y6_N18  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|always0~1                                                                                                                                       ; LCCOMB_X24_Y5_N2   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|always0~1                                                                                                                                       ; LCCOMB_X21_Y4_N6   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7|always0~1                                                                                                                                       ; LCCOMB_X18_Y5_N18  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_clken_r[2]                                                                                                                                         ; FF_X17_Y12_N29     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_href_r[2]                                                                                                                                          ; FF_X25_Y2_N9       ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[1]                                                                                         ; FF_X18_Y4_N7       ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[2]                                                                                         ; FF_X18_Y4_N1       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[6]~0                                                                                                                                ; LCCOMB_X18_Y4_N30  ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|LessThan0~18                                                                                                                                                                                                ; LCCOMB_X7_Y5_N22   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|LessThan1~18                                                                                                                                                                                                ; LCCOMB_X12_Y5_N24  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[1]                                                                                  ; FF_X17_Y6_N11      ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[2]                                                                                  ; FF_X16_Y13_N17     ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[5]~0                                                                                                                         ; LCCOMB_X13_Y3_N28  ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|LessThan0~18                                                                                                                                                                                                    ; LCCOMB_X9_Y10_N20  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|LessThan1~18                                                                                                                                                                                                    ; LCCOMB_X12_Y3_N20  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_clken_r[4]                                                                                                                                                                                            ; FF_X17_Y12_N19     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                                                                                                                           ; FF_X17_Y12_N17     ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[2]                                                                                                                                                                                                                        ; FF_X12_Y16_N9      ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                    ; JTAG_X1_Y12_N0     ; 517     ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                    ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cam_pclk                                                                                                                                                                                                                                                                                                        ; PIN_R13            ; 1570    ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]~0                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y16_N26 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X8_Y11_N4   ; 35      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; i2c_dri:u_i2c_dri|Selector1~1                                                                                                                                                                                                                                                                                   ; LCCOMB_X26_Y11_N10 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_dri:u_i2c_dri|cnt[3]~24                                                                                                                                                                                                                                                                                     ; LCCOMB_X29_Y14_N26 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                                                                                                       ; FF_X16_Y18_N1      ; 69      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; i2c_dri:u_i2c_dri|sda_dir                                                                                                                                                                                                                                                                                       ; FF_X29_Y13_N25     ; 4       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; i2c_dri:u_i2c_dri|st_done                                                                                                                                                                                                                                                                                       ; FF_X28_Y14_N17     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                                                                                                                                                                                                     ; LCCOMB_X14_Y21_N2  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                                                                                                                                                                                        ; FF_X14_Y21_N17     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; key:u_key|Equal2~6                                                                                                                                                                                                                                                                                              ; LCCOMB_X31_Y18_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; key:u_key|key_flag                                                                                                                                                                                                                                                                                              ; FF_X31_Y18_N9      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                        ; PLL_1              ; 275     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                        ; PLL_1              ; 93      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                        ; PLL_1              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rst_n~0                                                                                                                                                                                                                                                                                                         ; LCCOMB_X8_Y11_N18  ; 1235    ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]~0                                                                                                                                                                                                                 ; LCCOMB_X28_Y20_N4  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                                                                                                                                                   ; LCCOMB_X11_Y21_N2  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                                                                                                                                                   ; LCCOMB_X22_Y19_N30 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~1                                                                                                                                                                                                                   ; LCCOMB_X24_Y19_N12 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]~2                                                                                                                                                                                                              ; LCCOMB_X21_Y20_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                                                                                                                                                                      ; LCCOMB_X23_Y19_N26 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                                                                                                                                                     ; LCCOMB_X23_Y19_N4  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                                                                                                                                                  ; FF_X23_Y19_N5      ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~0                                                                                                                                                                        ; LCCOMB_X23_Y22_N28 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_wrreq~0                                                                                                                                                                        ; LCCOMB_X24_Y17_N20 ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                                                                                                                                                                                          ; LCCOMB_X25_Y19_N0  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~0                                                                                                                                                                                                                                     ; LCCOMB_X28_Y21_N26 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~0                                                                                                                                                                        ; LCCOMB_X28_Y2_N14  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_wrreq~0                                                                                                                                                                        ; LCCOMB_X29_Y3_N20  ; 26      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                           ; FF_X10_Y8_N25      ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                ; LCCOMB_X8_Y8_N6    ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                  ; LCCOMB_X8_Y8_N2    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                ; LCCOMB_X9_Y8_N22   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                   ; LCCOMB_X7_Y8_N16   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                  ; LCCOMB_X9_Y8_N10   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                   ; LCCOMB_X26_Y8_N6   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                     ; FF_X26_Y8_N5       ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                     ; FF_X28_Y8_N9       ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                                     ; LCCOMB_X26_Y8_N22  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16                                                                                                                                                                                                                              ; LCCOMB_X7_Y9_N6    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                              ; LCCOMB_X7_Y9_N18   ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                             ; LCCOMB_X7_Y9_N0    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                                        ; LCCOMB_X6_Y9_N30   ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                                        ; LCCOMB_X7_Y9_N4    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                ; FF_X10_Y8_N3       ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                               ; FF_X10_Y8_N19      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                ; FF_X10_Y8_N31      ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ; FF_X9_Y8_N1        ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                         ; LCCOMB_X10_Y8_N8   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ; FF_X11_Y8_N9       ; 32      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                           ; LCCOMB_X28_Y6_N24  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                           ; LCCOMB_X28_Y6_N2   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                         ; FF_X29_Y9_N27      ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                        ; LCCOMB_X29_Y9_N6   ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                         ; LCCOMB_X29_Y8_N4   ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                         ; LCCOMB_X29_Y8_N30  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                           ; FF_X22_Y8_N17      ; 348     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]~1                                                                                                                                                   ; LCCOMB_X31_Y8_N4   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                      ; LCCOMB_X29_Y9_N2   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                       ; LCCOMB_X29_Y9_N28  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                           ; LCCOMB_X29_Y7_N16  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                 ; LCCOMB_X26_Y10_N0  ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[5]~0             ; LCCOMB_X26_Y10_N6  ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]~0                            ; LCCOMB_X29_Y7_N4   ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                               ; LCCOMB_X30_Y7_N14  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                       ; LCCOMB_X26_Y10_N26 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~10                                                                                                                                                                 ; LCCOMB_X13_Y8_N14  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~11                                                                                                                                                            ; LCCOMB_X9_Y9_N8    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                               ; LCCOMB_X30_Y10_N18 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]~34                                                                                                                                                                              ; LCCOMB_X31_Y8_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                          ; LCCOMB_X29_Y8_N20  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                   ; LCCOMB_X29_Y8_N24  ; 181     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                                                                                         ; PIN_E1             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                                                                                         ; PIN_E1             ; 48      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sys_rst_n                                                                                                                                                                                                                                                                                                       ; PIN_M1             ; 50      ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                     ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Mode_Choose:u_Mode_Choose|out_a[3]                                                       ; FF_X23_Y17_N11     ; 17      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15]~46                                             ; LCCOMB_X19_Y17_N18 ; 16      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                             ; JTAG_X1_Y12_N0     ; 517     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; i2c_dri:u_i2c_dri|dri_clk                                                                ; FF_X16_Y18_N1      ; 69      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 275     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1              ; 93      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; rst_n~0                                                                                  ; LCCOMB_X8_Y11_N18  ; 1235    ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; sys_clk                                                                                  ; PIN_E1             ; 48      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sys_rst_n                                                                                ; PIN_M1             ; 50      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                   ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cam_pclk~input                                                                                                                                                                                                                                                                                                         ; 1570    ;
; ~GND                                                                                                                                                                                                                                                                                                                   ; 535     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                  ; 348     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                          ; 181     ;
; VGA_Drive:VGA_Drive_inst|lcd_y[4]~5                                                                                                                                                                                                                                                                                    ; 98      ;
; VGA_Drive:VGA_Drive_inst|lcd_y[3]~3                                                                                                                                                                                                                                                                                    ; 88      ;
; VGA_Drive:VGA_Drive_inst|lcd_y[2]~2                                                                                                                                                                                                                                                                                    ; 88      ;
; VGA_Drive:VGA_Drive_inst|lcd_y[5]~4                                                                                                                                                                                                                                                                                    ; 87      ;
; VGA_Drive:VGA_Drive_inst|lcd_y[1]~0                                                                                                                                                                                                                                                                                    ; 84      ;
; VGA_Drive:VGA_Drive_inst|lcd_y[0]~1                                                                                                                                                                                                                                                                                    ; 83      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|per_frame_href_r[0]                                                                                                                                   ; 74      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|per_frame_href_r[0]                                                                                                                            ; 74      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[6]~0                                                                                                                                       ; 72      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[5]~0                                                                                                                                ; 72      ;
; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                                                                                                                                                   ; 58      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1                                                                                                          ; 53      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[10]~10                                                                                                                                                                                                                                                           ; 39      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[9]~9                                                                                                                                                                                                                                                             ; 39      ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[11]~0                                                                                                                                                                                                                              ; 36      ;
; comb~0                                                                                                                                                                                                                                                                                                                 ; 35      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                       ; 34      ;
; VGA_Drive:VGA_Drive_inst|lcd_x[0]~11                                                                                                                                                                                                                                                                                   ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]~34                                                                                                                                                                                     ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                      ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                       ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                               ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                ; 29      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                            ; 29      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                                                                                                                                                        ; 29      ;
; VGA_Dispaly:VGA_Dispaly_inst|Add0~12                                                                                                                                                                                                                                                                                   ; 29      ;
; VGA_Dispaly:VGA_Dispaly_inst|Add0~10                                                                                                                                                                                                                                                                                   ; 29      ;
; VGA_Dispaly:VGA_Dispaly_inst|Add0~8                                                                                                                                                                                                                                                                                    ; 29      ;
; VGA_Dispaly:VGA_Dispaly_inst|Add0~6                                                                                                                                                                                                                                                                                    ; 29      ;
; VGA_Dispaly:VGA_Dispaly_inst|Add0~4                                                                                                                                                                                                                                                                                    ; 29      ;
; VGA_Dispaly:VGA_Dispaly_inst|Add0~2                                                                                                                                                                                                                                                                                    ; 29      ;
; VGA_Dispaly:VGA_Dispaly_inst|Add0~0                                                                                                                                                                                                                                                                                    ; 29      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_wrreq~0                                                                                                                                                                               ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~7                                                                                                                                                        ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                      ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                        ; 26      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                  ; 26      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[13]~13                                                                                                                                                                                                                                                           ; 26      ;
; VGA_Drive:VGA_Drive_inst|always4~2                                                                                                                                                                                                                                                                                     ; 26      ;
; Mode_Choose:u_Mode_Choose|out_a[0]                                                                                                                                                                                                                                                                                     ; 26      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[15]~15                                                                                                                                                                                                                                                           ; 25      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[14]~14                                                                                                                                                                                                                                                           ; 25      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[2]~2                                                                                                                                                                                                                                                             ; 25      ;
; VGA_Drive:VGA_Drive_inst|LessThan5~1                                                                                                                                                                                                                                                                                   ; 25      ;
; VGA_Drive:VGA_Drive_inst|always4~0                                                                                                                                                                                                                                                                                     ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                             ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                                   ; 24      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[4]~4                                                                                                                                                                                                                                                             ; 24      ;
; i2c_dri:u_i2c_dri|Selector1~1                                                                                                                                                                                                                                                                                          ; 24      ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                                                                                                                                                                                                                                 ; 24      ;
; Mode_Choose:u_Mode_Choose|out_a[1]                                                                                                                                                                                                                                                                                     ; 24      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                    ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                  ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                  ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                   ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                           ; 23      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[7]~7                                                                                                                                                                                                                                                             ; 23      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[3]~3                                                                                                                                                                                                                                                             ; 23      ;
; rst_n~0                                                                                                                                                                                                                                                                                                                ; 23      ;
; Mode_Choose:u_Mode_Choose|out_a[2]                                                                                                                                                                                                                                                                                     ; 23      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                                                                                                                                                        ; 23      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~0                                                                                                                                                                               ; 22      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~0                                                                                                                                                                               ; 22      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_wrreq~0                                                                                                                                                                               ; 22      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                                                                                                                                                        ; 22      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                                                                                                                                                        ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                            ; 21      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[8]~8                                                                                                                                                                                                                                                             ; 21      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_href_r[2]                                                                                                                                                 ; 21      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                                                                                                                                                        ; 20      ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[2]                                                                                                                                                                                                                               ; 19      ;
; Mode_Choose:u_Mode_Choose|Equal0~0                                                                                                                                                                                                                                                                                     ; 19      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                                                                                                                                                      ; 19      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                                                                                                                                          ; 19      ;
; i2c_dri:u_i2c_dri|cnt[4]                                                                                                                                                                                                                                                                                               ; 19      ;
; i2c_dri:u_i2c_dri|cnt[3]                                                                                                                                                                                                                                                                                               ; 19      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                            ; 18      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[6]~6                                                                                                                                                                                                                                                             ; 18      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[5]~5                                                                                                                                                                                                                                                             ; 18      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                                                                                                                                                      ; 18      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                                                                                                                                                        ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                               ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                      ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ; 17      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_clken_r[4]                                                                                                                                                                                                   ; 17      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                                                                                                                                                            ; 17      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                                                                                                                                                                             ; 17      ;
; VGA_Dispaly:VGA_Dispaly_inst|vip_area~3                                                                                                                                                                                                                                                                                ; 17      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                                                                                                                                                              ; 17      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[20]                                                                                                                                                                                                         ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                 ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                            ; 16      ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]~0                                                                                                                                                                                                                                                                 ; 16      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|per_frame_clken_r[1]                                                                                                                                                                                                 ; 16      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[12]~12                                                                                                                                                                                                                                                           ; 16      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                                                                                                                                                         ; 16      ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Grade[0]                                                                                                                                                                                                                                                               ; 16      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~1                                                                                                                                                             ; 16      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                                                                                                                                                        ; 16      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_clken_r[2]                                                                                                                                                ; 16      ;
; i2c_dri:u_i2c_dri|cnt[5]                                                                                                                                                                                                                                                                                               ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                           ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                                     ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                       ; 15      ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                                                                                                                                                                                                            ; 15      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                                                                                                                                                          ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~0                                                                                                                                                                                                                                            ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                                                                                                                                                                                                 ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan2~3                                                                                                                                                                                                                                                    ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan2~0                                                                                                                                                                                                                                                    ; 15      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]~0                                                                                                                                                                                                                        ; 15      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated|op_1~22                                                                                                                    ; 15      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated|op_1~20                                                                                                                    ; 15      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated|op_1~18                                                                                                                    ; 15      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated|op_1~16                                                                                                                    ; 15      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated|op_1~14                                                                                                                    ; 15      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated|op_1~12                                                                                                                    ; 15      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated|op_1~8                                                                                                                     ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                                        ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                              ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                                     ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]                                              ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]                                               ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]                                               ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]                                               ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]                                               ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]                                               ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]                                               ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]                                               ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]                                               ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]                                               ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]                                               ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                         ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                             ; 14      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                           ; 14      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[1]~1                                                                                                                                                                                                                                                             ; 14      ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                                                                                                                                  ; 14      ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|always0~3                                                                                                                                                                                                                                ; 14      ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Grade[1]                                                                                                                                                                                                                                                               ; 14      ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Grade[3]                                                                                                                                                                                                                                                               ; 14      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated|op_1~22                                                                                                        ; 14      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated|op_1~20                                                                                                        ; 14      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated|op_1~18                                                                                                        ; 14      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated|op_1~16                                                                                                        ; 14      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated|op_1~14                                                                                                        ; 14      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated|op_1~12                                                                                                        ; 14      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated|op_1~8                                                                                                         ; 14      ;
; i2c_dri:u_i2c_dri|cnt[6]                                                                                                                                                                                                                                                                                               ; 14      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated|op_1~24                                                                                                                    ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]~1                                                                                                                                                          ; 13      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[0]~0                                                                                                                                                                                                                                                             ; 13      ;
; key:u_key|delay_cnt[1]~3                                                                                                                                                                                                                                                                                               ; 13      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_vsync_r[1]                                                                                                                                                                                               ; 13      ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Grade[2]                                                                                                                                                                                                                                                               ; 13      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]~3                                                                                                                                                                                                                       ; 13      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated|op_1~24                                                                                                        ; 13      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[20]                                                                                                                                                                                                     ; 13      ;
; i2c_dri:u_i2c_dri|cnt[0]                                                                                                                                                                                                                                                                                               ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                        ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                      ; 12      ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[11]~11                                                                                                                                                                                                                                                           ; 12      ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[11]~0                                                                                                                                                                                                                              ; 12      ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max_r[11]~1                                                                                                                                                                                                                            ; 12      ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max_r[5]~0                                                                                                                                                                                                                             ; 12      ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[2]~1                                                                                                                                                                                                                             ; 12      ;
; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                                                                                                                                      ; 12      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]~1                                                                                                                                                                                                                       ; 12      ;
; i2c_dri:u_i2c_dri|cnt[2]                                                                                                                                                                                                                                                                                               ; 12      ;
; cam_href~input                                                                                                                                                                                                                                                                                                         ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                              ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                              ; 11      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                                                                                                                                                          ; 11      ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[3]~0                                                                                                                                                                                                                             ; 11      ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                                                                                                                                                                                               ; 11      ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[6]~34                                                                                                                                                                                                                                                                            ; 11      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated|op_1~0                                                                                                                     ; 11      ;
; i2c_dri:u_i2c_dri|cnt[1]                                                                                                                                                                                                                                                                                               ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                          ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                        ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                        ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                        ; 10      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~1                                                                                                                                                                                                                          ; 10      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|cout_actual        ; 10      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|per_frame_href_r[0]                                                                                                                             ; 10      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|cout_actual               ; 10      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[0]                                                                                                                                    ; 10      ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                                                                                                                                                  ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                      ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                                                                      ; 10      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_clken_r[1]                                                                                                                                                                                               ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                      ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                                                                      ; 10      ;
; key:u_key|key_value[1]                                                                                                                                                                                                                                                                                                 ; 10      ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[6]~41                                                                                                                                                                                                                                                                            ; 10      ;
; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                                                                                                                                                                                                                    ; 10      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|LessThan0~18                                                                                                                                                                                                       ; 10      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|LessThan1~18                                                                                                                                                                                                       ; 10      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|LessThan0~18                                                                                                                                                                                                           ; 10      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|LessThan1~18                                                                                                                                                                                                           ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                      ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                                            ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                        ; 9       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated|op_1~0                                                                                                         ; 9       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                                                                                                                                                  ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                      ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                                                                      ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                      ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                                                                      ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                                                                      ; 9       ;
; key:u_key|key_flag                                                                                                                                                                                                                                                                                                     ; 9       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                                                                                                                                                           ; 9       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                                                                                                                                                           ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                              ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                        ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|matrix_p12~0                                                                                                                                    ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32~0                                                                                                                                           ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y1[1]~5                                                                                                                                                                                                                                        ; 8       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                                                                                                                                                  ; 8       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                                                                                                                                                   ; 8       ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|Equal1~0                                                                                                                                                                                                                                                           ; 8       ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[4]~35                                                                                                                                                                                                                                                     ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                      ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                      ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                      ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                      ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                      ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                      ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                                                                      ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                      ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit~0                                                                                                                                                                                                     ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|always0~5                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|always0~4                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|always0~5                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|always0~4                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|always0~5                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|always0~4                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|always0~3                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|always0~2                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|always0~3                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|always0~2                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|always0~3                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|always0~2                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|always0~1                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|always0~0                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[0]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[1]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[2]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[3]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[4]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[5]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[6]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[0]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[1]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[2]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[3]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[4]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[5]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[6]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p13[7]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[7]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|always0~1                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|always0~0                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[1]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[2]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[3]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[4]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[5]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[6]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[7]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[1]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[2]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[3]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[4]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[5]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[6]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[7]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p33[0]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p32[0]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|always0~1                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|always0~0                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[1]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[2]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[3]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[4]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[5]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[6]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[7]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[1]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[2]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[3]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[4]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[5]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[6]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[7]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p23[0]                                                                                                                                         ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p22[0]                                                                                                                                         ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                      ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                      ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[1]                                                                                                                                                                                                                                 ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[2]                                                                                                                                                                                                                                 ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[3]                                                                                                                                                                                                                                 ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[4]                                                                                                                                                                                                                                 ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[5]                                                                                                                                                                                                                                 ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[6]                                                                                                                                                                                                                                 ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[7]                                                                                                                                                                                                                                 ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[9]                                                                                                                                                                                                                                 ; 8       ;
; key:u_key|delay_cnt[1]~2                                                                                                                                                                                                                                                                                               ; 8       ;
; i2c_dri:u_i2c_dri|sda_out                                                                                                                                                                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|always0~1                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|always0~0                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|always0~1                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|always0~0                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|always0~1                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|always0~0                                                                                                                                              ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                      ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                      ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                      ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                      ; 8       ;
; key:u_key|key_value[0]                                                                                                                                                                                                                                                                                                 ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7|always0~1                                                                                                                                              ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7|always0~0                                                                                                                                              ; 8       ;
; VGA_Drive:VGA_Drive_inst|always4~3                                                                                                                                                                                                                                                                                     ; 8       ;
; Mode_Choose:u_Mode_Choose|out_a[3]                                                                                                                                                                                                                                                                                     ; 8       ;
; i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                                                                                                                                                                                                                  ; 8       ;
; i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                                                                                                                                                                                                                    ; 8       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                      ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                              ; 7       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                      ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                      ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                      ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[0]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[1]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[2]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[3]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[4]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[5]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[6]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p11[7]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[0]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[1]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[2]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[3]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[4]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[5]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[6]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p31[7]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[0]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[1]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[2]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[3]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[4]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[5]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[6]                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p21[7]                                                                                                                                         ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                      ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                      ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                      ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                      ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[1]                                                                                                                                                                                                                                 ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[2]                                                                                                                                                                                                                                 ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[3]                                                                                                                                                                                                                                 ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[4]                                                                                                                                                                                                                                 ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[5]                                                                                                                                                                                                                                 ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[6]                                                                                                                                                                                                                                 ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[7]                                                                                                                                                                                                                                 ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[8]                                                                                                                                                                                                                                 ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[10]                                                                                                                                                                                                                                ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[11]                                                                                                                                                                                                                                ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[9]                                                                                                                                                                                                                                 ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[8]                                                                                                                                                                                                                                 ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[10]                                                                                                                                                                                                                                ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[11]                                                                                                                                                                                                                                ; 7       ;
; key:u_key|LessThan0~1                                                                                                                                                                                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                                                                                                                                                  ; 7       ;
; i2c_dri:u_i2c_dri|cnt[3]~24                                                                                                                                                                                                                                                                                            ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[7]~7                                                                                                                                                                                                           ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[6]~6                                                                                                                                                                                                           ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[5]~5                                                                                                                                                                                                           ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[4]~4                                                                                                                                                                                                           ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[3]~3                                                                                                                                                                                                           ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[2]~2                                                                                                                                                                                                           ; 7       ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[5]~0                                                                                                                                                                                                                                                         ; 7       ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[6]~48                                                                                                                                                                                                                                                                            ; 7       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Selector12~0                                                                                                                                                                                                                           ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[5]~0                    ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                            ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                        ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                      ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                  ; 6       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                                                                                                                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                      ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                      ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                      ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                                                                                                                                                 ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                      ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                      ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                      ; 6       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_x[0]                                                                                                                                                                                                                                 ; 6       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[0]                                                                                                                                                                                                                                 ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                                                                                                                                                  ; 6       ;
; key:u_key|key_value[2]                                                                                                                                                                                                                                                                                                 ; 6       ;
; key:u_key|key_value[3]                                                                                                                                                                                                                                                                                                 ; 6       ;
; i2c_dri:u_i2c_dri|st_done                                                                                                                                                                                                                                                                                              ; 6       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|post_img_Bit~0                                                                                                                                                                                                         ; 6       ;
; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                                                                                                                                       ; 6       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr~2                                                                                                                                                                                                                           ; 6       ;
; i2c_dri:u_i2c_dri|Selector8~0                                                                                                                                                                                                                                                                                          ; 6       ;
; i2c_dri:u_i2c_dri|Selector22~0                                                                                                                                                                                                                                                                                         ; 6       ;
; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                                                                                                                                       ; 6       ;
; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                                                                                                                                       ; 6       ;
; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                                                                                                                                       ; 6       ;
; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                                                                                                                                       ; 6       ;
; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                                                                                                                                       ; 6       ;
; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                                                                                                                                      ; 6       ;
; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                                                                                                                                       ; 6       ;
; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                                                                                                                                      ; 6       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                                                                                                                                                           ; 6       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[19]                                                                                                                                                                                                         ; 6       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[18]                                                                                                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]~0                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16                                                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[0]                                                                                                                                                                                                                                        ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                                         ; 5       ;
; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                                                                                                                                                   ; 5       ;
; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                                                                                                                                                   ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y[2]~7                                                                                                                                                                                                                                         ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y[3]~6                                                                                                                                                                                                                                         ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y[4]~5                                                                                                                                                                                                                                         ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y[5]~4                                                                                                                                                                                                                                         ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y[6]~3                                                                                                                                                                                                                                         ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y[7]~2                                                                                                                                                                                                                                         ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]       ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]       ; 5       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                                                                                                                                                  ; 5       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                                                                                                                                                  ; 5       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                                                                                                                                                   ; 5       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                                                                                                                                                   ; 5       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                                                                                                                                                   ; 5       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                                                                                                                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                                                     ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                                                                      ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                                                                                                                                                  ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                                                                                                                                                  ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                                                                                                                                                  ; 5       ;
; i2c_dri:u_i2c_dri|Decoder0~0                                                                                                                                                                                                                                                                                           ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[1]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[2]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[3]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[4]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[5]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[6]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[7]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[1]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[2]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[3]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[4]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[5]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[6]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[7]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[0]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[0]                                                                                                                                  ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|flag~6                                                                                                                                                                                                                                   ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|flag~5                                                                                                                                                                                                                                   ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|flag~4                                                                                                                                                                                                                                   ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|flag~3                                                                                                                                                                                                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_wr_ack~2                                                                                                                                                                                                                       ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                                                     ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                                                                      ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                                                                                                                                                  ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                                                                                                                                                 ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                                                                                                                                                  ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                                                                                                                                                  ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                                                                                                                                                  ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                                                                                                                                                  ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_ack~0                                                                                                                                                                                                                       ; 5       ;
; key:u_key|Equal2~6                                                                                                                                                                                                                                                                                                     ; 5       ;
; Mode_Choose:u_Mode_Choose|Equal3~1                                                                                                                                                                                                                                                                                     ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                                                                                                                                                       ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                                                                                                                                                        ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~2                                                                                                                                                                                                                            ; 5       ;
; VGA_Dispaly:VGA_Dispaly_inst|Equal0~0                                                                                                                                                                                                                                                                                  ; 5       ;
; VGA_Drive:VGA_Drive_inst|lcd_x[8]~3                                                                                                                                                                                                                                                                                    ; 5       ;
; VGA_Drive:VGA_Drive_inst|lcd_x[9]~2                                                                                                                                                                                                                                                                                    ; 5       ;
; VGA_Drive:VGA_Drive_inst|lcd_x[10]~1                                                                                                                                                                                                                                                                                   ; 5       ;
; VGA_Drive:VGA_Drive_inst|lcd_x[11]~0                                                                                                                                                                                                                                                                                   ; 5       ;
; VGA_Drive:VGA_Drive_inst|lcd_y[10]~11                                                                                                                                                                                                                                                                                  ; 5       ;
; VGA_Drive:VGA_Drive_inst|lcd_y[11]~10                                                                                                                                                                                                                                                                                  ; 5       ;
; VGA_Drive:VGA_Drive_inst|lcd_y[8]~9                                                                                                                                                                                                                                                                                    ; 5       ;
; VGA_Drive:VGA_Drive_inst|lcd_y[9]~8                                                                                                                                                                                                                                                                                    ; 5       ;
; VGA_Drive:VGA_Drive_inst|lcd_y[7]~7                                                                                                                                                                                                                                                                                    ; 5       ;
; VGA_Drive:VGA_Drive_inst|lcd_y[6]~6                                                                                                                                                                                                                                                                                    ; 5       ;
; VGA_Drive:VGA_Drive_inst|Equal1~3                                                                                                                                                                                                                                                                                      ; 5       ;
; VGA_Drive:VGA_Drive_inst|Equal1~2                                                                                                                                                                                                                                                                                      ; 5       ;
; VGA_Drive:VGA_Drive_inst|Equal1~1                                                                                                                                                                                                                                                                                      ; 5       ;
; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                                                                                                                                       ; 5       ;
; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                                                                                                                                       ; 5       ;
; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                                                                                                                                       ; 5       ;
; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                                                                                                                                      ; 5       ;
; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                                                                                                                                      ; 5       ;
; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                                                                                                                                       ; 5       ;
; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                                                                                                                                       ; 5       ;
; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                                                                                                                                       ; 5       ;
; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                                                                                                                                       ; 5       ;
; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                                                                                                                                       ; 5       ;
; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                                                                                                                                       ; 5       ;
; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                                                                                                                                       ; 5       ;
; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                                                                                                                                       ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[1]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[2]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[3]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[4]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[5]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[6]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[7]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[0]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[1]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[1]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[2]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[2]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[3]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[3]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[4]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[4]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[5]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[5]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[6]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[6]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[7]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[7]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[0]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[0]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[1]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[2]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[3]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[4]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[5]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[6]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[7]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[0]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[1]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[1]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[2]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[2]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[3]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[3]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[4]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[4]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[5]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[5]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[6]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[6]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[7]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[7]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[0]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[0]                                                                                                                                            ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[8]                                                                                                                                                                                                          ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[6]                                                                                                                                                                                                          ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[4]                                                                                                                                                                                                          ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[16]                                                                                                                                                                                                         ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[14]                                                                                                                                                                                                         ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[12]                                                                                                                                                                                                         ; 5       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[10]                                                                                                                                                                                                         ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~11                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~10                                                                                                                                                                        ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~8                                                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                      ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                                         ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~7                                                                                                                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|post_img_Bit~0                                                                                                                                                                                                       ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[0]                                                                                                                                                                                                                                        ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[1]                                                                                                                                                                                                                                        ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[1]                                                                                                                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~5                                                                                                                                                             ; 4       ;
; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                                                                                                                                                   ; 4       ;
; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                                                                                                                                                     ; 4       ;
; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                                                                                                                                                     ; 4       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                                                                                                                                                   ; 4       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                                                                                                                                                   ; 4       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                                                                                                                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~4                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~2                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                      ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                     ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~4                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor4                                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor4                                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor7                                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor7                                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor4                                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor4                                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor7                                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor7                                                                                                                                                        ; 4       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                                                                                                                                                                                                                        ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[1]                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[2]                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[3]                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[4]                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[5]                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[6]                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[7]                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[1]                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[2]                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[3]                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[4]                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[5]                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[6]                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[7]                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[0]                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[0]                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~6                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                      ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                     ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                                                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]~2                                                                                                                                                                                                                     ; 4       ;
; i2c_dri:u_i2c_dri|sda_dir                                                                                                                                                                                                                                                                                              ; 4       ;
; key:u_key|delay_cnt[15]                                                                                                                                                                                                                                                                                                ; 4       ;
; Mode_Choose:u_Mode_Choose|out_a[0]~0                                                                                                                                                                                                                                                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                                                                                                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal14~0                                                                                                                                                                                                                            ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~2                                                                                                                                                                                                                            ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~1                                                                                                                                                                                                                            ; 4       ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[0]~47                                                                                                                                                                                                                                                                            ; 4       ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[6]~38                                                                                                                                                                                                                                                                            ; 4       ;
; VGA_Drive:VGA_Drive_inst|lcd_x[1]~10                                                                                                                                                                                                                                                                                   ; 4       ;
; VGA_Drive:VGA_Drive_inst|lcd_x[2]~9                                                                                                                                                                                                                                                                                    ; 4       ;
; VGA_Drive:VGA_Drive_inst|lcd_x[3]~8                                                                                                                                                                                                                                                                                    ; 4       ;
; VGA_Drive:VGA_Drive_inst|lcd_x[4]~7                                                                                                                                                                                                                                                                                    ; 4       ;
; VGA_Drive:VGA_Drive_inst|lcd_x[5]~6                                                                                                                                                                                                                                                                                    ; 4       ;
; VGA_Drive:VGA_Drive_inst|lcd_x[6]~5                                                                                                                                                                                                                                                                                    ; 4       ;
; VGA_Drive:VGA_Drive_inst|lcd_x[7]~4                                                                                                                                                                                                                                                                                    ; 4       ;
; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                                                                                                                                       ; 4       ;
; VGA_Drive:VGA_Drive_inst|Equal0~3                                                                                                                                                                                                                                                                                      ; 4       ;
; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                                                                                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]~0                                                                                                                                                                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~2                                                                                                                                                                                                                               ; 4       ;
; i2c_dri:u_i2c_dri|Selector11~0                                                                                                                                                                                                                                                                                         ; 4       ;
; i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                                                                                                                                                                                                                                 ; 4       ;
; i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                                                                                                                                                                                                                   ; 4       ;
; i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                                                                                                                                                                                                                  ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[1]~1                                                                                                                                                                                                           ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[0]~0                                                                                                                                                                                                           ; 4       ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[4]                                                                                                                                                                                                                                                           ; 4       ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[3]                                                                                                                                                                                                                                                           ; 4       ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[2]                                                                                                                                                                                                                                                           ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9] ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8] ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7] ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6] ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5] ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4] ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3] ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2] ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1] ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0] ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[9]        ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[8]        ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[7]        ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[6]        ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[5]        ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[4]        ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[3]        ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[2]        ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[1]        ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|counter_reg_bit[0]        ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[18]                                                                                                                                                                                                     ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Gxy_square[19]                                                                                                                                                                                                     ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[9]                                                                                              ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[8]                                                                                              ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[7]                                                                                              ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[6]                                                                                              ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[5]                                                                                              ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[4]                                                                                              ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[3]                                                                                              ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[2]                                                                                              ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[1]                                                                                              ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[0]                                                                                              ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[9]                                                                                       ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[8]                                                                                       ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[7]                                                                                       ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[6]                                                                                       ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[5]                                                                                       ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[4]                                                                                       ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[3]                                                                                       ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[2]                                                                                       ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[1]                                                                                       ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[0]                                                                                       ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|LessThan2~14                                                                                                                                           ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|LessThan0~14                                                                                                                                           ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|LessThan2~14                                                                                                                                           ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|LessThan0~14                                                                                                                                           ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|LessThan2~14                                                                                                                                           ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|LessThan0~14                                                                                                                                           ; 4       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                                                                                                                                                                                                                        ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[0]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[0]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[1]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[1]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[2]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[2]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[3]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[3]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[4]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[4]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[5]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[5]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[6]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[6]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[7]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[7]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[0]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[1]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[1]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[2]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[2]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[3]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[3]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[4]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[4]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[5]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[5]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[6]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[6]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[7]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[7]                                                                                                                                            ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[0]                                                                                                                                            ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                                                                                                                                                           ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                                                                                                                                                           ; 4       ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[6]                                                                                                                                                                                                                                                           ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[9]                                                                                                                                                                                                          ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[7]                                                                                                                                                                                                          ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[5]                                                                                                                                                                                                          ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[3]                                                                                                                                                                                                          ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[2]                                                                                                                                                                                                          ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[17]                                                                                                                                                                                                         ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[15]                                                                                                                                                                                                         ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[13]                                                                                                                                                                                                         ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[11]                                                                                                                                                                                                         ; 4       ;
; key_data[2]~input                                                                                                                                                                                                                                                                                                      ; 3       ;
; key_data[3]~input                                                                                                                                                                                                                                                                                                      ; 3       ;
; key_data[0]~input                                                                                                                                                                                                                                                                                                      ; 3       ;
; key_data[1]~input                                                                                                                                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1]                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0]                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                       ; 3       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                              ; Location                                                                                                                                                                                             ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; Single Clock ; 256          ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16384  ; 256                         ; 64                          ; --                          ; --                          ; 16384               ; 3    ; ../Gray.mif                                                      ; M9K_X27_Y12_N0, M9K_X15_Y16_N0, M9K_X15_Y13_N0                                                                                                                                                       ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; Single Clock ; 256          ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16384  ; 256                         ; 64                          ; --                          ; --                          ; 16384               ; 3    ; ../M-Filter.mif                                                  ; M9K_X15_Y15_N0, M9K_X15_Y18_N0, M9K_X15_Y19_N0                                                                                                                                                       ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; Single Clock ; 256          ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16384  ; 256                         ; 64                          ; --                          ; --                          ; 16384               ; 3    ; ../Sobel.mif                                                     ; M9K_X27_Y16_N0, M9K_X27_Y17_N0, M9K_X27_Y12_N0                                                                                                                                                       ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; Single Clock ; 256          ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16384  ; 256                         ; 64                          ; --                          ; --                          ; 16384               ; 3    ; ../Prewitt.mif                                                   ; M9K_X27_Y19_N0, M9K_X27_Y15_N0, M9K_X15_Y15_N0                                                                                                                                                       ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; Single Clock ; 256          ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16384  ; 256                         ; 64                          ; --                          ; --                          ; 16384               ; 3    ; ../Erosion.mif                                                   ; M9K_X15_Y13_N0, M9K_X27_Y13_N0, M9K_X27_Y18_N0                                                                                                                                                       ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; Single Clock ; 256          ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16384  ; 256                         ; 64                          ; --                          ; --                          ; 16384               ; 2    ; ../Dilation.mif                                                  ; M9K_X27_Y18_N0, M9K_X27_Y19_N0                                                                                                                                                                       ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; Single Clock ; 256          ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16384  ; 256                         ; 64                          ; --                          ; --                          ; 16384               ; 2    ; ../Gesture.mif                                                   ; M9K_X27_Y14_N0, M9K_X27_Y16_N0                                                                                                                                                                       ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 256          ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16384  ; 256                         ; 64                          ; --                          ; --                          ; 16384               ; 3    ; ../Origin.mif                                                    ; M9K_X15_Y19_N0, M9K_X15_Y17_N0, M9K_X15_Y14_N0                                                                                                                                                       ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; Single Clock ; 1022         ; 2            ; 1022         ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 2044   ; 1022                        ; 2                           ; 1022                        ; 2                           ; 2044                ; 1    ; None                                                             ; M9K_X27_Y20_N0                                                                                                                                                                                       ; Old data             ; Old data        ; Old data        ; Yes           ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 1022         ; 2            ; 1022         ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 2044   ; 1022                        ; 2                           ; 1022                        ; 2                           ; 2044                ; 1    ; None                                                             ; M9K_X15_Y12_N0                                                                                                                                                                                       ; Old data             ; Old data        ; Old data        ; Yes           ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                                                             ; M9K_X15_Y3_N0                                                                                                                                                                                        ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                                                             ; M9K_X15_Y4_N0                                                                                                                                                                                        ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 16           ; 3            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 48     ; 3                           ; 16                          ; 3                           ; 16                          ; 48                  ; 1    ; None                                                             ; M9K_X15_Y6_N0                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                                                             ; M9K_X15_Y2_N0                                                                                                                                                                                        ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                                                             ; M9K_X15_Y1_N0                                                                                                                                                                                        ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0391:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; ROM              ; Single Clock ; 256          ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 6144   ; 256                         ; 24                          ; --                          ; --                          ; 6144                ; 1    ; db/sobel_edge_dector.rom0_i2c_ov5640_rgb565_cfg_cad99c8f.hdl.mif ; M9K_X27_Y11_N0                                                                                                                                                                                       ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                                                                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None                                                             ; M9K_X27_Y22_N0, M9K_X27_Y21_N0                                                                                                                                                                       ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                                                                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None                                                             ; M9K_X27_Y3_N0, M9K_X27_Y2_N0                                                                                                                                                                         ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 52           ; 2048         ; 52           ; yes                    ; no                      ; yes                    ; no                      ; 106496 ; 2048                        ; 52                          ; 2048                        ; 52                          ; 106496              ; 13   ; None                                                             ; M9K_X15_Y8_N0, M9K_X15_Y7_N0, M9K_X15_Y10_N0, M9K_X15_Y11_N0, M9K_X27_Y10_N0, M9K_X15_Y9_N0, M9K_X27_Y9_N0, M9K_X27_Y8_N0, M9K_X27_Y7_N0, M9K_X15_Y5_N0, M9K_X27_Y5_N0, M9K_X27_Y6_N0, M9K_X27_Y4_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ALTSYNCRAM                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000111111111110000000000000000000000000) (-200000000) (-33554432) (-2000000)   ;(0000000000000000000000111111111111111111111100000000000000000000) (-4000000) (-1048576) (-100000)   ;(0000000000000000000111111111111111111111111111000000000000000000) (1334549056) (2147221504) (7FFC0000)   ;(0000000000000000011111111111111111111111111111110000000000000000) (1335149056) (2147418112) (7FFF0000)   ;(0000000000000000111111111111111111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000011111111111111111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;
;8;(0000000000000111111111111110000000000001111111111111000000000000) (177770000) (33550336) (1FFF000)    ;(0000000000000111111110000000000000000000000111111111000000000000) (7770000) (2093056) (1FF000)   ;(0000000000001111111000000000000000000000000000111111100000000000) (-1334553056) (-2147223552) (-7-15-15-120-800)   ;(0000000000011111100000000000000000000000000000011111100000000000) (374000) (129024) (1F800)   ;(0000000000011111000000000000000000000000000000001111110000000000) (-1335151056) (-2147419136) (-7-15-15-150-400)   ;(0000000000011111000000000000000000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000011110000000000000000000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000011110000000000000000000000000000000000111110000000000) (76000) (31744) (7C00)   ;
;16;(0000000000011110000000000000000011111000000000000111110000000000) (-777702000) (-134185984) (-7-15-15-8-400)    ;(0000000000011110000000000000000011111000000000000111110000000000) (-777702000) (-134185984) (-7-15-15-8-400)   ;(0000000000011111000000000000000011111000000000000111110000000000) (557625056) (2013297664) (78007C00)   ;(0000000000011111000000000000000011111000000000000111110000000000) (557625056) (2013297664) (78007C00)   ;(0000000000011111100000000000000011111000000000001111100000000000) (-777604000) (-134154240) (-7-15-150-800)   ;(0000000000001111110000000000000011111000000000011111100000000000) (-777404000) (-134088704) (-7-15-140-800)   ;(0000000000001111111110000000000011111000000000111111000000000000) (558319056) (2013523968) (7803F000)   ;(0000000000000111111111111100000011111111111111111110000000000000) (1335309056) (2147475456) (7FFFE000)   ;
;24;(0000000000000011111111111100000011111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000001111111111100000011111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000011111111100000011111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000111111100000011111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000011111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;32;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000111111111111000000000000000000) (-812934592) (1073479680) (3FFC0000)   ;(0000000000000000000000000000000011111111111111110000000000000000) (-200000) (-65536) (-10000)   ;(0000000000000000000000000000001111111111111111111000000000000000) (-100000) (-32768) (-8000)   ;(0000000000000000000000000000011111111111111111111100000000000000) (1335289056) (2147467264) (7FFFC000)   ;(0000000000000000000000000000111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;
;40;(0000000000000000000000000001111111101111000011111111000000000000) (-738680944) (1863315456) (6F0FF000)    ;(0000000000000000000000000001111110001111000000111111100000000000) (1700774000) (251918336) (F03F800)   ;(0000000000000000000000000011111100001111000000001111100000000000) (1700174000) (251721728) (F00F800)   ;(0000000000000000000000000011111000001111000000001111110000000000) (364848944) (-1895760896) (-70-15-150-400)   ;(0000000000000000000000000011110000001111000000000111110000000000) (1700076000) (251689984) (F007C00)   ;(0000000000000000000000000111110000001111000000000111110000000000) (364748944) (-1895793664) (-70-15-15-8-400)   ;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)   ;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)   ;
;48;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)    ;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)   ;(0000000000000000000000000111110000001111000000000111110000000000) (364748944) (-1895793664) (-70-15-15-8-400)   ;(0000000000000000000000000011110000001111000000000111110000000000) (1700076000) (251689984) (F007C00)   ;(0000000000000000000000000011111000001111000000000111110000000000) (364748944) (-1895793664) (-70-15-15-8-400)   ;(0000000000000000000000000011111100001111000000001111100000000000) (1700174000) (251721728) (F00F800)   ;(0000000000000000000000000001111111111111000000111111100000000000) (1258323056) (2130966528) (7F03F800)   ;(0000000000000000000000000001111111111111000011111111000000000000) (1261319056) (2131750912) (7F0FF000)   ;
;56;(0000000000000000000000000000111111111111000011111111000000000000) (-74010000) (-15732736) (-150-1000)    ;(0000000000000000000000000000011111111111000011111110000000000000) (1261309056) (2131746816) (7F0FE000)   ;(0000000000000000000000000000000111111111000011111000000000000000) (1261249056) (2131722240) (7F0F8000)   ;(0000000000000000000000000000000001111111000011110000000000000000) (1261149056) (2131689472) (7F0F0000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;64;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000001110000000000000000) (1600000) (458752) (70000)   ;(0000000000000000000000000000001111111000000001111100000000000000) (-776040000) (-133709824) (-7-15-8-4000)   ;(0000000000000000000000000000011111111100000001111110000000000000) (959309056) (2080890880) (7C07E000)   ;(0000000000000000000000000000111111111110000001111111000000000000) (-176010000) (-33034240) (-1-15-8-1000)   ;
;72;(0000000000000000000000000001111111111111000001111111100000000000) (1259323056) (2131228672) (7F07F800)    ;(0000000000000000000000000011111111111111000000011111100000000000) (-77404000) (-16648192) (-15-140-800)   ;(0000000000000000000000000011111100011111100000000111100000000000) (-554893296) (528513024) (1F807800)   ;(0000000000000000000000000011111000001111100000000111110000000000) (404748944) (-1887405056) (-70-7-15-8-400)   ;(0000000000000000000000000011110000000111100000000011110000000000) (740036000) (125844480) (7803C00)   ;(0000000000000000000000000111110000000111100000000011110000000000) (-595291056) (-2021639168) (-7-8-7-15-12-400)   ;(0000000000000000000000000111110000000111100000000011110000000000) (-595291056) (-2021639168) (-7-8-7-15-12-400)   ;(0000000000000000000000000111110000000111110000000011110000000000) (-575291056) (-2017444864) (-7-8-3-15-12-400)   ;
;80;(0000000000000000000000000111110000000111110000000011110000000000) (-575291056) (-2017444864) (-7-8-3-15-12-400)    ;(0000000000000000000000000111110000000011110000000011110000000000) (-975291056) (-2084553728) (-7-12-3-15-12-400)   ;(0000000000000000000000000111110000000011110000000011110000000000) (-975291056) (-2084553728) (-7-12-3-15-12-400)   ;(0000000000000000000000000011110000000011111000000011110000000000) (370036000) (65027072) (3E03C00)   ;(0000000000000000000000000011111000000011111000000111110000000000) (-965251056) (-2082440192) (-7-12-1-15-8-400)   ;(0000000000000000000000000011111100000001111100001111110000000000) (174176000) (32570368) (1F0FC00)   ;(0000000000000000000000000001111111000001111111111111100000000000) (-1969709648) (1107294208) (41FFF800)   ;(0000000000000000000000000001111111000001111111111111100000000000) (-1969709648) (1107294208) (41FFF800)   ;
;88;(0000000000000000000000000000111111000000111111111111000000000000) (889924592) (-1056968704) (-3-1500-1000)    ;(0000000000000000000000000000011111000000011111111110000000000000) (-2109723648) (1082122240) (407FE000)   ;(0000000000000000000000000000000111000000001111111100000000000000) (-2129743648) (1077919744) (403FC000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;96;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;
;104;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000111111111111111111111111111111100000000000000000) (-400000) (-131072) (-20000)   ;(0000000000000000111111111111111111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000000111111111111111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;(0000000000000000111111111111111111111111111111111111000000000000) (-10000) (-4096) (-1000)   ;(0000000000000000111111111111111111111111111111111111100000000000) (-4000) (-2048) (-800)   ;(0000000000000000000000000011110000000000000000011111100000000000) (374000) (129024) (1F800)   ;
;112;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)    ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;
;120;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)    ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000000000000000000000000000111100000000000) (74000) (30720) (7800)   ;(0000000000000000000000000000000000000000000000001111100000000000) (174000) (63488) (F800)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;128;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111111111111111111000000000000000000) (-1000000) (-262144) (-40000)   ;(0000000000000000000000000011111111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000000000000000011111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;(0000000000000000000000000011111111111111111111111111000000000000) (-10000) (-4096) (-1000)   ;(0000000000000000000000000011111111111111111111111111100000000000) (-4000) (-2048) (-800)   ;
;136;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000000000000000000000000000000000000001111110000000000) (176000) (64512) (FC00)   ;(0000000000000000000000000000000000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000000000000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000000000000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000000000000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000000000000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000000000000000000000000000011110000000000) (36000) (15360) (3C00)   ;
;144;(0000000000000000000000000000000000000000000000000011110000000000) (36000) (15360) (3C00)    ;(0000000000000000000000000000000000000000000000000111100000000000) (74000) (30720) (7800)   ;(0000000000000000000000000000000000000000000000001111100000000000) (174000) (63488) (F800)   ;(0000000000000000000000000000000000000000000000001111000000000000) (170000) (61440) (F000)   ;(0000000000000000000000000000000000000000000000111110000000000000) (760000) (253952) (3E000)   ;(0000000000000000000000000000000000000000000001111100000000000000) (1740000) (507904) (7C000)   ;(0000000000000000000000000000000000000000001111111000000000000000) (17700000) (4161536) (3F8000)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;
;152;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;160;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;
;168;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000000000111111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000000000000000000000001111110000000000000000000000000000) (-2000000000) (-268435456) (-10000000)   ;(0000000000000000000000000000011111000000000000000000000000000000) (-2147483648) (1073741824) (40000000)   ;(0000000000000000000000000000111110000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;
;176;(0000000000000000000000000001111100000000000000000000000000000000) (0) (-2147483648) (-80000000)    ;(0000000000000000000000000001111100000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)   ;
;184;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;192;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000111111111111000000000000000000) (-812934592) (1073479680) (3FFC0000)   ;(0000000000000000000000000000000011111111111111110000000000000000) (-200000) (-65536) (-10000)   ;(0000000000000000000000000000001111111111111111111000000000000000) (-100000) (-32768) (-8000)   ;(0000000000000000000000000000011111111111111111111100000000000000) (1335289056) (2147467264) (7FFFC000)   ;(0000000000000000000000000000111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;
;200;(0000000000000000000000000001111111101111000011111111000000000000) (-738680944) (1863315456) (6F0FF000)    ;(0000000000000000000000000001111110001111000000111111100000000000) (1700774000) (251918336) (F03F800)   ;(0000000000000000000000000011111100001111000000001111100000000000) (1700174000) (251721728) (F00F800)   ;(0000000000000000000000000011111000001111000000001111110000000000) (364848944) (-1895760896) (-70-15-150-400)   ;(0000000000000000000000000011110000001111000000000111110000000000) (1700076000) (251689984) (F007C00)   ;(0000000000000000000000000111110000001111000000000111110000000000) (364748944) (-1895793664) (-70-15-15-8-400)   ;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)   ;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)   ;
;208;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)    ;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)   ;(0000000000000000000000000111110000001111000000000111110000000000) (364748944) (-1895793664) (-70-15-15-8-400)   ;(0000000000000000000000000011110000001111000000000111110000000000) (1700076000) (251689984) (F007C00)   ;(0000000000000000000000000011111000001111000000000111110000000000) (364748944) (-1895793664) (-70-15-15-8-400)   ;(0000000000000000000000000011111100001111000000001111100000000000) (1700174000) (251721728) (F00F800)   ;(0000000000000000000000000001111111111111000000111111100000000000) (1258323056) (2130966528) (7F03F800)   ;(0000000000000000000000000001111111111111000011111111000000000000) (1261319056) (2131750912) (7F0FF000)   ;
;216;(0000000000000000000000000000111111111111000011111111000000000000) (-74010000) (-15732736) (-150-1000)    ;(0000000000000000000000000000011111111111000011111110000000000000) (1261309056) (2131746816) (7F0FE000)   ;(0000000000000000000000000000000111111111000011111000000000000000) (1261249056) (2131722240) (7F0F8000)   ;(0000000000000000000000000000000001111111000011110000000000000000) (1261149056) (2131689472) (7F0F0000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;224;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;232;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;240;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;248;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ALTSYNCRAM                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000111110000000000000000000) (76000000) (16252928) (F80000)   ;(0000000000000000000011110000000000000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(0000000000000000011111111110000000000000111111111000000000000000) (77700000) (16744448) (FF8000)   ;(0000000000000001111111111111000000000000111111111100000000000000) (-1257589056) (-2130722816) (-7-1500-4000)   ;(0000000000000011111111111111100000000000111111111110000000000000) (-1257569056) (-2130714624) (-7-1500-2000)   ;(0000000000000111111111111111110000000000111111111111000000000000) (-1257559056) (-2130710528) (-7-1500-1000)   ;
;8;(0000000000000111111111111111111000000000000001111111100000000000) (1774000) (522240) (7F800)    ;(0000000000001111111000001111111000000000000000011111100000000000) (374000) (129024) (1F800)   ;(0000000000011111100000000011111100000000000000001111110000000000) (176000) (64512) (FC00)   ;(0000000000011111100000000011111100000000000000001111110000000000) (176000) (64512) (FC00)   ;(0000000000011111000000000001111110000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000011111000000000001111110000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000011111000000000000111111000000000000000111110000000000) (-2147407648) (1073773568) (40007C00)   ;(0000000000111111000000000000111111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;
;16;(0000000000011111000000000000011111100000000000000111110000000000) (517265296) (-536839168) (-1-15-15-15-8-400)    ;(0000000000011111000000000000011111100000000000000111110000000000) (517265296) (-536839168) (-1-15-15-15-8-400)   ;(0000000000011111000000000000001111110000000000000111110000000000) (-442374944) (1879079936) (70007C00)   ;(0000000000011111100000000000001111110000000000000111110000000000) (-1777702000) (-268403712) (-15-15-15-8-400)   ;(0000000000011111110000000000000111111000000000001111110000000000) (-777602000) (-134153216) (-7-15-150-400)   ;(0000000000001111111000000000000111111100000000011111100000000000) (-377404000) (-66979840) (-3-15-140-800)   ;(0000000000001111111111100000000011111110000000111111100000000000) (1158323056) (2114189312) (7E03F800)   ;(0000000000000111111111100000000011111111111111111111000000000000) (-10000) (-4096) (-1000)   ;
;24;(0000000000000011111111100000000001111111111111111111000000000000) (-10000) (-4096) (-1000)    ;(0000000000000001111111100000000000111111111111111110000000000000) (-812174592) (1073733632) (3FFFE000)   ;(0000000000000000011111100000000000011111111111111100000000000000) (-517227296) (536854528) (1FFFC000)   ;(0000000000000000000011100000000000000111111111110000000000000000) (-557749056) (-2013331456) (-7-80-10000)   ;(0000000000000000000000000000000000000001111111000000000000000000) (177000000) (33292288) (1FC0000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;32;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000111111000000000000000000000) (770000000) (132120576) (7E00000)   ;(0000000000000000000000000000000001111111111111000000000000000000) (1334549056) (2147221504) (7FFC0000)   ;(0000000000000000000000000000000111111111111111110000000000000000) (1335149056) (2147418112) (7FFF0000)   ;(0000000000000000000000000000001111111111111111111000000000000000) (-100000) (-32768) (-8000)   ;(0000000000000000000000000000011111111111111111111100000000000000) (1335289056) (2147467264) (7FFFC000)   ;(0000000000000000000000000000111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;
;40;(0000000000000000000000000001111111100000000011111111000000000000) (1856286352) (1611657216) (600FF000)    ;(0000000000000000000000000001111110000000000000111111100000000000) (774000) (260096) (3F800)   ;(0000000000000000000000000011111100000000000000011111100000000000) (374000) (129024) (1F800)   ;(0000000000000000000000000011111000000000000000001111110000000000) (-1335151056) (-2147419136) (-7-15-15-150-400)   ;(0000000000000000000000000011111000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000000000000000000111110000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)   ;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)   ;
;48;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)    ;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)   ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000011111000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000000000000000000011111100000000000000001111100000000000) (174000) (63488) (F800)   ;(0000000000000000000000000001111110000000000000011111100000000000) (374000) (129024) (1F800)   ;(0000000000000000000000000001111111000000000000111111000000000000) (-2146713648) (1073999872) (4003F000)   ;(0000000000000000000000000000111111111000000111111111000000000000) (-770010000) (-132124672) (-7-140-1000)   ;
;56;(0000000000000000000000000000011111111111111111111110000000000000) (1335309056) (2147475456) (7FFFE000)    ;(0000000000000000000000000000001111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000000000000000000000111111111111111111000000000000000) (1335249056) (2147450880) (7FFF8000)   ;(0000000000000000000000000000000011111111111111100000000000000000) (-400000) (-131072) (-20000)   ;(0000000000000000000000000000000000011111111110000000000000000000) (-518967296) (536346624) (1FF80000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;64;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;72;(0000000000000000000000000000011111110000000011111110000000000000) (-438690944) (1880088576) (700FE000)    ;(0000000000000000000000000000111110000000000000111111000000000000) (-1334559056) (-2147225600) (-7-15-15-12-1000)   ;(0000000000000000000000000001111100000000000000001111100000000000) (-1335153056) (-2147420160) (-7-15-15-150-800)   ;(0000000000000000000000000011111000000000000000001111100000000000) (-1335153056) (-2147420160) (-7-15-15-150-800)   ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)   ;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)   ;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)   ;
;80;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)    ;(0000000000000000000000000111110000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000000000000000000111110000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000000000000000000111111000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000011111100000000000000001111100000000000) (174000) (63488) (F800)   ;(0000000000000000000000000011111110000000000000111111100000000000) (-1334553056) (-2147223552) (-7-15-15-120-800)   ;(0000000000000000000000000001111111111000000111111111000000000000) (565319056) (2015358976) (781FF000)   ;(0000000000000000000000000000111111111111111111111111000000000000) (-10000) (-4096) (-1000)   ;
;88;(0000000000000000000000000000111111111111111111111110000000000000) (-20000) (-8192) (-2000)    ;(0000000000000000000000000000001111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000000000000000000000111111111111111110000000000000000) (1335149056) (2147418112) (7FFF0000)   ;(0000000000000000000000000000000000111111111111000000000000000000) (-812934592) (1073479680) (3FFC0000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;96;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000111111111111000000000000000000) (-812934592) (1073479680) (3FFC0000)   ;(0000000000000000000000000000000011111111111111110000000000000000) (-200000) (-65536) (-10000)   ;(0000000000000000000000000000001111111111111111111000000000000000) (-100000) (-32768) (-8000)   ;(0000000000000000000000000000011111111111111111111100000000000000) (1335289056) (2147467264) (7FFFC000)   ;(0000000000000000000000000000111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;
;104;(0000000000000000000000000001111111101111000011111111000000000000) (-738680944) (1863315456) (6F0FF000)    ;(0000000000000000000000000001111110001111000000111111100000000000) (1700774000) (251918336) (F03F800)   ;(0000000000000000000000000011111100001111000000001111100000000000) (1700174000) (251721728) (F00F800)   ;(0000000000000000000000000011111000001111000000001111110000000000) (364848944) (-1895760896) (-70-15-150-400)   ;(0000000000000000000000000011110000001111000000000111110000000000) (1700076000) (251689984) (F007C00)   ;(0000000000000000000000000111110000001111000000000111110000000000) (364748944) (-1895793664) (-70-15-15-8-400)   ;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)   ;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)   ;
;112;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)    ;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)   ;(0000000000000000000000000111110000001111000000000111110000000000) (364748944) (-1895793664) (-70-15-15-8-400)   ;(0000000000000000000000000011110000001111000000000111110000000000) (1700076000) (251689984) (F007C00)   ;(0000000000000000000000000011111000001111000000000111110000000000) (364748944) (-1895793664) (-70-15-15-8-400)   ;(0000000000000000000000000011111100001111000000001111100000000000) (1700174000) (251721728) (F00F800)   ;(0000000000000000000000000001111111111111000000111111100000000000) (1258323056) (2130966528) (7F03F800)   ;(0000000000000000000000000001111111111111000011111111000000000000) (1261319056) (2131750912) (7F0FF000)   ;
;120;(0000000000000000000000000000111111111111000011111111000000000000) (-74010000) (-15732736) (-150-1000)    ;(0000000000000000000000000000011111111111000011111110000000000000) (1261309056) (2131746816) (7F0FE000)   ;(0000000000000000000000000000000111111111000011111000000000000000) (1261249056) (2131722240) (7F0F8000)   ;(0000000000000000000000000000000001111111000011110000000000000000) (1261149056) (2131689472) (7F0F0000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;128;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;136;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;144;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;152;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;160;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;168;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;176;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;184;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;192;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;200;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;208;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;216;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;224;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;232;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;240;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;248;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ALTSYNCRAM                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000111111111110000000000000000000000000) (-200000000) (-33554432) (-2000000)   ;(0000000000000000000000111111111111111111111100000000000000000000) (-4000000) (-1048576) (-100000)   ;(0000000000000000000111111111111111111111111111000000000000000000) (1334549056) (2147221504) (7FFC0000)   ;(0000000000000000011111111111111111111111111111110000000000000000) (1335149056) (2147418112) (7FFF0000)   ;(0000000000000000111111111111111111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000011111111111111111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;
;8;(0000000000000111111111111110000000000001111111111111000000000000) (177770000) (33550336) (1FFF000)    ;(0000000000000111111110000000000000000000000111111111000000000000) (7770000) (2093056) (1FF000)   ;(0000000000001111111000000000000000000000000000111111100000000000) (-1334553056) (-2147223552) (-7-15-15-120-800)   ;(0000000000011111100000000000000000000000000000011111100000000000) (374000) (129024) (1F800)   ;(0000000000011111000000000000000000000000000000001111110000000000) (-1335151056) (-2147419136) (-7-15-15-150-400)   ;(0000000000011111000000000000000000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000011110000000000000000000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000011110000000000000000000000000000000000111110000000000) (76000) (31744) (7C00)   ;
;16;(0000000000011110000000000000000011111000000000000111110000000000) (-777702000) (-134185984) (-7-15-15-8-400)    ;(0000000000011110000000000000000011111000000000000111110000000000) (-777702000) (-134185984) (-7-15-15-8-400)   ;(0000000000011111000000000000000011111000000000000111110000000000) (557625056) (2013297664) (78007C00)   ;(0000000000011111000000000000000011111000000000000111110000000000) (557625056) (2013297664) (78007C00)   ;(0000000000011111100000000000000011111000000000001111100000000000) (-777604000) (-134154240) (-7-15-150-800)   ;(0000000000001111110000000000000011111000000000011111100000000000) (-777404000) (-134088704) (-7-15-140-800)   ;(0000000000001111111110000000000011111000000000111111000000000000) (558319056) (2013523968) (7803F000)   ;(0000000000000111111111111100000011111111111111111110000000000000) (1335309056) (2147475456) (7FFFE000)   ;
;24;(0000000000000011111111111100000011111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000001111111111100000011111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000011111111100000011111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000111111100000011111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000011111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;32;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;
;40;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000000000111111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000000000000000000000001111110000000000000000000000000000) (-2000000000) (-268435456) (-10000000)   ;(0000000000000000000000000000011111000000000000000000000000000000) (-2147483648) (1073741824) (40000000)   ;(0000000000000000000000000000111110000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;
;48;(0000000000000000000000000001111100000000000000000000000000000000) (0) (-2147483648) (-80000000)    ;(0000000000000000000000000001111100000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)   ;
;56;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;64;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000111111100000000000000) (7740000) (2080768) (1FC000)   ;(0000000000000000000000000000000011000000011111111110000000000000) (849914592) (-1065361408) (-3-15-80-2000)   ;(0000000000000000000000000000001111000000111111111111000000000000) (889924592) (-1056968704) (-3-1500-1000)   ;(0000000000000000000000000000011111000000111111111111100000000000) (-2069709648) (1090516992) (40FFF800)   ;(0000000000000000000000000000111111000001111111111111100000000000) (989930592) (-1040189440) (-3-14000-800)   ;
;72;(0000000000000000000000000001111111000001111100011111110000000000) (-1973107648) (1106377728) (41F1FC00)    ;(0000000000000000000000000011111111000011111000000111110000000000) (1182232592) (-1008698368) (-3-12-1-15-8-400)   ;(0000000000000000000000000011111100000011110000000111110000000000) (360076000) (62946304) (3C07C00)   ;(0000000000000000000000000011111000000011110000000011110000000000) (-975291056) (-2084553728) (-7-12-3-15-12-400)   ;(0000000000000000000000000011110000000011110000000011110000000000) (360036000) (62929920) (3C03C00)   ;(0000000000000000000000000111110000000111100000000011110000000000) (-595291056) (-2021639168) (-7-8-7-15-12-400)   ;(0000000000000000000000000111110000000111100000000011110000000000) (-595291056) (-2021639168) (-7-8-7-15-12-400)   ;(0000000000000000000000000111110000000111100000000111110000000000) (-595251056) (-2021622784) (-7-8-7-15-8-400)   ;
;80;(0000000000000000000000000111110000000111100000000111110000000000) (-595251056) (-2021622784) (-7-8-7-15-8-400)    ;(0000000000000000000000000111110000000111100000000111100000000000) (-595253056) (-2021623808) (-7-8-7-15-8-800)   ;(0000000000000000000000000111110000001111000000001111100000000000) (364846944) (-1895761920) (-70-15-150-800)   ;(0000000000000000000000000011110000001111000000011111000000000000) (1700370000) (251785216) (F01F000)   ;(0000000000000000000000000011111000001111000000111110000000000000) (365430944) (-1895571456) (-70-15-12-2000)   ;(0000000000000000000000000011111110011111000001111110000000000000) (-1928536352) (-1626873856) (-60-15-8-2000)   ;(0000000000000000000000000001111111111111111111111111100000000000) (1335323056) (2147481600) (7FFFF800)   ;(0000000000000000000000000001111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;88;(0000000000000000000000000000111111111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000000000000000000001111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000000000011111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000000000000000000000000000000110000000000) (6000) (3072) (C00)   ;(0000000000000000000000000000000000000000000000000000010000000000) (2000) (1024) (400)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;96;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000010000000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111100000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111111100000000000000000000001111100) (517189692) (-536870788) (-1-15-15-15-15-15-8-4)   ;(0000000000000000000000000011111111111100000000000000000000111110) (-377777702) (-67108802) (-3-15-15-15-15-12-2)   ;(0000000000000000000000000011111111111111000000000000000000111110) (-77777702) (-16777154) (-15-15-15-15-12-2)   ;
;104;(0000000000000000000000000000111111111111111000000000000000111110) (-7777702) (-2097090) (-1-15-15-15-12-2)    ;(0000000000000000000000000000000111111111111111000000000000111110) (1334549132) (2147221566) (7FFC003E)   ;(0000000000000000000000000000000000111111111111110000000000111110) (-812334516) (1073676350) (3FFF003E)   ;(0000000000000000000000000000000000000111111111111110000000111110) (777760076) (134209598) (7FFE03E)   ;(0000000000000000000000000000000000000001111111111111100011111100) (177774374) (33552636) (1FFF8FC)   ;(0000000000000000000000000000000000000000001111111111111111111100) (17777774) (4194300) (3FFFFC)   ;(0000000000000000000000000000000000000000000001111111111111111000) (1777770) (524280) (7FFF8)   ;(0000000000000000000000000000000000000000000000001111111111110000) (177760) (65520) (FFF0)   ;
;112;(0000000000000000000000000000000000000000000000111111111111100000) (777740) (262112) (3FFE0)    ;(0000000000000000000000000000000000000000000111111111111100000000) (7777400) (2096896) (1FFF00)   ;(0000000000000000000000000000000000000000111111111111100000000000) (77774000) (16775168) (FFF800)   ;(0000000000000000000000000000000000000111111111111110000000000000) (777760000) (134209536) (7FFE000)   ;(0000000000000000000000000000000000111111111111110000000000000000) (-812334592) (1073676288) (3FFF0000)   ;(0000000000000000000000000000000111111111111110000000000000000000) (1333549056) (2146959360) (7FF80000)   ;(0000000000000000000000000000011111111111111000000000000000000000) (1327549056) (2145386496) (7FE00000)   ;(0000000000000000000000000011111111111111000000000000000000000000) (-100000000) (-16777216) (-1000000)   ;
;120;(0000000000000000000000000011111111111100000000000000000000000000) (-400000000) (-67108864) (-4000000)    ;(0000000000000000000000000011111111100000000000000000000000000000) (294967296) (-536870912) (-20000000)   ;(0000000000000000000000000011111100000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000010000000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;128;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;136;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;144;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;152;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;160;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;168;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;176;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;184;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;192;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;200;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;208;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;216;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;224;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;232;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;240;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;248;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ALTSYNCRAM                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;8;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;
;16;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)    ;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;
;24;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)    ;(0000000000011111000000000000011111000000000000000111110000000000) (812232592) (-1073710080) (-3-15-15-15-8-400)   ;(0000000000011111000000000000000000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000011111000000000000000000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000000000000000000000000000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;32;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;
;40;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000000000111111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000000000000000000000001111110000000000000000000000000000) (-2000000000) (-268435456) (-10000000)   ;(0000000000000000000000000000011111000000000000000000000000000000) (-2147483648) (1073741824) (40000000)   ;(0000000000000000000000000000111110000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;
;48;(0000000000000000000000000001111100000000000000000000000000000000) (0) (-2147483648) (-80000000)    ;(0000000000000000000000000001111100000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)   ;
;56;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;64;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000111111000000000000000000000) (770000000) (132120576) (7E00000)   ;(0000000000000000000000000000000001111111111111000000000000000000) (1334549056) (2147221504) (7FFC0000)   ;(0000000000000000000000000000000111111111111111110000000000000000) (1335149056) (2147418112) (7FFF0000)   ;(0000000000000000000000000000001111111111111111111000000000000000) (-100000) (-32768) (-8000)   ;(0000000000000000000000000000011111111111111111111100000000000000) (1335289056) (2147467264) (7FFFC000)   ;(0000000000000000000000000000111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;
;72;(0000000000000000000000000001111111100000000011111111000000000000) (1856286352) (1611657216) (600FF000)    ;(0000000000000000000000000001111110000000000000111111100000000000) (774000) (260096) (3F800)   ;(0000000000000000000000000011111100000000000000011111100000000000) (374000) (129024) (1F800)   ;(0000000000000000000000000011111000000000000000001111110000000000) (-1335151056) (-2147419136) (-7-15-15-150-400)   ;(0000000000000000000000000011111000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000000000000000000111110000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)   ;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)   ;
;80;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)    ;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)   ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000011111000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000000000000000000011111100000000000000001111100000000000) (174000) (63488) (F800)   ;(0000000000000000000000000001111110000000000000011111100000000000) (374000) (129024) (1F800)   ;(0000000000000000000000000001111111000000000000111111000000000000) (-2146713648) (1073999872) (4003F000)   ;(0000000000000000000000000000111111111000000111111111000000000000) (-770010000) (-132124672) (-7-140-1000)   ;
;88;(0000000000000000000000000000011111111111111111111110000000000000) (1335309056) (2147475456) (7FFFE000)    ;(0000000000000000000000000000001111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000000000000000000000111111111111111111000000000000000) (1335249056) (2147450880) (7FFF8000)   ;(0000000000000000000000000000000011111111111111100000000000000000) (-400000) (-131072) (-20000)   ;(0000000000000000000000000000000000011111111110000000000000000000) (-518967296) (536346624) (1FF80000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;96;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000001110000000000000000) (1600000) (458752) (70000)   ;(0000000000000000000000000000001111111000000001111100000000000000) (-776040000) (-133709824) (-7-15-8-4000)   ;(0000000000000000000000000000011111111100000001111110000000000000) (959309056) (2080890880) (7C07E000)   ;(0000000000000000000000000000111111111110000001111111000000000000) (-176010000) (-33034240) (-1-15-8-1000)   ;
;104;(0000000000000000000000000001111111111111000001111111100000000000) (1259323056) (2131228672) (7F07F800)    ;(0000000000000000000000000011111111111111000000011111100000000000) (-77404000) (-16648192) (-15-140-800)   ;(0000000000000000000000000011111100011111100000000111100000000000) (-554893296) (528513024) (1F807800)   ;(0000000000000000000000000011111000001111100000000111110000000000) (404748944) (-1887405056) (-70-7-15-8-400)   ;(0000000000000000000000000011110000000111100000000011110000000000) (740036000) (125844480) (7803C00)   ;(0000000000000000000000000111110000000111100000000011110000000000) (-595291056) (-2021639168) (-7-8-7-15-12-400)   ;(0000000000000000000000000111110000000111100000000011110000000000) (-595291056) (-2021639168) (-7-8-7-15-12-400)   ;(0000000000000000000000000111110000000111110000000011110000000000) (-575291056) (-2017444864) (-7-8-3-15-12-400)   ;
;112;(0000000000000000000000000111110000000111110000000011110000000000) (-575291056) (-2017444864) (-7-8-3-15-12-400)    ;(0000000000000000000000000111110000000011110000000011110000000000) (-975291056) (-2084553728) (-7-12-3-15-12-400)   ;(0000000000000000000000000111110000000011110000000011110000000000) (-975291056) (-2084553728) (-7-12-3-15-12-400)   ;(0000000000000000000000000011110000000011111000000011110000000000) (370036000) (65027072) (3E03C00)   ;(0000000000000000000000000011111000000011111000000111110000000000) (-965251056) (-2082440192) (-7-12-1-15-8-400)   ;(0000000000000000000000000011111100000001111100001111110000000000) (174176000) (32570368) (1F0FC00)   ;(0000000000000000000000000001111111000001111111111111100000000000) (-1969709648) (1107294208) (41FFF800)   ;(0000000000000000000000000001111111000001111111111111100000000000) (-1969709648) (1107294208) (41FFF800)   ;
;120;(0000000000000000000000000000111111000000111111111111000000000000) (889924592) (-1056968704) (-3-1500-1000)    ;(0000000000000000000000000000011111000000011111111110000000000000) (-2109723648) (1082122240) (407FE000)   ;(0000000000000000000000000000000111000000001111111100000000000000) (-2129743648) (1077919744) (403FC000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;128;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;136;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;144;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;152;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;160;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000111111000000000000000000000) (770000000) (132120576) (7E00000)   ;(0000000000000000000000000000000001111111111111000000000000000000) (1334549056) (2147221504) (7FFC0000)   ;(0000000000000000000000000000000111111111111111110000000000000000) (1335149056) (2147418112) (7FFF0000)   ;(0000000000000000000000000000001111111111111111111000000000000000) (-100000) (-32768) (-8000)   ;(0000000000000000000000000000011111111111111111111100000000000000) (1335289056) (2147467264) (7FFFC000)   ;(0000000000000000000000000000111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;
;168;(0000000000000000000000000001111111100000000011111111000000000000) (1856286352) (1611657216) (600FF000)    ;(0000000000000000000000000001111110000000000000111111100000000000) (774000) (260096) (3F800)   ;(0000000000000000000000000011111100000000000000011111100000000000) (374000) (129024) (1F800)   ;(0000000000000000000000000011111000000000000000001111110000000000) (-1335151056) (-2147419136) (-7-15-15-150-400)   ;(0000000000000000000000000011111000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000000000000000000111110000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)   ;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)   ;
;176;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)    ;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)   ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000011111000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000000000000000000011111100000000000000001111100000000000) (174000) (63488) (F800)   ;(0000000000000000000000000001111110000000000000011111100000000000) (374000) (129024) (1F800)   ;(0000000000000000000000000001111111000000000000111111000000000000) (-2146713648) (1073999872) (4003F000)   ;(0000000000000000000000000000111111111000000111111111000000000000) (-770010000) (-132124672) (-7-140-1000)   ;
;184;(0000000000000000000000000000011111111111111111111110000000000000) (1335309056) (2147475456) (7FFFE000)    ;(0000000000000000000000000000001111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000000000000000000000111111111111111111000000000000000) (1335249056) (2147450880) (7FFF8000)   ;(0000000000000000000000000000000011111111111111100000000000000000) (-400000) (-131072) (-20000)   ;(0000000000000000000000000000000000011111111110000000000000000000) (-518967296) (536346624) (1FF80000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;192;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;
;200;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000000000000000000001111110000000000000000000000000000) (-2000000000) (-268435456) (-10000000)   ;(0000000000000000000000000000011111000000000000000000000000000000) (-2147483648) (1073741824) (40000000)   ;(0000000000000000000000000000111100000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000001111000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;
;208;(0000000000000000000000000111100000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000111100000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000111100000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000111110000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000111110000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111110000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;
;216;(0000000000000000000000000001111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000000000000000000001111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000011111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;224;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;232;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;240;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;248;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ALTSYNCRAM                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;8;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000011111000000000000000000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000011111000000000000000000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000011111000000000000000000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000011111000000000000000000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000011111000000000000000000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000011111000000000000000000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000011111000000000000000000000000000000001111100000000000) (-1335153056) (-2147420160) (-7-15-15-150-800)   ;
;16;(0000000000011111100000000000000000000000000000001111100000000000) (174000) (63488) (F800)    ;(0000000000001111100000000000000000000000000000001111100000000000) (-1335153056) (-2147420160) (-7-15-15-150-800)   ;(0000000000001111110000000000000000000000000000011111100000000000) (374000) (129024) (1F800)   ;(0000000000001111111000000000000000000000000000111111000000000000) (-1334559056) (-2147225600) (-7-15-15-12-1000)   ;(0000000000000111111100000000000000000000000001111111000000000000) (-1333559056) (-2146963456) (-7-15-15-8-1000)   ;(0000000000000111111111000000000000000000000111111110000000000000) (-1327569056) (-2145394688) (-7-15-140-2000)   ;(0000000000000011111111111000000000000000111111111100000000000000) (-1257589056) (-2130722816) (-7-1500-4000)   ;(0000000000000001111111111111111111111111111111111100000000000000) (1335289056) (2147467264) (7FFFC000)   ;
;24;(0000000000000000111111111111111111111111111111111000000000000000) (-100000) (-32768) (-8000)    ;(0000000000000000011111111111111111111111111111110000000000000000) (1335149056) (2147418112) (7FFF0000)   ;(0000000000000000001111111111111111111111111111000000000000000000) (-1000000) (-262144) (-40000)   ;(0000000000000000000001111111111111111111111100000000000000000000) (1331549056) (2146435072) (7FF00000)   ;(0000000000000000000000001111111111111111100000000000000000000000) (-40000000) (-8388608) (-800000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;32;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;40;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;48;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;56;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;64;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;72;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;80;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;88;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;96;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000111111100000000000000) (7740000) (2080768) (1FC000)   ;(0000000000000000000000000000000011000000011111111110000000000000) (849914592) (-1065361408) (-3-15-80-2000)   ;(0000000000000000000000000000001111000000111111111111000000000000) (889924592) (-1056968704) (-3-1500-1000)   ;(0000000000000000000000000000011111000000111111111111100000000000) (-2069709648) (1090516992) (40FFF800)   ;(0000000000000000000000000000111111000001111111111111100000000000) (989930592) (-1040189440) (-3-14000-800)   ;
;104;(0000000000000000000000000001111111000001111100011111110000000000) (-1973107648) (1106377728) (41F1FC00)    ;(0000000000000000000000000011111111000011111000000111110000000000) (1182232592) (-1008698368) (-3-12-1-15-8-400)   ;(0000000000000000000000000011111100000011110000000111110000000000) (360076000) (62946304) (3C07C00)   ;(0000000000000000000000000011111000000011110000000011110000000000) (-975291056) (-2084553728) (-7-12-3-15-12-400)   ;(0000000000000000000000000011110000000011110000000011110000000000) (360036000) (62929920) (3C03C00)   ;(0000000000000000000000000111110000000111100000000011110000000000) (-595291056) (-2021639168) (-7-8-7-15-12-400)   ;(0000000000000000000000000111110000000111100000000011110000000000) (-595291056) (-2021639168) (-7-8-7-15-12-400)   ;(0000000000000000000000000111110000000111100000000111110000000000) (-595251056) (-2021622784) (-7-8-7-15-8-400)   ;
;112;(0000000000000000000000000111110000000111100000000111110000000000) (-595251056) (-2021622784) (-7-8-7-15-8-400)    ;(0000000000000000000000000111110000000111100000000111100000000000) (-595253056) (-2021623808) (-7-8-7-15-8-800)   ;(0000000000000000000000000111110000001111000000001111100000000000) (364846944) (-1895761920) (-70-15-150-800)   ;(0000000000000000000000000011110000001111000000011111000000000000) (1700370000) (251785216) (F01F000)   ;(0000000000000000000000000011111000001111000000111110000000000000) (365430944) (-1895571456) (-70-15-12-2000)   ;(0000000000000000000000000011111110011111000001111110000000000000) (-1928536352) (-1626873856) (-60-15-8-2000)   ;(0000000000000000000000000001111111111111111111111111100000000000) (1335323056) (2147481600) (7FFFF800)   ;(0000000000000000000000000001111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;120;(0000000000000000000000000000111111111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000000000000000000001111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000000000011111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000000000000000000000000000000110000000000) (6000) (3072) (C00)   ;(0000000000000000000000000000000000000000000000000000010000000000) (2000) (1024) (400)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;128;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;
;136;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000111111111111111111111111111111100000000000000000) (-400000) (-131072) (-20000)   ;(0000000000000000111111111111111111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000000111111111111111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;(0000000000000000111111111111111111111111111111111111000000000000) (-10000) (-4096) (-1000)   ;(0000000000000000111111111111111111111111111111111111100000000000) (-4000) (-2048) (-800)   ;(0000000000000000000000000011110000000000000000011111100000000000) (374000) (129024) (1F800)   ;
;144;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)    ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;
;152;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)    ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000000000000000000000000000111100000000000) (74000) (30720) (7800)   ;(0000000000000000000000000000000000000000000000001111100000000000) (174000) (63488) (F800)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;160;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;168;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;176;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;184;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;192;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000111111000000000000000000000) (770000000) (132120576) (7E00000)   ;(0000000000000000000000000000000001111111111111000000000000000000) (1334549056) (2147221504) (7FFC0000)   ;(0000000000000000000000000000000111111111111111110000000000000000) (1335149056) (2147418112) (7FFF0000)   ;(0000000000000000000000000000001111111111111111111000000000000000) (-100000) (-32768) (-8000)   ;(0000000000000000000000000000011111111111111111111100000000000000) (1335289056) (2147467264) (7FFFC000)   ;(0000000000000000000000000000111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;
;200;(0000000000000000000000000001111111100000000011111111000000000000) (1856286352) (1611657216) (600FF000)    ;(0000000000000000000000000001111110000000000000111111100000000000) (774000) (260096) (3F800)   ;(0000000000000000000000000011111100000000000000011111100000000000) (374000) (129024) (1F800)   ;(0000000000000000000000000011111000000000000000001111110000000000) (-1335151056) (-2147419136) (-7-15-15-150-400)   ;(0000000000000000000000000011111000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000000000000000000111110000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)   ;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)   ;
;208;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)    ;(0000000000000000000000000111110000000000000000000011110000000000) (-1335291056) (-2147468288) (-7-15-15-15-12-400)   ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000011111000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000000000000000000011111100000000000000001111100000000000) (174000) (63488) (F800)   ;(0000000000000000000000000001111110000000000000011111100000000000) (374000) (129024) (1F800)   ;(0000000000000000000000000001111111000000000000111111000000000000) (-2146713648) (1073999872) (4003F000)   ;(0000000000000000000000000000111111111000000111111111000000000000) (-770010000) (-132124672) (-7-140-1000)   ;
;216;(0000000000000000000000000000011111111111111111111110000000000000) (1335309056) (2147475456) (7FFFE000)    ;(0000000000000000000000000000001111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000000000000000000000111111111111111111000000000000000) (1335249056) (2147450880) (7FFF8000)   ;(0000000000000000000000000000000011111111111111100000000000000000) (-400000) (-131072) (-20000)   ;(0000000000000000000000000000000000011111111110000000000000000000) (-518967296) (536346624) (1FF80000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;224;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;
;232;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000000000000000000001111110000000000000000000000000000) (-2000000000) (-268435456) (-10000000)   ;(0000000000000000000000000000011111000000000000000000000000000000) (-2147483648) (1073741824) (40000000)   ;(0000000000000000000000000000111100000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000001111000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;
;240;(0000000000000000000000000111100000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000111100000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000111100000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000111110000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000111110000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111110000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;
;248;(0000000000000000000000000001111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000000000000000000001111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000011111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ALTSYNCRAM                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;8;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000011111000000000000000011111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000011111000000000000000011111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000011111000000000000000011111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000011111000000000000000011111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000011111000000000000000011111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000011111000000000000000011111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000011111000000000000000011111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;
;16;(0000000000011111000000000000000011111000000000000000000000000000) (557549056) (2013265920) (78000000)    ;(0000000000011111000000000000000011111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000011111000000000000000011111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000011111000000000000000011111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000011111100000000000000111111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000001111110000000000001111110000000000000000000000000000) (-2000000000) (-268435456) (-10000000)   ;(0000000000001111111000000000011111110000000000000000000000000000) (-2000000000) (-268435456) (-10000000)   ;(0000000000000111111110000001111111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;
;24;(0000000000000111111111111111111111100000000000000000000000000000) (1852516352) (1610612736) (60000000)    ;(0000000000000011111111111111111111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000001111111111111111110000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000111111111111111100000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000001111111111110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;32;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;
;40;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000000000111111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000000000000000000000001111110000000000000000000000000000) (-2000000000) (-268435456) (-10000000)   ;(0000000000000000000000000000011111000000000000000000000000000000) (-2147483648) (1073741824) (40000000)   ;(0000000000000000000000000000111110000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;
;48;(0000000000000000000000000001111100000000000000000000000000000000) (0) (-2147483648) (-80000000)    ;(0000000000000000000000000001111100000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)   ;
;56;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;64;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000111111111111000000000000000000) (-812934592) (1073479680) (3FFC0000)   ;(0000000000000000000000000000000011111111111111110000000000000000) (-200000) (-65536) (-10000)   ;(0000000000000000000000000000001111111111111111111000000000000000) (-100000) (-32768) (-8000)   ;(0000000000000000000000000000011111111111111111111100000000000000) (1335289056) (2147467264) (7FFFC000)   ;(0000000000000000000000000000111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;
;72;(0000000000000000000000000001111111101111000011111111000000000000) (-738680944) (1863315456) (6F0FF000)    ;(0000000000000000000000000001111110001111000000111111100000000000) (1700774000) (251918336) (F03F800)   ;(0000000000000000000000000011111100001111000000001111100000000000) (1700174000) (251721728) (F00F800)   ;(0000000000000000000000000011111000001111000000001111110000000000) (364848944) (-1895760896) (-70-15-150-400)   ;(0000000000000000000000000011110000001111000000000111110000000000) (1700076000) (251689984) (F007C00)   ;(0000000000000000000000000111110000001111000000000111110000000000) (364748944) (-1895793664) (-70-15-15-8-400)   ;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)   ;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)   ;
;80;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)    ;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)   ;(0000000000000000000000000111110000001111000000000111110000000000) (364748944) (-1895793664) (-70-15-15-8-400)   ;(0000000000000000000000000011110000001111000000000111110000000000) (1700076000) (251689984) (F007C00)   ;(0000000000000000000000000011111000001111000000000111110000000000) (364748944) (-1895793664) (-70-15-15-8-400)   ;(0000000000000000000000000011111100001111000000001111100000000000) (1700174000) (251721728) (F00F800)   ;(0000000000000000000000000001111111111111000000111111100000000000) (1258323056) (2130966528) (7F03F800)   ;(0000000000000000000000000001111111111111000011111111000000000000) (1261319056) (2131750912) (7F0FF000)   ;
;88;(0000000000000000000000000000111111111111000011111111000000000000) (-74010000) (-15732736) (-150-1000)    ;(0000000000000000000000000000011111111111000011111110000000000000) (1261309056) (2131746816) (7F0FE000)   ;(0000000000000000000000000000000111111111000011111000000000000000) (1261249056) (2131722240) (7F0F8000)   ;(0000000000000000000000000000000001111111000011110000000000000000) (1261149056) (2131689472) (7F0F0000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;96;(0000000000000000000000000010000000000000000000000000000000000000) (0) (-2147483648) (-80000000)    ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111111110000000000000000000000000000) (-2000000000) (-268435456) (-10000000)   ;(0000000000000000000000000011111111111111100000000000000000000000) (-40000000) (-8388608) (-800000)   ;(0000000000000000000000000011111111111111111110000000000000000000) (-2000000) (-524288) (-80000)   ;(0000000000000000000000000011111111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000000000000000000000011111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000000000000000111111111111111110000000000) (777776000) (134216704) (7FFFC00)   ;
;104;(0000000000000000000000000000000000000000000111111111110000000000) (7776000) (2096128) (1FFC00)    ;(0000000000000000000000000000000000000000000111111111110000000000) (7776000) (2096128) (1FFC00)   ;(0000000000000000000000000000000000000011111111111111110000000000) (377776000) (67107840) (3FFFC00)   ;(0000000000000000000000000000000011111111111111111111100000000000) (-4000) (-2048) (-800)   ;(0000000000000000000000000001111111111111111111100000000000000000) (1334949056) (2147352576) (7FFE0000)   ;(0000000000000000000000000011111111111111110000000000000000000000) (-20000000) (-4194304) (-400000)   ;(0000000000000000000000000011111111111000000000000000000000000000) (-1000000000) (-134217728) (-8000000)   ;(0000000000000000000000000011111110000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;
;112;(0000000000000000000000000011111111111000000000000000000000000000) (-1000000000) (-134217728) (-8000000)    ;(0000000000000000000000000011111111111111110000000000000000000000) (-20000000) (-4194304) (-400000)   ;(0000000000000000000000000001111111111111111111100000000000000000) (1334949056) (2147352576) (7FFE0000)   ;(0000000000000000000000000000000011111111111111111111100000000000) (-4000) (-2048) (-800)   ;(0000000000000000000000000000000000000011111111111111110000000000) (377776000) (67107840) (3FFFC00)   ;(0000000000000000000000000000000000000000000111111111110000000000) (7776000) (2096128) (1FFC00)   ;(0000000000000000000000000000000000000000000111111111110000000000) (7776000) (2096128) (1FFC00)   ;(0000000000000000000000000000000000000111111111111111110000000000) (777776000) (134216704) (7FFFC00)   ;
;120;(0000000000000000000000000000000011111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000000000000000011111111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000000000000000011111111111111111110000000000000000000) (-2000000) (-524288) (-80000)   ;(0000000000000000000000000011111111111111100000000000000000000000) (-40000000) (-8388608) (-800000)   ;(0000000000000000000000000011111111110000000000000000000000000000) (-2000000000) (-268435456) (-10000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000010000000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;128;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;136;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;144;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;152;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;160;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;
;168;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000111111111111111111111111111111100000000000000000) (-400000) (-131072) (-20000)   ;(0000000000000000111111111111111111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000000111111111111111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;(0000000000000000111111111111111111111111111111111111000000000000) (-10000) (-4096) (-1000)   ;(0000000000000000111111111111111111111111111111111111100000000000) (-4000) (-2048) (-800)   ;(0000000000000000000000000011110000000000000000011111100000000000) (374000) (129024) (1F800)   ;
;176;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)    ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;
;184;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)    ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000000000000000000000000000111100000000000) (74000) (30720) (7800)   ;(0000000000000000000000000000000000000000000000001111100000000000) (174000) (63488) (F800)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;192;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;
;200;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000111111111111111111111111111111100000000000000000) (-400000) (-131072) (-20000)   ;(0000000000000000111111111111111111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000000111111111111111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;(0000000000000000111111111111111111111111111111111111000000000000) (-10000) (-4096) (-1000)   ;(0000000000000000111111111111111111111111111111111111100000000000) (-4000) (-2048) (-800)   ;(0000000000000000000000000011110000000000000000011111100000000000) (374000) (129024) (1F800)   ;
;208;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)    ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;
;216;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)    ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000000000000000000000000000111100000000000) (74000) (30720) (7800)   ;(0000000000000000000000000000000000000000000000001111100000000000) (174000) (63488) (F800)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;224;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;232;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;240;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;248;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ALTSYNCRAM                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111100000000000000000000000000000000000000000) (0) (0) (00)   ;
;8;(0000000000011111111111111110000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000011111111111111111111100000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000011111111111111111111111000000000000000000000000000) (-1000000000) (-134217728) (-8000000)   ;(0000000000000000000111111111111111111111110000000000000000000000) (1317549056) (2143289344) (7FC00000)   ;(0000000000000000000000001111111111111111111111100000000000000000) (-400000) (-131072) (-20000)   ;(0000000000000000000000000000011111111111111111111111000000000000) (1335319056) (2147479552) (7FFFF000)   ;(0000000000000000000000000000000000111111111111111111110000000000) (-812158592) (1073740800) (3FFFFC00)   ;(0000000000000000000000000000000000000001111111111111110000000000) (177776000) (33553408) (1FFFC00)   ;
;16;(0000000000000000000000000000000000000111111111111111110000000000) (777776000) (134216704) (7FFFC00)    ;(0000000000000000000000000000000011111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000000000001111111111111111111111110000000000000000000) (1333549056) (2146959360) (7FF80000)   ;(0000000000000000111111111111111111111111000000000000000000000000) (-100000000) (-16777216) (-1000000)   ;(0000000000011111111111111111111111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;(0000000000011111111111111111110000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000011111111111111000000000000000000000000000000000000000) (0) (0) (00)   ;
;24;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;32;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;
;40;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)    ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;
;48;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)    ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;
;56;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)    ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000001111000000000000000000000000000000) (-2147483648) (-1073741824) (-40000000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;64;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;72;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000011111000000000000001111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;(0000000000011111000000000000001111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;(0000000000011111000000000000001111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;(0000000000011111000000000000001111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;(0000000000011111000000000000001111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;(0000000000011111000000000000001111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;(0000000000011111000000000000001111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;
;80;(0000000000011111000000000000001111100000000000000000000000000000) (1852516352) (1610612736) (60000000)    ;(0000000000011111000000000000001111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;(0000000000011111000000000000001111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;(0000000000011111000000000000001111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;(0000000000011111000000000000001111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;(0000000000011111000000000000001111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;(0000000000011111000000000000001111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;(0000000000011111000000000000001111100000000000000000000000000000) (1852516352) (1610612736) (60000000)   ;
;88;(0000000000011111000000000000000000000000000000000000000000000000) (0) (-2147483648) (-80000000)    ;(0000000000011111000000000000000000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000011111000000000000000000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000011111000000000000000000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000011111000000000000000000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;96;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;104;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;112;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;120;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;128;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;136;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;144;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000011111111111111111111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;152;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;160;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;
;168;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000111111111111111111111111111111100000000000000000) (-400000) (-131072) (-20000)   ;(0000000000000000111111111111111111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000000111111111111111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;(0000000000000000111111111111111111111111111111111111000000000000) (-10000) (-4096) (-1000)   ;(0000000000000000111111111111111111111111111111111111100000000000) (-4000) (-2048) (-800)   ;(0000000000000000000000000011110000000000000000011111100000000000) (374000) (129024) (1F800)   ;
;176;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)    ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000011110000000000) (36000) (15360) (3C00)   ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;
;184;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)    ;(0000000000000000000000000011110000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000000000000000000000000000000000000000000111100000000000) (74000) (30720) (7800)   ;(0000000000000000000000000000000000000000000000001111100000000000) (174000) (63488) (F800)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;192;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000111111111111000000000000000000) (-812934592) (1073479680) (3FFC0000)   ;(0000000000000000000000000000000011111111111111110000000000000000) (-200000) (-65536) (-10000)   ;(0000000000000000000000000000001111111111111111111000000000000000) (-100000) (-32768) (-8000)   ;(0000000000000000000000000000011111111111111111111100000000000000) (1335289056) (2147467264) (7FFFC000)   ;(0000000000000000000000000000111111111111111111111110000000000000) (-20000) (-8192) (-2000)   ;
;200;(0000000000000000000000000001111111101111000011111111000000000000) (-738680944) (1863315456) (6F0FF000)    ;(0000000000000000000000000001111110001111000000111111100000000000) (1700774000) (251918336) (F03F800)   ;(0000000000000000000000000011111100001111000000001111100000000000) (1700174000) (251721728) (F00F800)   ;(0000000000000000000000000011111000001111000000001111110000000000) (364848944) (-1895760896) (-70-15-150-400)   ;(0000000000000000000000000011110000001111000000000111110000000000) (1700076000) (251689984) (F007C00)   ;(0000000000000000000000000111110000001111000000000111110000000000) (364748944) (-1895793664) (-70-15-15-8-400)   ;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)   ;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)   ;
;208;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)    ;(0000000000000000000000000111110000001111000000000011110000000000) (364708944) (-1895810048) (-70-15-15-12-400)   ;(0000000000000000000000000111110000001111000000000111110000000000) (364748944) (-1895793664) (-70-15-15-8-400)   ;(0000000000000000000000000011110000001111000000000111110000000000) (1700076000) (251689984) (F007C00)   ;(0000000000000000000000000011111000001111000000000111110000000000) (364748944) (-1895793664) (-70-15-15-8-400)   ;(0000000000000000000000000011111100001111000000001111100000000000) (1700174000) (251721728) (F00F800)   ;(0000000000000000000000000001111111111111000000111111100000000000) (1258323056) (2130966528) (7F03F800)   ;(0000000000000000000000000001111111111111000011111111000000000000) (1261319056) (2131750912) (7F0FF000)   ;
;216;(0000000000000000000000000000111111111111000011111111000000000000) (-74010000) (-15732736) (-150-1000)    ;(0000000000000000000000000000011111111111000011111110000000000000) (1261309056) (2131746816) (7F0FE000)   ;(0000000000000000000000000000000111111111000011111000000000000000) (1261249056) (2131722240) (7F0F8000)   ;(0000000000000000000000000000000001111111000011110000000000000000) (1261149056) (2131689472) (7F0F0000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;224;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;
;232;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000000000111111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000000000000000000000001111110000000000000000000000000000) (-2000000000) (-268435456) (-10000000)   ;(0000000000000000000000000000011111000000000000000000000000000000) (-2147483648) (1073741824) (40000000)   ;(0000000000000000000000000000111110000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;
;240;(0000000000000000000000000001111100000000000000000000000000000000) (0) (-2147483648) (-80000000)    ;(0000000000000000000000000001111100000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)   ;
;248;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ALTSYNCRAM                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000011111111111111111100000000000000000000000) (1297549056) (2139095040) (7F800000)   ;(0000000000000000000111111111111111111111111110000000000000000000) (1333549056) (2146959360) (7FF80000)   ;(0000000000000000011111111111111111111111111111110000000000000000) (1335149056) (2147418112) (7FFF0000)   ;(0000000000000001111111111111111111111111111111111000000000000000) (1335249056) (2147450880) (7FFF8000)   ;(0000000000000011111111111111111111111111111111111100000000000000) (-40000) (-16384) (-4000)   ;(0000000000000111111111111111111111111111111111111110000000000000) (1335309056) (2147475456) (7FFFE000)   ;
;8;(0000000000000111111111100000000000000000001111111111000000000000) (17770000) (4190208) (3FF000)    ;(0000000000001111111100000000000000000000000001111111100000000000) (1774000) (522240) (7F800)   ;(0000000000011111110000000000000000000000000000011111100000000000) (-1334953056) (-2147354624) (-7-15-15-140-800)   ;(0000000000011111100000000000000000000000000000001111110000000000) (176000) (64512) (FC00)   ;(0000000000011111000000000000000000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000011111000000000000000000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000011110000000000000000000000000000000000111110000000000) (76000) (31744) (7C00)   ;(0000000000011110000000000000000000000000000000000111110000000000) (76000) (31744) (7C00)   ;
;16;(0000000000011110000000000000000000000000000000000111110000000000) (76000) (31744) (7C00)    ;(0000000000011111000000000000000000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000011111000000000000000000000000000000000111110000000000) (-1335251056) (-2147451904) (-7-15-15-15-8-400)   ;(0000000000011111100000000000000000000000000000001111110000000000) (176000) (64512) (FC00)   ;(0000000000011111110000000000000000000000000000011111100000000000) (-1334953056) (-2147354624) (-7-15-15-140-800)   ;(0000000000001111111000000000000000000000000000111111100000000000) (-1334553056) (-2147223552) (-7-15-15-120-800)   ;(0000000000001111111110000000000000000000000111111111000000000000) (-1327559056) (-2145390592) (-7-15-140-1000)   ;(0000000000000111111111111111111111111111111111111111000000000000) (1335319056) (2147479552) (7FFFF000)   ;
;24;(0000000000000011111111111111111111111111111111111110000000000000) (-20000) (-8192) (-2000)    ;(0000000000000001111111111111111111111111111111111100000000000000) (1335289056) (2147467264) (7FFFC000)   ;(0000000000000000111111111111111111111111111111110000000000000000) (-200000) (-65536) (-10000)   ;(0000000000000000000111111111111111111111111111000000000000000000) (1334549056) (2147221504) (7FFC0000)   ;(0000000000000000000000111111111111111111111000000000000000000000) (-10000000) (-2097152) (-200000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;32;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;
;40;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000000000111111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(0000000000000000000000000000001111110000000000000000000000000000) (-2000000000) (-268435456) (-10000000)   ;(0000000000000000000000000000011111000000000000000000000000000000) (-2147483648) (1073741824) (40000000)   ;(0000000000000000000000000000111110000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;
;48;(0000000000000000000000000001111100000000000000000000000000000000) (0) (-2147483648) (-80000000)    ;(0000000000000000000000000001111100000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)   ;
;56;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;64;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;72;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;80;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;88;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;96;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000010000000) (200) (128) (80)   ;(0000000000000000000000000000000000000000000000000000001111100000) (1740) (992) (3E0)   ;(0000000000000000000000000000000000000000000011111000011111110000) (3703760) (1017840) (F87F0)   ;(0000000000000000000000000000000111111110000111111100111111111000) (1165296826) (2116014072) (7E1FCFF8)   ;(0000000000000000000000000000011111111111101111111111111111111100) (1315326830) (2143289340) (7FBFFFFC)   ;(0000000000000000000000000000111111111111111111111111110001111100) (-1604) (-900) (-3-8-4)   ;
;104;(0000000000000000000000000001111111111111111110011111100000111100) (1333923130) (2147088444) (7FF9F83C)    ;(0000000000000000000000000001111111111111111100011111100000011100) (1331923090) (2146564124) (7FF1F81C)   ;(0000000000000000000000000011111100000011111100001111000000011110) (374170036) (66121758) (3F0F01E)   ;(0000000000000000000000000011111000000001111100001111000000011110) (-1161156798) (-2114916322) (-7-140-150-15-14-2)   ;(0000000000000000000000000111110000000000111100001111000000011110) (-1261156798) (-2131693538) (-7-150-150-15-14-2)   ;(0000000000000000000000000111110000000000111110001111100000011110) (-1259152798) (-2131167202) (-7-150-70-7-14-2)   ;(0000000000000000000000000111110000000000111110001111100000011110) (-1259152798) (-2131167202) (-7-150-70-7-14-2)   ;(0000000000000000000000000111110000000000111110001111100000011110) (-1259152798) (-2131167202) (-7-150-70-7-14-2)   ;
;112;(0000000000000000000000000111110000000000111110001111100000011110) (-1259152798) (-2131167202) (-7-150-70-7-14-2)    ;(0000000000000000000000000011110000000000111100001111100000011110) (74174036) (15792158) (F0F81E)   ;(0000000000000000000000000011111000000001111100001111100000011110) (-1161152798) (-2114914274) (-7-140-150-7-14-2)   ;(0000000000000000000000000011111110000111111100001111100000011110) (-561152798) (-2014250978) (-7-80-150-7-14-2)   ;(0000000000000000000000000001111111111111111000001111100000011110) (1327723092) (2145450014) (7FE0F81E)   ;(0000000000000000000000000000111111111111110000000111100000011100) (-17703744) (-4163556) (-3-15-8-7-14-4)   ;(0000000000000000000000000001111111111111100000000111100000111100) (1297623130) (2139125820) (7F80783C)   ;(0000000000000000000000000011111111111111000000000111110001111100) (-77701604) (-16745348) (-15-15-8-3-8-4)   ;
;120;(0000000000000000000000000011100011111000000000000111111111111000) (557626826) (2013298680) (78007FF8)    ;(0000000000000000000000000011100000000000000000000011111111111000) (-1335289066) (-2147467272) (-7-15-15-15-1200-8)   ;(0000000000000000000000000111100000000000000000000001111111110000) (17760) (8176) (1FF0)   ;(0000000000000000000000000111110000000000000000000000111111100000) (-1335319096) (-2147479584) (-7-15-15-15-150-20)   ;(0000000000000000000000000111110000000000000000000000011110000000) (-1335323256) (-2147481728) (-7-15-15-15-15-8-80)   ;(0000000000000000000000000111110000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;128;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;136;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;
;144;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000011111110000000011111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;152;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;160;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;
;168;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)    ;(0000000000000000000000000000001111110000000000000000000000000000) (-2000000000) (-268435456) (-10000000)   ;(0000000000000000000000000000011111000000000000000000000000000000) (-2147483648) (1073741824) (40000000)   ;(0000000000000000000000000000111100000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000001111000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011110000000000000000000000000000000000) (0) (0) (00)   ;
;176;(0000000000000000000000000111100000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000111100000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000111100000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000111110000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000111110000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000111111000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000011111110000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(0000000000000000000000000011111111111111111111111111110000000000) (-2000) (-1024) (-400)   ;
;184;(0000000000000000000000000001111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)    ;(0000000000000000000000000001111111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000011111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000111111111111111111111110000000000) (1335325056) (2147482624) (7FFFFC00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;192;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;200;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;208;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;216;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;224;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;232;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;240;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;248;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |sobel_edge_dector|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0391:auto_generated|ALTSYNCRAM                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(001100000000100010000010) (14004202) (3147906) (300882)    ;(001100000000100000000010) (14004002) (3147778) (300802)   ;(001100010000001100000010) (14201402) (3212034) (310302)   ;(001100000001011111111111) (14013777) (3151871) (3017FF)   ;(001100000001100011111111) (14014377) (3152127) (3018FF)   ;(001100000011011100010011) (14033423) (3159827) (303713)   ;(001100010000100000000001) (14204001) (3213313) (310801)   ;(001101100011000000110110) (15430066) (3551286) (363036)   ;
;8;(001101100011000100001110) (15430416) (3551502) (36310E)    ;(001101100011001011100010) (15431342) (3551970) (3632E2)   ;(001101100011001100010010) (15431422) (3552018) (363312)   ;(001101100010000111100000) (15420740) (3547616) (3621E0)   ;(001101110000010010100000) (15602240) (3605664) (3704A0)   ;(001101110000001101011010) (15601532) (3605338) (37035A)   ;(001101110001010101111000) (15612570) (3609976) (371578)   ;(001101110001011100000001) (15613401) (3610369) (371701)   ;
;16;(001101110000101101100000) (15605540) (3607392) (370B60)    ;(001101110000010100011010) (15602432) (3605786) (37051A)   ;(001110010000010100000010) (16202402) (3736834) (390502)   ;(001110010000011000010000) (16203020) (3737104) (390610)   ;(001110010000000100001010) (16200412) (3735818) (39010A)   ;(001101110011000100010010) (15630422) (3617042) (373112)   ;(001101100000000000001000) (15400010) (3538952) (360008)   ;(001101100000000100110011) (15400463) (3539251) (360133)   ;
;24;(001100000010110101100000) (14026540) (3157344) (302D60)    ;(001101100010000001010010) (15420122) (3547218) (362052)   ;(001101110001101100100000) (15615440) (3611424) (371B20)   ;(010001110001110001010000) (21616120) (4660304) (471C50)   ;(001110100001001101000011) (16411503) (3806019) (3A1343)   ;(001110100001100000000000) (16414000) (3807232) (3A1800)   ;(001110100001100111111000) (16414770) (3807736) (3A19F8)   ;(001101100011010100010011) (15432423) (3552531) (363513)   ;
;32;(001101100011011000000011) (15433003) (3552771) (363603)    ;(001101100011010001000000) (15432100) (3552320) (363440)   ;(001101100010001000000001) (15421001) (3547649) (362201)   ;(001111000000000100110100) (17000464) (3932468) (3C0134)   ;(001111000000010000101000) (17002050) (3933224) (3C0428)   ;(001111000000010110011000) (17002630) (3933592) (3C0598)   ;(001111000000011000000000) (17003000) (3933696) (3C0600)   ;(001111000000011100001000) (17003410) (3933960) (3C0708)   ;
;40;(001111000000100000000000) (17004000) (3934208) (3C0800)    ;(001111000000100100011100) (17004434) (3934492) (3C091C)   ;(001111000000101010011100) (17005234) (3934876) (3C0A9C)   ;(001111000000101101000000) (17005500) (3935040) (3C0B40)   ;(001110000001000000000000) (16010000) (3674112) (381000)   ;(001110000001000100010000) (16010420) (3674384) (381110)   ;(001110000001001000000000) (16011000) (3674624) (381200)   ;(001101110000100001100100) (15604144) (3606628) (370864)   ;
;48;(010000000000000100000010) (20000402) (4194562) (400102)    ;(010000000000010100011010) (20002432) (4195610) (40051A)   ;(001100000000000000000000) (14000000) (3145728) (300000)   ;(001100000000010011111111) (14002377) (3147007) (3004FF)   ;(010000110000000001100001) (20600141) (4391009) (430061)   ;(010100000001111100000001) (24017401) (5250817) (501F01)   ;(010001000000111000000000) (21007000) (4460032) (440E00)   ;(010100000000000010100111) (24000247) (5243047) (5000A7)   ;
;56;(001110100000111100110000) (16407460) (3804976) (3A0F30)    ;(001110100001000000101000) (16410050) (3805224) (3A1028)   ;(001110100001101100110000) (16415460) (3808048) (3A1B30)   ;(001110100001111000100110) (16417046) (3808806) (3A1E26)   ;(001110100001000101100000) (16410540) (3805536) (3A1160)   ;(001110100001111100010100) (16417424) (3809044) (3A1F14)   ;(010110000000000000100011) (26000043) (5767203) (580023)   ;(010110000000000100010100) (26000424) (5767444) (580114)   ;
;64;(010110000000001000001111) (26001017) (5767695) (58020F)    ;(010110000000001100001111) (26001417) (5767951) (58030F)   ;(010110000000010000010010) (26002022) (5768210) (580412)   ;(010110000000010100100110) (26002446) (5768486) (580526)   ;(010110000000011000001100) (26003014) (5768716) (58060C)   ;(010110000000011100001000) (26003410) (5768968) (580708)   ;(010110000000100000000101) (26004005) (5769221) (580805)   ;(010110000000100100000101) (26004405) (5769477) (580905)   ;
;72;(010110000000101000001000) (26005010) (5769736) (580A08)    ;(010110000000101100001101) (26005415) (5769997) (580B0D)   ;(010110000000110000001000) (26006010) (5770248) (580C08)   ;(010110000000110100000011) (26006403) (5770499) (580D03)   ;(010110000000111000000000) (26007000) (5770752) (580E00)   ;(010110000000111100000000) (26007400) (5771008) (580F00)   ;(010110000001000000000011) (26010003) (5771267) (581003)   ;(010110000001000100001001) (26010411) (5771529) (581109)   ;
;80;(010110000001001000000111) (26011007) (5771783) (581207)    ;(010110000001001100000011) (26011403) (5772035) (581303)   ;(010110000001010000000000) (26012000) (5772288) (581400)   ;(010110000001010100000001) (26012401) (5772545) (581501)   ;(010110000001011000000011) (26013003) (5772803) (581603)   ;(010110000001011100001000) (26013410) (5773064) (581708)   ;(010110000001100000001101) (26014015) (5773325) (58180D)   ;(010110000001100100001000) (26014410) (5773576) (581908)   ;
;88;(010110000001101000000101) (26015005) (5773829) (581A05)    ;(010110000001101100000110) (26015406) (5774086) (581B06)   ;(010110000001110000001000) (26016010) (5774344) (581C08)   ;(010110000001110100001110) (26016416) (5774606) (581D0E)   ;(010110000001111000101001) (26017051) (5774889) (581E29)   ;(010110000001111100010111) (26017427) (5775127) (581F17)   ;(010110000010000000010001) (26020021) (5775377) (582011)   ;(010110000010000100010001) (26020421) (5775633) (582111)   ;
;96;(010110000010001000010101) (26021025) (5775893) (582215)    ;(010110000010001100101000) (26021450) (5776168) (582328)   ;(010110000010010001000110) (26022106) (5776454) (582446)   ;(010110000010010100100110) (26022446) (5776678) (582526)   ;(010110000010011000001000) (26023010) (5776904) (582608)   ;(010110000010011100100110) (26023446) (5777190) (582726)   ;(010110000010100001100100) (26024144) (5777508) (582864)   ;(010110000010100100100110) (26024446) (5777702) (582926)   ;
;104;(010110000010101000100100) (26025044) (5777956) (582A24)    ;(010110000010101100100010) (26025442) (5778210) (582B22)   ;(010110000010110000100100) (26026044) (5778468) (582C24)   ;(010110000010110100100100) (26026444) (5778724) (582D24)   ;(010110000010111000000110) (26027006) (5778950) (582E06)   ;(010110000010111100100010) (26027442) (5779234) (582F22)   ;(010110000011000001000000) (26030100) (5779520) (583040)   ;(010110000011000101000010) (26030502) (5779778) (583142)   ;
;112;(010110000011001000100100) (26031044) (5780004) (583224)    ;(010110000011001100100110) (26031446) (5780262) (583326)   ;(010110000011010000100100) (26032044) (5780516) (583424)   ;(010110000011010100100010) (26032442) (5780770) (583522)   ;(010110000011011000100010) (26033042) (5781026) (583622)   ;(010110000011011100100110) (26033446) (5781286) (583726)   ;(010110000011100001000100) (26034104) (5781572) (583844)   ;(010110000011100100100100) (26034444) (5781796) (583924)   ;
;120;(010110000011101000100110) (26035046) (5782054) (583A26)    ;(010110000011101100101000) (26035450) (5782312) (583B28)   ;(010110000011110001000010) (26036102) (5782594) (583C42)   ;(010110000011110111001110) (26036716) (5782990) (583DCE)   ;(010100011000000011111111) (24300377) (5341439) (5180FF)   ;(010100011000000111110010) (24300762) (5341682) (5181F2)   ;(010100011000001000000000) (24301000) (5341696) (518200)   ;(010100011000001100010100) (24301424) (5341972) (518314)   ;
;128;(010100011000010000100101) (24302045) (5342245) (518425)    ;(010100011000010100100100) (24302444) (5342500) (518524)   ;(010100011000011000001001) (24303011) (5342729) (518609)   ;(010100011000011100001001) (24303411) (5342985) (518709)   ;(010100011000100000001001) (24304011) (5343241) (518809)   ;(010100011000100101110101) (24304565) (5343605) (518975)   ;(010100011000101001010100) (24305124) (5343828) (518A54)   ;(010100011000101111100000) (24305740) (5344224) (518BE0)   ;
;136;(010100011000110010110010) (24306262) (5344434) (518CB2)    ;(010100011000110101000010) (24306502) (5344578) (518D42)   ;(010100011000111000111101) (24307075) (5344829) (518E3D)   ;(010100011000111101010110) (24307526) (5345110) (518F56)   ;(010100011001000001000110) (24310106) (5345350) (519046)   ;(010100011001000111111000) (24310770) (5345784) (5191F8)   ;(010100011001001000000100) (24311004) (5345796) (519204)   ;(010100011001001101110000) (24311560) (5346160) (519370)   ;
;144;(010100011001010011110000) (24312360) (5346544) (5194F0)    ;(010100011001010111110000) (24312760) (5346800) (5195F0)   ;(010100011001011000000011) (24313003) (5346819) (519603)   ;(010100011001011100000001) (24313401) (5347073) (519701)   ;(010100011001100000000100) (24314004) (5347332) (519804)   ;(010100011001100100010010) (24314422) (5347602) (519912)   ;(010100011001101000000100) (24315004) (5347844) (519A04)   ;(010100011001101100000000) (24315400) (5348096) (519B00)   ;
;152;(010100011001110000000110) (24316006) (5348358) (519C06)    ;(010100011001110110000010) (24316602) (5348738) (519D82)   ;(010100011001111000111000) (24317070) (5348920) (519E38)   ;(010101001000000000000001) (25100001) (5537793) (548001)   ;(010101001000000100001000) (25100410) (5538056) (548108)   ;(010101001000001000010100) (25101024) (5538324) (548214)   ;(010101001000001100101000) (25101450) (5538600) (548328)   ;(010101001000010001010001) (25102121) (5538897) (548451)   ;
;160;(010101001000010101100101) (25102545) (5539173) (548565)    ;(010101001000011001110001) (25103161) (5539441) (548671)   ;(010101001000011101111101) (25103575) (5539709) (54877D)   ;(010101001000100010000111) (25104207) (5539975) (548887)   ;(010101001000100110010001) (25104621) (5540241) (548991)   ;(010101001000101010011010) (25105232) (5540506) (548A9A)   ;(010101001000101110101010) (25105652) (5540778) (548BAA)   ;(010101001000110010111000) (25106270) (5541048) (548CB8)   ;
;168;(010101001000110111001101) (25106715) (5541325) (548DCD)    ;(010101001000111011011101) (25107335) (5541597) (548EDD)   ;(010101001000111111101010) (25107752) (5541866) (548FEA)   ;(010101001001000000011101) (25110035) (5541917) (54901D)   ;(010100111000000100011110) (24700436) (5472542) (53811E)   ;(010100111000001001011011) (24701133) (5472859) (53825B)   ;(010100111000001100001000) (24701410) (5473032) (538308)   ;(010100111000010000001010) (24702012) (5473290) (53840A)   ;
;176;(010100111000010101111110) (24702576) (5473662) (53857E)    ;(010100111000011010001000) (24703210) (5473928) (538688)   ;(010100111000011101111100) (24703574) (5474172) (53877C)   ;(010100111000100001101100) (24704154) (5474412) (53886C)   ;(010100111000100100010000) (24704420) (5474576) (538910)   ;(010100111000101000000001) (24705001) (5474817) (538A01)   ;(010100111000101110011000) (24705630) (5475224) (538B98)   ;(010101011000000000000110) (25300006) (5603334) (558006)   ;
;184;(010101011000001101000000) (25301500) (5604160) (558340)    ;(010101011000010000010000) (25302020) (5604368) (558410)   ;(010101011000100100010000) (25304420) (5605648) (558910)   ;(010101011000101000000000) (25305000) (5605888) (558A00)   ;(010101011000101111111000) (25305770) (5606392) (558BF8)   ;(010100000001110101000000) (24016500) (5250368) (501D40)   ;(010100110000000000001000) (24600010) (5439496) (530008)   ;(010100110000000100110000) (24600460) (5439792) (530130)   ;
;192;(010100110000001000010000) (24601020) (5440016) (530210)    ;(010100110000001100000000) (24601400) (5440256) (530300)   ;(010100110000010000001000) (24602010) (5440520) (530408)   ;(010100110000010100110000) (24602460) (5440816) (530530)   ;(010100110000011000001000) (24603010) (5441032) (530608)   ;(010100110000011100010110) (24603426) (5441302) (530716)   ;(010100110000100100001000) (24604410) (5441800) (530908)   ;(010100110000101000110000) (24605060) (5442096) (530A30)   ;
;200;(010100110000101100000100) (24605404) (5442308) (530B04)    ;(010100110000110000000110) (24606006) (5442566) (530C06)   ;(010100000010010100000000) (24022400) (5252352) (502500)   ;(001100000011010100010001) (14032421) (3159313) (303511)   ;(001100000011011000111100) (14033074) (3159612) (30363C)   ;(001111000000011100001000) (17003410) (3933960) (3C0708)   ;(001110000010000001000110) (16020106) (3678278) (382046)   ;(001110000010000100000001) (16020401) (3678465) (382101)   ;
;208;(001110000001010000110001) (16012061) (3675185) (381431)    ;(001110000001010100110001) (16012461) (3675441) (381531)   ;(001110000000000000000000) (16000000) (3670016) (380000)   ;(001110000000000100000000) (16000400) (3670272) (380100)   ;(001110000000001000000000) (16001000) (3670528) (380200)   ;(001110000000001100000100) (16001404) (3670788) (380304)   ;(001110000000010000001010) (16002012) (3671050) (38040A)   ;(001110000000010100111111) (16002477) (3671359) (38053F)   ;
;216;(001110000000011000000111) (16003007) (3671559) (380607)    ;(001110000000011110011011) (16003633) (3671963) (38079B)   ;(001110000000100000000100) (16004004) (3672068) (380804)   ;(001110000000100100000000) (16004400) (3672320) (380900)   ;(001110000000101000000011) (16005003) (3672579) (380A03)   ;(001110000000101100000000) (16005400) (3672832) (380B00)   ;(001110000000110000001000) (16006010) (3673096) (380C08)   ;(001110000000110111000000) (16006700) (3673536) (380DC0)   ;
;224;(001110000000111000000100) (16007004) (3673604) (380E04)    ;(001110000000111111111000) (16007770) (3674104) (380FF8)   ;(001110000001001100000110) (16011406) (3674886) (381306)   ;(001101100001100000000000) (15414000) (3545088) (361800)   ;(001101100001001000101001) (15411051) (3543593) (361229)   ;(001101110000100101010010) (15604522) (3606866) (370952)   ;(001101110000110000000011) (15606003) (3607555) (370C03)   ;(001110100000001000010111) (16401027) (3801623) (3A0217)   ;
;232;(001110100000001100010000) (16401420) (3801872) (3A0310)    ;(001110100001010000010111) (16412027) (3806231) (3A1417)   ;(001110100001010100010000) (16412420) (3806480) (3A1510)   ;(010000000000010000000010) (20002002) (4195330) (400402)   ;(010001110001001100000011) (21611403) (4657923) (471303)   ;(010001000000011100000100) (21003404) (4458244) (440704)   ;(010001100000110000100010) (21406042) (4590626) (460C22)   ;(010010000011011100100010) (22033442) (4732706) (483722)   ;
;240;(001110000010010000000010) (16022002) (3679234) (382402)    ;(010100000000000110100011) (24000643) (5243299) (5001A3)   ;(001110110000011100001010) (16603412) (3868426) (3B070A)   ;(010100000011110100000000) (24036400) (5258496) (503D00)   ;(001100000001011000000010) (14013002) (3151362) (301602)   ;(001100000001110000000010) (14016002) (3152898) (301C02)   ;(001100000001100100000010) (14014402) (3152130) (301902)   ;(001100000001100100000000) (14014400) (3152128) (301900)   ;
;248;(001100000000101000000000) (14005000) (3148288) (300A00)    ;(001100000000101000000000) (14005000) (3148288) (300A00)   ;(001100000000101000000000) (14005000) (3148288) (300A00)   ;(001100000000101000000000) (14005000) (3148288) (300A00)   ;(001100000000101000000000) (14005000) (3148288) (300A00)   ;(001100000000101000000000) (14005000) (3148288) (300A00)   ;(001100000000101000000000) (14005000) (3148288) (300A00)   ;(001100000000101000000000) (14005000) (3148288) (300A00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 4           ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 8           ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                    ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult1|mult_oct:auto_generated|mac_out2         ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult1|mult_oct:auto_generated|mac_mult1     ;                            ; DSPMULT_X20_Y11_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult0|mult_oct:auto_generated|mac_out2         ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult0|mult_oct:auto_generated|mac_mult1     ;                            ; DSPMULT_X20_Y10_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult1|mult_oct:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult1|mult_oct:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y6_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult0|mult_oct:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult0|mult_oct:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y5_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,305 / 32,401 ( 19 % ) ;
; C16 interconnects     ; 72 / 1,326 ( 5 % )      ;
; C4 interconnects      ; 3,019 / 21,816 ( 14 % ) ;
; Direct links          ; 961 / 32,401 ( 3 % )    ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 2,351 / 10,320 ( 23 % ) ;
; R24 interconnects     ; 65 / 1,289 ( 5 % )      ;
; R4 interconnects      ; 3,934 / 28,186 ( 14 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.95) ; Number of LABs  (Total = 388) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 30                            ;
; 2                                           ; 12                            ;
; 3                                           ; 6                             ;
; 4                                           ; 11                            ;
; 5                                           ; 4                             ;
; 6                                           ; 7                             ;
; 7                                           ; 3                             ;
; 8                                           ; 10                            ;
; 9                                           ; 9                             ;
; 10                                          ; 32                            ;
; 11                                          ; 10                            ;
; 12                                          ; 27                            ;
; 13                                          ; 9                             ;
; 14                                          ; 25                            ;
; 15                                          ; 33                            ;
; 16                                          ; 160                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.55) ; Number of LABs  (Total = 388) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 197                           ;
; 1 Clock                            ; 243                           ;
; 1 Clock enable                     ; 98                            ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 16                            ;
; 2 Async. clears                    ; 4                             ;
; 2 Clock enables                    ; 12                            ;
; 2 Clocks                           ; 28                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.54) ; Number of LABs  (Total = 388) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 26                            ;
; 2                                            ; 26                            ;
; 3                                            ; 6                             ;
; 4                                            ; 13                            ;
; 5                                            ; 5                             ;
; 6                                            ; 4                             ;
; 7                                            ; 3                             ;
; 8                                            ; 8                             ;
; 9                                            ; 7                             ;
; 10                                           ; 6                             ;
; 11                                           ; 2                             ;
; 12                                           ; 9                             ;
; 13                                           ; 8                             ;
; 14                                           ; 21                            ;
; 15                                           ; 18                            ;
; 16                                           ; 26                            ;
; 17                                           ; 8                             ;
; 18                                           ; 17                            ;
; 19                                           ; 7                             ;
; 20                                           ; 20                            ;
; 21                                           ; 11                            ;
; 22                                           ; 15                            ;
; 23                                           ; 18                            ;
; 24                                           ; 11                            ;
; 25                                           ; 12                            ;
; 26                                           ; 12                            ;
; 27                                           ; 15                            ;
; 28                                           ; 8                             ;
; 29                                           ; 12                            ;
; 30                                           ; 12                            ;
; 31                                           ; 5                             ;
; 32                                           ; 15                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.50) ; Number of LABs  (Total = 388) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 58                            ;
; 2                                               ; 70                            ;
; 3                                               ; 26                            ;
; 4                                               ; 41                            ;
; 5                                               ; 9                             ;
; 6                                               ; 9                             ;
; 7                                               ; 17                            ;
; 8                                               ; 24                            ;
; 9                                               ; 18                            ;
; 10                                              ; 26                            ;
; 11                                              ; 14                            ;
; 12                                              ; 18                            ;
; 13                                              ; 9                             ;
; 14                                              ; 7                             ;
; 15                                              ; 10                            ;
; 16                                              ; 22                            ;
; 17                                              ; 2                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 1                             ;
; 23                                              ; 1                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.19) ; Number of LABs  (Total = 388) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 28                            ;
; 3                                            ; 35                            ;
; 4                                            ; 19                            ;
; 5                                            ; 11                            ;
; 6                                            ; 11                            ;
; 7                                            ; 15                            ;
; 8                                            ; 23                            ;
; 9                                            ; 19                            ;
; 10                                           ; 13                            ;
; 11                                           ; 8                             ;
; 12                                           ; 7                             ;
; 13                                           ; 7                             ;
; 14                                           ; 15                            ;
; 15                                           ; 9                             ;
; 16                                           ; 29                            ;
; 17                                           ; 11                            ;
; 18                                           ; 10                            ;
; 19                                           ; 16                            ;
; 20                                           ; 17                            ;
; 21                                           ; 10                            ;
; 22                                           ; 7                             ;
; 23                                           ; 6                             ;
; 24                                           ; 6                             ;
; 25                                           ; 3                             ;
; 26                                           ; 3                             ;
; 27                                           ; 4                             ;
; 28                                           ; 13                            ;
; 29                                           ; 3                             ;
; 30                                           ; 6                             ;
; 31                                           ; 5                             ;
; 32                                           ; 6                             ;
; 33                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 97           ; 0            ; 97           ; 0            ; 0            ; 101       ; 97           ; 0            ; 101       ; 101       ; 0            ; 80           ; 0            ; 0            ; 34           ; 0            ; 80           ; 34           ; 0            ; 0            ; 0            ; 80           ; 0            ; 0            ; 0            ; 0            ; 0            ; 101       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 101          ; 4            ; 101          ; 101          ; 0         ; 4            ; 101          ; 0         ; 0         ; 101          ; 21           ; 101          ; 101          ; 67           ; 101          ; 21           ; 67           ; 101          ; 101          ; 101          ; 21           ; 101          ; 101          ; 101          ; 101          ; 101          ; 0         ; 101          ; 101          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; cam_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_pwdn            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_scl             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_data[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_data[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_data[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_data[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_sel[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_sel[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_sel[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_sel[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_sel[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_sel[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_txd            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_hs              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_vs              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_sda             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_pclk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_data[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_data[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_data[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_data[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_href            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_vsync           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "sobel_edge_dector"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15536): Implemented PLL "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings
    Warning (15559): Can't achieve requested value -75.0 degrees for clock output pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1] of parameter phase shift -- achieved value of -76.1 degrees
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -76 degrees (-2115 ps) for pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 13, clock division of 10, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2] port
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a41" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a42" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a43" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a40" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a38" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a37" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a39" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a36" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a46" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a45" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a47" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a44" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a33" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a34" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a35" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a32" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a54" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a53" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a55" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a52" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a57" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a58" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a59" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a56" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a62" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a61" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a63" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a60" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a49" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a50" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a51" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a48" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a38" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a54" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a42" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a58" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a46" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a62" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a34" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a50" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a41" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a57" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a53" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a37" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a61" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a45" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a33" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a49" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a43" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a59" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a39" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a55" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a63" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a47" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a35" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a51" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a40" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a36" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a44" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a32" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a52" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a56" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a60" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a48" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a41" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a57" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a37" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a53" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a45" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a61" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a33" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a49" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a38" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a54" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a42" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a58" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a62" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a46" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a34" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a50" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a43" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a59" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a55" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a39" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a63" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a47" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a35" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a51" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a40" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a36" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a44" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a32" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a52" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a56" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a60" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a48" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a37" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a53" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a38" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a54" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a39" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a55" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a36" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a52" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a42" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a41" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a43" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a40" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a57" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a58" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a59" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a56" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a46" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a45" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a47" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a44" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a61" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a62" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a63" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a60" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a33" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a34" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a35" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a32" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a50" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a49" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a51" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a48" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a41" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a57" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a37" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a53" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a45" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a61" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a33" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a49" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a38" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a54" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a42" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a58" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a46" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a62" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a34" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a50" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a43" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a59" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a39" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a55" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a47" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a63" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a35" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a51" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a36" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a52" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a40" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a56" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a44" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a60" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a32" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a48" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a41" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a37" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a45" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a33" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a38" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a42" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a46" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a34" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a43" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a39" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a47" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a35" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a36" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a40" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a44" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a32" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a54" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a58" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a62" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a50" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a57" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a53" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a61" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a49" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a59" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a55" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a63" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a51" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a52" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a56" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a60" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a48" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a41" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a42" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a43" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a40" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a58" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a57" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a59" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a56" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a37" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a38" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a39" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a36" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a54" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a53" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a55" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a52" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a45" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a46" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a47" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a44" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a62" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a61" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a63" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a60" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a34" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a50" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a33" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a49" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a35" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a51" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a32" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a48" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a42" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a38" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a46" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a34" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a37" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a41" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a45" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a33" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a39" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a43" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a47" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a35" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a40" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a36" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a44" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a32" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a53" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a57" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a61" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a49" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a58" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a54" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a62" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a50" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a55" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a59" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a63" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a51" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a56" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a52" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a60" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a48" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): TimeQuest Timing Analyzer is analyzing 53 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe3|dffe4a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sobel_edge_dector.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: cam_pclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sys_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sys_rst_n was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Mode_Choose:u_Mode_Choose|out_a[3] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node i2c_dri:u_i2c_dri|dri_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node i2c_dri:u_i2c_dri|dri_clk~0
Info (176353): Automatically promoted node rst_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~3
        Info (176357): Destination node Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[11]~0
        Info (176357): Destination node Video_Image_Processor:u_Video_Image_Processor|out_frame_clken_imy~2
        Info (176357): Destination node comb~0
        Info (176357): Destination node Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel_erosion~2
        Info (176357): Destination node Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel_erosion2~2
        Info (176357): Destination node Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel~2
        Info (176357): Destination node Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_median~2
        Info (176357): Destination node Video_Image_Processor:u_Video_Image_Processor|out_img_imy[3]~2
        Info (176357): Destination node Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[3]~2
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node Mode_Choose:u_Mode_Choose|out_a[3] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node led:u_led|led_data[3]
        Info (176357): Destination node VGA_Dispaly:VGA_Dispaly_inst|Equal0~0
        Info (176357): Destination node VGA_Dispaly:VGA_Dispaly_inst|Mux24~0
        Info (176357): Destination node Mode_Choose:u_Mode_Choose|out_a[0]~1
        Info (176357): Destination node Mode_Choose:u_Mode_Choose|Selector0~2
        Info (176357): Destination node Mode_Choose:u_Mode_Choose|Selector1~0
        Info (176357): Destination node Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y1[1]~5
        Info (176357): Destination node Mode_Choose:u_Mode_Choose|Selector0~4
Info (176353): Automatically promoted node VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15]~46 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rst_n~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 12% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.44 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Info (144001): Generated suppressed messages file C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/output_files/sobel_edge_dector.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 5284 megabytes
    Info: Processing ended: Tue Jan 11 16:51:16 2022
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:31


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/output_files/sobel_edge_dector.fit.smsg.


