
Teste.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d70  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  08007e28  08007e28  00008e28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008270  08008270  0000a1d8  2**0
                  CONTENTS
  4 .ARM          00000000  08008270  08008270  0000a1d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008270  08008270  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008270  08008270  00009270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008274  08008274  00009274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008278  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  200001d8  08008450  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000414  08008450  0000a414  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008b08  00000000  00000000  0000a200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001677  00000000  00000000  00012d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  00014380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007f0  00000000  00000000  00014de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017011  00000000  00000000  000155d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b5b4  00000000  00000000  0002c5e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093725  00000000  00000000  00037b9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cb2c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037c8  00000000  00000000  000cb308  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  000cead0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	200001d8 	.word	0x200001d8
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08007e10 	.word	0x08007e10

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	200001dc 	.word	0x200001dc
 80000fc:	08007e10 	.word	0x08007e10

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_uqi>:
 8000110:	b402      	push	{r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0049      	lsls	r1, r1, #1
 8000118:	5c09      	ldrb	r1, [r1, r0]
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	448e      	add	lr, r1
 800011e:	bc02      	pop	{r1}
 8000120:	4770      	bx	lr
 8000122:	46c0      	nop			@ (mov r8, r8)

08000124 <__gnu_thumb1_case_shi>:
 8000124:	b403      	push	{r0, r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0040      	lsls	r0, r0, #1
 800012c:	0049      	lsls	r1, r1, #1
 800012e:	5e09      	ldrsh	r1, [r1, r0]
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	448e      	add	lr, r1
 8000134:	bc03      	pop	{r0, r1}
 8000136:	4770      	bx	lr

08000138 <__udivsi3>:
 8000138:	2200      	movs	r2, #0
 800013a:	0843      	lsrs	r3, r0, #1
 800013c:	428b      	cmp	r3, r1
 800013e:	d374      	bcc.n	800022a <__udivsi3+0xf2>
 8000140:	0903      	lsrs	r3, r0, #4
 8000142:	428b      	cmp	r3, r1
 8000144:	d35f      	bcc.n	8000206 <__udivsi3+0xce>
 8000146:	0a03      	lsrs	r3, r0, #8
 8000148:	428b      	cmp	r3, r1
 800014a:	d344      	bcc.n	80001d6 <__udivsi3+0x9e>
 800014c:	0b03      	lsrs	r3, r0, #12
 800014e:	428b      	cmp	r3, r1
 8000150:	d328      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d30d      	bcc.n	8000174 <__udivsi3+0x3c>
 8000158:	22ff      	movs	r2, #255	@ 0xff
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	ba12      	rev	r2, r2
 800015e:	0c03      	lsrs	r3, r0, #16
 8000160:	428b      	cmp	r3, r1
 8000162:	d302      	bcc.n	800016a <__udivsi3+0x32>
 8000164:	1212      	asrs	r2, r2, #8
 8000166:	0209      	lsls	r1, r1, #8
 8000168:	d065      	beq.n	8000236 <__udivsi3+0xfe>
 800016a:	0b03      	lsrs	r3, r0, #12
 800016c:	428b      	cmp	r3, r1
 800016e:	d319      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000170:	e000      	b.n	8000174 <__udivsi3+0x3c>
 8000172:	0a09      	lsrs	r1, r1, #8
 8000174:	0bc3      	lsrs	r3, r0, #15
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x46>
 800017a:	03cb      	lsls	r3, r1, #15
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b83      	lsrs	r3, r0, #14
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x52>
 8000186:	038b      	lsls	r3, r1, #14
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b43      	lsrs	r3, r0, #13
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x5e>
 8000192:	034b      	lsls	r3, r1, #13
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b03      	lsrs	r3, r0, #12
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x6a>
 800019e:	030b      	lsls	r3, r1, #12
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0ac3      	lsrs	r3, r0, #11
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x76>
 80001aa:	02cb      	lsls	r3, r1, #11
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a83      	lsrs	r3, r0, #10
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x82>
 80001b6:	028b      	lsls	r3, r1, #10
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a43      	lsrs	r3, r0, #9
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x8e>
 80001c2:	024b      	lsls	r3, r1, #9
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a03      	lsrs	r3, r0, #8
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x9a>
 80001ce:	020b      	lsls	r3, r1, #8
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	d2cd      	bcs.n	8000172 <__udivsi3+0x3a>
 80001d6:	09c3      	lsrs	r3, r0, #7
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xa8>
 80001dc:	01cb      	lsls	r3, r1, #7
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0983      	lsrs	r3, r0, #6
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xb4>
 80001e8:	018b      	lsls	r3, r1, #6
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0943      	lsrs	r3, r0, #5
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xc0>
 80001f4:	014b      	lsls	r3, r1, #5
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0903      	lsrs	r3, r0, #4
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xcc>
 8000200:	010b      	lsls	r3, r1, #4
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	08c3      	lsrs	r3, r0, #3
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xd8>
 800020c:	00cb      	lsls	r3, r1, #3
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0883      	lsrs	r3, r0, #2
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xe4>
 8000218:	008b      	lsls	r3, r1, #2
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	0843      	lsrs	r3, r0, #1
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xf0>
 8000224:	004b      	lsls	r3, r1, #1
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	1a41      	subs	r1, r0, r1
 800022c:	d200      	bcs.n	8000230 <__udivsi3+0xf8>
 800022e:	4601      	mov	r1, r0
 8000230:	4152      	adcs	r2, r2
 8000232:	4610      	mov	r0, r2
 8000234:	4770      	bx	lr
 8000236:	e7ff      	b.n	8000238 <__udivsi3+0x100>
 8000238:	b501      	push	{r0, lr}
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f8f0 	bl	8000420 <__aeabi_idiv0>
 8000240:	bd02      	pop	{r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_uidivmod>:
 8000244:	2900      	cmp	r1, #0
 8000246:	d0f7      	beq.n	8000238 <__udivsi3+0x100>
 8000248:	e776      	b.n	8000138 <__udivsi3>
 800024a:	4770      	bx	lr

0800024c <__divsi3>:
 800024c:	4603      	mov	r3, r0
 800024e:	430b      	orrs	r3, r1
 8000250:	d47f      	bmi.n	8000352 <__divsi3+0x106>
 8000252:	2200      	movs	r2, #0
 8000254:	0843      	lsrs	r3, r0, #1
 8000256:	428b      	cmp	r3, r1
 8000258:	d374      	bcc.n	8000344 <__divsi3+0xf8>
 800025a:	0903      	lsrs	r3, r0, #4
 800025c:	428b      	cmp	r3, r1
 800025e:	d35f      	bcc.n	8000320 <__divsi3+0xd4>
 8000260:	0a03      	lsrs	r3, r0, #8
 8000262:	428b      	cmp	r3, r1
 8000264:	d344      	bcc.n	80002f0 <__divsi3+0xa4>
 8000266:	0b03      	lsrs	r3, r0, #12
 8000268:	428b      	cmp	r3, r1
 800026a:	d328      	bcc.n	80002be <__divsi3+0x72>
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d30d      	bcc.n	800028e <__divsi3+0x42>
 8000272:	22ff      	movs	r2, #255	@ 0xff
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	ba12      	rev	r2, r2
 8000278:	0c03      	lsrs	r3, r0, #16
 800027a:	428b      	cmp	r3, r1
 800027c:	d302      	bcc.n	8000284 <__divsi3+0x38>
 800027e:	1212      	asrs	r2, r2, #8
 8000280:	0209      	lsls	r1, r1, #8
 8000282:	d065      	beq.n	8000350 <__divsi3+0x104>
 8000284:	0b03      	lsrs	r3, r0, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d319      	bcc.n	80002be <__divsi3+0x72>
 800028a:	e000      	b.n	800028e <__divsi3+0x42>
 800028c:	0a09      	lsrs	r1, r1, #8
 800028e:	0bc3      	lsrs	r3, r0, #15
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x4c>
 8000294:	03cb      	lsls	r3, r1, #15
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b83      	lsrs	r3, r0, #14
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x58>
 80002a0:	038b      	lsls	r3, r1, #14
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b43      	lsrs	r3, r0, #13
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x64>
 80002ac:	034b      	lsls	r3, r1, #13
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b03      	lsrs	r3, r0, #12
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x70>
 80002b8:	030b      	lsls	r3, r1, #12
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0ac3      	lsrs	r3, r0, #11
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x7c>
 80002c4:	02cb      	lsls	r3, r1, #11
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a83      	lsrs	r3, r0, #10
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x88>
 80002d0:	028b      	lsls	r3, r1, #10
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a43      	lsrs	r3, r0, #9
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x94>
 80002dc:	024b      	lsls	r3, r1, #9
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a03      	lsrs	r3, r0, #8
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0xa0>
 80002e8:	020b      	lsls	r3, r1, #8
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	d2cd      	bcs.n	800028c <__divsi3+0x40>
 80002f0:	09c3      	lsrs	r3, r0, #7
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xae>
 80002f6:	01cb      	lsls	r3, r1, #7
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0983      	lsrs	r3, r0, #6
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xba>
 8000302:	018b      	lsls	r3, r1, #6
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0943      	lsrs	r3, r0, #5
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xc6>
 800030e:	014b      	lsls	r3, r1, #5
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0903      	lsrs	r3, r0, #4
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xd2>
 800031a:	010b      	lsls	r3, r1, #4
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	08c3      	lsrs	r3, r0, #3
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xde>
 8000326:	00cb      	lsls	r3, r1, #3
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0883      	lsrs	r3, r0, #2
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xea>
 8000332:	008b      	lsls	r3, r1, #2
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	0843      	lsrs	r3, r0, #1
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xf6>
 800033e:	004b      	lsls	r3, r1, #1
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	1a41      	subs	r1, r0, r1
 8000346:	d200      	bcs.n	800034a <__divsi3+0xfe>
 8000348:	4601      	mov	r1, r0
 800034a:	4152      	adcs	r2, r2
 800034c:	4610      	mov	r0, r2
 800034e:	4770      	bx	lr
 8000350:	e05d      	b.n	800040e <__divsi3+0x1c2>
 8000352:	0fca      	lsrs	r2, r1, #31
 8000354:	d000      	beq.n	8000358 <__divsi3+0x10c>
 8000356:	4249      	negs	r1, r1
 8000358:	1003      	asrs	r3, r0, #32
 800035a:	d300      	bcc.n	800035e <__divsi3+0x112>
 800035c:	4240      	negs	r0, r0
 800035e:	4053      	eors	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	469c      	mov	ip, r3
 8000364:	0903      	lsrs	r3, r0, #4
 8000366:	428b      	cmp	r3, r1
 8000368:	d32d      	bcc.n	80003c6 <__divsi3+0x17a>
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d312      	bcc.n	8000396 <__divsi3+0x14a>
 8000370:	22fc      	movs	r2, #252	@ 0xfc
 8000372:	0189      	lsls	r1, r1, #6
 8000374:	ba12      	rev	r2, r2
 8000376:	0a03      	lsrs	r3, r0, #8
 8000378:	428b      	cmp	r3, r1
 800037a:	d30c      	bcc.n	8000396 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d308      	bcc.n	8000396 <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d304      	bcc.n	8000396 <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	d03a      	beq.n	8000406 <__divsi3+0x1ba>
 8000390:	1192      	asrs	r2, r2, #6
 8000392:	e000      	b.n	8000396 <__divsi3+0x14a>
 8000394:	0989      	lsrs	r1, r1, #6
 8000396:	09c3      	lsrs	r3, r0, #7
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x154>
 800039c:	01cb      	lsls	r3, r1, #7
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0983      	lsrs	r3, r0, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x160>
 80003a8:	018b      	lsls	r3, r1, #6
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0943      	lsrs	r3, r0, #5
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x16c>
 80003b4:	014b      	lsls	r3, r1, #5
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0903      	lsrs	r3, r0, #4
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x178>
 80003c0:	010b      	lsls	r3, r1, #4
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	08c3      	lsrs	r3, r0, #3
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x184>
 80003cc:	00cb      	lsls	r3, r1, #3
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0883      	lsrs	r3, r0, #2
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x190>
 80003d8:	008b      	lsls	r3, r1, #2
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	d2d9      	bcs.n	8000394 <__divsi3+0x148>
 80003e0:	0843      	lsrs	r3, r0, #1
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d301      	bcc.n	80003ea <__divsi3+0x19e>
 80003e6:	004b      	lsls	r3, r1, #1
 80003e8:	1ac0      	subs	r0, r0, r3
 80003ea:	4152      	adcs	r2, r2
 80003ec:	1a41      	subs	r1, r0, r1
 80003ee:	d200      	bcs.n	80003f2 <__divsi3+0x1a6>
 80003f0:	4601      	mov	r1, r0
 80003f2:	4663      	mov	r3, ip
 80003f4:	4152      	adcs	r2, r2
 80003f6:	105b      	asrs	r3, r3, #1
 80003f8:	4610      	mov	r0, r2
 80003fa:	d301      	bcc.n	8000400 <__divsi3+0x1b4>
 80003fc:	4240      	negs	r0, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d500      	bpl.n	8000404 <__divsi3+0x1b8>
 8000402:	4249      	negs	r1, r1
 8000404:	4770      	bx	lr
 8000406:	4663      	mov	r3, ip
 8000408:	105b      	asrs	r3, r3, #1
 800040a:	d300      	bcc.n	800040e <__divsi3+0x1c2>
 800040c:	4240      	negs	r0, r0
 800040e:	b501      	push	{r0, lr}
 8000410:	2000      	movs	r0, #0
 8000412:	f000 f805 	bl	8000420 <__aeabi_idiv0>
 8000416:	bd02      	pop	{r1, pc}

08000418 <__aeabi_idivmod>:
 8000418:	2900      	cmp	r1, #0
 800041a:	d0f8      	beq.n	800040e <__divsi3+0x1c2>
 800041c:	e716      	b.n	800024c <__divsi3>
 800041e:	4770      	bx	lr

08000420 <__aeabi_idiv0>:
 8000420:	4770      	bx	lr
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__aeabi_cdrcmple>:
 8000424:	4684      	mov	ip, r0
 8000426:	0010      	movs	r0, r2
 8000428:	4662      	mov	r2, ip
 800042a:	468c      	mov	ip, r1
 800042c:	0019      	movs	r1, r3
 800042e:	4663      	mov	r3, ip
 8000430:	e000      	b.n	8000434 <__aeabi_cdcmpeq>
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__aeabi_cdcmpeq>:
 8000434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000436:	f001 f869 	bl	800150c <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	d401      	bmi.n	8000442 <__aeabi_cdcmpeq+0xe>
 800043e:	2100      	movs	r1, #0
 8000440:	42c8      	cmn	r0, r1
 8000442:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000444 <__aeabi_dcmpeq>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 ffa9 	bl	800139c <__eqdf2>
 800044a:	4240      	negs	r0, r0
 800044c:	3001      	adds	r0, #1
 800044e:	bd10      	pop	{r4, pc}

08000450 <__aeabi_dcmplt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f001 f85b 	bl	800150c <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	db01      	blt.n	800045e <__aeabi_dcmplt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <__aeabi_dcmple>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 f851 	bl	800150c <__ledf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	dd01      	ble.n	8000472 <__aeabi_dcmple+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			@ (mov r8, r8)

08000478 <__aeabi_dcmpgt>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f000 ffd3 	bl	8001424 <__gedf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dc01      	bgt.n	8000486 <__aeabi_dcmpgt+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			@ (mov r8, r8)

0800048c <__aeabi_dcmpge>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f000 ffc9 	bl	8001424 <__gedf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	da01      	bge.n	800049a <__aeabi_dcmpge+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			@ (mov r8, r8)

080004a0 <__aeabi_cfrcmple>:
 80004a0:	4684      	mov	ip, r0
 80004a2:	0008      	movs	r0, r1
 80004a4:	4661      	mov	r1, ip
 80004a6:	e7ff      	b.n	80004a8 <__aeabi_cfcmpeq>

080004a8 <__aeabi_cfcmpeq>:
 80004a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004aa:	f000 f8ab 	bl	8000604 <__lesf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	d401      	bmi.n	80004b6 <__aeabi_cfcmpeq+0xe>
 80004b2:	2100      	movs	r1, #0
 80004b4:	42c8      	cmn	r0, r1
 80004b6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004b8 <__aeabi_fcmpeq>:
 80004b8:	b510      	push	{r4, lr}
 80004ba:	f000 f82b 	bl	8000514 <__eqsf2>
 80004be:	4240      	negs	r0, r0
 80004c0:	3001      	adds	r0, #1
 80004c2:	bd10      	pop	{r4, pc}

080004c4 <__aeabi_fcmplt>:
 80004c4:	b510      	push	{r4, lr}
 80004c6:	f000 f89d 	bl	8000604 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	db01      	blt.n	80004d2 <__aeabi_fcmplt+0xe>
 80004ce:	2000      	movs	r0, #0
 80004d0:	bd10      	pop	{r4, pc}
 80004d2:	2001      	movs	r0, #1
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	46c0      	nop			@ (mov r8, r8)

080004d8 <__aeabi_fcmple>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 f893 	bl	8000604 <__lesf2>
 80004de:	2800      	cmp	r0, #0
 80004e0:	dd01      	ble.n	80004e6 <__aeabi_fcmple+0xe>
 80004e2:	2000      	movs	r0, #0
 80004e4:	bd10      	pop	{r4, pc}
 80004e6:	2001      	movs	r0, #1
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	46c0      	nop			@ (mov r8, r8)

080004ec <__aeabi_fcmpgt>:
 80004ec:	b510      	push	{r4, lr}
 80004ee:	f000 f839 	bl	8000564 <__gesf2>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	dc01      	bgt.n	80004fa <__aeabi_fcmpgt+0xe>
 80004f6:	2000      	movs	r0, #0
 80004f8:	bd10      	pop	{r4, pc}
 80004fa:	2001      	movs	r0, #1
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	46c0      	nop			@ (mov r8, r8)

08000500 <__aeabi_fcmpge>:
 8000500:	b510      	push	{r4, lr}
 8000502:	f000 f82f 	bl	8000564 <__gesf2>
 8000506:	2800      	cmp	r0, #0
 8000508:	da01      	bge.n	800050e <__aeabi_fcmpge+0xe>
 800050a:	2000      	movs	r0, #0
 800050c:	bd10      	pop	{r4, pc}
 800050e:	2001      	movs	r0, #1
 8000510:	bd10      	pop	{r4, pc}
 8000512:	46c0      	nop			@ (mov r8, r8)

08000514 <__eqsf2>:
 8000514:	b570      	push	{r4, r5, r6, lr}
 8000516:	0042      	lsls	r2, r0, #1
 8000518:	024e      	lsls	r6, r1, #9
 800051a:	004c      	lsls	r4, r1, #1
 800051c:	0245      	lsls	r5, r0, #9
 800051e:	0a6d      	lsrs	r5, r5, #9
 8000520:	0e12      	lsrs	r2, r2, #24
 8000522:	0fc3      	lsrs	r3, r0, #31
 8000524:	0a76      	lsrs	r6, r6, #9
 8000526:	0e24      	lsrs	r4, r4, #24
 8000528:	0fc9      	lsrs	r1, r1, #31
 800052a:	2aff      	cmp	r2, #255	@ 0xff
 800052c:	d010      	beq.n	8000550 <__eqsf2+0x3c>
 800052e:	2cff      	cmp	r4, #255	@ 0xff
 8000530:	d00c      	beq.n	800054c <__eqsf2+0x38>
 8000532:	2001      	movs	r0, #1
 8000534:	42a2      	cmp	r2, r4
 8000536:	d10a      	bne.n	800054e <__eqsf2+0x3a>
 8000538:	42b5      	cmp	r5, r6
 800053a:	d108      	bne.n	800054e <__eqsf2+0x3a>
 800053c:	428b      	cmp	r3, r1
 800053e:	d00f      	beq.n	8000560 <__eqsf2+0x4c>
 8000540:	2a00      	cmp	r2, #0
 8000542:	d104      	bne.n	800054e <__eqsf2+0x3a>
 8000544:	0028      	movs	r0, r5
 8000546:	1e43      	subs	r3, r0, #1
 8000548:	4198      	sbcs	r0, r3
 800054a:	e000      	b.n	800054e <__eqsf2+0x3a>
 800054c:	2001      	movs	r0, #1
 800054e:	bd70      	pop	{r4, r5, r6, pc}
 8000550:	2001      	movs	r0, #1
 8000552:	2cff      	cmp	r4, #255	@ 0xff
 8000554:	d1fb      	bne.n	800054e <__eqsf2+0x3a>
 8000556:	4335      	orrs	r5, r6
 8000558:	d1f9      	bne.n	800054e <__eqsf2+0x3a>
 800055a:	404b      	eors	r3, r1
 800055c:	0018      	movs	r0, r3
 800055e:	e7f6      	b.n	800054e <__eqsf2+0x3a>
 8000560:	2000      	movs	r0, #0
 8000562:	e7f4      	b.n	800054e <__eqsf2+0x3a>

08000564 <__gesf2>:
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	0042      	lsls	r2, r0, #1
 8000568:	0244      	lsls	r4, r0, #9
 800056a:	024d      	lsls	r5, r1, #9
 800056c:	0fc3      	lsrs	r3, r0, #31
 800056e:	0048      	lsls	r0, r1, #1
 8000570:	0a64      	lsrs	r4, r4, #9
 8000572:	0e12      	lsrs	r2, r2, #24
 8000574:	0a6d      	lsrs	r5, r5, #9
 8000576:	0e00      	lsrs	r0, r0, #24
 8000578:	0fc9      	lsrs	r1, r1, #31
 800057a:	2aff      	cmp	r2, #255	@ 0xff
 800057c:	d019      	beq.n	80005b2 <__gesf2+0x4e>
 800057e:	28ff      	cmp	r0, #255	@ 0xff
 8000580:	d00b      	beq.n	800059a <__gesf2+0x36>
 8000582:	2a00      	cmp	r2, #0
 8000584:	d11e      	bne.n	80005c4 <__gesf2+0x60>
 8000586:	2800      	cmp	r0, #0
 8000588:	d10b      	bne.n	80005a2 <__gesf2+0x3e>
 800058a:	2d00      	cmp	r5, #0
 800058c:	d027      	beq.n	80005de <__gesf2+0x7a>
 800058e:	2c00      	cmp	r4, #0
 8000590:	d134      	bne.n	80005fc <__gesf2+0x98>
 8000592:	2900      	cmp	r1, #0
 8000594:	d02f      	beq.n	80005f6 <__gesf2+0x92>
 8000596:	0008      	movs	r0, r1
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	2d00      	cmp	r5, #0
 800059c:	d128      	bne.n	80005f0 <__gesf2+0x8c>
 800059e:	2a00      	cmp	r2, #0
 80005a0:	d101      	bne.n	80005a6 <__gesf2+0x42>
 80005a2:	2c00      	cmp	r4, #0
 80005a4:	d0f5      	beq.n	8000592 <__gesf2+0x2e>
 80005a6:	428b      	cmp	r3, r1
 80005a8:	d107      	bne.n	80005ba <__gesf2+0x56>
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d023      	beq.n	80005f6 <__gesf2+0x92>
 80005ae:	0018      	movs	r0, r3
 80005b0:	e7f2      	b.n	8000598 <__gesf2+0x34>
 80005b2:	2c00      	cmp	r4, #0
 80005b4:	d11c      	bne.n	80005f0 <__gesf2+0x8c>
 80005b6:	28ff      	cmp	r0, #255	@ 0xff
 80005b8:	d014      	beq.n	80005e4 <__gesf2+0x80>
 80005ba:	1e58      	subs	r0, r3, #1
 80005bc:	2302      	movs	r3, #2
 80005be:	4018      	ands	r0, r3
 80005c0:	3801      	subs	r0, #1
 80005c2:	e7e9      	b.n	8000598 <__gesf2+0x34>
 80005c4:	2800      	cmp	r0, #0
 80005c6:	d0f8      	beq.n	80005ba <__gesf2+0x56>
 80005c8:	428b      	cmp	r3, r1
 80005ca:	d1f6      	bne.n	80005ba <__gesf2+0x56>
 80005cc:	4282      	cmp	r2, r0
 80005ce:	dcf4      	bgt.n	80005ba <__gesf2+0x56>
 80005d0:	dbeb      	blt.n	80005aa <__gesf2+0x46>
 80005d2:	42ac      	cmp	r4, r5
 80005d4:	d8f1      	bhi.n	80005ba <__gesf2+0x56>
 80005d6:	2000      	movs	r0, #0
 80005d8:	42ac      	cmp	r4, r5
 80005da:	d2dd      	bcs.n	8000598 <__gesf2+0x34>
 80005dc:	e7e5      	b.n	80005aa <__gesf2+0x46>
 80005de:	2c00      	cmp	r4, #0
 80005e0:	d0da      	beq.n	8000598 <__gesf2+0x34>
 80005e2:	e7ea      	b.n	80005ba <__gesf2+0x56>
 80005e4:	2d00      	cmp	r5, #0
 80005e6:	d103      	bne.n	80005f0 <__gesf2+0x8c>
 80005e8:	428b      	cmp	r3, r1
 80005ea:	d1e6      	bne.n	80005ba <__gesf2+0x56>
 80005ec:	2000      	movs	r0, #0
 80005ee:	e7d3      	b.n	8000598 <__gesf2+0x34>
 80005f0:	2002      	movs	r0, #2
 80005f2:	4240      	negs	r0, r0
 80005f4:	e7d0      	b.n	8000598 <__gesf2+0x34>
 80005f6:	2001      	movs	r0, #1
 80005f8:	4240      	negs	r0, r0
 80005fa:	e7cd      	b.n	8000598 <__gesf2+0x34>
 80005fc:	428b      	cmp	r3, r1
 80005fe:	d0e8      	beq.n	80005d2 <__gesf2+0x6e>
 8000600:	e7db      	b.n	80005ba <__gesf2+0x56>
 8000602:	46c0      	nop			@ (mov r8, r8)

08000604 <__lesf2>:
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	0042      	lsls	r2, r0, #1
 8000608:	0244      	lsls	r4, r0, #9
 800060a:	024d      	lsls	r5, r1, #9
 800060c:	0fc3      	lsrs	r3, r0, #31
 800060e:	0048      	lsls	r0, r1, #1
 8000610:	0a64      	lsrs	r4, r4, #9
 8000612:	0e12      	lsrs	r2, r2, #24
 8000614:	0a6d      	lsrs	r5, r5, #9
 8000616:	0e00      	lsrs	r0, r0, #24
 8000618:	0fc9      	lsrs	r1, r1, #31
 800061a:	2aff      	cmp	r2, #255	@ 0xff
 800061c:	d01a      	beq.n	8000654 <__lesf2+0x50>
 800061e:	28ff      	cmp	r0, #255	@ 0xff
 8000620:	d00e      	beq.n	8000640 <__lesf2+0x3c>
 8000622:	2a00      	cmp	r2, #0
 8000624:	d11e      	bne.n	8000664 <__lesf2+0x60>
 8000626:	2800      	cmp	r0, #0
 8000628:	d10e      	bne.n	8000648 <__lesf2+0x44>
 800062a:	2d00      	cmp	r5, #0
 800062c:	d02a      	beq.n	8000684 <__lesf2+0x80>
 800062e:	2c00      	cmp	r4, #0
 8000630:	d00c      	beq.n	800064c <__lesf2+0x48>
 8000632:	428b      	cmp	r3, r1
 8000634:	d01d      	beq.n	8000672 <__lesf2+0x6e>
 8000636:	1e58      	subs	r0, r3, #1
 8000638:	2302      	movs	r3, #2
 800063a:	4018      	ands	r0, r3
 800063c:	3801      	subs	r0, #1
 800063e:	e010      	b.n	8000662 <__lesf2+0x5e>
 8000640:	2d00      	cmp	r5, #0
 8000642:	d10d      	bne.n	8000660 <__lesf2+0x5c>
 8000644:	2a00      	cmp	r2, #0
 8000646:	d120      	bne.n	800068a <__lesf2+0x86>
 8000648:	2c00      	cmp	r4, #0
 800064a:	d11e      	bne.n	800068a <__lesf2+0x86>
 800064c:	2900      	cmp	r1, #0
 800064e:	d023      	beq.n	8000698 <__lesf2+0x94>
 8000650:	0008      	movs	r0, r1
 8000652:	e006      	b.n	8000662 <__lesf2+0x5e>
 8000654:	2c00      	cmp	r4, #0
 8000656:	d103      	bne.n	8000660 <__lesf2+0x5c>
 8000658:	28ff      	cmp	r0, #255	@ 0xff
 800065a:	d1ec      	bne.n	8000636 <__lesf2+0x32>
 800065c:	2d00      	cmp	r5, #0
 800065e:	d017      	beq.n	8000690 <__lesf2+0x8c>
 8000660:	2002      	movs	r0, #2
 8000662:	bd30      	pop	{r4, r5, pc}
 8000664:	2800      	cmp	r0, #0
 8000666:	d0e6      	beq.n	8000636 <__lesf2+0x32>
 8000668:	428b      	cmp	r3, r1
 800066a:	d1e4      	bne.n	8000636 <__lesf2+0x32>
 800066c:	4282      	cmp	r2, r0
 800066e:	dce2      	bgt.n	8000636 <__lesf2+0x32>
 8000670:	db04      	blt.n	800067c <__lesf2+0x78>
 8000672:	42ac      	cmp	r4, r5
 8000674:	d8df      	bhi.n	8000636 <__lesf2+0x32>
 8000676:	2000      	movs	r0, #0
 8000678:	42ac      	cmp	r4, r5
 800067a:	d2f2      	bcs.n	8000662 <__lesf2+0x5e>
 800067c:	2b00      	cmp	r3, #0
 800067e:	d00b      	beq.n	8000698 <__lesf2+0x94>
 8000680:	0018      	movs	r0, r3
 8000682:	e7ee      	b.n	8000662 <__lesf2+0x5e>
 8000684:	2c00      	cmp	r4, #0
 8000686:	d0ec      	beq.n	8000662 <__lesf2+0x5e>
 8000688:	e7d5      	b.n	8000636 <__lesf2+0x32>
 800068a:	428b      	cmp	r3, r1
 800068c:	d1d3      	bne.n	8000636 <__lesf2+0x32>
 800068e:	e7f5      	b.n	800067c <__lesf2+0x78>
 8000690:	2000      	movs	r0, #0
 8000692:	428b      	cmp	r3, r1
 8000694:	d0e5      	beq.n	8000662 <__lesf2+0x5e>
 8000696:	e7ce      	b.n	8000636 <__lesf2+0x32>
 8000698:	2001      	movs	r0, #1
 800069a:	4240      	negs	r0, r0
 800069c:	e7e1      	b.n	8000662 <__lesf2+0x5e>
 800069e:	46c0      	nop			@ (mov r8, r8)

080006a0 <__aeabi_dadd>:
 80006a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006a2:	4657      	mov	r7, sl
 80006a4:	464e      	mov	r6, r9
 80006a6:	4645      	mov	r5, r8
 80006a8:	46de      	mov	lr, fp
 80006aa:	b5e0      	push	{r5, r6, r7, lr}
 80006ac:	b083      	sub	sp, #12
 80006ae:	9000      	str	r0, [sp, #0]
 80006b0:	9101      	str	r1, [sp, #4]
 80006b2:	030c      	lsls	r4, r1, #12
 80006b4:	004f      	lsls	r7, r1, #1
 80006b6:	0fce      	lsrs	r6, r1, #31
 80006b8:	0a61      	lsrs	r1, r4, #9
 80006ba:	9c00      	ldr	r4, [sp, #0]
 80006bc:	031d      	lsls	r5, r3, #12
 80006be:	0f64      	lsrs	r4, r4, #29
 80006c0:	430c      	orrs	r4, r1
 80006c2:	9900      	ldr	r1, [sp, #0]
 80006c4:	9200      	str	r2, [sp, #0]
 80006c6:	9301      	str	r3, [sp, #4]
 80006c8:	00c8      	lsls	r0, r1, #3
 80006ca:	0059      	lsls	r1, r3, #1
 80006cc:	0d4b      	lsrs	r3, r1, #21
 80006ce:	4699      	mov	r9, r3
 80006d0:	9a00      	ldr	r2, [sp, #0]
 80006d2:	9b01      	ldr	r3, [sp, #4]
 80006d4:	0a6d      	lsrs	r5, r5, #9
 80006d6:	0fd9      	lsrs	r1, r3, #31
 80006d8:	0f53      	lsrs	r3, r2, #29
 80006da:	432b      	orrs	r3, r5
 80006dc:	469a      	mov	sl, r3
 80006de:	9b00      	ldr	r3, [sp, #0]
 80006e0:	0d7f      	lsrs	r7, r7, #21
 80006e2:	00da      	lsls	r2, r3, #3
 80006e4:	4694      	mov	ip, r2
 80006e6:	464a      	mov	r2, r9
 80006e8:	46b0      	mov	r8, r6
 80006ea:	1aba      	subs	r2, r7, r2
 80006ec:	428e      	cmp	r6, r1
 80006ee:	d100      	bne.n	80006f2 <__aeabi_dadd+0x52>
 80006f0:	e0b0      	b.n	8000854 <__aeabi_dadd+0x1b4>
 80006f2:	2a00      	cmp	r2, #0
 80006f4:	dc00      	bgt.n	80006f8 <__aeabi_dadd+0x58>
 80006f6:	e078      	b.n	80007ea <__aeabi_dadd+0x14a>
 80006f8:	4649      	mov	r1, r9
 80006fa:	2900      	cmp	r1, #0
 80006fc:	d100      	bne.n	8000700 <__aeabi_dadd+0x60>
 80006fe:	e0e9      	b.n	80008d4 <__aeabi_dadd+0x234>
 8000700:	49c9      	ldr	r1, [pc, #804]	@ (8000a28 <__aeabi_dadd+0x388>)
 8000702:	428f      	cmp	r7, r1
 8000704:	d100      	bne.n	8000708 <__aeabi_dadd+0x68>
 8000706:	e195      	b.n	8000a34 <__aeabi_dadd+0x394>
 8000708:	2501      	movs	r5, #1
 800070a:	2a38      	cmp	r2, #56	@ 0x38
 800070c:	dc16      	bgt.n	800073c <__aeabi_dadd+0x9c>
 800070e:	2180      	movs	r1, #128	@ 0x80
 8000710:	4653      	mov	r3, sl
 8000712:	0409      	lsls	r1, r1, #16
 8000714:	430b      	orrs	r3, r1
 8000716:	469a      	mov	sl, r3
 8000718:	2a1f      	cmp	r2, #31
 800071a:	dd00      	ble.n	800071e <__aeabi_dadd+0x7e>
 800071c:	e1e7      	b.n	8000aee <__aeabi_dadd+0x44e>
 800071e:	2120      	movs	r1, #32
 8000720:	4655      	mov	r5, sl
 8000722:	1a8b      	subs	r3, r1, r2
 8000724:	4661      	mov	r1, ip
 8000726:	409d      	lsls	r5, r3
 8000728:	40d1      	lsrs	r1, r2
 800072a:	430d      	orrs	r5, r1
 800072c:	4661      	mov	r1, ip
 800072e:	4099      	lsls	r1, r3
 8000730:	1e4b      	subs	r3, r1, #1
 8000732:	4199      	sbcs	r1, r3
 8000734:	4653      	mov	r3, sl
 8000736:	40d3      	lsrs	r3, r2
 8000738:	430d      	orrs	r5, r1
 800073a:	1ae4      	subs	r4, r4, r3
 800073c:	1b45      	subs	r5, r0, r5
 800073e:	42a8      	cmp	r0, r5
 8000740:	4180      	sbcs	r0, r0
 8000742:	4240      	negs	r0, r0
 8000744:	1a24      	subs	r4, r4, r0
 8000746:	0223      	lsls	r3, r4, #8
 8000748:	d400      	bmi.n	800074c <__aeabi_dadd+0xac>
 800074a:	e10f      	b.n	800096c <__aeabi_dadd+0x2cc>
 800074c:	0264      	lsls	r4, r4, #9
 800074e:	0a64      	lsrs	r4, r4, #9
 8000750:	2c00      	cmp	r4, #0
 8000752:	d100      	bne.n	8000756 <__aeabi_dadd+0xb6>
 8000754:	e139      	b.n	80009ca <__aeabi_dadd+0x32a>
 8000756:	0020      	movs	r0, r4
 8000758:	f001 ff2a 	bl	80025b0 <__clzsi2>
 800075c:	0003      	movs	r3, r0
 800075e:	3b08      	subs	r3, #8
 8000760:	2120      	movs	r1, #32
 8000762:	0028      	movs	r0, r5
 8000764:	1aca      	subs	r2, r1, r3
 8000766:	40d0      	lsrs	r0, r2
 8000768:	409c      	lsls	r4, r3
 800076a:	0002      	movs	r2, r0
 800076c:	409d      	lsls	r5, r3
 800076e:	4322      	orrs	r2, r4
 8000770:	429f      	cmp	r7, r3
 8000772:	dd00      	ble.n	8000776 <__aeabi_dadd+0xd6>
 8000774:	e173      	b.n	8000a5e <__aeabi_dadd+0x3be>
 8000776:	1bd8      	subs	r0, r3, r7
 8000778:	3001      	adds	r0, #1
 800077a:	1a09      	subs	r1, r1, r0
 800077c:	002c      	movs	r4, r5
 800077e:	408d      	lsls	r5, r1
 8000780:	40c4      	lsrs	r4, r0
 8000782:	1e6b      	subs	r3, r5, #1
 8000784:	419d      	sbcs	r5, r3
 8000786:	0013      	movs	r3, r2
 8000788:	40c2      	lsrs	r2, r0
 800078a:	408b      	lsls	r3, r1
 800078c:	4325      	orrs	r5, r4
 800078e:	2700      	movs	r7, #0
 8000790:	0014      	movs	r4, r2
 8000792:	431d      	orrs	r5, r3
 8000794:	076b      	lsls	r3, r5, #29
 8000796:	d009      	beq.n	80007ac <__aeabi_dadd+0x10c>
 8000798:	230f      	movs	r3, #15
 800079a:	402b      	ands	r3, r5
 800079c:	2b04      	cmp	r3, #4
 800079e:	d005      	beq.n	80007ac <__aeabi_dadd+0x10c>
 80007a0:	1d2b      	adds	r3, r5, #4
 80007a2:	42ab      	cmp	r3, r5
 80007a4:	41ad      	sbcs	r5, r5
 80007a6:	426d      	negs	r5, r5
 80007a8:	1964      	adds	r4, r4, r5
 80007aa:	001d      	movs	r5, r3
 80007ac:	0223      	lsls	r3, r4, #8
 80007ae:	d400      	bmi.n	80007b2 <__aeabi_dadd+0x112>
 80007b0:	e12d      	b.n	8000a0e <__aeabi_dadd+0x36e>
 80007b2:	4a9d      	ldr	r2, [pc, #628]	@ (8000a28 <__aeabi_dadd+0x388>)
 80007b4:	3701      	adds	r7, #1
 80007b6:	4297      	cmp	r7, r2
 80007b8:	d100      	bne.n	80007bc <__aeabi_dadd+0x11c>
 80007ba:	e0d3      	b.n	8000964 <__aeabi_dadd+0x2c4>
 80007bc:	4646      	mov	r6, r8
 80007be:	499b      	ldr	r1, [pc, #620]	@ (8000a2c <__aeabi_dadd+0x38c>)
 80007c0:	08ed      	lsrs	r5, r5, #3
 80007c2:	4021      	ands	r1, r4
 80007c4:	074a      	lsls	r2, r1, #29
 80007c6:	432a      	orrs	r2, r5
 80007c8:	057c      	lsls	r4, r7, #21
 80007ca:	024d      	lsls	r5, r1, #9
 80007cc:	0b2d      	lsrs	r5, r5, #12
 80007ce:	0d64      	lsrs	r4, r4, #21
 80007d0:	0524      	lsls	r4, r4, #20
 80007d2:	432c      	orrs	r4, r5
 80007d4:	07f6      	lsls	r6, r6, #31
 80007d6:	4334      	orrs	r4, r6
 80007d8:	0010      	movs	r0, r2
 80007da:	0021      	movs	r1, r4
 80007dc:	b003      	add	sp, #12
 80007de:	bcf0      	pop	{r4, r5, r6, r7}
 80007e0:	46bb      	mov	fp, r7
 80007e2:	46b2      	mov	sl, r6
 80007e4:	46a9      	mov	r9, r5
 80007e6:	46a0      	mov	r8, r4
 80007e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007ea:	2a00      	cmp	r2, #0
 80007ec:	d100      	bne.n	80007f0 <__aeabi_dadd+0x150>
 80007ee:	e084      	b.n	80008fa <__aeabi_dadd+0x25a>
 80007f0:	464a      	mov	r2, r9
 80007f2:	1bd2      	subs	r2, r2, r7
 80007f4:	2f00      	cmp	r7, #0
 80007f6:	d000      	beq.n	80007fa <__aeabi_dadd+0x15a>
 80007f8:	e16d      	b.n	8000ad6 <__aeabi_dadd+0x436>
 80007fa:	0025      	movs	r5, r4
 80007fc:	4305      	orrs	r5, r0
 80007fe:	d100      	bne.n	8000802 <__aeabi_dadd+0x162>
 8000800:	e127      	b.n	8000a52 <__aeabi_dadd+0x3b2>
 8000802:	1e56      	subs	r6, r2, #1
 8000804:	2a01      	cmp	r2, #1
 8000806:	d100      	bne.n	800080a <__aeabi_dadd+0x16a>
 8000808:	e23b      	b.n	8000c82 <__aeabi_dadd+0x5e2>
 800080a:	4d87      	ldr	r5, [pc, #540]	@ (8000a28 <__aeabi_dadd+0x388>)
 800080c:	42aa      	cmp	r2, r5
 800080e:	d100      	bne.n	8000812 <__aeabi_dadd+0x172>
 8000810:	e26a      	b.n	8000ce8 <__aeabi_dadd+0x648>
 8000812:	2501      	movs	r5, #1
 8000814:	2e38      	cmp	r6, #56	@ 0x38
 8000816:	dc12      	bgt.n	800083e <__aeabi_dadd+0x19e>
 8000818:	0032      	movs	r2, r6
 800081a:	2a1f      	cmp	r2, #31
 800081c:	dd00      	ble.n	8000820 <__aeabi_dadd+0x180>
 800081e:	e1f8      	b.n	8000c12 <__aeabi_dadd+0x572>
 8000820:	2620      	movs	r6, #32
 8000822:	0025      	movs	r5, r4
 8000824:	1ab6      	subs	r6, r6, r2
 8000826:	0007      	movs	r7, r0
 8000828:	4653      	mov	r3, sl
 800082a:	40b0      	lsls	r0, r6
 800082c:	40d4      	lsrs	r4, r2
 800082e:	40b5      	lsls	r5, r6
 8000830:	40d7      	lsrs	r7, r2
 8000832:	1e46      	subs	r6, r0, #1
 8000834:	41b0      	sbcs	r0, r6
 8000836:	1b1b      	subs	r3, r3, r4
 8000838:	469a      	mov	sl, r3
 800083a:	433d      	orrs	r5, r7
 800083c:	4305      	orrs	r5, r0
 800083e:	4662      	mov	r2, ip
 8000840:	1b55      	subs	r5, r2, r5
 8000842:	45ac      	cmp	ip, r5
 8000844:	4192      	sbcs	r2, r2
 8000846:	4653      	mov	r3, sl
 8000848:	4252      	negs	r2, r2
 800084a:	000e      	movs	r6, r1
 800084c:	464f      	mov	r7, r9
 800084e:	4688      	mov	r8, r1
 8000850:	1a9c      	subs	r4, r3, r2
 8000852:	e778      	b.n	8000746 <__aeabi_dadd+0xa6>
 8000854:	2a00      	cmp	r2, #0
 8000856:	dc00      	bgt.n	800085a <__aeabi_dadd+0x1ba>
 8000858:	e08e      	b.n	8000978 <__aeabi_dadd+0x2d8>
 800085a:	4649      	mov	r1, r9
 800085c:	2900      	cmp	r1, #0
 800085e:	d175      	bne.n	800094c <__aeabi_dadd+0x2ac>
 8000860:	4661      	mov	r1, ip
 8000862:	4653      	mov	r3, sl
 8000864:	4319      	orrs	r1, r3
 8000866:	d100      	bne.n	800086a <__aeabi_dadd+0x1ca>
 8000868:	e0f6      	b.n	8000a58 <__aeabi_dadd+0x3b8>
 800086a:	1e51      	subs	r1, r2, #1
 800086c:	2a01      	cmp	r2, #1
 800086e:	d100      	bne.n	8000872 <__aeabi_dadd+0x1d2>
 8000870:	e191      	b.n	8000b96 <__aeabi_dadd+0x4f6>
 8000872:	4d6d      	ldr	r5, [pc, #436]	@ (8000a28 <__aeabi_dadd+0x388>)
 8000874:	42aa      	cmp	r2, r5
 8000876:	d100      	bne.n	800087a <__aeabi_dadd+0x1da>
 8000878:	e0dc      	b.n	8000a34 <__aeabi_dadd+0x394>
 800087a:	2501      	movs	r5, #1
 800087c:	2938      	cmp	r1, #56	@ 0x38
 800087e:	dc14      	bgt.n	80008aa <__aeabi_dadd+0x20a>
 8000880:	000a      	movs	r2, r1
 8000882:	2a1f      	cmp	r2, #31
 8000884:	dd00      	ble.n	8000888 <__aeabi_dadd+0x1e8>
 8000886:	e1a2      	b.n	8000bce <__aeabi_dadd+0x52e>
 8000888:	2120      	movs	r1, #32
 800088a:	4653      	mov	r3, sl
 800088c:	1a89      	subs	r1, r1, r2
 800088e:	408b      	lsls	r3, r1
 8000890:	001d      	movs	r5, r3
 8000892:	4663      	mov	r3, ip
 8000894:	40d3      	lsrs	r3, r2
 8000896:	431d      	orrs	r5, r3
 8000898:	4663      	mov	r3, ip
 800089a:	408b      	lsls	r3, r1
 800089c:	0019      	movs	r1, r3
 800089e:	1e4b      	subs	r3, r1, #1
 80008a0:	4199      	sbcs	r1, r3
 80008a2:	4653      	mov	r3, sl
 80008a4:	40d3      	lsrs	r3, r2
 80008a6:	430d      	orrs	r5, r1
 80008a8:	18e4      	adds	r4, r4, r3
 80008aa:	182d      	adds	r5, r5, r0
 80008ac:	4285      	cmp	r5, r0
 80008ae:	4180      	sbcs	r0, r0
 80008b0:	4240      	negs	r0, r0
 80008b2:	1824      	adds	r4, r4, r0
 80008b4:	0223      	lsls	r3, r4, #8
 80008b6:	d559      	bpl.n	800096c <__aeabi_dadd+0x2cc>
 80008b8:	4b5b      	ldr	r3, [pc, #364]	@ (8000a28 <__aeabi_dadd+0x388>)
 80008ba:	3701      	adds	r7, #1
 80008bc:	429f      	cmp	r7, r3
 80008be:	d051      	beq.n	8000964 <__aeabi_dadd+0x2c4>
 80008c0:	2101      	movs	r1, #1
 80008c2:	4b5a      	ldr	r3, [pc, #360]	@ (8000a2c <__aeabi_dadd+0x38c>)
 80008c4:	086a      	lsrs	r2, r5, #1
 80008c6:	401c      	ands	r4, r3
 80008c8:	4029      	ands	r1, r5
 80008ca:	430a      	orrs	r2, r1
 80008cc:	07e5      	lsls	r5, r4, #31
 80008ce:	4315      	orrs	r5, r2
 80008d0:	0864      	lsrs	r4, r4, #1
 80008d2:	e75f      	b.n	8000794 <__aeabi_dadd+0xf4>
 80008d4:	4661      	mov	r1, ip
 80008d6:	4653      	mov	r3, sl
 80008d8:	4319      	orrs	r1, r3
 80008da:	d100      	bne.n	80008de <__aeabi_dadd+0x23e>
 80008dc:	e0bc      	b.n	8000a58 <__aeabi_dadd+0x3b8>
 80008de:	1e51      	subs	r1, r2, #1
 80008e0:	2a01      	cmp	r2, #1
 80008e2:	d100      	bne.n	80008e6 <__aeabi_dadd+0x246>
 80008e4:	e164      	b.n	8000bb0 <__aeabi_dadd+0x510>
 80008e6:	4d50      	ldr	r5, [pc, #320]	@ (8000a28 <__aeabi_dadd+0x388>)
 80008e8:	42aa      	cmp	r2, r5
 80008ea:	d100      	bne.n	80008ee <__aeabi_dadd+0x24e>
 80008ec:	e16a      	b.n	8000bc4 <__aeabi_dadd+0x524>
 80008ee:	2501      	movs	r5, #1
 80008f0:	2938      	cmp	r1, #56	@ 0x38
 80008f2:	dd00      	ble.n	80008f6 <__aeabi_dadd+0x256>
 80008f4:	e722      	b.n	800073c <__aeabi_dadd+0x9c>
 80008f6:	000a      	movs	r2, r1
 80008f8:	e70e      	b.n	8000718 <__aeabi_dadd+0x78>
 80008fa:	4a4d      	ldr	r2, [pc, #308]	@ (8000a30 <__aeabi_dadd+0x390>)
 80008fc:	1c7d      	adds	r5, r7, #1
 80008fe:	4215      	tst	r5, r2
 8000900:	d000      	beq.n	8000904 <__aeabi_dadd+0x264>
 8000902:	e0d0      	b.n	8000aa6 <__aeabi_dadd+0x406>
 8000904:	0025      	movs	r5, r4
 8000906:	4662      	mov	r2, ip
 8000908:	4653      	mov	r3, sl
 800090a:	4305      	orrs	r5, r0
 800090c:	431a      	orrs	r2, r3
 800090e:	2f00      	cmp	r7, #0
 8000910:	d000      	beq.n	8000914 <__aeabi_dadd+0x274>
 8000912:	e137      	b.n	8000b84 <__aeabi_dadd+0x4e4>
 8000914:	2d00      	cmp	r5, #0
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x27a>
 8000918:	e1a8      	b.n	8000c6c <__aeabi_dadd+0x5cc>
 800091a:	2a00      	cmp	r2, #0
 800091c:	d100      	bne.n	8000920 <__aeabi_dadd+0x280>
 800091e:	e16a      	b.n	8000bf6 <__aeabi_dadd+0x556>
 8000920:	4663      	mov	r3, ip
 8000922:	1ac5      	subs	r5, r0, r3
 8000924:	4653      	mov	r3, sl
 8000926:	1ae2      	subs	r2, r4, r3
 8000928:	42a8      	cmp	r0, r5
 800092a:	419b      	sbcs	r3, r3
 800092c:	425b      	negs	r3, r3
 800092e:	1ad3      	subs	r3, r2, r3
 8000930:	021a      	lsls	r2, r3, #8
 8000932:	d400      	bmi.n	8000936 <__aeabi_dadd+0x296>
 8000934:	e203      	b.n	8000d3e <__aeabi_dadd+0x69e>
 8000936:	4663      	mov	r3, ip
 8000938:	1a1d      	subs	r5, r3, r0
 800093a:	45ac      	cmp	ip, r5
 800093c:	4192      	sbcs	r2, r2
 800093e:	4653      	mov	r3, sl
 8000940:	4252      	negs	r2, r2
 8000942:	1b1c      	subs	r4, r3, r4
 8000944:	000e      	movs	r6, r1
 8000946:	4688      	mov	r8, r1
 8000948:	1aa4      	subs	r4, r4, r2
 800094a:	e723      	b.n	8000794 <__aeabi_dadd+0xf4>
 800094c:	4936      	ldr	r1, [pc, #216]	@ (8000a28 <__aeabi_dadd+0x388>)
 800094e:	428f      	cmp	r7, r1
 8000950:	d070      	beq.n	8000a34 <__aeabi_dadd+0x394>
 8000952:	2501      	movs	r5, #1
 8000954:	2a38      	cmp	r2, #56	@ 0x38
 8000956:	dca8      	bgt.n	80008aa <__aeabi_dadd+0x20a>
 8000958:	2180      	movs	r1, #128	@ 0x80
 800095a:	4653      	mov	r3, sl
 800095c:	0409      	lsls	r1, r1, #16
 800095e:	430b      	orrs	r3, r1
 8000960:	469a      	mov	sl, r3
 8000962:	e78e      	b.n	8000882 <__aeabi_dadd+0x1e2>
 8000964:	003c      	movs	r4, r7
 8000966:	2500      	movs	r5, #0
 8000968:	2200      	movs	r2, #0
 800096a:	e731      	b.n	80007d0 <__aeabi_dadd+0x130>
 800096c:	2307      	movs	r3, #7
 800096e:	402b      	ands	r3, r5
 8000970:	2b00      	cmp	r3, #0
 8000972:	d000      	beq.n	8000976 <__aeabi_dadd+0x2d6>
 8000974:	e710      	b.n	8000798 <__aeabi_dadd+0xf8>
 8000976:	e093      	b.n	8000aa0 <__aeabi_dadd+0x400>
 8000978:	2a00      	cmp	r2, #0
 800097a:	d074      	beq.n	8000a66 <__aeabi_dadd+0x3c6>
 800097c:	464a      	mov	r2, r9
 800097e:	1bd2      	subs	r2, r2, r7
 8000980:	2f00      	cmp	r7, #0
 8000982:	d100      	bne.n	8000986 <__aeabi_dadd+0x2e6>
 8000984:	e0c7      	b.n	8000b16 <__aeabi_dadd+0x476>
 8000986:	4928      	ldr	r1, [pc, #160]	@ (8000a28 <__aeabi_dadd+0x388>)
 8000988:	4589      	cmp	r9, r1
 800098a:	d100      	bne.n	800098e <__aeabi_dadd+0x2ee>
 800098c:	e185      	b.n	8000c9a <__aeabi_dadd+0x5fa>
 800098e:	2501      	movs	r5, #1
 8000990:	2a38      	cmp	r2, #56	@ 0x38
 8000992:	dc12      	bgt.n	80009ba <__aeabi_dadd+0x31a>
 8000994:	2180      	movs	r1, #128	@ 0x80
 8000996:	0409      	lsls	r1, r1, #16
 8000998:	430c      	orrs	r4, r1
 800099a:	2a1f      	cmp	r2, #31
 800099c:	dd00      	ble.n	80009a0 <__aeabi_dadd+0x300>
 800099e:	e1ab      	b.n	8000cf8 <__aeabi_dadd+0x658>
 80009a0:	2120      	movs	r1, #32
 80009a2:	0025      	movs	r5, r4
 80009a4:	1a89      	subs	r1, r1, r2
 80009a6:	0007      	movs	r7, r0
 80009a8:	4088      	lsls	r0, r1
 80009aa:	408d      	lsls	r5, r1
 80009ac:	40d7      	lsrs	r7, r2
 80009ae:	1e41      	subs	r1, r0, #1
 80009b0:	4188      	sbcs	r0, r1
 80009b2:	40d4      	lsrs	r4, r2
 80009b4:	433d      	orrs	r5, r7
 80009b6:	4305      	orrs	r5, r0
 80009b8:	44a2      	add	sl, r4
 80009ba:	4465      	add	r5, ip
 80009bc:	4565      	cmp	r5, ip
 80009be:	4192      	sbcs	r2, r2
 80009c0:	4252      	negs	r2, r2
 80009c2:	4452      	add	r2, sl
 80009c4:	0014      	movs	r4, r2
 80009c6:	464f      	mov	r7, r9
 80009c8:	e774      	b.n	80008b4 <__aeabi_dadd+0x214>
 80009ca:	0028      	movs	r0, r5
 80009cc:	f001 fdf0 	bl	80025b0 <__clzsi2>
 80009d0:	0003      	movs	r3, r0
 80009d2:	3318      	adds	r3, #24
 80009d4:	2b1f      	cmp	r3, #31
 80009d6:	dc00      	bgt.n	80009da <__aeabi_dadd+0x33a>
 80009d8:	e6c2      	b.n	8000760 <__aeabi_dadd+0xc0>
 80009da:	002a      	movs	r2, r5
 80009dc:	3808      	subs	r0, #8
 80009de:	4082      	lsls	r2, r0
 80009e0:	429f      	cmp	r7, r3
 80009e2:	dd00      	ble.n	80009e6 <__aeabi_dadd+0x346>
 80009e4:	e0a9      	b.n	8000b3a <__aeabi_dadd+0x49a>
 80009e6:	1bdb      	subs	r3, r3, r7
 80009e8:	1c58      	adds	r0, r3, #1
 80009ea:	281f      	cmp	r0, #31
 80009ec:	dc00      	bgt.n	80009f0 <__aeabi_dadd+0x350>
 80009ee:	e1ac      	b.n	8000d4a <__aeabi_dadd+0x6aa>
 80009f0:	0015      	movs	r5, r2
 80009f2:	3b1f      	subs	r3, #31
 80009f4:	40dd      	lsrs	r5, r3
 80009f6:	2820      	cmp	r0, #32
 80009f8:	d005      	beq.n	8000a06 <__aeabi_dadd+0x366>
 80009fa:	2340      	movs	r3, #64	@ 0x40
 80009fc:	1a1b      	subs	r3, r3, r0
 80009fe:	409a      	lsls	r2, r3
 8000a00:	1e53      	subs	r3, r2, #1
 8000a02:	419a      	sbcs	r2, r3
 8000a04:	4315      	orrs	r5, r2
 8000a06:	2307      	movs	r3, #7
 8000a08:	2700      	movs	r7, #0
 8000a0a:	402b      	ands	r3, r5
 8000a0c:	e7b0      	b.n	8000970 <__aeabi_dadd+0x2d0>
 8000a0e:	08ed      	lsrs	r5, r5, #3
 8000a10:	4b05      	ldr	r3, [pc, #20]	@ (8000a28 <__aeabi_dadd+0x388>)
 8000a12:	0762      	lsls	r2, r4, #29
 8000a14:	432a      	orrs	r2, r5
 8000a16:	08e4      	lsrs	r4, r4, #3
 8000a18:	429f      	cmp	r7, r3
 8000a1a:	d00f      	beq.n	8000a3c <__aeabi_dadd+0x39c>
 8000a1c:	0324      	lsls	r4, r4, #12
 8000a1e:	0b25      	lsrs	r5, r4, #12
 8000a20:	057c      	lsls	r4, r7, #21
 8000a22:	0d64      	lsrs	r4, r4, #21
 8000a24:	e6d4      	b.n	80007d0 <__aeabi_dadd+0x130>
 8000a26:	46c0      	nop			@ (mov r8, r8)
 8000a28:	000007ff 	.word	0x000007ff
 8000a2c:	ff7fffff 	.word	0xff7fffff
 8000a30:	000007fe 	.word	0x000007fe
 8000a34:	08c0      	lsrs	r0, r0, #3
 8000a36:	0762      	lsls	r2, r4, #29
 8000a38:	4302      	orrs	r2, r0
 8000a3a:	08e4      	lsrs	r4, r4, #3
 8000a3c:	0013      	movs	r3, r2
 8000a3e:	4323      	orrs	r3, r4
 8000a40:	d100      	bne.n	8000a44 <__aeabi_dadd+0x3a4>
 8000a42:	e186      	b.n	8000d52 <__aeabi_dadd+0x6b2>
 8000a44:	2580      	movs	r5, #128	@ 0x80
 8000a46:	032d      	lsls	r5, r5, #12
 8000a48:	4325      	orrs	r5, r4
 8000a4a:	032d      	lsls	r5, r5, #12
 8000a4c:	4cc3      	ldr	r4, [pc, #780]	@ (8000d5c <__aeabi_dadd+0x6bc>)
 8000a4e:	0b2d      	lsrs	r5, r5, #12
 8000a50:	e6be      	b.n	80007d0 <__aeabi_dadd+0x130>
 8000a52:	4660      	mov	r0, ip
 8000a54:	4654      	mov	r4, sl
 8000a56:	000e      	movs	r6, r1
 8000a58:	0017      	movs	r7, r2
 8000a5a:	08c5      	lsrs	r5, r0, #3
 8000a5c:	e7d8      	b.n	8000a10 <__aeabi_dadd+0x370>
 8000a5e:	4cc0      	ldr	r4, [pc, #768]	@ (8000d60 <__aeabi_dadd+0x6c0>)
 8000a60:	1aff      	subs	r7, r7, r3
 8000a62:	4014      	ands	r4, r2
 8000a64:	e696      	b.n	8000794 <__aeabi_dadd+0xf4>
 8000a66:	4abf      	ldr	r2, [pc, #764]	@ (8000d64 <__aeabi_dadd+0x6c4>)
 8000a68:	1c79      	adds	r1, r7, #1
 8000a6a:	4211      	tst	r1, r2
 8000a6c:	d16b      	bne.n	8000b46 <__aeabi_dadd+0x4a6>
 8000a6e:	0022      	movs	r2, r4
 8000a70:	4302      	orrs	r2, r0
 8000a72:	2f00      	cmp	r7, #0
 8000a74:	d000      	beq.n	8000a78 <__aeabi_dadd+0x3d8>
 8000a76:	e0db      	b.n	8000c30 <__aeabi_dadd+0x590>
 8000a78:	2a00      	cmp	r2, #0
 8000a7a:	d100      	bne.n	8000a7e <__aeabi_dadd+0x3de>
 8000a7c:	e12d      	b.n	8000cda <__aeabi_dadd+0x63a>
 8000a7e:	4662      	mov	r2, ip
 8000a80:	4653      	mov	r3, sl
 8000a82:	431a      	orrs	r2, r3
 8000a84:	d100      	bne.n	8000a88 <__aeabi_dadd+0x3e8>
 8000a86:	e0b6      	b.n	8000bf6 <__aeabi_dadd+0x556>
 8000a88:	4663      	mov	r3, ip
 8000a8a:	18c5      	adds	r5, r0, r3
 8000a8c:	4285      	cmp	r5, r0
 8000a8e:	4180      	sbcs	r0, r0
 8000a90:	4454      	add	r4, sl
 8000a92:	4240      	negs	r0, r0
 8000a94:	1824      	adds	r4, r4, r0
 8000a96:	0223      	lsls	r3, r4, #8
 8000a98:	d502      	bpl.n	8000aa0 <__aeabi_dadd+0x400>
 8000a9a:	000f      	movs	r7, r1
 8000a9c:	4bb0      	ldr	r3, [pc, #704]	@ (8000d60 <__aeabi_dadd+0x6c0>)
 8000a9e:	401c      	ands	r4, r3
 8000aa0:	003a      	movs	r2, r7
 8000aa2:	0028      	movs	r0, r5
 8000aa4:	e7d8      	b.n	8000a58 <__aeabi_dadd+0x3b8>
 8000aa6:	4662      	mov	r2, ip
 8000aa8:	1a85      	subs	r5, r0, r2
 8000aaa:	42a8      	cmp	r0, r5
 8000aac:	4192      	sbcs	r2, r2
 8000aae:	4653      	mov	r3, sl
 8000ab0:	4252      	negs	r2, r2
 8000ab2:	4691      	mov	r9, r2
 8000ab4:	1ae3      	subs	r3, r4, r3
 8000ab6:	001a      	movs	r2, r3
 8000ab8:	464b      	mov	r3, r9
 8000aba:	1ad2      	subs	r2, r2, r3
 8000abc:	0013      	movs	r3, r2
 8000abe:	4691      	mov	r9, r2
 8000ac0:	021a      	lsls	r2, r3, #8
 8000ac2:	d454      	bmi.n	8000b6e <__aeabi_dadd+0x4ce>
 8000ac4:	464a      	mov	r2, r9
 8000ac6:	464c      	mov	r4, r9
 8000ac8:	432a      	orrs	r2, r5
 8000aca:	d000      	beq.n	8000ace <__aeabi_dadd+0x42e>
 8000acc:	e640      	b.n	8000750 <__aeabi_dadd+0xb0>
 8000ace:	2600      	movs	r6, #0
 8000ad0:	2400      	movs	r4, #0
 8000ad2:	2500      	movs	r5, #0
 8000ad4:	e67c      	b.n	80007d0 <__aeabi_dadd+0x130>
 8000ad6:	4da1      	ldr	r5, [pc, #644]	@ (8000d5c <__aeabi_dadd+0x6bc>)
 8000ad8:	45a9      	cmp	r9, r5
 8000ada:	d100      	bne.n	8000ade <__aeabi_dadd+0x43e>
 8000adc:	e090      	b.n	8000c00 <__aeabi_dadd+0x560>
 8000ade:	2501      	movs	r5, #1
 8000ae0:	2a38      	cmp	r2, #56	@ 0x38
 8000ae2:	dd00      	ble.n	8000ae6 <__aeabi_dadd+0x446>
 8000ae4:	e6ab      	b.n	800083e <__aeabi_dadd+0x19e>
 8000ae6:	2580      	movs	r5, #128	@ 0x80
 8000ae8:	042d      	lsls	r5, r5, #16
 8000aea:	432c      	orrs	r4, r5
 8000aec:	e695      	b.n	800081a <__aeabi_dadd+0x17a>
 8000aee:	0011      	movs	r1, r2
 8000af0:	4655      	mov	r5, sl
 8000af2:	3920      	subs	r1, #32
 8000af4:	40cd      	lsrs	r5, r1
 8000af6:	46a9      	mov	r9, r5
 8000af8:	2a20      	cmp	r2, #32
 8000afa:	d006      	beq.n	8000b0a <__aeabi_dadd+0x46a>
 8000afc:	2140      	movs	r1, #64	@ 0x40
 8000afe:	4653      	mov	r3, sl
 8000b00:	1a8a      	subs	r2, r1, r2
 8000b02:	4093      	lsls	r3, r2
 8000b04:	4662      	mov	r2, ip
 8000b06:	431a      	orrs	r2, r3
 8000b08:	4694      	mov	ip, r2
 8000b0a:	4665      	mov	r5, ip
 8000b0c:	1e6b      	subs	r3, r5, #1
 8000b0e:	419d      	sbcs	r5, r3
 8000b10:	464b      	mov	r3, r9
 8000b12:	431d      	orrs	r5, r3
 8000b14:	e612      	b.n	800073c <__aeabi_dadd+0x9c>
 8000b16:	0021      	movs	r1, r4
 8000b18:	4301      	orrs	r1, r0
 8000b1a:	d100      	bne.n	8000b1e <__aeabi_dadd+0x47e>
 8000b1c:	e0c4      	b.n	8000ca8 <__aeabi_dadd+0x608>
 8000b1e:	1e51      	subs	r1, r2, #1
 8000b20:	2a01      	cmp	r2, #1
 8000b22:	d100      	bne.n	8000b26 <__aeabi_dadd+0x486>
 8000b24:	e0fb      	b.n	8000d1e <__aeabi_dadd+0x67e>
 8000b26:	4d8d      	ldr	r5, [pc, #564]	@ (8000d5c <__aeabi_dadd+0x6bc>)
 8000b28:	42aa      	cmp	r2, r5
 8000b2a:	d100      	bne.n	8000b2e <__aeabi_dadd+0x48e>
 8000b2c:	e0b5      	b.n	8000c9a <__aeabi_dadd+0x5fa>
 8000b2e:	2501      	movs	r5, #1
 8000b30:	2938      	cmp	r1, #56	@ 0x38
 8000b32:	dd00      	ble.n	8000b36 <__aeabi_dadd+0x496>
 8000b34:	e741      	b.n	80009ba <__aeabi_dadd+0x31a>
 8000b36:	000a      	movs	r2, r1
 8000b38:	e72f      	b.n	800099a <__aeabi_dadd+0x2fa>
 8000b3a:	4c89      	ldr	r4, [pc, #548]	@ (8000d60 <__aeabi_dadd+0x6c0>)
 8000b3c:	1aff      	subs	r7, r7, r3
 8000b3e:	4014      	ands	r4, r2
 8000b40:	0762      	lsls	r2, r4, #29
 8000b42:	08e4      	lsrs	r4, r4, #3
 8000b44:	e76a      	b.n	8000a1c <__aeabi_dadd+0x37c>
 8000b46:	4a85      	ldr	r2, [pc, #532]	@ (8000d5c <__aeabi_dadd+0x6bc>)
 8000b48:	4291      	cmp	r1, r2
 8000b4a:	d100      	bne.n	8000b4e <__aeabi_dadd+0x4ae>
 8000b4c:	e0e3      	b.n	8000d16 <__aeabi_dadd+0x676>
 8000b4e:	4663      	mov	r3, ip
 8000b50:	18c2      	adds	r2, r0, r3
 8000b52:	4282      	cmp	r2, r0
 8000b54:	4180      	sbcs	r0, r0
 8000b56:	0023      	movs	r3, r4
 8000b58:	4240      	negs	r0, r0
 8000b5a:	4453      	add	r3, sl
 8000b5c:	181b      	adds	r3, r3, r0
 8000b5e:	07dd      	lsls	r5, r3, #31
 8000b60:	085c      	lsrs	r4, r3, #1
 8000b62:	2307      	movs	r3, #7
 8000b64:	0852      	lsrs	r2, r2, #1
 8000b66:	4315      	orrs	r5, r2
 8000b68:	000f      	movs	r7, r1
 8000b6a:	402b      	ands	r3, r5
 8000b6c:	e700      	b.n	8000970 <__aeabi_dadd+0x2d0>
 8000b6e:	4663      	mov	r3, ip
 8000b70:	1a1d      	subs	r5, r3, r0
 8000b72:	45ac      	cmp	ip, r5
 8000b74:	4192      	sbcs	r2, r2
 8000b76:	4653      	mov	r3, sl
 8000b78:	4252      	negs	r2, r2
 8000b7a:	1b1c      	subs	r4, r3, r4
 8000b7c:	000e      	movs	r6, r1
 8000b7e:	4688      	mov	r8, r1
 8000b80:	1aa4      	subs	r4, r4, r2
 8000b82:	e5e5      	b.n	8000750 <__aeabi_dadd+0xb0>
 8000b84:	2d00      	cmp	r5, #0
 8000b86:	d000      	beq.n	8000b8a <__aeabi_dadd+0x4ea>
 8000b88:	e091      	b.n	8000cae <__aeabi_dadd+0x60e>
 8000b8a:	2a00      	cmp	r2, #0
 8000b8c:	d138      	bne.n	8000c00 <__aeabi_dadd+0x560>
 8000b8e:	2480      	movs	r4, #128	@ 0x80
 8000b90:	2600      	movs	r6, #0
 8000b92:	0324      	lsls	r4, r4, #12
 8000b94:	e756      	b.n	8000a44 <__aeabi_dadd+0x3a4>
 8000b96:	4663      	mov	r3, ip
 8000b98:	18c5      	adds	r5, r0, r3
 8000b9a:	4285      	cmp	r5, r0
 8000b9c:	4180      	sbcs	r0, r0
 8000b9e:	4454      	add	r4, sl
 8000ba0:	4240      	negs	r0, r0
 8000ba2:	1824      	adds	r4, r4, r0
 8000ba4:	2701      	movs	r7, #1
 8000ba6:	0223      	lsls	r3, r4, #8
 8000ba8:	d400      	bmi.n	8000bac <__aeabi_dadd+0x50c>
 8000baa:	e6df      	b.n	800096c <__aeabi_dadd+0x2cc>
 8000bac:	2702      	movs	r7, #2
 8000bae:	e687      	b.n	80008c0 <__aeabi_dadd+0x220>
 8000bb0:	4663      	mov	r3, ip
 8000bb2:	1ac5      	subs	r5, r0, r3
 8000bb4:	42a8      	cmp	r0, r5
 8000bb6:	4180      	sbcs	r0, r0
 8000bb8:	4653      	mov	r3, sl
 8000bba:	4240      	negs	r0, r0
 8000bbc:	1ae4      	subs	r4, r4, r3
 8000bbe:	2701      	movs	r7, #1
 8000bc0:	1a24      	subs	r4, r4, r0
 8000bc2:	e5c0      	b.n	8000746 <__aeabi_dadd+0xa6>
 8000bc4:	0762      	lsls	r2, r4, #29
 8000bc6:	08c0      	lsrs	r0, r0, #3
 8000bc8:	4302      	orrs	r2, r0
 8000bca:	08e4      	lsrs	r4, r4, #3
 8000bcc:	e736      	b.n	8000a3c <__aeabi_dadd+0x39c>
 8000bce:	0011      	movs	r1, r2
 8000bd0:	4653      	mov	r3, sl
 8000bd2:	3920      	subs	r1, #32
 8000bd4:	40cb      	lsrs	r3, r1
 8000bd6:	4699      	mov	r9, r3
 8000bd8:	2a20      	cmp	r2, #32
 8000bda:	d006      	beq.n	8000bea <__aeabi_dadd+0x54a>
 8000bdc:	2140      	movs	r1, #64	@ 0x40
 8000bde:	4653      	mov	r3, sl
 8000be0:	1a8a      	subs	r2, r1, r2
 8000be2:	4093      	lsls	r3, r2
 8000be4:	4662      	mov	r2, ip
 8000be6:	431a      	orrs	r2, r3
 8000be8:	4694      	mov	ip, r2
 8000bea:	4665      	mov	r5, ip
 8000bec:	1e6b      	subs	r3, r5, #1
 8000bee:	419d      	sbcs	r5, r3
 8000bf0:	464b      	mov	r3, r9
 8000bf2:	431d      	orrs	r5, r3
 8000bf4:	e659      	b.n	80008aa <__aeabi_dadd+0x20a>
 8000bf6:	0762      	lsls	r2, r4, #29
 8000bf8:	08c0      	lsrs	r0, r0, #3
 8000bfa:	4302      	orrs	r2, r0
 8000bfc:	08e4      	lsrs	r4, r4, #3
 8000bfe:	e70d      	b.n	8000a1c <__aeabi_dadd+0x37c>
 8000c00:	4653      	mov	r3, sl
 8000c02:	075a      	lsls	r2, r3, #29
 8000c04:	4663      	mov	r3, ip
 8000c06:	08d8      	lsrs	r0, r3, #3
 8000c08:	4653      	mov	r3, sl
 8000c0a:	000e      	movs	r6, r1
 8000c0c:	4302      	orrs	r2, r0
 8000c0e:	08dc      	lsrs	r4, r3, #3
 8000c10:	e714      	b.n	8000a3c <__aeabi_dadd+0x39c>
 8000c12:	0015      	movs	r5, r2
 8000c14:	0026      	movs	r6, r4
 8000c16:	3d20      	subs	r5, #32
 8000c18:	40ee      	lsrs	r6, r5
 8000c1a:	2a20      	cmp	r2, #32
 8000c1c:	d003      	beq.n	8000c26 <__aeabi_dadd+0x586>
 8000c1e:	2540      	movs	r5, #64	@ 0x40
 8000c20:	1aaa      	subs	r2, r5, r2
 8000c22:	4094      	lsls	r4, r2
 8000c24:	4320      	orrs	r0, r4
 8000c26:	1e42      	subs	r2, r0, #1
 8000c28:	4190      	sbcs	r0, r2
 8000c2a:	0005      	movs	r5, r0
 8000c2c:	4335      	orrs	r5, r6
 8000c2e:	e606      	b.n	800083e <__aeabi_dadd+0x19e>
 8000c30:	2a00      	cmp	r2, #0
 8000c32:	d07c      	beq.n	8000d2e <__aeabi_dadd+0x68e>
 8000c34:	4662      	mov	r2, ip
 8000c36:	4653      	mov	r3, sl
 8000c38:	08c0      	lsrs	r0, r0, #3
 8000c3a:	431a      	orrs	r2, r3
 8000c3c:	d100      	bne.n	8000c40 <__aeabi_dadd+0x5a0>
 8000c3e:	e6fa      	b.n	8000a36 <__aeabi_dadd+0x396>
 8000c40:	0762      	lsls	r2, r4, #29
 8000c42:	4310      	orrs	r0, r2
 8000c44:	2280      	movs	r2, #128	@ 0x80
 8000c46:	08e4      	lsrs	r4, r4, #3
 8000c48:	0312      	lsls	r2, r2, #12
 8000c4a:	4214      	tst	r4, r2
 8000c4c:	d008      	beq.n	8000c60 <__aeabi_dadd+0x5c0>
 8000c4e:	08d9      	lsrs	r1, r3, #3
 8000c50:	4211      	tst	r1, r2
 8000c52:	d105      	bne.n	8000c60 <__aeabi_dadd+0x5c0>
 8000c54:	4663      	mov	r3, ip
 8000c56:	08d8      	lsrs	r0, r3, #3
 8000c58:	4653      	mov	r3, sl
 8000c5a:	000c      	movs	r4, r1
 8000c5c:	075b      	lsls	r3, r3, #29
 8000c5e:	4318      	orrs	r0, r3
 8000c60:	0f42      	lsrs	r2, r0, #29
 8000c62:	00c0      	lsls	r0, r0, #3
 8000c64:	08c0      	lsrs	r0, r0, #3
 8000c66:	0752      	lsls	r2, r2, #29
 8000c68:	4302      	orrs	r2, r0
 8000c6a:	e6e7      	b.n	8000a3c <__aeabi_dadd+0x39c>
 8000c6c:	2a00      	cmp	r2, #0
 8000c6e:	d100      	bne.n	8000c72 <__aeabi_dadd+0x5d2>
 8000c70:	e72d      	b.n	8000ace <__aeabi_dadd+0x42e>
 8000c72:	4663      	mov	r3, ip
 8000c74:	08d8      	lsrs	r0, r3, #3
 8000c76:	4653      	mov	r3, sl
 8000c78:	075a      	lsls	r2, r3, #29
 8000c7a:	000e      	movs	r6, r1
 8000c7c:	4302      	orrs	r2, r0
 8000c7e:	08dc      	lsrs	r4, r3, #3
 8000c80:	e6cc      	b.n	8000a1c <__aeabi_dadd+0x37c>
 8000c82:	4663      	mov	r3, ip
 8000c84:	1a1d      	subs	r5, r3, r0
 8000c86:	45ac      	cmp	ip, r5
 8000c88:	4192      	sbcs	r2, r2
 8000c8a:	4653      	mov	r3, sl
 8000c8c:	4252      	negs	r2, r2
 8000c8e:	1b1c      	subs	r4, r3, r4
 8000c90:	000e      	movs	r6, r1
 8000c92:	4688      	mov	r8, r1
 8000c94:	1aa4      	subs	r4, r4, r2
 8000c96:	3701      	adds	r7, #1
 8000c98:	e555      	b.n	8000746 <__aeabi_dadd+0xa6>
 8000c9a:	4663      	mov	r3, ip
 8000c9c:	08d9      	lsrs	r1, r3, #3
 8000c9e:	4653      	mov	r3, sl
 8000ca0:	075a      	lsls	r2, r3, #29
 8000ca2:	430a      	orrs	r2, r1
 8000ca4:	08dc      	lsrs	r4, r3, #3
 8000ca6:	e6c9      	b.n	8000a3c <__aeabi_dadd+0x39c>
 8000ca8:	4660      	mov	r0, ip
 8000caa:	4654      	mov	r4, sl
 8000cac:	e6d4      	b.n	8000a58 <__aeabi_dadd+0x3b8>
 8000cae:	08c0      	lsrs	r0, r0, #3
 8000cb0:	2a00      	cmp	r2, #0
 8000cb2:	d100      	bne.n	8000cb6 <__aeabi_dadd+0x616>
 8000cb4:	e6bf      	b.n	8000a36 <__aeabi_dadd+0x396>
 8000cb6:	0762      	lsls	r2, r4, #29
 8000cb8:	4310      	orrs	r0, r2
 8000cba:	2280      	movs	r2, #128	@ 0x80
 8000cbc:	08e4      	lsrs	r4, r4, #3
 8000cbe:	0312      	lsls	r2, r2, #12
 8000cc0:	4214      	tst	r4, r2
 8000cc2:	d0cd      	beq.n	8000c60 <__aeabi_dadd+0x5c0>
 8000cc4:	08dd      	lsrs	r5, r3, #3
 8000cc6:	4215      	tst	r5, r2
 8000cc8:	d1ca      	bne.n	8000c60 <__aeabi_dadd+0x5c0>
 8000cca:	4663      	mov	r3, ip
 8000ccc:	08d8      	lsrs	r0, r3, #3
 8000cce:	4653      	mov	r3, sl
 8000cd0:	075b      	lsls	r3, r3, #29
 8000cd2:	000e      	movs	r6, r1
 8000cd4:	002c      	movs	r4, r5
 8000cd6:	4318      	orrs	r0, r3
 8000cd8:	e7c2      	b.n	8000c60 <__aeabi_dadd+0x5c0>
 8000cda:	4663      	mov	r3, ip
 8000cdc:	08d9      	lsrs	r1, r3, #3
 8000cde:	4653      	mov	r3, sl
 8000ce0:	075a      	lsls	r2, r3, #29
 8000ce2:	430a      	orrs	r2, r1
 8000ce4:	08dc      	lsrs	r4, r3, #3
 8000ce6:	e699      	b.n	8000a1c <__aeabi_dadd+0x37c>
 8000ce8:	4663      	mov	r3, ip
 8000cea:	08d8      	lsrs	r0, r3, #3
 8000cec:	4653      	mov	r3, sl
 8000cee:	075a      	lsls	r2, r3, #29
 8000cf0:	000e      	movs	r6, r1
 8000cf2:	4302      	orrs	r2, r0
 8000cf4:	08dc      	lsrs	r4, r3, #3
 8000cf6:	e6a1      	b.n	8000a3c <__aeabi_dadd+0x39c>
 8000cf8:	0011      	movs	r1, r2
 8000cfa:	0027      	movs	r7, r4
 8000cfc:	3920      	subs	r1, #32
 8000cfe:	40cf      	lsrs	r7, r1
 8000d00:	2a20      	cmp	r2, #32
 8000d02:	d003      	beq.n	8000d0c <__aeabi_dadd+0x66c>
 8000d04:	2140      	movs	r1, #64	@ 0x40
 8000d06:	1a8a      	subs	r2, r1, r2
 8000d08:	4094      	lsls	r4, r2
 8000d0a:	4320      	orrs	r0, r4
 8000d0c:	1e42      	subs	r2, r0, #1
 8000d0e:	4190      	sbcs	r0, r2
 8000d10:	0005      	movs	r5, r0
 8000d12:	433d      	orrs	r5, r7
 8000d14:	e651      	b.n	80009ba <__aeabi_dadd+0x31a>
 8000d16:	000c      	movs	r4, r1
 8000d18:	2500      	movs	r5, #0
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	e558      	b.n	80007d0 <__aeabi_dadd+0x130>
 8000d1e:	4460      	add	r0, ip
 8000d20:	4560      	cmp	r0, ip
 8000d22:	4192      	sbcs	r2, r2
 8000d24:	4454      	add	r4, sl
 8000d26:	4252      	negs	r2, r2
 8000d28:	0005      	movs	r5, r0
 8000d2a:	18a4      	adds	r4, r4, r2
 8000d2c:	e73a      	b.n	8000ba4 <__aeabi_dadd+0x504>
 8000d2e:	4653      	mov	r3, sl
 8000d30:	075a      	lsls	r2, r3, #29
 8000d32:	4663      	mov	r3, ip
 8000d34:	08d9      	lsrs	r1, r3, #3
 8000d36:	4653      	mov	r3, sl
 8000d38:	430a      	orrs	r2, r1
 8000d3a:	08dc      	lsrs	r4, r3, #3
 8000d3c:	e67e      	b.n	8000a3c <__aeabi_dadd+0x39c>
 8000d3e:	001a      	movs	r2, r3
 8000d40:	001c      	movs	r4, r3
 8000d42:	432a      	orrs	r2, r5
 8000d44:	d000      	beq.n	8000d48 <__aeabi_dadd+0x6a8>
 8000d46:	e6ab      	b.n	8000aa0 <__aeabi_dadd+0x400>
 8000d48:	e6c1      	b.n	8000ace <__aeabi_dadd+0x42e>
 8000d4a:	2120      	movs	r1, #32
 8000d4c:	2500      	movs	r5, #0
 8000d4e:	1a09      	subs	r1, r1, r0
 8000d50:	e519      	b.n	8000786 <__aeabi_dadd+0xe6>
 8000d52:	2200      	movs	r2, #0
 8000d54:	2500      	movs	r5, #0
 8000d56:	4c01      	ldr	r4, [pc, #4]	@ (8000d5c <__aeabi_dadd+0x6bc>)
 8000d58:	e53a      	b.n	80007d0 <__aeabi_dadd+0x130>
 8000d5a:	46c0      	nop			@ (mov r8, r8)
 8000d5c:	000007ff 	.word	0x000007ff
 8000d60:	ff7fffff 	.word	0xff7fffff
 8000d64:	000007fe 	.word	0x000007fe

08000d68 <__aeabi_ddiv>:
 8000d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d6a:	46de      	mov	lr, fp
 8000d6c:	4645      	mov	r5, r8
 8000d6e:	4657      	mov	r7, sl
 8000d70:	464e      	mov	r6, r9
 8000d72:	b5e0      	push	{r5, r6, r7, lr}
 8000d74:	b087      	sub	sp, #28
 8000d76:	9200      	str	r2, [sp, #0]
 8000d78:	9301      	str	r3, [sp, #4]
 8000d7a:	030b      	lsls	r3, r1, #12
 8000d7c:	0b1b      	lsrs	r3, r3, #12
 8000d7e:	469b      	mov	fp, r3
 8000d80:	0fca      	lsrs	r2, r1, #31
 8000d82:	004b      	lsls	r3, r1, #1
 8000d84:	0004      	movs	r4, r0
 8000d86:	4680      	mov	r8, r0
 8000d88:	0d5b      	lsrs	r3, r3, #21
 8000d8a:	9202      	str	r2, [sp, #8]
 8000d8c:	d100      	bne.n	8000d90 <__aeabi_ddiv+0x28>
 8000d8e:	e16a      	b.n	8001066 <__aeabi_ddiv+0x2fe>
 8000d90:	4ad4      	ldr	r2, [pc, #848]	@ (80010e4 <__aeabi_ddiv+0x37c>)
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d100      	bne.n	8000d98 <__aeabi_ddiv+0x30>
 8000d96:	e18c      	b.n	80010b2 <__aeabi_ddiv+0x34a>
 8000d98:	4659      	mov	r1, fp
 8000d9a:	0f42      	lsrs	r2, r0, #29
 8000d9c:	00c9      	lsls	r1, r1, #3
 8000d9e:	430a      	orrs	r2, r1
 8000da0:	2180      	movs	r1, #128	@ 0x80
 8000da2:	0409      	lsls	r1, r1, #16
 8000da4:	4311      	orrs	r1, r2
 8000da6:	00c2      	lsls	r2, r0, #3
 8000da8:	4690      	mov	r8, r2
 8000daa:	4acf      	ldr	r2, [pc, #828]	@ (80010e8 <__aeabi_ddiv+0x380>)
 8000dac:	4689      	mov	r9, r1
 8000dae:	4692      	mov	sl, r2
 8000db0:	449a      	add	sl, r3
 8000db2:	2300      	movs	r3, #0
 8000db4:	2400      	movs	r4, #0
 8000db6:	9303      	str	r3, [sp, #12]
 8000db8:	9e00      	ldr	r6, [sp, #0]
 8000dba:	9f01      	ldr	r7, [sp, #4]
 8000dbc:	033b      	lsls	r3, r7, #12
 8000dbe:	0b1b      	lsrs	r3, r3, #12
 8000dc0:	469b      	mov	fp, r3
 8000dc2:	007b      	lsls	r3, r7, #1
 8000dc4:	0030      	movs	r0, r6
 8000dc6:	0d5b      	lsrs	r3, r3, #21
 8000dc8:	0ffd      	lsrs	r5, r7, #31
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d100      	bne.n	8000dd0 <__aeabi_ddiv+0x68>
 8000dce:	e128      	b.n	8001022 <__aeabi_ddiv+0x2ba>
 8000dd0:	4ac4      	ldr	r2, [pc, #784]	@ (80010e4 <__aeabi_ddiv+0x37c>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d100      	bne.n	8000dd8 <__aeabi_ddiv+0x70>
 8000dd6:	e177      	b.n	80010c8 <__aeabi_ddiv+0x360>
 8000dd8:	4659      	mov	r1, fp
 8000dda:	0f72      	lsrs	r2, r6, #29
 8000ddc:	00c9      	lsls	r1, r1, #3
 8000dde:	430a      	orrs	r2, r1
 8000de0:	2180      	movs	r1, #128	@ 0x80
 8000de2:	0409      	lsls	r1, r1, #16
 8000de4:	4311      	orrs	r1, r2
 8000de6:	468b      	mov	fp, r1
 8000de8:	49bf      	ldr	r1, [pc, #764]	@ (80010e8 <__aeabi_ddiv+0x380>)
 8000dea:	00f2      	lsls	r2, r6, #3
 8000dec:	468c      	mov	ip, r1
 8000dee:	4651      	mov	r1, sl
 8000df0:	4463      	add	r3, ip
 8000df2:	1acb      	subs	r3, r1, r3
 8000df4:	469a      	mov	sl, r3
 8000df6:	2300      	movs	r3, #0
 8000df8:	9e02      	ldr	r6, [sp, #8]
 8000dfa:	406e      	eors	r6, r5
 8000dfc:	2c0f      	cmp	r4, #15
 8000dfe:	d827      	bhi.n	8000e50 <__aeabi_ddiv+0xe8>
 8000e00:	49ba      	ldr	r1, [pc, #744]	@ (80010ec <__aeabi_ddiv+0x384>)
 8000e02:	00a4      	lsls	r4, r4, #2
 8000e04:	5909      	ldr	r1, [r1, r4]
 8000e06:	468f      	mov	pc, r1
 8000e08:	46cb      	mov	fp, r9
 8000e0a:	4642      	mov	r2, r8
 8000e0c:	9e02      	ldr	r6, [sp, #8]
 8000e0e:	9b03      	ldr	r3, [sp, #12]
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d016      	beq.n	8000e42 <__aeabi_ddiv+0xda>
 8000e14:	2b03      	cmp	r3, #3
 8000e16:	d100      	bne.n	8000e1a <__aeabi_ddiv+0xb2>
 8000e18:	e2a6      	b.n	8001368 <__aeabi_ddiv+0x600>
 8000e1a:	2b01      	cmp	r3, #1
 8000e1c:	d000      	beq.n	8000e20 <__aeabi_ddiv+0xb8>
 8000e1e:	e0df      	b.n	8000fe0 <__aeabi_ddiv+0x278>
 8000e20:	2200      	movs	r2, #0
 8000e22:	2300      	movs	r3, #0
 8000e24:	2400      	movs	r4, #0
 8000e26:	4690      	mov	r8, r2
 8000e28:	051b      	lsls	r3, r3, #20
 8000e2a:	4323      	orrs	r3, r4
 8000e2c:	07f6      	lsls	r6, r6, #31
 8000e2e:	4333      	orrs	r3, r6
 8000e30:	4640      	mov	r0, r8
 8000e32:	0019      	movs	r1, r3
 8000e34:	b007      	add	sp, #28
 8000e36:	bcf0      	pop	{r4, r5, r6, r7}
 8000e38:	46bb      	mov	fp, r7
 8000e3a:	46b2      	mov	sl, r6
 8000e3c:	46a9      	mov	r9, r5
 8000e3e:	46a0      	mov	r8, r4
 8000e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e42:	2200      	movs	r2, #0
 8000e44:	2400      	movs	r4, #0
 8000e46:	4690      	mov	r8, r2
 8000e48:	4ba6      	ldr	r3, [pc, #664]	@ (80010e4 <__aeabi_ddiv+0x37c>)
 8000e4a:	e7ed      	b.n	8000e28 <__aeabi_ddiv+0xc0>
 8000e4c:	002e      	movs	r6, r5
 8000e4e:	e7df      	b.n	8000e10 <__aeabi_ddiv+0xa8>
 8000e50:	45cb      	cmp	fp, r9
 8000e52:	d200      	bcs.n	8000e56 <__aeabi_ddiv+0xee>
 8000e54:	e1d4      	b.n	8001200 <__aeabi_ddiv+0x498>
 8000e56:	d100      	bne.n	8000e5a <__aeabi_ddiv+0xf2>
 8000e58:	e1cf      	b.n	80011fa <__aeabi_ddiv+0x492>
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	425b      	negs	r3, r3
 8000e5e:	469c      	mov	ip, r3
 8000e60:	4644      	mov	r4, r8
 8000e62:	4648      	mov	r0, r9
 8000e64:	2700      	movs	r7, #0
 8000e66:	44e2      	add	sl, ip
 8000e68:	465b      	mov	r3, fp
 8000e6a:	0e15      	lsrs	r5, r2, #24
 8000e6c:	021b      	lsls	r3, r3, #8
 8000e6e:	431d      	orrs	r5, r3
 8000e70:	0c19      	lsrs	r1, r3, #16
 8000e72:	042b      	lsls	r3, r5, #16
 8000e74:	0212      	lsls	r2, r2, #8
 8000e76:	9500      	str	r5, [sp, #0]
 8000e78:	0c1d      	lsrs	r5, r3, #16
 8000e7a:	4691      	mov	r9, r2
 8000e7c:	9102      	str	r1, [sp, #8]
 8000e7e:	9503      	str	r5, [sp, #12]
 8000e80:	f7ff f9e0 	bl	8000244 <__aeabi_uidivmod>
 8000e84:	0002      	movs	r2, r0
 8000e86:	436a      	muls	r2, r5
 8000e88:	040b      	lsls	r3, r1, #16
 8000e8a:	0c21      	lsrs	r1, r4, #16
 8000e8c:	4680      	mov	r8, r0
 8000e8e:	4319      	orrs	r1, r3
 8000e90:	428a      	cmp	r2, r1
 8000e92:	d909      	bls.n	8000ea8 <__aeabi_ddiv+0x140>
 8000e94:	9d00      	ldr	r5, [sp, #0]
 8000e96:	2301      	movs	r3, #1
 8000e98:	46ac      	mov	ip, r5
 8000e9a:	425b      	negs	r3, r3
 8000e9c:	4461      	add	r1, ip
 8000e9e:	469c      	mov	ip, r3
 8000ea0:	44e0      	add	r8, ip
 8000ea2:	428d      	cmp	r5, r1
 8000ea4:	d800      	bhi.n	8000ea8 <__aeabi_ddiv+0x140>
 8000ea6:	e1fb      	b.n	80012a0 <__aeabi_ddiv+0x538>
 8000ea8:	1a88      	subs	r0, r1, r2
 8000eaa:	9902      	ldr	r1, [sp, #8]
 8000eac:	f7ff f9ca 	bl	8000244 <__aeabi_uidivmod>
 8000eb0:	9a03      	ldr	r2, [sp, #12]
 8000eb2:	0424      	lsls	r4, r4, #16
 8000eb4:	4342      	muls	r2, r0
 8000eb6:	0409      	lsls	r1, r1, #16
 8000eb8:	0c24      	lsrs	r4, r4, #16
 8000eba:	0003      	movs	r3, r0
 8000ebc:	430c      	orrs	r4, r1
 8000ebe:	42a2      	cmp	r2, r4
 8000ec0:	d906      	bls.n	8000ed0 <__aeabi_ddiv+0x168>
 8000ec2:	9900      	ldr	r1, [sp, #0]
 8000ec4:	3b01      	subs	r3, #1
 8000ec6:	468c      	mov	ip, r1
 8000ec8:	4464      	add	r4, ip
 8000eca:	42a1      	cmp	r1, r4
 8000ecc:	d800      	bhi.n	8000ed0 <__aeabi_ddiv+0x168>
 8000ece:	e1e1      	b.n	8001294 <__aeabi_ddiv+0x52c>
 8000ed0:	1aa0      	subs	r0, r4, r2
 8000ed2:	4642      	mov	r2, r8
 8000ed4:	0412      	lsls	r2, r2, #16
 8000ed6:	431a      	orrs	r2, r3
 8000ed8:	4693      	mov	fp, r2
 8000eda:	464b      	mov	r3, r9
 8000edc:	4659      	mov	r1, fp
 8000ede:	0c1b      	lsrs	r3, r3, #16
 8000ee0:	001d      	movs	r5, r3
 8000ee2:	9304      	str	r3, [sp, #16]
 8000ee4:	040b      	lsls	r3, r1, #16
 8000ee6:	4649      	mov	r1, r9
 8000ee8:	0409      	lsls	r1, r1, #16
 8000eea:	0c09      	lsrs	r1, r1, #16
 8000eec:	000c      	movs	r4, r1
 8000eee:	0c1b      	lsrs	r3, r3, #16
 8000ef0:	435c      	muls	r4, r3
 8000ef2:	0c12      	lsrs	r2, r2, #16
 8000ef4:	436b      	muls	r3, r5
 8000ef6:	4688      	mov	r8, r1
 8000ef8:	4351      	muls	r1, r2
 8000efa:	436a      	muls	r2, r5
 8000efc:	0c25      	lsrs	r5, r4, #16
 8000efe:	46ac      	mov	ip, r5
 8000f00:	185b      	adds	r3, r3, r1
 8000f02:	4463      	add	r3, ip
 8000f04:	4299      	cmp	r1, r3
 8000f06:	d903      	bls.n	8000f10 <__aeabi_ddiv+0x1a8>
 8000f08:	2180      	movs	r1, #128	@ 0x80
 8000f0a:	0249      	lsls	r1, r1, #9
 8000f0c:	468c      	mov	ip, r1
 8000f0e:	4462      	add	r2, ip
 8000f10:	0c19      	lsrs	r1, r3, #16
 8000f12:	0424      	lsls	r4, r4, #16
 8000f14:	041b      	lsls	r3, r3, #16
 8000f16:	0c24      	lsrs	r4, r4, #16
 8000f18:	188a      	adds	r2, r1, r2
 8000f1a:	191c      	adds	r4, r3, r4
 8000f1c:	4290      	cmp	r0, r2
 8000f1e:	d302      	bcc.n	8000f26 <__aeabi_ddiv+0x1be>
 8000f20:	d116      	bne.n	8000f50 <__aeabi_ddiv+0x1e8>
 8000f22:	42a7      	cmp	r7, r4
 8000f24:	d214      	bcs.n	8000f50 <__aeabi_ddiv+0x1e8>
 8000f26:	465b      	mov	r3, fp
 8000f28:	9d00      	ldr	r5, [sp, #0]
 8000f2a:	3b01      	subs	r3, #1
 8000f2c:	444f      	add	r7, r9
 8000f2e:	9305      	str	r3, [sp, #20]
 8000f30:	454f      	cmp	r7, r9
 8000f32:	419b      	sbcs	r3, r3
 8000f34:	46ac      	mov	ip, r5
 8000f36:	425b      	negs	r3, r3
 8000f38:	4463      	add	r3, ip
 8000f3a:	18c0      	adds	r0, r0, r3
 8000f3c:	4285      	cmp	r5, r0
 8000f3e:	d300      	bcc.n	8000f42 <__aeabi_ddiv+0x1da>
 8000f40:	e1a1      	b.n	8001286 <__aeabi_ddiv+0x51e>
 8000f42:	4282      	cmp	r2, r0
 8000f44:	d900      	bls.n	8000f48 <__aeabi_ddiv+0x1e0>
 8000f46:	e1f6      	b.n	8001336 <__aeabi_ddiv+0x5ce>
 8000f48:	d100      	bne.n	8000f4c <__aeabi_ddiv+0x1e4>
 8000f4a:	e1f1      	b.n	8001330 <__aeabi_ddiv+0x5c8>
 8000f4c:	9b05      	ldr	r3, [sp, #20]
 8000f4e:	469b      	mov	fp, r3
 8000f50:	1b3c      	subs	r4, r7, r4
 8000f52:	42a7      	cmp	r7, r4
 8000f54:	41bf      	sbcs	r7, r7
 8000f56:	9d00      	ldr	r5, [sp, #0]
 8000f58:	1a80      	subs	r0, r0, r2
 8000f5a:	427f      	negs	r7, r7
 8000f5c:	1bc0      	subs	r0, r0, r7
 8000f5e:	4285      	cmp	r5, r0
 8000f60:	d100      	bne.n	8000f64 <__aeabi_ddiv+0x1fc>
 8000f62:	e1d0      	b.n	8001306 <__aeabi_ddiv+0x59e>
 8000f64:	9902      	ldr	r1, [sp, #8]
 8000f66:	f7ff f96d 	bl	8000244 <__aeabi_uidivmod>
 8000f6a:	9a03      	ldr	r2, [sp, #12]
 8000f6c:	040b      	lsls	r3, r1, #16
 8000f6e:	4342      	muls	r2, r0
 8000f70:	0c21      	lsrs	r1, r4, #16
 8000f72:	0007      	movs	r7, r0
 8000f74:	4319      	orrs	r1, r3
 8000f76:	428a      	cmp	r2, r1
 8000f78:	d900      	bls.n	8000f7c <__aeabi_ddiv+0x214>
 8000f7a:	e178      	b.n	800126e <__aeabi_ddiv+0x506>
 8000f7c:	1a88      	subs	r0, r1, r2
 8000f7e:	9902      	ldr	r1, [sp, #8]
 8000f80:	f7ff f960 	bl	8000244 <__aeabi_uidivmod>
 8000f84:	9a03      	ldr	r2, [sp, #12]
 8000f86:	0424      	lsls	r4, r4, #16
 8000f88:	4342      	muls	r2, r0
 8000f8a:	0409      	lsls	r1, r1, #16
 8000f8c:	0c24      	lsrs	r4, r4, #16
 8000f8e:	0003      	movs	r3, r0
 8000f90:	430c      	orrs	r4, r1
 8000f92:	42a2      	cmp	r2, r4
 8000f94:	d900      	bls.n	8000f98 <__aeabi_ddiv+0x230>
 8000f96:	e15d      	b.n	8001254 <__aeabi_ddiv+0x4ec>
 8000f98:	4641      	mov	r1, r8
 8000f9a:	1aa4      	subs	r4, r4, r2
 8000f9c:	043a      	lsls	r2, r7, #16
 8000f9e:	431a      	orrs	r2, r3
 8000fa0:	9d04      	ldr	r5, [sp, #16]
 8000fa2:	0413      	lsls	r3, r2, #16
 8000fa4:	0c1b      	lsrs	r3, r3, #16
 8000fa6:	4359      	muls	r1, r3
 8000fa8:	4647      	mov	r7, r8
 8000faa:	436b      	muls	r3, r5
 8000fac:	469c      	mov	ip, r3
 8000fae:	0c10      	lsrs	r0, r2, #16
 8000fb0:	4347      	muls	r7, r0
 8000fb2:	0c0b      	lsrs	r3, r1, #16
 8000fb4:	44bc      	add	ip, r7
 8000fb6:	4463      	add	r3, ip
 8000fb8:	4368      	muls	r0, r5
 8000fba:	429f      	cmp	r7, r3
 8000fbc:	d903      	bls.n	8000fc6 <__aeabi_ddiv+0x25e>
 8000fbe:	2580      	movs	r5, #128	@ 0x80
 8000fc0:	026d      	lsls	r5, r5, #9
 8000fc2:	46ac      	mov	ip, r5
 8000fc4:	4460      	add	r0, ip
 8000fc6:	0c1f      	lsrs	r7, r3, #16
 8000fc8:	0409      	lsls	r1, r1, #16
 8000fca:	041b      	lsls	r3, r3, #16
 8000fcc:	0c09      	lsrs	r1, r1, #16
 8000fce:	183f      	adds	r7, r7, r0
 8000fd0:	185b      	adds	r3, r3, r1
 8000fd2:	42bc      	cmp	r4, r7
 8000fd4:	d200      	bcs.n	8000fd8 <__aeabi_ddiv+0x270>
 8000fd6:	e102      	b.n	80011de <__aeabi_ddiv+0x476>
 8000fd8:	d100      	bne.n	8000fdc <__aeabi_ddiv+0x274>
 8000fda:	e0fd      	b.n	80011d8 <__aeabi_ddiv+0x470>
 8000fdc:	2301      	movs	r3, #1
 8000fde:	431a      	orrs	r2, r3
 8000fe0:	4b43      	ldr	r3, [pc, #268]	@ (80010f0 <__aeabi_ddiv+0x388>)
 8000fe2:	4453      	add	r3, sl
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	dc00      	bgt.n	8000fea <__aeabi_ddiv+0x282>
 8000fe8:	e0ae      	b.n	8001148 <__aeabi_ddiv+0x3e0>
 8000fea:	0751      	lsls	r1, r2, #29
 8000fec:	d000      	beq.n	8000ff0 <__aeabi_ddiv+0x288>
 8000fee:	e198      	b.n	8001322 <__aeabi_ddiv+0x5ba>
 8000ff0:	4659      	mov	r1, fp
 8000ff2:	01c9      	lsls	r1, r1, #7
 8000ff4:	d506      	bpl.n	8001004 <__aeabi_ddiv+0x29c>
 8000ff6:	4659      	mov	r1, fp
 8000ff8:	4b3e      	ldr	r3, [pc, #248]	@ (80010f4 <__aeabi_ddiv+0x38c>)
 8000ffa:	4019      	ands	r1, r3
 8000ffc:	2380      	movs	r3, #128	@ 0x80
 8000ffe:	468b      	mov	fp, r1
 8001000:	00db      	lsls	r3, r3, #3
 8001002:	4453      	add	r3, sl
 8001004:	493c      	ldr	r1, [pc, #240]	@ (80010f8 <__aeabi_ddiv+0x390>)
 8001006:	428b      	cmp	r3, r1
 8001008:	dd00      	ble.n	800100c <__aeabi_ddiv+0x2a4>
 800100a:	e71a      	b.n	8000e42 <__aeabi_ddiv+0xda>
 800100c:	4659      	mov	r1, fp
 800100e:	08d2      	lsrs	r2, r2, #3
 8001010:	0749      	lsls	r1, r1, #29
 8001012:	4311      	orrs	r1, r2
 8001014:	465a      	mov	r2, fp
 8001016:	055b      	lsls	r3, r3, #21
 8001018:	0254      	lsls	r4, r2, #9
 800101a:	4688      	mov	r8, r1
 800101c:	0b24      	lsrs	r4, r4, #12
 800101e:	0d5b      	lsrs	r3, r3, #21
 8001020:	e702      	b.n	8000e28 <__aeabi_ddiv+0xc0>
 8001022:	465a      	mov	r2, fp
 8001024:	9b00      	ldr	r3, [sp, #0]
 8001026:	431a      	orrs	r2, r3
 8001028:	d100      	bne.n	800102c <__aeabi_ddiv+0x2c4>
 800102a:	e07e      	b.n	800112a <__aeabi_ddiv+0x3c2>
 800102c:	465b      	mov	r3, fp
 800102e:	2b00      	cmp	r3, #0
 8001030:	d100      	bne.n	8001034 <__aeabi_ddiv+0x2cc>
 8001032:	e100      	b.n	8001236 <__aeabi_ddiv+0x4ce>
 8001034:	4658      	mov	r0, fp
 8001036:	f001 fabb 	bl	80025b0 <__clzsi2>
 800103a:	0002      	movs	r2, r0
 800103c:	0003      	movs	r3, r0
 800103e:	3a0b      	subs	r2, #11
 8001040:	271d      	movs	r7, #29
 8001042:	9e00      	ldr	r6, [sp, #0]
 8001044:	1aba      	subs	r2, r7, r2
 8001046:	0019      	movs	r1, r3
 8001048:	4658      	mov	r0, fp
 800104a:	40d6      	lsrs	r6, r2
 800104c:	3908      	subs	r1, #8
 800104e:	4088      	lsls	r0, r1
 8001050:	0032      	movs	r2, r6
 8001052:	4302      	orrs	r2, r0
 8001054:	4693      	mov	fp, r2
 8001056:	9a00      	ldr	r2, [sp, #0]
 8001058:	408a      	lsls	r2, r1
 800105a:	4928      	ldr	r1, [pc, #160]	@ (80010fc <__aeabi_ddiv+0x394>)
 800105c:	4453      	add	r3, sl
 800105e:	468a      	mov	sl, r1
 8001060:	449a      	add	sl, r3
 8001062:	2300      	movs	r3, #0
 8001064:	e6c8      	b.n	8000df8 <__aeabi_ddiv+0x90>
 8001066:	465b      	mov	r3, fp
 8001068:	4303      	orrs	r3, r0
 800106a:	4699      	mov	r9, r3
 800106c:	d056      	beq.n	800111c <__aeabi_ddiv+0x3b4>
 800106e:	465b      	mov	r3, fp
 8001070:	2b00      	cmp	r3, #0
 8001072:	d100      	bne.n	8001076 <__aeabi_ddiv+0x30e>
 8001074:	e0cd      	b.n	8001212 <__aeabi_ddiv+0x4aa>
 8001076:	4658      	mov	r0, fp
 8001078:	f001 fa9a 	bl	80025b0 <__clzsi2>
 800107c:	230b      	movs	r3, #11
 800107e:	425b      	negs	r3, r3
 8001080:	469c      	mov	ip, r3
 8001082:	0002      	movs	r2, r0
 8001084:	4484      	add	ip, r0
 8001086:	4666      	mov	r6, ip
 8001088:	231d      	movs	r3, #29
 800108a:	1b9b      	subs	r3, r3, r6
 800108c:	0026      	movs	r6, r4
 800108e:	0011      	movs	r1, r2
 8001090:	4658      	mov	r0, fp
 8001092:	40de      	lsrs	r6, r3
 8001094:	3908      	subs	r1, #8
 8001096:	4088      	lsls	r0, r1
 8001098:	0033      	movs	r3, r6
 800109a:	4303      	orrs	r3, r0
 800109c:	4699      	mov	r9, r3
 800109e:	0023      	movs	r3, r4
 80010a0:	408b      	lsls	r3, r1
 80010a2:	4698      	mov	r8, r3
 80010a4:	4b16      	ldr	r3, [pc, #88]	@ (8001100 <__aeabi_ddiv+0x398>)
 80010a6:	2400      	movs	r4, #0
 80010a8:	1a9b      	subs	r3, r3, r2
 80010aa:	469a      	mov	sl, r3
 80010ac:	2300      	movs	r3, #0
 80010ae:	9303      	str	r3, [sp, #12]
 80010b0:	e682      	b.n	8000db8 <__aeabi_ddiv+0x50>
 80010b2:	465a      	mov	r2, fp
 80010b4:	4302      	orrs	r2, r0
 80010b6:	4691      	mov	r9, r2
 80010b8:	d12a      	bne.n	8001110 <__aeabi_ddiv+0x3a8>
 80010ba:	2200      	movs	r2, #0
 80010bc:	469a      	mov	sl, r3
 80010be:	2302      	movs	r3, #2
 80010c0:	4690      	mov	r8, r2
 80010c2:	2408      	movs	r4, #8
 80010c4:	9303      	str	r3, [sp, #12]
 80010c6:	e677      	b.n	8000db8 <__aeabi_ddiv+0x50>
 80010c8:	465a      	mov	r2, fp
 80010ca:	9b00      	ldr	r3, [sp, #0]
 80010cc:	431a      	orrs	r2, r3
 80010ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001104 <__aeabi_ddiv+0x39c>)
 80010d0:	469c      	mov	ip, r3
 80010d2:	44e2      	add	sl, ip
 80010d4:	2a00      	cmp	r2, #0
 80010d6:	d117      	bne.n	8001108 <__aeabi_ddiv+0x3a0>
 80010d8:	2302      	movs	r3, #2
 80010da:	431c      	orrs	r4, r3
 80010dc:	2300      	movs	r3, #0
 80010de:	469b      	mov	fp, r3
 80010e0:	3302      	adds	r3, #2
 80010e2:	e689      	b.n	8000df8 <__aeabi_ddiv+0x90>
 80010e4:	000007ff 	.word	0x000007ff
 80010e8:	fffffc01 	.word	0xfffffc01
 80010ec:	08007e6c 	.word	0x08007e6c
 80010f0:	000003ff 	.word	0x000003ff
 80010f4:	feffffff 	.word	0xfeffffff
 80010f8:	000007fe 	.word	0x000007fe
 80010fc:	000003f3 	.word	0x000003f3
 8001100:	fffffc0d 	.word	0xfffffc0d
 8001104:	fffff801 	.word	0xfffff801
 8001108:	2303      	movs	r3, #3
 800110a:	0032      	movs	r2, r6
 800110c:	431c      	orrs	r4, r3
 800110e:	e673      	b.n	8000df8 <__aeabi_ddiv+0x90>
 8001110:	469a      	mov	sl, r3
 8001112:	2303      	movs	r3, #3
 8001114:	46d9      	mov	r9, fp
 8001116:	240c      	movs	r4, #12
 8001118:	9303      	str	r3, [sp, #12]
 800111a:	e64d      	b.n	8000db8 <__aeabi_ddiv+0x50>
 800111c:	2300      	movs	r3, #0
 800111e:	4698      	mov	r8, r3
 8001120:	469a      	mov	sl, r3
 8001122:	3301      	adds	r3, #1
 8001124:	2404      	movs	r4, #4
 8001126:	9303      	str	r3, [sp, #12]
 8001128:	e646      	b.n	8000db8 <__aeabi_ddiv+0x50>
 800112a:	2301      	movs	r3, #1
 800112c:	431c      	orrs	r4, r3
 800112e:	2300      	movs	r3, #0
 8001130:	469b      	mov	fp, r3
 8001132:	3301      	adds	r3, #1
 8001134:	e660      	b.n	8000df8 <__aeabi_ddiv+0x90>
 8001136:	2300      	movs	r3, #0
 8001138:	2480      	movs	r4, #128	@ 0x80
 800113a:	4698      	mov	r8, r3
 800113c:	2600      	movs	r6, #0
 800113e:	4b92      	ldr	r3, [pc, #584]	@ (8001388 <__aeabi_ddiv+0x620>)
 8001140:	0324      	lsls	r4, r4, #12
 8001142:	e671      	b.n	8000e28 <__aeabi_ddiv+0xc0>
 8001144:	2201      	movs	r2, #1
 8001146:	4252      	negs	r2, r2
 8001148:	2101      	movs	r1, #1
 800114a:	1ac9      	subs	r1, r1, r3
 800114c:	2938      	cmp	r1, #56	@ 0x38
 800114e:	dd00      	ble.n	8001152 <__aeabi_ddiv+0x3ea>
 8001150:	e666      	b.n	8000e20 <__aeabi_ddiv+0xb8>
 8001152:	291f      	cmp	r1, #31
 8001154:	dc00      	bgt.n	8001158 <__aeabi_ddiv+0x3f0>
 8001156:	e0ab      	b.n	80012b0 <__aeabi_ddiv+0x548>
 8001158:	201f      	movs	r0, #31
 800115a:	4240      	negs	r0, r0
 800115c:	1ac3      	subs	r3, r0, r3
 800115e:	4658      	mov	r0, fp
 8001160:	40d8      	lsrs	r0, r3
 8001162:	0003      	movs	r3, r0
 8001164:	2920      	cmp	r1, #32
 8001166:	d004      	beq.n	8001172 <__aeabi_ddiv+0x40a>
 8001168:	4658      	mov	r0, fp
 800116a:	4988      	ldr	r1, [pc, #544]	@ (800138c <__aeabi_ddiv+0x624>)
 800116c:	4451      	add	r1, sl
 800116e:	4088      	lsls	r0, r1
 8001170:	4302      	orrs	r2, r0
 8001172:	1e51      	subs	r1, r2, #1
 8001174:	418a      	sbcs	r2, r1
 8001176:	431a      	orrs	r2, r3
 8001178:	2307      	movs	r3, #7
 800117a:	0019      	movs	r1, r3
 800117c:	2400      	movs	r4, #0
 800117e:	4011      	ands	r1, r2
 8001180:	4213      	tst	r3, r2
 8001182:	d00c      	beq.n	800119e <__aeabi_ddiv+0x436>
 8001184:	230f      	movs	r3, #15
 8001186:	4013      	ands	r3, r2
 8001188:	2b04      	cmp	r3, #4
 800118a:	d100      	bne.n	800118e <__aeabi_ddiv+0x426>
 800118c:	e0f9      	b.n	8001382 <__aeabi_ddiv+0x61a>
 800118e:	1d11      	adds	r1, r2, #4
 8001190:	4291      	cmp	r1, r2
 8001192:	419b      	sbcs	r3, r3
 8001194:	000a      	movs	r2, r1
 8001196:	425b      	negs	r3, r3
 8001198:	0759      	lsls	r1, r3, #29
 800119a:	025b      	lsls	r3, r3, #9
 800119c:	0b1c      	lsrs	r4, r3, #12
 800119e:	08d2      	lsrs	r2, r2, #3
 80011a0:	430a      	orrs	r2, r1
 80011a2:	4690      	mov	r8, r2
 80011a4:	2300      	movs	r3, #0
 80011a6:	e63f      	b.n	8000e28 <__aeabi_ddiv+0xc0>
 80011a8:	2480      	movs	r4, #128	@ 0x80
 80011aa:	464b      	mov	r3, r9
 80011ac:	0324      	lsls	r4, r4, #12
 80011ae:	4223      	tst	r3, r4
 80011b0:	d009      	beq.n	80011c6 <__aeabi_ddiv+0x45e>
 80011b2:	465b      	mov	r3, fp
 80011b4:	4223      	tst	r3, r4
 80011b6:	d106      	bne.n	80011c6 <__aeabi_ddiv+0x45e>
 80011b8:	431c      	orrs	r4, r3
 80011ba:	0324      	lsls	r4, r4, #12
 80011bc:	002e      	movs	r6, r5
 80011be:	4690      	mov	r8, r2
 80011c0:	4b71      	ldr	r3, [pc, #452]	@ (8001388 <__aeabi_ddiv+0x620>)
 80011c2:	0b24      	lsrs	r4, r4, #12
 80011c4:	e630      	b.n	8000e28 <__aeabi_ddiv+0xc0>
 80011c6:	2480      	movs	r4, #128	@ 0x80
 80011c8:	464b      	mov	r3, r9
 80011ca:	0324      	lsls	r4, r4, #12
 80011cc:	431c      	orrs	r4, r3
 80011ce:	0324      	lsls	r4, r4, #12
 80011d0:	9e02      	ldr	r6, [sp, #8]
 80011d2:	4b6d      	ldr	r3, [pc, #436]	@ (8001388 <__aeabi_ddiv+0x620>)
 80011d4:	0b24      	lsrs	r4, r4, #12
 80011d6:	e627      	b.n	8000e28 <__aeabi_ddiv+0xc0>
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d100      	bne.n	80011de <__aeabi_ddiv+0x476>
 80011dc:	e700      	b.n	8000fe0 <__aeabi_ddiv+0x278>
 80011de:	9800      	ldr	r0, [sp, #0]
 80011e0:	1e51      	subs	r1, r2, #1
 80011e2:	4684      	mov	ip, r0
 80011e4:	4464      	add	r4, ip
 80011e6:	4284      	cmp	r4, r0
 80011e8:	d200      	bcs.n	80011ec <__aeabi_ddiv+0x484>
 80011ea:	e084      	b.n	80012f6 <__aeabi_ddiv+0x58e>
 80011ec:	42bc      	cmp	r4, r7
 80011ee:	d200      	bcs.n	80011f2 <__aeabi_ddiv+0x48a>
 80011f0:	e0ae      	b.n	8001350 <__aeabi_ddiv+0x5e8>
 80011f2:	d100      	bne.n	80011f6 <__aeabi_ddiv+0x48e>
 80011f4:	e0c1      	b.n	800137a <__aeabi_ddiv+0x612>
 80011f6:	000a      	movs	r2, r1
 80011f8:	e6f0      	b.n	8000fdc <__aeabi_ddiv+0x274>
 80011fa:	4542      	cmp	r2, r8
 80011fc:	d900      	bls.n	8001200 <__aeabi_ddiv+0x498>
 80011fe:	e62c      	b.n	8000e5a <__aeabi_ddiv+0xf2>
 8001200:	464b      	mov	r3, r9
 8001202:	07dc      	lsls	r4, r3, #31
 8001204:	0858      	lsrs	r0, r3, #1
 8001206:	4643      	mov	r3, r8
 8001208:	085b      	lsrs	r3, r3, #1
 800120a:	431c      	orrs	r4, r3
 800120c:	4643      	mov	r3, r8
 800120e:	07df      	lsls	r7, r3, #31
 8001210:	e62a      	b.n	8000e68 <__aeabi_ddiv+0x100>
 8001212:	f001 f9cd 	bl	80025b0 <__clzsi2>
 8001216:	2315      	movs	r3, #21
 8001218:	469c      	mov	ip, r3
 800121a:	4484      	add	ip, r0
 800121c:	0002      	movs	r2, r0
 800121e:	4663      	mov	r3, ip
 8001220:	3220      	adds	r2, #32
 8001222:	2b1c      	cmp	r3, #28
 8001224:	dc00      	bgt.n	8001228 <__aeabi_ddiv+0x4c0>
 8001226:	e72e      	b.n	8001086 <__aeabi_ddiv+0x31e>
 8001228:	0023      	movs	r3, r4
 800122a:	3808      	subs	r0, #8
 800122c:	4083      	lsls	r3, r0
 800122e:	4699      	mov	r9, r3
 8001230:	2300      	movs	r3, #0
 8001232:	4698      	mov	r8, r3
 8001234:	e736      	b.n	80010a4 <__aeabi_ddiv+0x33c>
 8001236:	f001 f9bb 	bl	80025b0 <__clzsi2>
 800123a:	0002      	movs	r2, r0
 800123c:	0003      	movs	r3, r0
 800123e:	3215      	adds	r2, #21
 8001240:	3320      	adds	r3, #32
 8001242:	2a1c      	cmp	r2, #28
 8001244:	dc00      	bgt.n	8001248 <__aeabi_ddiv+0x4e0>
 8001246:	e6fb      	b.n	8001040 <__aeabi_ddiv+0x2d8>
 8001248:	9900      	ldr	r1, [sp, #0]
 800124a:	3808      	subs	r0, #8
 800124c:	4081      	lsls	r1, r0
 800124e:	2200      	movs	r2, #0
 8001250:	468b      	mov	fp, r1
 8001252:	e702      	b.n	800105a <__aeabi_ddiv+0x2f2>
 8001254:	9900      	ldr	r1, [sp, #0]
 8001256:	3b01      	subs	r3, #1
 8001258:	468c      	mov	ip, r1
 800125a:	4464      	add	r4, ip
 800125c:	42a1      	cmp	r1, r4
 800125e:	d900      	bls.n	8001262 <__aeabi_ddiv+0x4fa>
 8001260:	e69a      	b.n	8000f98 <__aeabi_ddiv+0x230>
 8001262:	42a2      	cmp	r2, r4
 8001264:	d800      	bhi.n	8001268 <__aeabi_ddiv+0x500>
 8001266:	e697      	b.n	8000f98 <__aeabi_ddiv+0x230>
 8001268:	1e83      	subs	r3, r0, #2
 800126a:	4464      	add	r4, ip
 800126c:	e694      	b.n	8000f98 <__aeabi_ddiv+0x230>
 800126e:	46ac      	mov	ip, r5
 8001270:	4461      	add	r1, ip
 8001272:	3f01      	subs	r7, #1
 8001274:	428d      	cmp	r5, r1
 8001276:	d900      	bls.n	800127a <__aeabi_ddiv+0x512>
 8001278:	e680      	b.n	8000f7c <__aeabi_ddiv+0x214>
 800127a:	428a      	cmp	r2, r1
 800127c:	d800      	bhi.n	8001280 <__aeabi_ddiv+0x518>
 800127e:	e67d      	b.n	8000f7c <__aeabi_ddiv+0x214>
 8001280:	1e87      	subs	r7, r0, #2
 8001282:	4461      	add	r1, ip
 8001284:	e67a      	b.n	8000f7c <__aeabi_ddiv+0x214>
 8001286:	4285      	cmp	r5, r0
 8001288:	d000      	beq.n	800128c <__aeabi_ddiv+0x524>
 800128a:	e65f      	b.n	8000f4c <__aeabi_ddiv+0x1e4>
 800128c:	45b9      	cmp	r9, r7
 800128e:	d900      	bls.n	8001292 <__aeabi_ddiv+0x52a>
 8001290:	e65c      	b.n	8000f4c <__aeabi_ddiv+0x1e4>
 8001292:	e656      	b.n	8000f42 <__aeabi_ddiv+0x1da>
 8001294:	42a2      	cmp	r2, r4
 8001296:	d800      	bhi.n	800129a <__aeabi_ddiv+0x532>
 8001298:	e61a      	b.n	8000ed0 <__aeabi_ddiv+0x168>
 800129a:	1e83      	subs	r3, r0, #2
 800129c:	4464      	add	r4, ip
 800129e:	e617      	b.n	8000ed0 <__aeabi_ddiv+0x168>
 80012a0:	428a      	cmp	r2, r1
 80012a2:	d800      	bhi.n	80012a6 <__aeabi_ddiv+0x53e>
 80012a4:	e600      	b.n	8000ea8 <__aeabi_ddiv+0x140>
 80012a6:	46ac      	mov	ip, r5
 80012a8:	1e83      	subs	r3, r0, #2
 80012aa:	4698      	mov	r8, r3
 80012ac:	4461      	add	r1, ip
 80012ae:	e5fb      	b.n	8000ea8 <__aeabi_ddiv+0x140>
 80012b0:	4837      	ldr	r0, [pc, #220]	@ (8001390 <__aeabi_ddiv+0x628>)
 80012b2:	0014      	movs	r4, r2
 80012b4:	4450      	add	r0, sl
 80012b6:	4082      	lsls	r2, r0
 80012b8:	465b      	mov	r3, fp
 80012ba:	0017      	movs	r7, r2
 80012bc:	4083      	lsls	r3, r0
 80012be:	40cc      	lsrs	r4, r1
 80012c0:	1e7a      	subs	r2, r7, #1
 80012c2:	4197      	sbcs	r7, r2
 80012c4:	4323      	orrs	r3, r4
 80012c6:	433b      	orrs	r3, r7
 80012c8:	001a      	movs	r2, r3
 80012ca:	465b      	mov	r3, fp
 80012cc:	40cb      	lsrs	r3, r1
 80012ce:	0751      	lsls	r1, r2, #29
 80012d0:	d009      	beq.n	80012e6 <__aeabi_ddiv+0x57e>
 80012d2:	210f      	movs	r1, #15
 80012d4:	4011      	ands	r1, r2
 80012d6:	2904      	cmp	r1, #4
 80012d8:	d005      	beq.n	80012e6 <__aeabi_ddiv+0x57e>
 80012da:	1d11      	adds	r1, r2, #4
 80012dc:	4291      	cmp	r1, r2
 80012de:	4192      	sbcs	r2, r2
 80012e0:	4252      	negs	r2, r2
 80012e2:	189b      	adds	r3, r3, r2
 80012e4:	000a      	movs	r2, r1
 80012e6:	0219      	lsls	r1, r3, #8
 80012e8:	d400      	bmi.n	80012ec <__aeabi_ddiv+0x584>
 80012ea:	e755      	b.n	8001198 <__aeabi_ddiv+0x430>
 80012ec:	2200      	movs	r2, #0
 80012ee:	2301      	movs	r3, #1
 80012f0:	2400      	movs	r4, #0
 80012f2:	4690      	mov	r8, r2
 80012f4:	e598      	b.n	8000e28 <__aeabi_ddiv+0xc0>
 80012f6:	000a      	movs	r2, r1
 80012f8:	42bc      	cmp	r4, r7
 80012fa:	d000      	beq.n	80012fe <__aeabi_ddiv+0x596>
 80012fc:	e66e      	b.n	8000fdc <__aeabi_ddiv+0x274>
 80012fe:	454b      	cmp	r3, r9
 8001300:	d000      	beq.n	8001304 <__aeabi_ddiv+0x59c>
 8001302:	e66b      	b.n	8000fdc <__aeabi_ddiv+0x274>
 8001304:	e66c      	b.n	8000fe0 <__aeabi_ddiv+0x278>
 8001306:	4b23      	ldr	r3, [pc, #140]	@ (8001394 <__aeabi_ddiv+0x62c>)
 8001308:	4a23      	ldr	r2, [pc, #140]	@ (8001398 <__aeabi_ddiv+0x630>)
 800130a:	4453      	add	r3, sl
 800130c:	4592      	cmp	sl, r2
 800130e:	da00      	bge.n	8001312 <__aeabi_ddiv+0x5aa>
 8001310:	e718      	b.n	8001144 <__aeabi_ddiv+0x3dc>
 8001312:	2101      	movs	r1, #1
 8001314:	4249      	negs	r1, r1
 8001316:	1d0a      	adds	r2, r1, #4
 8001318:	428a      	cmp	r2, r1
 800131a:	4189      	sbcs	r1, r1
 800131c:	4249      	negs	r1, r1
 800131e:	448b      	add	fp, r1
 8001320:	e666      	b.n	8000ff0 <__aeabi_ddiv+0x288>
 8001322:	210f      	movs	r1, #15
 8001324:	4011      	ands	r1, r2
 8001326:	2904      	cmp	r1, #4
 8001328:	d100      	bne.n	800132c <__aeabi_ddiv+0x5c4>
 800132a:	e661      	b.n	8000ff0 <__aeabi_ddiv+0x288>
 800132c:	0011      	movs	r1, r2
 800132e:	e7f2      	b.n	8001316 <__aeabi_ddiv+0x5ae>
 8001330:	42bc      	cmp	r4, r7
 8001332:	d800      	bhi.n	8001336 <__aeabi_ddiv+0x5ce>
 8001334:	e60a      	b.n	8000f4c <__aeabi_ddiv+0x1e4>
 8001336:	2302      	movs	r3, #2
 8001338:	425b      	negs	r3, r3
 800133a:	469c      	mov	ip, r3
 800133c:	9900      	ldr	r1, [sp, #0]
 800133e:	444f      	add	r7, r9
 8001340:	454f      	cmp	r7, r9
 8001342:	419b      	sbcs	r3, r3
 8001344:	44e3      	add	fp, ip
 8001346:	468c      	mov	ip, r1
 8001348:	425b      	negs	r3, r3
 800134a:	4463      	add	r3, ip
 800134c:	18c0      	adds	r0, r0, r3
 800134e:	e5ff      	b.n	8000f50 <__aeabi_ddiv+0x1e8>
 8001350:	4649      	mov	r1, r9
 8001352:	9d00      	ldr	r5, [sp, #0]
 8001354:	0048      	lsls	r0, r1, #1
 8001356:	4548      	cmp	r0, r9
 8001358:	4189      	sbcs	r1, r1
 800135a:	46ac      	mov	ip, r5
 800135c:	4249      	negs	r1, r1
 800135e:	4461      	add	r1, ip
 8001360:	4681      	mov	r9, r0
 8001362:	3a02      	subs	r2, #2
 8001364:	1864      	adds	r4, r4, r1
 8001366:	e7c7      	b.n	80012f8 <__aeabi_ddiv+0x590>
 8001368:	2480      	movs	r4, #128	@ 0x80
 800136a:	465b      	mov	r3, fp
 800136c:	0324      	lsls	r4, r4, #12
 800136e:	431c      	orrs	r4, r3
 8001370:	0324      	lsls	r4, r4, #12
 8001372:	4690      	mov	r8, r2
 8001374:	4b04      	ldr	r3, [pc, #16]	@ (8001388 <__aeabi_ddiv+0x620>)
 8001376:	0b24      	lsrs	r4, r4, #12
 8001378:	e556      	b.n	8000e28 <__aeabi_ddiv+0xc0>
 800137a:	4599      	cmp	r9, r3
 800137c:	d3e8      	bcc.n	8001350 <__aeabi_ddiv+0x5e8>
 800137e:	000a      	movs	r2, r1
 8001380:	e7bd      	b.n	80012fe <__aeabi_ddiv+0x596>
 8001382:	2300      	movs	r3, #0
 8001384:	e708      	b.n	8001198 <__aeabi_ddiv+0x430>
 8001386:	46c0      	nop			@ (mov r8, r8)
 8001388:	000007ff 	.word	0x000007ff
 800138c:	0000043e 	.word	0x0000043e
 8001390:	0000041e 	.word	0x0000041e
 8001394:	000003ff 	.word	0x000003ff
 8001398:	fffffc02 	.word	0xfffffc02

0800139c <__eqdf2>:
 800139c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800139e:	4657      	mov	r7, sl
 80013a0:	46de      	mov	lr, fp
 80013a2:	464e      	mov	r6, r9
 80013a4:	4645      	mov	r5, r8
 80013a6:	b5e0      	push	{r5, r6, r7, lr}
 80013a8:	000d      	movs	r5, r1
 80013aa:	0004      	movs	r4, r0
 80013ac:	0fe8      	lsrs	r0, r5, #31
 80013ae:	4683      	mov	fp, r0
 80013b0:	0309      	lsls	r1, r1, #12
 80013b2:	0fd8      	lsrs	r0, r3, #31
 80013b4:	0b09      	lsrs	r1, r1, #12
 80013b6:	4682      	mov	sl, r0
 80013b8:	4819      	ldr	r0, [pc, #100]	@ (8001420 <__eqdf2+0x84>)
 80013ba:	468c      	mov	ip, r1
 80013bc:	031f      	lsls	r7, r3, #12
 80013be:	0069      	lsls	r1, r5, #1
 80013c0:	005e      	lsls	r6, r3, #1
 80013c2:	0d49      	lsrs	r1, r1, #21
 80013c4:	0b3f      	lsrs	r7, r7, #12
 80013c6:	0d76      	lsrs	r6, r6, #21
 80013c8:	4281      	cmp	r1, r0
 80013ca:	d018      	beq.n	80013fe <__eqdf2+0x62>
 80013cc:	4286      	cmp	r6, r0
 80013ce:	d00f      	beq.n	80013f0 <__eqdf2+0x54>
 80013d0:	2001      	movs	r0, #1
 80013d2:	42b1      	cmp	r1, r6
 80013d4:	d10d      	bne.n	80013f2 <__eqdf2+0x56>
 80013d6:	45bc      	cmp	ip, r7
 80013d8:	d10b      	bne.n	80013f2 <__eqdf2+0x56>
 80013da:	4294      	cmp	r4, r2
 80013dc:	d109      	bne.n	80013f2 <__eqdf2+0x56>
 80013de:	45d3      	cmp	fp, sl
 80013e0:	d01c      	beq.n	800141c <__eqdf2+0x80>
 80013e2:	2900      	cmp	r1, #0
 80013e4:	d105      	bne.n	80013f2 <__eqdf2+0x56>
 80013e6:	4660      	mov	r0, ip
 80013e8:	4320      	orrs	r0, r4
 80013ea:	1e43      	subs	r3, r0, #1
 80013ec:	4198      	sbcs	r0, r3
 80013ee:	e000      	b.n	80013f2 <__eqdf2+0x56>
 80013f0:	2001      	movs	r0, #1
 80013f2:	bcf0      	pop	{r4, r5, r6, r7}
 80013f4:	46bb      	mov	fp, r7
 80013f6:	46b2      	mov	sl, r6
 80013f8:	46a9      	mov	r9, r5
 80013fa:	46a0      	mov	r8, r4
 80013fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013fe:	2001      	movs	r0, #1
 8001400:	428e      	cmp	r6, r1
 8001402:	d1f6      	bne.n	80013f2 <__eqdf2+0x56>
 8001404:	4661      	mov	r1, ip
 8001406:	4339      	orrs	r1, r7
 8001408:	000f      	movs	r7, r1
 800140a:	4317      	orrs	r7, r2
 800140c:	4327      	orrs	r7, r4
 800140e:	d1f0      	bne.n	80013f2 <__eqdf2+0x56>
 8001410:	465b      	mov	r3, fp
 8001412:	4652      	mov	r2, sl
 8001414:	1a98      	subs	r0, r3, r2
 8001416:	1e43      	subs	r3, r0, #1
 8001418:	4198      	sbcs	r0, r3
 800141a:	e7ea      	b.n	80013f2 <__eqdf2+0x56>
 800141c:	2000      	movs	r0, #0
 800141e:	e7e8      	b.n	80013f2 <__eqdf2+0x56>
 8001420:	000007ff 	.word	0x000007ff

08001424 <__gedf2>:
 8001424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001426:	4657      	mov	r7, sl
 8001428:	464e      	mov	r6, r9
 800142a:	4645      	mov	r5, r8
 800142c:	46de      	mov	lr, fp
 800142e:	b5e0      	push	{r5, r6, r7, lr}
 8001430:	000d      	movs	r5, r1
 8001432:	030f      	lsls	r7, r1, #12
 8001434:	0b39      	lsrs	r1, r7, #12
 8001436:	b083      	sub	sp, #12
 8001438:	0004      	movs	r4, r0
 800143a:	4680      	mov	r8, r0
 800143c:	9101      	str	r1, [sp, #4]
 800143e:	0058      	lsls	r0, r3, #1
 8001440:	0fe9      	lsrs	r1, r5, #31
 8001442:	4f31      	ldr	r7, [pc, #196]	@ (8001508 <__gedf2+0xe4>)
 8001444:	0d40      	lsrs	r0, r0, #21
 8001446:	468c      	mov	ip, r1
 8001448:	006e      	lsls	r6, r5, #1
 800144a:	0319      	lsls	r1, r3, #12
 800144c:	4682      	mov	sl, r0
 800144e:	4691      	mov	r9, r2
 8001450:	0d76      	lsrs	r6, r6, #21
 8001452:	0b09      	lsrs	r1, r1, #12
 8001454:	0fd8      	lsrs	r0, r3, #31
 8001456:	42be      	cmp	r6, r7
 8001458:	d01f      	beq.n	800149a <__gedf2+0x76>
 800145a:	45ba      	cmp	sl, r7
 800145c:	d00f      	beq.n	800147e <__gedf2+0x5a>
 800145e:	2e00      	cmp	r6, #0
 8001460:	d12f      	bne.n	80014c2 <__gedf2+0x9e>
 8001462:	4655      	mov	r5, sl
 8001464:	9e01      	ldr	r6, [sp, #4]
 8001466:	4334      	orrs	r4, r6
 8001468:	2d00      	cmp	r5, #0
 800146a:	d127      	bne.n	80014bc <__gedf2+0x98>
 800146c:	430a      	orrs	r2, r1
 800146e:	d03a      	beq.n	80014e6 <__gedf2+0xc2>
 8001470:	2c00      	cmp	r4, #0
 8001472:	d145      	bne.n	8001500 <__gedf2+0xdc>
 8001474:	2800      	cmp	r0, #0
 8001476:	d11a      	bne.n	80014ae <__gedf2+0x8a>
 8001478:	2001      	movs	r0, #1
 800147a:	4240      	negs	r0, r0
 800147c:	e017      	b.n	80014ae <__gedf2+0x8a>
 800147e:	4311      	orrs	r1, r2
 8001480:	d13b      	bne.n	80014fa <__gedf2+0xd6>
 8001482:	2e00      	cmp	r6, #0
 8001484:	d102      	bne.n	800148c <__gedf2+0x68>
 8001486:	9f01      	ldr	r7, [sp, #4]
 8001488:	4327      	orrs	r7, r4
 800148a:	d0f3      	beq.n	8001474 <__gedf2+0x50>
 800148c:	4584      	cmp	ip, r0
 800148e:	d109      	bne.n	80014a4 <__gedf2+0x80>
 8001490:	4663      	mov	r3, ip
 8001492:	2b00      	cmp	r3, #0
 8001494:	d0f0      	beq.n	8001478 <__gedf2+0x54>
 8001496:	4660      	mov	r0, ip
 8001498:	e009      	b.n	80014ae <__gedf2+0x8a>
 800149a:	9f01      	ldr	r7, [sp, #4]
 800149c:	4327      	orrs	r7, r4
 800149e:	d12c      	bne.n	80014fa <__gedf2+0xd6>
 80014a0:	45b2      	cmp	sl, r6
 80014a2:	d024      	beq.n	80014ee <__gedf2+0xca>
 80014a4:	4663      	mov	r3, ip
 80014a6:	2002      	movs	r0, #2
 80014a8:	3b01      	subs	r3, #1
 80014aa:	4018      	ands	r0, r3
 80014ac:	3801      	subs	r0, #1
 80014ae:	b003      	add	sp, #12
 80014b0:	bcf0      	pop	{r4, r5, r6, r7}
 80014b2:	46bb      	mov	fp, r7
 80014b4:	46b2      	mov	sl, r6
 80014b6:	46a9      	mov	r9, r5
 80014b8:	46a0      	mov	r8, r4
 80014ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014bc:	2c00      	cmp	r4, #0
 80014be:	d0d9      	beq.n	8001474 <__gedf2+0x50>
 80014c0:	e7e4      	b.n	800148c <__gedf2+0x68>
 80014c2:	4654      	mov	r4, sl
 80014c4:	2c00      	cmp	r4, #0
 80014c6:	d0ed      	beq.n	80014a4 <__gedf2+0x80>
 80014c8:	4584      	cmp	ip, r0
 80014ca:	d1eb      	bne.n	80014a4 <__gedf2+0x80>
 80014cc:	4556      	cmp	r6, sl
 80014ce:	dce9      	bgt.n	80014a4 <__gedf2+0x80>
 80014d0:	dbde      	blt.n	8001490 <__gedf2+0x6c>
 80014d2:	9b01      	ldr	r3, [sp, #4]
 80014d4:	428b      	cmp	r3, r1
 80014d6:	d8e5      	bhi.n	80014a4 <__gedf2+0x80>
 80014d8:	d1da      	bne.n	8001490 <__gedf2+0x6c>
 80014da:	45c8      	cmp	r8, r9
 80014dc:	d8e2      	bhi.n	80014a4 <__gedf2+0x80>
 80014de:	2000      	movs	r0, #0
 80014e0:	45c8      	cmp	r8, r9
 80014e2:	d2e4      	bcs.n	80014ae <__gedf2+0x8a>
 80014e4:	e7d4      	b.n	8001490 <__gedf2+0x6c>
 80014e6:	2000      	movs	r0, #0
 80014e8:	2c00      	cmp	r4, #0
 80014ea:	d0e0      	beq.n	80014ae <__gedf2+0x8a>
 80014ec:	e7da      	b.n	80014a4 <__gedf2+0x80>
 80014ee:	4311      	orrs	r1, r2
 80014f0:	d103      	bne.n	80014fa <__gedf2+0xd6>
 80014f2:	4584      	cmp	ip, r0
 80014f4:	d1d6      	bne.n	80014a4 <__gedf2+0x80>
 80014f6:	2000      	movs	r0, #0
 80014f8:	e7d9      	b.n	80014ae <__gedf2+0x8a>
 80014fa:	2002      	movs	r0, #2
 80014fc:	4240      	negs	r0, r0
 80014fe:	e7d6      	b.n	80014ae <__gedf2+0x8a>
 8001500:	4584      	cmp	ip, r0
 8001502:	d0e6      	beq.n	80014d2 <__gedf2+0xae>
 8001504:	e7ce      	b.n	80014a4 <__gedf2+0x80>
 8001506:	46c0      	nop			@ (mov r8, r8)
 8001508:	000007ff 	.word	0x000007ff

0800150c <__ledf2>:
 800150c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800150e:	4657      	mov	r7, sl
 8001510:	464e      	mov	r6, r9
 8001512:	4645      	mov	r5, r8
 8001514:	46de      	mov	lr, fp
 8001516:	b5e0      	push	{r5, r6, r7, lr}
 8001518:	000d      	movs	r5, r1
 800151a:	030f      	lsls	r7, r1, #12
 800151c:	0004      	movs	r4, r0
 800151e:	4680      	mov	r8, r0
 8001520:	0fe8      	lsrs	r0, r5, #31
 8001522:	0b39      	lsrs	r1, r7, #12
 8001524:	4684      	mov	ip, r0
 8001526:	b083      	sub	sp, #12
 8001528:	0058      	lsls	r0, r3, #1
 800152a:	4f30      	ldr	r7, [pc, #192]	@ (80015ec <__ledf2+0xe0>)
 800152c:	0d40      	lsrs	r0, r0, #21
 800152e:	9101      	str	r1, [sp, #4]
 8001530:	031e      	lsls	r6, r3, #12
 8001532:	0069      	lsls	r1, r5, #1
 8001534:	4682      	mov	sl, r0
 8001536:	4691      	mov	r9, r2
 8001538:	0d49      	lsrs	r1, r1, #21
 800153a:	0b36      	lsrs	r6, r6, #12
 800153c:	0fd8      	lsrs	r0, r3, #31
 800153e:	42b9      	cmp	r1, r7
 8001540:	d020      	beq.n	8001584 <__ledf2+0x78>
 8001542:	45ba      	cmp	sl, r7
 8001544:	d00f      	beq.n	8001566 <__ledf2+0x5a>
 8001546:	2900      	cmp	r1, #0
 8001548:	d12b      	bne.n	80015a2 <__ledf2+0x96>
 800154a:	9901      	ldr	r1, [sp, #4]
 800154c:	430c      	orrs	r4, r1
 800154e:	4651      	mov	r1, sl
 8001550:	2900      	cmp	r1, #0
 8001552:	d137      	bne.n	80015c4 <__ledf2+0xb8>
 8001554:	4332      	orrs	r2, r6
 8001556:	d038      	beq.n	80015ca <__ledf2+0xbe>
 8001558:	2c00      	cmp	r4, #0
 800155a:	d144      	bne.n	80015e6 <__ledf2+0xda>
 800155c:	2800      	cmp	r0, #0
 800155e:	d119      	bne.n	8001594 <__ledf2+0x88>
 8001560:	2001      	movs	r0, #1
 8001562:	4240      	negs	r0, r0
 8001564:	e016      	b.n	8001594 <__ledf2+0x88>
 8001566:	4316      	orrs	r6, r2
 8001568:	d113      	bne.n	8001592 <__ledf2+0x86>
 800156a:	2900      	cmp	r1, #0
 800156c:	d102      	bne.n	8001574 <__ledf2+0x68>
 800156e:	9f01      	ldr	r7, [sp, #4]
 8001570:	4327      	orrs	r7, r4
 8001572:	d0f3      	beq.n	800155c <__ledf2+0x50>
 8001574:	4584      	cmp	ip, r0
 8001576:	d020      	beq.n	80015ba <__ledf2+0xae>
 8001578:	4663      	mov	r3, ip
 800157a:	2002      	movs	r0, #2
 800157c:	3b01      	subs	r3, #1
 800157e:	4018      	ands	r0, r3
 8001580:	3801      	subs	r0, #1
 8001582:	e007      	b.n	8001594 <__ledf2+0x88>
 8001584:	9f01      	ldr	r7, [sp, #4]
 8001586:	4327      	orrs	r7, r4
 8001588:	d103      	bne.n	8001592 <__ledf2+0x86>
 800158a:	458a      	cmp	sl, r1
 800158c:	d1f4      	bne.n	8001578 <__ledf2+0x6c>
 800158e:	4316      	orrs	r6, r2
 8001590:	d01f      	beq.n	80015d2 <__ledf2+0xc6>
 8001592:	2002      	movs	r0, #2
 8001594:	b003      	add	sp, #12
 8001596:	bcf0      	pop	{r4, r5, r6, r7}
 8001598:	46bb      	mov	fp, r7
 800159a:	46b2      	mov	sl, r6
 800159c:	46a9      	mov	r9, r5
 800159e:	46a0      	mov	r8, r4
 80015a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015a2:	4654      	mov	r4, sl
 80015a4:	2c00      	cmp	r4, #0
 80015a6:	d0e7      	beq.n	8001578 <__ledf2+0x6c>
 80015a8:	4584      	cmp	ip, r0
 80015aa:	d1e5      	bne.n	8001578 <__ledf2+0x6c>
 80015ac:	4551      	cmp	r1, sl
 80015ae:	dce3      	bgt.n	8001578 <__ledf2+0x6c>
 80015b0:	db03      	blt.n	80015ba <__ledf2+0xae>
 80015b2:	9b01      	ldr	r3, [sp, #4]
 80015b4:	42b3      	cmp	r3, r6
 80015b6:	d8df      	bhi.n	8001578 <__ledf2+0x6c>
 80015b8:	d00f      	beq.n	80015da <__ledf2+0xce>
 80015ba:	4663      	mov	r3, ip
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d0cf      	beq.n	8001560 <__ledf2+0x54>
 80015c0:	4660      	mov	r0, ip
 80015c2:	e7e7      	b.n	8001594 <__ledf2+0x88>
 80015c4:	2c00      	cmp	r4, #0
 80015c6:	d0c9      	beq.n	800155c <__ledf2+0x50>
 80015c8:	e7d4      	b.n	8001574 <__ledf2+0x68>
 80015ca:	2000      	movs	r0, #0
 80015cc:	2c00      	cmp	r4, #0
 80015ce:	d0e1      	beq.n	8001594 <__ledf2+0x88>
 80015d0:	e7d2      	b.n	8001578 <__ledf2+0x6c>
 80015d2:	4584      	cmp	ip, r0
 80015d4:	d1d0      	bne.n	8001578 <__ledf2+0x6c>
 80015d6:	2000      	movs	r0, #0
 80015d8:	e7dc      	b.n	8001594 <__ledf2+0x88>
 80015da:	45c8      	cmp	r8, r9
 80015dc:	d8cc      	bhi.n	8001578 <__ledf2+0x6c>
 80015de:	2000      	movs	r0, #0
 80015e0:	45c8      	cmp	r8, r9
 80015e2:	d2d7      	bcs.n	8001594 <__ledf2+0x88>
 80015e4:	e7e9      	b.n	80015ba <__ledf2+0xae>
 80015e6:	4584      	cmp	ip, r0
 80015e8:	d0e3      	beq.n	80015b2 <__ledf2+0xa6>
 80015ea:	e7c5      	b.n	8001578 <__ledf2+0x6c>
 80015ec:	000007ff 	.word	0x000007ff

080015f0 <__aeabi_dmul>:
 80015f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015f2:	4657      	mov	r7, sl
 80015f4:	46de      	mov	lr, fp
 80015f6:	464e      	mov	r6, r9
 80015f8:	4645      	mov	r5, r8
 80015fa:	b5e0      	push	{r5, r6, r7, lr}
 80015fc:	001f      	movs	r7, r3
 80015fe:	030b      	lsls	r3, r1, #12
 8001600:	0b1b      	lsrs	r3, r3, #12
 8001602:	0016      	movs	r6, r2
 8001604:	469a      	mov	sl, r3
 8001606:	0fca      	lsrs	r2, r1, #31
 8001608:	004b      	lsls	r3, r1, #1
 800160a:	0004      	movs	r4, r0
 800160c:	4693      	mov	fp, r2
 800160e:	b087      	sub	sp, #28
 8001610:	0d5b      	lsrs	r3, r3, #21
 8001612:	d100      	bne.n	8001616 <__aeabi_dmul+0x26>
 8001614:	e0d5      	b.n	80017c2 <__aeabi_dmul+0x1d2>
 8001616:	4abb      	ldr	r2, [pc, #748]	@ (8001904 <__aeabi_dmul+0x314>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d100      	bne.n	800161e <__aeabi_dmul+0x2e>
 800161c:	e0f8      	b.n	8001810 <__aeabi_dmul+0x220>
 800161e:	4651      	mov	r1, sl
 8001620:	0f42      	lsrs	r2, r0, #29
 8001622:	00c9      	lsls	r1, r1, #3
 8001624:	430a      	orrs	r2, r1
 8001626:	2180      	movs	r1, #128	@ 0x80
 8001628:	0409      	lsls	r1, r1, #16
 800162a:	4311      	orrs	r1, r2
 800162c:	00c2      	lsls	r2, r0, #3
 800162e:	4691      	mov	r9, r2
 8001630:	4ab5      	ldr	r2, [pc, #724]	@ (8001908 <__aeabi_dmul+0x318>)
 8001632:	468a      	mov	sl, r1
 8001634:	189d      	adds	r5, r3, r2
 8001636:	2300      	movs	r3, #0
 8001638:	4698      	mov	r8, r3
 800163a:	9302      	str	r3, [sp, #8]
 800163c:	033c      	lsls	r4, r7, #12
 800163e:	007b      	lsls	r3, r7, #1
 8001640:	0ffa      	lsrs	r2, r7, #31
 8001642:	0030      	movs	r0, r6
 8001644:	0b24      	lsrs	r4, r4, #12
 8001646:	0d5b      	lsrs	r3, r3, #21
 8001648:	9200      	str	r2, [sp, #0]
 800164a:	d100      	bne.n	800164e <__aeabi_dmul+0x5e>
 800164c:	e096      	b.n	800177c <__aeabi_dmul+0x18c>
 800164e:	4aad      	ldr	r2, [pc, #692]	@ (8001904 <__aeabi_dmul+0x314>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d031      	beq.n	80016b8 <__aeabi_dmul+0xc8>
 8001654:	0f72      	lsrs	r2, r6, #29
 8001656:	00e4      	lsls	r4, r4, #3
 8001658:	4322      	orrs	r2, r4
 800165a:	2480      	movs	r4, #128	@ 0x80
 800165c:	0424      	lsls	r4, r4, #16
 800165e:	4314      	orrs	r4, r2
 8001660:	4aa9      	ldr	r2, [pc, #676]	@ (8001908 <__aeabi_dmul+0x318>)
 8001662:	00f0      	lsls	r0, r6, #3
 8001664:	4694      	mov	ip, r2
 8001666:	4463      	add	r3, ip
 8001668:	195b      	adds	r3, r3, r5
 800166a:	1c5a      	adds	r2, r3, #1
 800166c:	9201      	str	r2, [sp, #4]
 800166e:	4642      	mov	r2, r8
 8001670:	2600      	movs	r6, #0
 8001672:	2a0a      	cmp	r2, #10
 8001674:	dc42      	bgt.n	80016fc <__aeabi_dmul+0x10c>
 8001676:	465a      	mov	r2, fp
 8001678:	9900      	ldr	r1, [sp, #0]
 800167a:	404a      	eors	r2, r1
 800167c:	4693      	mov	fp, r2
 800167e:	4642      	mov	r2, r8
 8001680:	2a02      	cmp	r2, #2
 8001682:	dc32      	bgt.n	80016ea <__aeabi_dmul+0xfa>
 8001684:	3a01      	subs	r2, #1
 8001686:	2a01      	cmp	r2, #1
 8001688:	d900      	bls.n	800168c <__aeabi_dmul+0x9c>
 800168a:	e149      	b.n	8001920 <__aeabi_dmul+0x330>
 800168c:	2e02      	cmp	r6, #2
 800168e:	d100      	bne.n	8001692 <__aeabi_dmul+0xa2>
 8001690:	e0ca      	b.n	8001828 <__aeabi_dmul+0x238>
 8001692:	2e01      	cmp	r6, #1
 8001694:	d13d      	bne.n	8001712 <__aeabi_dmul+0x122>
 8001696:	2300      	movs	r3, #0
 8001698:	2400      	movs	r4, #0
 800169a:	2200      	movs	r2, #0
 800169c:	0010      	movs	r0, r2
 800169e:	465a      	mov	r2, fp
 80016a0:	051b      	lsls	r3, r3, #20
 80016a2:	4323      	orrs	r3, r4
 80016a4:	07d2      	lsls	r2, r2, #31
 80016a6:	4313      	orrs	r3, r2
 80016a8:	0019      	movs	r1, r3
 80016aa:	b007      	add	sp, #28
 80016ac:	bcf0      	pop	{r4, r5, r6, r7}
 80016ae:	46bb      	mov	fp, r7
 80016b0:	46b2      	mov	sl, r6
 80016b2:	46a9      	mov	r9, r5
 80016b4:	46a0      	mov	r8, r4
 80016b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016b8:	4b92      	ldr	r3, [pc, #584]	@ (8001904 <__aeabi_dmul+0x314>)
 80016ba:	4326      	orrs	r6, r4
 80016bc:	18eb      	adds	r3, r5, r3
 80016be:	2e00      	cmp	r6, #0
 80016c0:	d100      	bne.n	80016c4 <__aeabi_dmul+0xd4>
 80016c2:	e0bb      	b.n	800183c <__aeabi_dmul+0x24c>
 80016c4:	2203      	movs	r2, #3
 80016c6:	4641      	mov	r1, r8
 80016c8:	4311      	orrs	r1, r2
 80016ca:	465a      	mov	r2, fp
 80016cc:	4688      	mov	r8, r1
 80016ce:	9900      	ldr	r1, [sp, #0]
 80016d0:	404a      	eors	r2, r1
 80016d2:	2180      	movs	r1, #128	@ 0x80
 80016d4:	0109      	lsls	r1, r1, #4
 80016d6:	468c      	mov	ip, r1
 80016d8:	0029      	movs	r1, r5
 80016da:	4461      	add	r1, ip
 80016dc:	9101      	str	r1, [sp, #4]
 80016de:	4641      	mov	r1, r8
 80016e0:	290a      	cmp	r1, #10
 80016e2:	dd00      	ble.n	80016e6 <__aeabi_dmul+0xf6>
 80016e4:	e233      	b.n	8001b4e <__aeabi_dmul+0x55e>
 80016e6:	4693      	mov	fp, r2
 80016e8:	2603      	movs	r6, #3
 80016ea:	4642      	mov	r2, r8
 80016ec:	2701      	movs	r7, #1
 80016ee:	4097      	lsls	r7, r2
 80016f0:	21a6      	movs	r1, #166	@ 0xa6
 80016f2:	003a      	movs	r2, r7
 80016f4:	00c9      	lsls	r1, r1, #3
 80016f6:	400a      	ands	r2, r1
 80016f8:	420f      	tst	r7, r1
 80016fa:	d031      	beq.n	8001760 <__aeabi_dmul+0x170>
 80016fc:	9e02      	ldr	r6, [sp, #8]
 80016fe:	2e02      	cmp	r6, #2
 8001700:	d100      	bne.n	8001704 <__aeabi_dmul+0x114>
 8001702:	e235      	b.n	8001b70 <__aeabi_dmul+0x580>
 8001704:	2e03      	cmp	r6, #3
 8001706:	d100      	bne.n	800170a <__aeabi_dmul+0x11a>
 8001708:	e1d2      	b.n	8001ab0 <__aeabi_dmul+0x4c0>
 800170a:	4654      	mov	r4, sl
 800170c:	4648      	mov	r0, r9
 800170e:	2e01      	cmp	r6, #1
 8001710:	d0c1      	beq.n	8001696 <__aeabi_dmul+0xa6>
 8001712:	9a01      	ldr	r2, [sp, #4]
 8001714:	4b7d      	ldr	r3, [pc, #500]	@ (800190c <__aeabi_dmul+0x31c>)
 8001716:	4694      	mov	ip, r2
 8001718:	4463      	add	r3, ip
 800171a:	2b00      	cmp	r3, #0
 800171c:	dc00      	bgt.n	8001720 <__aeabi_dmul+0x130>
 800171e:	e0c0      	b.n	80018a2 <__aeabi_dmul+0x2b2>
 8001720:	0742      	lsls	r2, r0, #29
 8001722:	d009      	beq.n	8001738 <__aeabi_dmul+0x148>
 8001724:	220f      	movs	r2, #15
 8001726:	4002      	ands	r2, r0
 8001728:	2a04      	cmp	r2, #4
 800172a:	d005      	beq.n	8001738 <__aeabi_dmul+0x148>
 800172c:	1d02      	adds	r2, r0, #4
 800172e:	4282      	cmp	r2, r0
 8001730:	4180      	sbcs	r0, r0
 8001732:	4240      	negs	r0, r0
 8001734:	1824      	adds	r4, r4, r0
 8001736:	0010      	movs	r0, r2
 8001738:	01e2      	lsls	r2, r4, #7
 800173a:	d506      	bpl.n	800174a <__aeabi_dmul+0x15a>
 800173c:	4b74      	ldr	r3, [pc, #464]	@ (8001910 <__aeabi_dmul+0x320>)
 800173e:	9a01      	ldr	r2, [sp, #4]
 8001740:	401c      	ands	r4, r3
 8001742:	2380      	movs	r3, #128	@ 0x80
 8001744:	4694      	mov	ip, r2
 8001746:	00db      	lsls	r3, r3, #3
 8001748:	4463      	add	r3, ip
 800174a:	4a72      	ldr	r2, [pc, #456]	@ (8001914 <__aeabi_dmul+0x324>)
 800174c:	4293      	cmp	r3, r2
 800174e:	dc6b      	bgt.n	8001828 <__aeabi_dmul+0x238>
 8001750:	0762      	lsls	r2, r4, #29
 8001752:	08c0      	lsrs	r0, r0, #3
 8001754:	0264      	lsls	r4, r4, #9
 8001756:	055b      	lsls	r3, r3, #21
 8001758:	4302      	orrs	r2, r0
 800175a:	0b24      	lsrs	r4, r4, #12
 800175c:	0d5b      	lsrs	r3, r3, #21
 800175e:	e79d      	b.n	800169c <__aeabi_dmul+0xac>
 8001760:	2190      	movs	r1, #144	@ 0x90
 8001762:	0089      	lsls	r1, r1, #2
 8001764:	420f      	tst	r7, r1
 8001766:	d163      	bne.n	8001830 <__aeabi_dmul+0x240>
 8001768:	2288      	movs	r2, #136	@ 0x88
 800176a:	423a      	tst	r2, r7
 800176c:	d100      	bne.n	8001770 <__aeabi_dmul+0x180>
 800176e:	e0d7      	b.n	8001920 <__aeabi_dmul+0x330>
 8001770:	9b00      	ldr	r3, [sp, #0]
 8001772:	46a2      	mov	sl, r4
 8001774:	469b      	mov	fp, r3
 8001776:	4681      	mov	r9, r0
 8001778:	9602      	str	r6, [sp, #8]
 800177a:	e7bf      	b.n	80016fc <__aeabi_dmul+0x10c>
 800177c:	0023      	movs	r3, r4
 800177e:	4333      	orrs	r3, r6
 8001780:	d100      	bne.n	8001784 <__aeabi_dmul+0x194>
 8001782:	e07f      	b.n	8001884 <__aeabi_dmul+0x294>
 8001784:	2c00      	cmp	r4, #0
 8001786:	d100      	bne.n	800178a <__aeabi_dmul+0x19a>
 8001788:	e1ad      	b.n	8001ae6 <__aeabi_dmul+0x4f6>
 800178a:	0020      	movs	r0, r4
 800178c:	f000 ff10 	bl	80025b0 <__clzsi2>
 8001790:	0002      	movs	r2, r0
 8001792:	0003      	movs	r3, r0
 8001794:	3a0b      	subs	r2, #11
 8001796:	201d      	movs	r0, #29
 8001798:	0019      	movs	r1, r3
 800179a:	1a82      	subs	r2, r0, r2
 800179c:	0030      	movs	r0, r6
 800179e:	3908      	subs	r1, #8
 80017a0:	40d0      	lsrs	r0, r2
 80017a2:	408c      	lsls	r4, r1
 80017a4:	4304      	orrs	r4, r0
 80017a6:	0030      	movs	r0, r6
 80017a8:	4088      	lsls	r0, r1
 80017aa:	4a5b      	ldr	r2, [pc, #364]	@ (8001918 <__aeabi_dmul+0x328>)
 80017ac:	1aeb      	subs	r3, r5, r3
 80017ae:	4694      	mov	ip, r2
 80017b0:	4463      	add	r3, ip
 80017b2:	1c5a      	adds	r2, r3, #1
 80017b4:	9201      	str	r2, [sp, #4]
 80017b6:	4642      	mov	r2, r8
 80017b8:	2600      	movs	r6, #0
 80017ba:	2a0a      	cmp	r2, #10
 80017bc:	dc00      	bgt.n	80017c0 <__aeabi_dmul+0x1d0>
 80017be:	e75a      	b.n	8001676 <__aeabi_dmul+0x86>
 80017c0:	e79c      	b.n	80016fc <__aeabi_dmul+0x10c>
 80017c2:	4653      	mov	r3, sl
 80017c4:	4303      	orrs	r3, r0
 80017c6:	4699      	mov	r9, r3
 80017c8:	d054      	beq.n	8001874 <__aeabi_dmul+0x284>
 80017ca:	4653      	mov	r3, sl
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d100      	bne.n	80017d2 <__aeabi_dmul+0x1e2>
 80017d0:	e177      	b.n	8001ac2 <__aeabi_dmul+0x4d2>
 80017d2:	4650      	mov	r0, sl
 80017d4:	f000 feec 	bl	80025b0 <__clzsi2>
 80017d8:	230b      	movs	r3, #11
 80017da:	425b      	negs	r3, r3
 80017dc:	469c      	mov	ip, r3
 80017de:	0002      	movs	r2, r0
 80017e0:	4484      	add	ip, r0
 80017e2:	0011      	movs	r1, r2
 80017e4:	4650      	mov	r0, sl
 80017e6:	3908      	subs	r1, #8
 80017e8:	4088      	lsls	r0, r1
 80017ea:	231d      	movs	r3, #29
 80017ec:	4680      	mov	r8, r0
 80017ee:	4660      	mov	r0, ip
 80017f0:	1a1b      	subs	r3, r3, r0
 80017f2:	0020      	movs	r0, r4
 80017f4:	40d8      	lsrs	r0, r3
 80017f6:	0003      	movs	r3, r0
 80017f8:	4640      	mov	r0, r8
 80017fa:	4303      	orrs	r3, r0
 80017fc:	469a      	mov	sl, r3
 80017fe:	0023      	movs	r3, r4
 8001800:	408b      	lsls	r3, r1
 8001802:	4699      	mov	r9, r3
 8001804:	2300      	movs	r3, #0
 8001806:	4d44      	ldr	r5, [pc, #272]	@ (8001918 <__aeabi_dmul+0x328>)
 8001808:	4698      	mov	r8, r3
 800180a:	1aad      	subs	r5, r5, r2
 800180c:	9302      	str	r3, [sp, #8]
 800180e:	e715      	b.n	800163c <__aeabi_dmul+0x4c>
 8001810:	4652      	mov	r2, sl
 8001812:	4302      	orrs	r2, r0
 8001814:	4691      	mov	r9, r2
 8001816:	d126      	bne.n	8001866 <__aeabi_dmul+0x276>
 8001818:	2200      	movs	r2, #0
 800181a:	001d      	movs	r5, r3
 800181c:	2302      	movs	r3, #2
 800181e:	4692      	mov	sl, r2
 8001820:	3208      	adds	r2, #8
 8001822:	4690      	mov	r8, r2
 8001824:	9302      	str	r3, [sp, #8]
 8001826:	e709      	b.n	800163c <__aeabi_dmul+0x4c>
 8001828:	2400      	movs	r4, #0
 800182a:	2200      	movs	r2, #0
 800182c:	4b35      	ldr	r3, [pc, #212]	@ (8001904 <__aeabi_dmul+0x314>)
 800182e:	e735      	b.n	800169c <__aeabi_dmul+0xac>
 8001830:	2300      	movs	r3, #0
 8001832:	2480      	movs	r4, #128	@ 0x80
 8001834:	469b      	mov	fp, r3
 8001836:	0324      	lsls	r4, r4, #12
 8001838:	4b32      	ldr	r3, [pc, #200]	@ (8001904 <__aeabi_dmul+0x314>)
 800183a:	e72f      	b.n	800169c <__aeabi_dmul+0xac>
 800183c:	2202      	movs	r2, #2
 800183e:	4641      	mov	r1, r8
 8001840:	4311      	orrs	r1, r2
 8001842:	2280      	movs	r2, #128	@ 0x80
 8001844:	0112      	lsls	r2, r2, #4
 8001846:	4694      	mov	ip, r2
 8001848:	002a      	movs	r2, r5
 800184a:	4462      	add	r2, ip
 800184c:	4688      	mov	r8, r1
 800184e:	9201      	str	r2, [sp, #4]
 8001850:	290a      	cmp	r1, #10
 8001852:	dd00      	ble.n	8001856 <__aeabi_dmul+0x266>
 8001854:	e752      	b.n	80016fc <__aeabi_dmul+0x10c>
 8001856:	465a      	mov	r2, fp
 8001858:	2000      	movs	r0, #0
 800185a:	9900      	ldr	r1, [sp, #0]
 800185c:	0004      	movs	r4, r0
 800185e:	404a      	eors	r2, r1
 8001860:	4693      	mov	fp, r2
 8001862:	2602      	movs	r6, #2
 8001864:	e70b      	b.n	800167e <__aeabi_dmul+0x8e>
 8001866:	220c      	movs	r2, #12
 8001868:	001d      	movs	r5, r3
 800186a:	2303      	movs	r3, #3
 800186c:	4681      	mov	r9, r0
 800186e:	4690      	mov	r8, r2
 8001870:	9302      	str	r3, [sp, #8]
 8001872:	e6e3      	b.n	800163c <__aeabi_dmul+0x4c>
 8001874:	2300      	movs	r3, #0
 8001876:	469a      	mov	sl, r3
 8001878:	3304      	adds	r3, #4
 800187a:	4698      	mov	r8, r3
 800187c:	3b03      	subs	r3, #3
 800187e:	2500      	movs	r5, #0
 8001880:	9302      	str	r3, [sp, #8]
 8001882:	e6db      	b.n	800163c <__aeabi_dmul+0x4c>
 8001884:	4642      	mov	r2, r8
 8001886:	3301      	adds	r3, #1
 8001888:	431a      	orrs	r2, r3
 800188a:	002b      	movs	r3, r5
 800188c:	4690      	mov	r8, r2
 800188e:	1c5a      	adds	r2, r3, #1
 8001890:	9201      	str	r2, [sp, #4]
 8001892:	4642      	mov	r2, r8
 8001894:	2400      	movs	r4, #0
 8001896:	2000      	movs	r0, #0
 8001898:	2601      	movs	r6, #1
 800189a:	2a0a      	cmp	r2, #10
 800189c:	dc00      	bgt.n	80018a0 <__aeabi_dmul+0x2b0>
 800189e:	e6ea      	b.n	8001676 <__aeabi_dmul+0x86>
 80018a0:	e72c      	b.n	80016fc <__aeabi_dmul+0x10c>
 80018a2:	2201      	movs	r2, #1
 80018a4:	1ad2      	subs	r2, r2, r3
 80018a6:	2a38      	cmp	r2, #56	@ 0x38
 80018a8:	dd00      	ble.n	80018ac <__aeabi_dmul+0x2bc>
 80018aa:	e6f4      	b.n	8001696 <__aeabi_dmul+0xa6>
 80018ac:	2a1f      	cmp	r2, #31
 80018ae:	dc00      	bgt.n	80018b2 <__aeabi_dmul+0x2c2>
 80018b0:	e12a      	b.n	8001b08 <__aeabi_dmul+0x518>
 80018b2:	211f      	movs	r1, #31
 80018b4:	4249      	negs	r1, r1
 80018b6:	1acb      	subs	r3, r1, r3
 80018b8:	0021      	movs	r1, r4
 80018ba:	40d9      	lsrs	r1, r3
 80018bc:	000b      	movs	r3, r1
 80018be:	2a20      	cmp	r2, #32
 80018c0:	d005      	beq.n	80018ce <__aeabi_dmul+0x2de>
 80018c2:	4a16      	ldr	r2, [pc, #88]	@ (800191c <__aeabi_dmul+0x32c>)
 80018c4:	9d01      	ldr	r5, [sp, #4]
 80018c6:	4694      	mov	ip, r2
 80018c8:	4465      	add	r5, ip
 80018ca:	40ac      	lsls	r4, r5
 80018cc:	4320      	orrs	r0, r4
 80018ce:	1e42      	subs	r2, r0, #1
 80018d0:	4190      	sbcs	r0, r2
 80018d2:	4318      	orrs	r0, r3
 80018d4:	2307      	movs	r3, #7
 80018d6:	0019      	movs	r1, r3
 80018d8:	2400      	movs	r4, #0
 80018da:	4001      	ands	r1, r0
 80018dc:	4203      	tst	r3, r0
 80018de:	d00c      	beq.n	80018fa <__aeabi_dmul+0x30a>
 80018e0:	230f      	movs	r3, #15
 80018e2:	4003      	ands	r3, r0
 80018e4:	2b04      	cmp	r3, #4
 80018e6:	d100      	bne.n	80018ea <__aeabi_dmul+0x2fa>
 80018e8:	e140      	b.n	8001b6c <__aeabi_dmul+0x57c>
 80018ea:	1d03      	adds	r3, r0, #4
 80018ec:	4283      	cmp	r3, r0
 80018ee:	41a4      	sbcs	r4, r4
 80018f0:	0018      	movs	r0, r3
 80018f2:	4264      	negs	r4, r4
 80018f4:	0761      	lsls	r1, r4, #29
 80018f6:	0264      	lsls	r4, r4, #9
 80018f8:	0b24      	lsrs	r4, r4, #12
 80018fa:	08c2      	lsrs	r2, r0, #3
 80018fc:	2300      	movs	r3, #0
 80018fe:	430a      	orrs	r2, r1
 8001900:	e6cc      	b.n	800169c <__aeabi_dmul+0xac>
 8001902:	46c0      	nop			@ (mov r8, r8)
 8001904:	000007ff 	.word	0x000007ff
 8001908:	fffffc01 	.word	0xfffffc01
 800190c:	000003ff 	.word	0x000003ff
 8001910:	feffffff 	.word	0xfeffffff
 8001914:	000007fe 	.word	0x000007fe
 8001918:	fffffc0d 	.word	0xfffffc0d
 800191c:	0000043e 	.word	0x0000043e
 8001920:	4649      	mov	r1, r9
 8001922:	464a      	mov	r2, r9
 8001924:	0409      	lsls	r1, r1, #16
 8001926:	0c09      	lsrs	r1, r1, #16
 8001928:	000d      	movs	r5, r1
 800192a:	0c16      	lsrs	r6, r2, #16
 800192c:	0c02      	lsrs	r2, r0, #16
 800192e:	0400      	lsls	r0, r0, #16
 8001930:	0c00      	lsrs	r0, r0, #16
 8001932:	4345      	muls	r5, r0
 8001934:	46ac      	mov	ip, r5
 8001936:	0005      	movs	r5, r0
 8001938:	4375      	muls	r5, r6
 800193a:	46a8      	mov	r8, r5
 800193c:	0015      	movs	r5, r2
 800193e:	000f      	movs	r7, r1
 8001940:	4375      	muls	r5, r6
 8001942:	9200      	str	r2, [sp, #0]
 8001944:	9502      	str	r5, [sp, #8]
 8001946:	002a      	movs	r2, r5
 8001948:	9d00      	ldr	r5, [sp, #0]
 800194a:	436f      	muls	r7, r5
 800194c:	4665      	mov	r5, ip
 800194e:	0c2d      	lsrs	r5, r5, #16
 8001950:	46a9      	mov	r9, r5
 8001952:	4447      	add	r7, r8
 8001954:	444f      	add	r7, r9
 8001956:	45b8      	cmp	r8, r7
 8001958:	d905      	bls.n	8001966 <__aeabi_dmul+0x376>
 800195a:	0015      	movs	r5, r2
 800195c:	2280      	movs	r2, #128	@ 0x80
 800195e:	0252      	lsls	r2, r2, #9
 8001960:	4690      	mov	r8, r2
 8001962:	4445      	add	r5, r8
 8001964:	9502      	str	r5, [sp, #8]
 8001966:	0c3d      	lsrs	r5, r7, #16
 8001968:	9503      	str	r5, [sp, #12]
 800196a:	4665      	mov	r5, ip
 800196c:	042d      	lsls	r5, r5, #16
 800196e:	043f      	lsls	r7, r7, #16
 8001970:	0c2d      	lsrs	r5, r5, #16
 8001972:	46ac      	mov	ip, r5
 8001974:	003d      	movs	r5, r7
 8001976:	4465      	add	r5, ip
 8001978:	9504      	str	r5, [sp, #16]
 800197a:	0c25      	lsrs	r5, r4, #16
 800197c:	0424      	lsls	r4, r4, #16
 800197e:	0c24      	lsrs	r4, r4, #16
 8001980:	46ac      	mov	ip, r5
 8001982:	0025      	movs	r5, r4
 8001984:	4375      	muls	r5, r6
 8001986:	46a8      	mov	r8, r5
 8001988:	4665      	mov	r5, ip
 800198a:	000f      	movs	r7, r1
 800198c:	4369      	muls	r1, r5
 800198e:	4441      	add	r1, r8
 8001990:	4689      	mov	r9, r1
 8001992:	4367      	muls	r7, r4
 8001994:	0c39      	lsrs	r1, r7, #16
 8001996:	4449      	add	r1, r9
 8001998:	436e      	muls	r6, r5
 800199a:	4588      	cmp	r8, r1
 800199c:	d903      	bls.n	80019a6 <__aeabi_dmul+0x3b6>
 800199e:	2280      	movs	r2, #128	@ 0x80
 80019a0:	0252      	lsls	r2, r2, #9
 80019a2:	4690      	mov	r8, r2
 80019a4:	4446      	add	r6, r8
 80019a6:	0c0d      	lsrs	r5, r1, #16
 80019a8:	46a8      	mov	r8, r5
 80019aa:	0035      	movs	r5, r6
 80019ac:	4445      	add	r5, r8
 80019ae:	9505      	str	r5, [sp, #20]
 80019b0:	9d03      	ldr	r5, [sp, #12]
 80019b2:	043f      	lsls	r7, r7, #16
 80019b4:	46a8      	mov	r8, r5
 80019b6:	0c3f      	lsrs	r7, r7, #16
 80019b8:	0409      	lsls	r1, r1, #16
 80019ba:	19c9      	adds	r1, r1, r7
 80019bc:	4488      	add	r8, r1
 80019be:	4645      	mov	r5, r8
 80019c0:	9503      	str	r5, [sp, #12]
 80019c2:	4655      	mov	r5, sl
 80019c4:	042e      	lsls	r6, r5, #16
 80019c6:	0c36      	lsrs	r6, r6, #16
 80019c8:	0c2f      	lsrs	r7, r5, #16
 80019ca:	0035      	movs	r5, r6
 80019cc:	4345      	muls	r5, r0
 80019ce:	4378      	muls	r0, r7
 80019d0:	4681      	mov	r9, r0
 80019d2:	0038      	movs	r0, r7
 80019d4:	46a8      	mov	r8, r5
 80019d6:	0c2d      	lsrs	r5, r5, #16
 80019d8:	46aa      	mov	sl, r5
 80019da:	9a00      	ldr	r2, [sp, #0]
 80019dc:	4350      	muls	r0, r2
 80019de:	4372      	muls	r2, r6
 80019e0:	444a      	add	r2, r9
 80019e2:	4452      	add	r2, sl
 80019e4:	4591      	cmp	r9, r2
 80019e6:	d903      	bls.n	80019f0 <__aeabi_dmul+0x400>
 80019e8:	2580      	movs	r5, #128	@ 0x80
 80019ea:	026d      	lsls	r5, r5, #9
 80019ec:	46a9      	mov	r9, r5
 80019ee:	4448      	add	r0, r9
 80019f0:	0c15      	lsrs	r5, r2, #16
 80019f2:	46a9      	mov	r9, r5
 80019f4:	4645      	mov	r5, r8
 80019f6:	042d      	lsls	r5, r5, #16
 80019f8:	0c2d      	lsrs	r5, r5, #16
 80019fa:	46a8      	mov	r8, r5
 80019fc:	4665      	mov	r5, ip
 80019fe:	437d      	muls	r5, r7
 8001a00:	0412      	lsls	r2, r2, #16
 8001a02:	4448      	add	r0, r9
 8001a04:	4490      	add	r8, r2
 8001a06:	46a9      	mov	r9, r5
 8001a08:	0032      	movs	r2, r6
 8001a0a:	4665      	mov	r5, ip
 8001a0c:	4362      	muls	r2, r4
 8001a0e:	436e      	muls	r6, r5
 8001a10:	437c      	muls	r4, r7
 8001a12:	0c17      	lsrs	r7, r2, #16
 8001a14:	1936      	adds	r6, r6, r4
 8001a16:	19bf      	adds	r7, r7, r6
 8001a18:	42bc      	cmp	r4, r7
 8001a1a:	d903      	bls.n	8001a24 <__aeabi_dmul+0x434>
 8001a1c:	2480      	movs	r4, #128	@ 0x80
 8001a1e:	0264      	lsls	r4, r4, #9
 8001a20:	46a4      	mov	ip, r4
 8001a22:	44e1      	add	r9, ip
 8001a24:	9c02      	ldr	r4, [sp, #8]
 8001a26:	9e03      	ldr	r6, [sp, #12]
 8001a28:	46a4      	mov	ip, r4
 8001a2a:	9d05      	ldr	r5, [sp, #20]
 8001a2c:	4466      	add	r6, ip
 8001a2e:	428e      	cmp	r6, r1
 8001a30:	4189      	sbcs	r1, r1
 8001a32:	46ac      	mov	ip, r5
 8001a34:	0412      	lsls	r2, r2, #16
 8001a36:	043c      	lsls	r4, r7, #16
 8001a38:	0c12      	lsrs	r2, r2, #16
 8001a3a:	18a2      	adds	r2, r4, r2
 8001a3c:	4462      	add	r2, ip
 8001a3e:	4249      	negs	r1, r1
 8001a40:	1854      	adds	r4, r2, r1
 8001a42:	4446      	add	r6, r8
 8001a44:	46a4      	mov	ip, r4
 8001a46:	4546      	cmp	r6, r8
 8001a48:	41a4      	sbcs	r4, r4
 8001a4a:	4682      	mov	sl, r0
 8001a4c:	4264      	negs	r4, r4
 8001a4e:	46a0      	mov	r8, r4
 8001a50:	42aa      	cmp	r2, r5
 8001a52:	4192      	sbcs	r2, r2
 8001a54:	458c      	cmp	ip, r1
 8001a56:	4189      	sbcs	r1, r1
 8001a58:	44e2      	add	sl, ip
 8001a5a:	44d0      	add	r8, sl
 8001a5c:	4249      	negs	r1, r1
 8001a5e:	4252      	negs	r2, r2
 8001a60:	430a      	orrs	r2, r1
 8001a62:	45a0      	cmp	r8, r4
 8001a64:	41a4      	sbcs	r4, r4
 8001a66:	4582      	cmp	sl, r0
 8001a68:	4189      	sbcs	r1, r1
 8001a6a:	4264      	negs	r4, r4
 8001a6c:	4249      	negs	r1, r1
 8001a6e:	430c      	orrs	r4, r1
 8001a70:	4641      	mov	r1, r8
 8001a72:	0c3f      	lsrs	r7, r7, #16
 8001a74:	19d2      	adds	r2, r2, r7
 8001a76:	1912      	adds	r2, r2, r4
 8001a78:	0dcc      	lsrs	r4, r1, #23
 8001a7a:	9904      	ldr	r1, [sp, #16]
 8001a7c:	0270      	lsls	r0, r6, #9
 8001a7e:	4308      	orrs	r0, r1
 8001a80:	1e41      	subs	r1, r0, #1
 8001a82:	4188      	sbcs	r0, r1
 8001a84:	4641      	mov	r1, r8
 8001a86:	444a      	add	r2, r9
 8001a88:	0df6      	lsrs	r6, r6, #23
 8001a8a:	0252      	lsls	r2, r2, #9
 8001a8c:	4330      	orrs	r0, r6
 8001a8e:	0249      	lsls	r1, r1, #9
 8001a90:	4314      	orrs	r4, r2
 8001a92:	4308      	orrs	r0, r1
 8001a94:	01d2      	lsls	r2, r2, #7
 8001a96:	d535      	bpl.n	8001b04 <__aeabi_dmul+0x514>
 8001a98:	2201      	movs	r2, #1
 8001a9a:	0843      	lsrs	r3, r0, #1
 8001a9c:	4002      	ands	r2, r0
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	07e0      	lsls	r0, r4, #31
 8001aa2:	4318      	orrs	r0, r3
 8001aa4:	0864      	lsrs	r4, r4, #1
 8001aa6:	e634      	b.n	8001712 <__aeabi_dmul+0x122>
 8001aa8:	9b00      	ldr	r3, [sp, #0]
 8001aaa:	46a2      	mov	sl, r4
 8001aac:	469b      	mov	fp, r3
 8001aae:	4681      	mov	r9, r0
 8001ab0:	2480      	movs	r4, #128	@ 0x80
 8001ab2:	4653      	mov	r3, sl
 8001ab4:	0324      	lsls	r4, r4, #12
 8001ab6:	431c      	orrs	r4, r3
 8001ab8:	0324      	lsls	r4, r4, #12
 8001aba:	464a      	mov	r2, r9
 8001abc:	4b2e      	ldr	r3, [pc, #184]	@ (8001b78 <__aeabi_dmul+0x588>)
 8001abe:	0b24      	lsrs	r4, r4, #12
 8001ac0:	e5ec      	b.n	800169c <__aeabi_dmul+0xac>
 8001ac2:	f000 fd75 	bl	80025b0 <__clzsi2>
 8001ac6:	2315      	movs	r3, #21
 8001ac8:	469c      	mov	ip, r3
 8001aca:	4484      	add	ip, r0
 8001acc:	0002      	movs	r2, r0
 8001ace:	4663      	mov	r3, ip
 8001ad0:	3220      	adds	r2, #32
 8001ad2:	2b1c      	cmp	r3, #28
 8001ad4:	dc00      	bgt.n	8001ad8 <__aeabi_dmul+0x4e8>
 8001ad6:	e684      	b.n	80017e2 <__aeabi_dmul+0x1f2>
 8001ad8:	2300      	movs	r3, #0
 8001ada:	4699      	mov	r9, r3
 8001adc:	0023      	movs	r3, r4
 8001ade:	3808      	subs	r0, #8
 8001ae0:	4083      	lsls	r3, r0
 8001ae2:	469a      	mov	sl, r3
 8001ae4:	e68e      	b.n	8001804 <__aeabi_dmul+0x214>
 8001ae6:	f000 fd63 	bl	80025b0 <__clzsi2>
 8001aea:	0002      	movs	r2, r0
 8001aec:	0003      	movs	r3, r0
 8001aee:	3215      	adds	r2, #21
 8001af0:	3320      	adds	r3, #32
 8001af2:	2a1c      	cmp	r2, #28
 8001af4:	dc00      	bgt.n	8001af8 <__aeabi_dmul+0x508>
 8001af6:	e64e      	b.n	8001796 <__aeabi_dmul+0x1a6>
 8001af8:	0002      	movs	r2, r0
 8001afa:	0034      	movs	r4, r6
 8001afc:	3a08      	subs	r2, #8
 8001afe:	2000      	movs	r0, #0
 8001b00:	4094      	lsls	r4, r2
 8001b02:	e652      	b.n	80017aa <__aeabi_dmul+0x1ba>
 8001b04:	9301      	str	r3, [sp, #4]
 8001b06:	e604      	b.n	8001712 <__aeabi_dmul+0x122>
 8001b08:	4b1c      	ldr	r3, [pc, #112]	@ (8001b7c <__aeabi_dmul+0x58c>)
 8001b0a:	0021      	movs	r1, r4
 8001b0c:	469c      	mov	ip, r3
 8001b0e:	0003      	movs	r3, r0
 8001b10:	9d01      	ldr	r5, [sp, #4]
 8001b12:	40d3      	lsrs	r3, r2
 8001b14:	4465      	add	r5, ip
 8001b16:	40a9      	lsls	r1, r5
 8001b18:	4319      	orrs	r1, r3
 8001b1a:	0003      	movs	r3, r0
 8001b1c:	40ab      	lsls	r3, r5
 8001b1e:	1e58      	subs	r0, r3, #1
 8001b20:	4183      	sbcs	r3, r0
 8001b22:	4319      	orrs	r1, r3
 8001b24:	0008      	movs	r0, r1
 8001b26:	40d4      	lsrs	r4, r2
 8001b28:	074b      	lsls	r3, r1, #29
 8001b2a:	d009      	beq.n	8001b40 <__aeabi_dmul+0x550>
 8001b2c:	230f      	movs	r3, #15
 8001b2e:	400b      	ands	r3, r1
 8001b30:	2b04      	cmp	r3, #4
 8001b32:	d005      	beq.n	8001b40 <__aeabi_dmul+0x550>
 8001b34:	1d0b      	adds	r3, r1, #4
 8001b36:	428b      	cmp	r3, r1
 8001b38:	4180      	sbcs	r0, r0
 8001b3a:	4240      	negs	r0, r0
 8001b3c:	1824      	adds	r4, r4, r0
 8001b3e:	0018      	movs	r0, r3
 8001b40:	0223      	lsls	r3, r4, #8
 8001b42:	d400      	bmi.n	8001b46 <__aeabi_dmul+0x556>
 8001b44:	e6d6      	b.n	80018f4 <__aeabi_dmul+0x304>
 8001b46:	2301      	movs	r3, #1
 8001b48:	2400      	movs	r4, #0
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	e5a6      	b.n	800169c <__aeabi_dmul+0xac>
 8001b4e:	290f      	cmp	r1, #15
 8001b50:	d1aa      	bne.n	8001aa8 <__aeabi_dmul+0x4b8>
 8001b52:	2380      	movs	r3, #128	@ 0x80
 8001b54:	4652      	mov	r2, sl
 8001b56:	031b      	lsls	r3, r3, #12
 8001b58:	421a      	tst	r2, r3
 8001b5a:	d0a9      	beq.n	8001ab0 <__aeabi_dmul+0x4c0>
 8001b5c:	421c      	tst	r4, r3
 8001b5e:	d1a7      	bne.n	8001ab0 <__aeabi_dmul+0x4c0>
 8001b60:	431c      	orrs	r4, r3
 8001b62:	9b00      	ldr	r3, [sp, #0]
 8001b64:	0002      	movs	r2, r0
 8001b66:	469b      	mov	fp, r3
 8001b68:	4b03      	ldr	r3, [pc, #12]	@ (8001b78 <__aeabi_dmul+0x588>)
 8001b6a:	e597      	b.n	800169c <__aeabi_dmul+0xac>
 8001b6c:	2400      	movs	r4, #0
 8001b6e:	e6c1      	b.n	80018f4 <__aeabi_dmul+0x304>
 8001b70:	2400      	movs	r4, #0
 8001b72:	4b01      	ldr	r3, [pc, #4]	@ (8001b78 <__aeabi_dmul+0x588>)
 8001b74:	0022      	movs	r2, r4
 8001b76:	e591      	b.n	800169c <__aeabi_dmul+0xac>
 8001b78:	000007ff 	.word	0x000007ff
 8001b7c:	0000041e 	.word	0x0000041e

08001b80 <__aeabi_dsub>:
 8001b80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b82:	464e      	mov	r6, r9
 8001b84:	4645      	mov	r5, r8
 8001b86:	46de      	mov	lr, fp
 8001b88:	4657      	mov	r7, sl
 8001b8a:	b5e0      	push	{r5, r6, r7, lr}
 8001b8c:	b085      	sub	sp, #20
 8001b8e:	9000      	str	r0, [sp, #0]
 8001b90:	9101      	str	r1, [sp, #4]
 8001b92:	030c      	lsls	r4, r1, #12
 8001b94:	004f      	lsls	r7, r1, #1
 8001b96:	0fce      	lsrs	r6, r1, #31
 8001b98:	0a61      	lsrs	r1, r4, #9
 8001b9a:	9c00      	ldr	r4, [sp, #0]
 8001b9c:	46b0      	mov	r8, r6
 8001b9e:	0f64      	lsrs	r4, r4, #29
 8001ba0:	430c      	orrs	r4, r1
 8001ba2:	9900      	ldr	r1, [sp, #0]
 8001ba4:	0d7f      	lsrs	r7, r7, #21
 8001ba6:	00c8      	lsls	r0, r1, #3
 8001ba8:	0011      	movs	r1, r2
 8001baa:	001a      	movs	r2, r3
 8001bac:	031b      	lsls	r3, r3, #12
 8001bae:	469c      	mov	ip, r3
 8001bb0:	9100      	str	r1, [sp, #0]
 8001bb2:	9201      	str	r2, [sp, #4]
 8001bb4:	0051      	lsls	r1, r2, #1
 8001bb6:	0d4b      	lsrs	r3, r1, #21
 8001bb8:	4699      	mov	r9, r3
 8001bba:	9b01      	ldr	r3, [sp, #4]
 8001bbc:	9d00      	ldr	r5, [sp, #0]
 8001bbe:	0fd9      	lsrs	r1, r3, #31
 8001bc0:	4663      	mov	r3, ip
 8001bc2:	0f6a      	lsrs	r2, r5, #29
 8001bc4:	0a5b      	lsrs	r3, r3, #9
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	00ea      	lsls	r2, r5, #3
 8001bca:	4694      	mov	ip, r2
 8001bcc:	4693      	mov	fp, r2
 8001bce:	4ac1      	ldr	r2, [pc, #772]	@ (8001ed4 <__aeabi_dsub+0x354>)
 8001bd0:	9003      	str	r0, [sp, #12]
 8001bd2:	9302      	str	r3, [sp, #8]
 8001bd4:	4591      	cmp	r9, r2
 8001bd6:	d100      	bne.n	8001bda <__aeabi_dsub+0x5a>
 8001bd8:	e0cd      	b.n	8001d76 <__aeabi_dsub+0x1f6>
 8001bda:	2501      	movs	r5, #1
 8001bdc:	4069      	eors	r1, r5
 8001bde:	464d      	mov	r5, r9
 8001be0:	1b7d      	subs	r5, r7, r5
 8001be2:	46aa      	mov	sl, r5
 8001be4:	428e      	cmp	r6, r1
 8001be6:	d100      	bne.n	8001bea <__aeabi_dsub+0x6a>
 8001be8:	e080      	b.n	8001cec <__aeabi_dsub+0x16c>
 8001bea:	2d00      	cmp	r5, #0
 8001bec:	dc00      	bgt.n	8001bf0 <__aeabi_dsub+0x70>
 8001bee:	e335      	b.n	800225c <__aeabi_dsub+0x6dc>
 8001bf0:	4649      	mov	r1, r9
 8001bf2:	2900      	cmp	r1, #0
 8001bf4:	d100      	bne.n	8001bf8 <__aeabi_dsub+0x78>
 8001bf6:	e0df      	b.n	8001db8 <__aeabi_dsub+0x238>
 8001bf8:	4297      	cmp	r7, r2
 8001bfa:	d100      	bne.n	8001bfe <__aeabi_dsub+0x7e>
 8001bfc:	e194      	b.n	8001f28 <__aeabi_dsub+0x3a8>
 8001bfe:	4652      	mov	r2, sl
 8001c00:	2501      	movs	r5, #1
 8001c02:	2a38      	cmp	r2, #56	@ 0x38
 8001c04:	dc19      	bgt.n	8001c3a <__aeabi_dsub+0xba>
 8001c06:	2280      	movs	r2, #128	@ 0x80
 8001c08:	9b02      	ldr	r3, [sp, #8]
 8001c0a:	0412      	lsls	r2, r2, #16
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	9302      	str	r3, [sp, #8]
 8001c10:	4652      	mov	r2, sl
 8001c12:	2a1f      	cmp	r2, #31
 8001c14:	dd00      	ble.n	8001c18 <__aeabi_dsub+0x98>
 8001c16:	e1e3      	b.n	8001fe0 <__aeabi_dsub+0x460>
 8001c18:	4653      	mov	r3, sl
 8001c1a:	2220      	movs	r2, #32
 8001c1c:	4661      	mov	r1, ip
 8001c1e:	9d02      	ldr	r5, [sp, #8]
 8001c20:	1ad2      	subs	r2, r2, r3
 8001c22:	4095      	lsls	r5, r2
 8001c24:	40d9      	lsrs	r1, r3
 8001c26:	430d      	orrs	r5, r1
 8001c28:	4661      	mov	r1, ip
 8001c2a:	4091      	lsls	r1, r2
 8001c2c:	000a      	movs	r2, r1
 8001c2e:	1e51      	subs	r1, r2, #1
 8001c30:	418a      	sbcs	r2, r1
 8001c32:	4315      	orrs	r5, r2
 8001c34:	9a02      	ldr	r2, [sp, #8]
 8001c36:	40da      	lsrs	r2, r3
 8001c38:	1aa4      	subs	r4, r4, r2
 8001c3a:	1b45      	subs	r5, r0, r5
 8001c3c:	42a8      	cmp	r0, r5
 8001c3e:	4180      	sbcs	r0, r0
 8001c40:	4240      	negs	r0, r0
 8001c42:	1a24      	subs	r4, r4, r0
 8001c44:	0223      	lsls	r3, r4, #8
 8001c46:	d400      	bmi.n	8001c4a <__aeabi_dsub+0xca>
 8001c48:	e13d      	b.n	8001ec6 <__aeabi_dsub+0x346>
 8001c4a:	0264      	lsls	r4, r4, #9
 8001c4c:	0a64      	lsrs	r4, r4, #9
 8001c4e:	2c00      	cmp	r4, #0
 8001c50:	d100      	bne.n	8001c54 <__aeabi_dsub+0xd4>
 8001c52:	e147      	b.n	8001ee4 <__aeabi_dsub+0x364>
 8001c54:	0020      	movs	r0, r4
 8001c56:	f000 fcab 	bl	80025b0 <__clzsi2>
 8001c5a:	0003      	movs	r3, r0
 8001c5c:	3b08      	subs	r3, #8
 8001c5e:	2120      	movs	r1, #32
 8001c60:	0028      	movs	r0, r5
 8001c62:	1aca      	subs	r2, r1, r3
 8001c64:	40d0      	lsrs	r0, r2
 8001c66:	409c      	lsls	r4, r3
 8001c68:	0002      	movs	r2, r0
 8001c6a:	409d      	lsls	r5, r3
 8001c6c:	4322      	orrs	r2, r4
 8001c6e:	429f      	cmp	r7, r3
 8001c70:	dd00      	ble.n	8001c74 <__aeabi_dsub+0xf4>
 8001c72:	e177      	b.n	8001f64 <__aeabi_dsub+0x3e4>
 8001c74:	1bd8      	subs	r0, r3, r7
 8001c76:	3001      	adds	r0, #1
 8001c78:	1a09      	subs	r1, r1, r0
 8001c7a:	002c      	movs	r4, r5
 8001c7c:	408d      	lsls	r5, r1
 8001c7e:	40c4      	lsrs	r4, r0
 8001c80:	1e6b      	subs	r3, r5, #1
 8001c82:	419d      	sbcs	r5, r3
 8001c84:	0013      	movs	r3, r2
 8001c86:	40c2      	lsrs	r2, r0
 8001c88:	408b      	lsls	r3, r1
 8001c8a:	4325      	orrs	r5, r4
 8001c8c:	2700      	movs	r7, #0
 8001c8e:	0014      	movs	r4, r2
 8001c90:	431d      	orrs	r5, r3
 8001c92:	076b      	lsls	r3, r5, #29
 8001c94:	d009      	beq.n	8001caa <__aeabi_dsub+0x12a>
 8001c96:	230f      	movs	r3, #15
 8001c98:	402b      	ands	r3, r5
 8001c9a:	2b04      	cmp	r3, #4
 8001c9c:	d005      	beq.n	8001caa <__aeabi_dsub+0x12a>
 8001c9e:	1d2b      	adds	r3, r5, #4
 8001ca0:	42ab      	cmp	r3, r5
 8001ca2:	41ad      	sbcs	r5, r5
 8001ca4:	426d      	negs	r5, r5
 8001ca6:	1964      	adds	r4, r4, r5
 8001ca8:	001d      	movs	r5, r3
 8001caa:	0223      	lsls	r3, r4, #8
 8001cac:	d400      	bmi.n	8001cb0 <__aeabi_dsub+0x130>
 8001cae:	e140      	b.n	8001f32 <__aeabi_dsub+0x3b2>
 8001cb0:	4a88      	ldr	r2, [pc, #544]	@ (8001ed4 <__aeabi_dsub+0x354>)
 8001cb2:	3701      	adds	r7, #1
 8001cb4:	4297      	cmp	r7, r2
 8001cb6:	d100      	bne.n	8001cba <__aeabi_dsub+0x13a>
 8001cb8:	e101      	b.n	8001ebe <__aeabi_dsub+0x33e>
 8001cba:	2601      	movs	r6, #1
 8001cbc:	4643      	mov	r3, r8
 8001cbe:	4986      	ldr	r1, [pc, #536]	@ (8001ed8 <__aeabi_dsub+0x358>)
 8001cc0:	08ed      	lsrs	r5, r5, #3
 8001cc2:	4021      	ands	r1, r4
 8001cc4:	074a      	lsls	r2, r1, #29
 8001cc6:	432a      	orrs	r2, r5
 8001cc8:	057c      	lsls	r4, r7, #21
 8001cca:	024d      	lsls	r5, r1, #9
 8001ccc:	0b2d      	lsrs	r5, r5, #12
 8001cce:	0d64      	lsrs	r4, r4, #21
 8001cd0:	401e      	ands	r6, r3
 8001cd2:	0524      	lsls	r4, r4, #20
 8001cd4:	432c      	orrs	r4, r5
 8001cd6:	07f6      	lsls	r6, r6, #31
 8001cd8:	4334      	orrs	r4, r6
 8001cda:	0010      	movs	r0, r2
 8001cdc:	0021      	movs	r1, r4
 8001cde:	b005      	add	sp, #20
 8001ce0:	bcf0      	pop	{r4, r5, r6, r7}
 8001ce2:	46bb      	mov	fp, r7
 8001ce4:	46b2      	mov	sl, r6
 8001ce6:	46a9      	mov	r9, r5
 8001ce8:	46a0      	mov	r8, r4
 8001cea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cec:	2d00      	cmp	r5, #0
 8001cee:	dc00      	bgt.n	8001cf2 <__aeabi_dsub+0x172>
 8001cf0:	e2d0      	b.n	8002294 <__aeabi_dsub+0x714>
 8001cf2:	4649      	mov	r1, r9
 8001cf4:	2900      	cmp	r1, #0
 8001cf6:	d000      	beq.n	8001cfa <__aeabi_dsub+0x17a>
 8001cf8:	e0d4      	b.n	8001ea4 <__aeabi_dsub+0x324>
 8001cfa:	4661      	mov	r1, ip
 8001cfc:	9b02      	ldr	r3, [sp, #8]
 8001cfe:	4319      	orrs	r1, r3
 8001d00:	d100      	bne.n	8001d04 <__aeabi_dsub+0x184>
 8001d02:	e12b      	b.n	8001f5c <__aeabi_dsub+0x3dc>
 8001d04:	1e69      	subs	r1, r5, #1
 8001d06:	2d01      	cmp	r5, #1
 8001d08:	d100      	bne.n	8001d0c <__aeabi_dsub+0x18c>
 8001d0a:	e1d9      	b.n	80020c0 <__aeabi_dsub+0x540>
 8001d0c:	4295      	cmp	r5, r2
 8001d0e:	d100      	bne.n	8001d12 <__aeabi_dsub+0x192>
 8001d10:	e10a      	b.n	8001f28 <__aeabi_dsub+0x3a8>
 8001d12:	2501      	movs	r5, #1
 8001d14:	2938      	cmp	r1, #56	@ 0x38
 8001d16:	dc17      	bgt.n	8001d48 <__aeabi_dsub+0x1c8>
 8001d18:	468a      	mov	sl, r1
 8001d1a:	4653      	mov	r3, sl
 8001d1c:	2b1f      	cmp	r3, #31
 8001d1e:	dd00      	ble.n	8001d22 <__aeabi_dsub+0x1a2>
 8001d20:	e1e7      	b.n	80020f2 <__aeabi_dsub+0x572>
 8001d22:	2220      	movs	r2, #32
 8001d24:	1ad2      	subs	r2, r2, r3
 8001d26:	9b02      	ldr	r3, [sp, #8]
 8001d28:	4661      	mov	r1, ip
 8001d2a:	4093      	lsls	r3, r2
 8001d2c:	001d      	movs	r5, r3
 8001d2e:	4653      	mov	r3, sl
 8001d30:	40d9      	lsrs	r1, r3
 8001d32:	4663      	mov	r3, ip
 8001d34:	4093      	lsls	r3, r2
 8001d36:	001a      	movs	r2, r3
 8001d38:	430d      	orrs	r5, r1
 8001d3a:	1e51      	subs	r1, r2, #1
 8001d3c:	418a      	sbcs	r2, r1
 8001d3e:	4653      	mov	r3, sl
 8001d40:	4315      	orrs	r5, r2
 8001d42:	9a02      	ldr	r2, [sp, #8]
 8001d44:	40da      	lsrs	r2, r3
 8001d46:	18a4      	adds	r4, r4, r2
 8001d48:	182d      	adds	r5, r5, r0
 8001d4a:	4285      	cmp	r5, r0
 8001d4c:	4180      	sbcs	r0, r0
 8001d4e:	4240      	negs	r0, r0
 8001d50:	1824      	adds	r4, r4, r0
 8001d52:	0223      	lsls	r3, r4, #8
 8001d54:	d400      	bmi.n	8001d58 <__aeabi_dsub+0x1d8>
 8001d56:	e0b6      	b.n	8001ec6 <__aeabi_dsub+0x346>
 8001d58:	4b5e      	ldr	r3, [pc, #376]	@ (8001ed4 <__aeabi_dsub+0x354>)
 8001d5a:	3701      	adds	r7, #1
 8001d5c:	429f      	cmp	r7, r3
 8001d5e:	d100      	bne.n	8001d62 <__aeabi_dsub+0x1e2>
 8001d60:	e0ad      	b.n	8001ebe <__aeabi_dsub+0x33e>
 8001d62:	2101      	movs	r1, #1
 8001d64:	4b5c      	ldr	r3, [pc, #368]	@ (8001ed8 <__aeabi_dsub+0x358>)
 8001d66:	086a      	lsrs	r2, r5, #1
 8001d68:	401c      	ands	r4, r3
 8001d6a:	4029      	ands	r1, r5
 8001d6c:	430a      	orrs	r2, r1
 8001d6e:	07e5      	lsls	r5, r4, #31
 8001d70:	4315      	orrs	r5, r2
 8001d72:	0864      	lsrs	r4, r4, #1
 8001d74:	e78d      	b.n	8001c92 <__aeabi_dsub+0x112>
 8001d76:	4a59      	ldr	r2, [pc, #356]	@ (8001edc <__aeabi_dsub+0x35c>)
 8001d78:	9b02      	ldr	r3, [sp, #8]
 8001d7a:	4692      	mov	sl, r2
 8001d7c:	4662      	mov	r2, ip
 8001d7e:	44ba      	add	sl, r7
 8001d80:	431a      	orrs	r2, r3
 8001d82:	d02c      	beq.n	8001dde <__aeabi_dsub+0x25e>
 8001d84:	428e      	cmp	r6, r1
 8001d86:	d02e      	beq.n	8001de6 <__aeabi_dsub+0x266>
 8001d88:	4652      	mov	r2, sl
 8001d8a:	2a00      	cmp	r2, #0
 8001d8c:	d060      	beq.n	8001e50 <__aeabi_dsub+0x2d0>
 8001d8e:	2f00      	cmp	r7, #0
 8001d90:	d100      	bne.n	8001d94 <__aeabi_dsub+0x214>
 8001d92:	e0db      	b.n	8001f4c <__aeabi_dsub+0x3cc>
 8001d94:	4663      	mov	r3, ip
 8001d96:	000e      	movs	r6, r1
 8001d98:	9c02      	ldr	r4, [sp, #8]
 8001d9a:	08d8      	lsrs	r0, r3, #3
 8001d9c:	0762      	lsls	r2, r4, #29
 8001d9e:	4302      	orrs	r2, r0
 8001da0:	08e4      	lsrs	r4, r4, #3
 8001da2:	0013      	movs	r3, r2
 8001da4:	4323      	orrs	r3, r4
 8001da6:	d100      	bne.n	8001daa <__aeabi_dsub+0x22a>
 8001da8:	e254      	b.n	8002254 <__aeabi_dsub+0x6d4>
 8001daa:	2580      	movs	r5, #128	@ 0x80
 8001dac:	032d      	lsls	r5, r5, #12
 8001dae:	4325      	orrs	r5, r4
 8001db0:	032d      	lsls	r5, r5, #12
 8001db2:	4c48      	ldr	r4, [pc, #288]	@ (8001ed4 <__aeabi_dsub+0x354>)
 8001db4:	0b2d      	lsrs	r5, r5, #12
 8001db6:	e78c      	b.n	8001cd2 <__aeabi_dsub+0x152>
 8001db8:	4661      	mov	r1, ip
 8001dba:	9b02      	ldr	r3, [sp, #8]
 8001dbc:	4319      	orrs	r1, r3
 8001dbe:	d100      	bne.n	8001dc2 <__aeabi_dsub+0x242>
 8001dc0:	e0cc      	b.n	8001f5c <__aeabi_dsub+0x3dc>
 8001dc2:	0029      	movs	r1, r5
 8001dc4:	3901      	subs	r1, #1
 8001dc6:	2d01      	cmp	r5, #1
 8001dc8:	d100      	bne.n	8001dcc <__aeabi_dsub+0x24c>
 8001dca:	e188      	b.n	80020de <__aeabi_dsub+0x55e>
 8001dcc:	4295      	cmp	r5, r2
 8001dce:	d100      	bne.n	8001dd2 <__aeabi_dsub+0x252>
 8001dd0:	e0aa      	b.n	8001f28 <__aeabi_dsub+0x3a8>
 8001dd2:	2501      	movs	r5, #1
 8001dd4:	2938      	cmp	r1, #56	@ 0x38
 8001dd6:	dd00      	ble.n	8001dda <__aeabi_dsub+0x25a>
 8001dd8:	e72f      	b.n	8001c3a <__aeabi_dsub+0xba>
 8001dda:	468a      	mov	sl, r1
 8001ddc:	e718      	b.n	8001c10 <__aeabi_dsub+0x90>
 8001dde:	2201      	movs	r2, #1
 8001de0:	4051      	eors	r1, r2
 8001de2:	428e      	cmp	r6, r1
 8001de4:	d1d0      	bne.n	8001d88 <__aeabi_dsub+0x208>
 8001de6:	4653      	mov	r3, sl
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d100      	bne.n	8001dee <__aeabi_dsub+0x26e>
 8001dec:	e0be      	b.n	8001f6c <__aeabi_dsub+0x3ec>
 8001dee:	2f00      	cmp	r7, #0
 8001df0:	d000      	beq.n	8001df4 <__aeabi_dsub+0x274>
 8001df2:	e138      	b.n	8002066 <__aeabi_dsub+0x4e6>
 8001df4:	46ca      	mov	sl, r9
 8001df6:	0022      	movs	r2, r4
 8001df8:	4302      	orrs	r2, r0
 8001dfa:	d100      	bne.n	8001dfe <__aeabi_dsub+0x27e>
 8001dfc:	e1e2      	b.n	80021c4 <__aeabi_dsub+0x644>
 8001dfe:	4653      	mov	r3, sl
 8001e00:	1e59      	subs	r1, r3, #1
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d100      	bne.n	8001e08 <__aeabi_dsub+0x288>
 8001e06:	e20d      	b.n	8002224 <__aeabi_dsub+0x6a4>
 8001e08:	4a32      	ldr	r2, [pc, #200]	@ (8001ed4 <__aeabi_dsub+0x354>)
 8001e0a:	4592      	cmp	sl, r2
 8001e0c:	d100      	bne.n	8001e10 <__aeabi_dsub+0x290>
 8001e0e:	e1d2      	b.n	80021b6 <__aeabi_dsub+0x636>
 8001e10:	2701      	movs	r7, #1
 8001e12:	2938      	cmp	r1, #56	@ 0x38
 8001e14:	dc13      	bgt.n	8001e3e <__aeabi_dsub+0x2be>
 8001e16:	291f      	cmp	r1, #31
 8001e18:	dd00      	ble.n	8001e1c <__aeabi_dsub+0x29c>
 8001e1a:	e1ee      	b.n	80021fa <__aeabi_dsub+0x67a>
 8001e1c:	2220      	movs	r2, #32
 8001e1e:	9b02      	ldr	r3, [sp, #8]
 8001e20:	1a52      	subs	r2, r2, r1
 8001e22:	0025      	movs	r5, r4
 8001e24:	0007      	movs	r7, r0
 8001e26:	469a      	mov	sl, r3
 8001e28:	40cc      	lsrs	r4, r1
 8001e2a:	4090      	lsls	r0, r2
 8001e2c:	4095      	lsls	r5, r2
 8001e2e:	40cf      	lsrs	r7, r1
 8001e30:	44a2      	add	sl, r4
 8001e32:	1e42      	subs	r2, r0, #1
 8001e34:	4190      	sbcs	r0, r2
 8001e36:	4653      	mov	r3, sl
 8001e38:	432f      	orrs	r7, r5
 8001e3a:	4307      	orrs	r7, r0
 8001e3c:	9302      	str	r3, [sp, #8]
 8001e3e:	003d      	movs	r5, r7
 8001e40:	4465      	add	r5, ip
 8001e42:	4565      	cmp	r5, ip
 8001e44:	4192      	sbcs	r2, r2
 8001e46:	9b02      	ldr	r3, [sp, #8]
 8001e48:	4252      	negs	r2, r2
 8001e4a:	464f      	mov	r7, r9
 8001e4c:	18d4      	adds	r4, r2, r3
 8001e4e:	e780      	b.n	8001d52 <__aeabi_dsub+0x1d2>
 8001e50:	4a23      	ldr	r2, [pc, #140]	@ (8001ee0 <__aeabi_dsub+0x360>)
 8001e52:	1c7d      	adds	r5, r7, #1
 8001e54:	4215      	tst	r5, r2
 8001e56:	d000      	beq.n	8001e5a <__aeabi_dsub+0x2da>
 8001e58:	e0aa      	b.n	8001fb0 <__aeabi_dsub+0x430>
 8001e5a:	4662      	mov	r2, ip
 8001e5c:	0025      	movs	r5, r4
 8001e5e:	9b02      	ldr	r3, [sp, #8]
 8001e60:	4305      	orrs	r5, r0
 8001e62:	431a      	orrs	r2, r3
 8001e64:	2f00      	cmp	r7, #0
 8001e66:	d000      	beq.n	8001e6a <__aeabi_dsub+0x2ea>
 8001e68:	e0f5      	b.n	8002056 <__aeabi_dsub+0x4d6>
 8001e6a:	2d00      	cmp	r5, #0
 8001e6c:	d100      	bne.n	8001e70 <__aeabi_dsub+0x2f0>
 8001e6e:	e16b      	b.n	8002148 <__aeabi_dsub+0x5c8>
 8001e70:	2a00      	cmp	r2, #0
 8001e72:	d100      	bne.n	8001e76 <__aeabi_dsub+0x2f6>
 8001e74:	e152      	b.n	800211c <__aeabi_dsub+0x59c>
 8001e76:	4663      	mov	r3, ip
 8001e78:	1ac5      	subs	r5, r0, r3
 8001e7a:	9b02      	ldr	r3, [sp, #8]
 8001e7c:	1ae2      	subs	r2, r4, r3
 8001e7e:	42a8      	cmp	r0, r5
 8001e80:	419b      	sbcs	r3, r3
 8001e82:	425b      	negs	r3, r3
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	021a      	lsls	r2, r3, #8
 8001e88:	d400      	bmi.n	8001e8c <__aeabi_dsub+0x30c>
 8001e8a:	e1d5      	b.n	8002238 <__aeabi_dsub+0x6b8>
 8001e8c:	4663      	mov	r3, ip
 8001e8e:	1a1d      	subs	r5, r3, r0
 8001e90:	45ac      	cmp	ip, r5
 8001e92:	4192      	sbcs	r2, r2
 8001e94:	2601      	movs	r6, #1
 8001e96:	9b02      	ldr	r3, [sp, #8]
 8001e98:	4252      	negs	r2, r2
 8001e9a:	1b1c      	subs	r4, r3, r4
 8001e9c:	4688      	mov	r8, r1
 8001e9e:	1aa4      	subs	r4, r4, r2
 8001ea0:	400e      	ands	r6, r1
 8001ea2:	e6f6      	b.n	8001c92 <__aeabi_dsub+0x112>
 8001ea4:	4297      	cmp	r7, r2
 8001ea6:	d03f      	beq.n	8001f28 <__aeabi_dsub+0x3a8>
 8001ea8:	4652      	mov	r2, sl
 8001eaa:	2501      	movs	r5, #1
 8001eac:	2a38      	cmp	r2, #56	@ 0x38
 8001eae:	dd00      	ble.n	8001eb2 <__aeabi_dsub+0x332>
 8001eb0:	e74a      	b.n	8001d48 <__aeabi_dsub+0x1c8>
 8001eb2:	2280      	movs	r2, #128	@ 0x80
 8001eb4:	9b02      	ldr	r3, [sp, #8]
 8001eb6:	0412      	lsls	r2, r2, #16
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	9302      	str	r3, [sp, #8]
 8001ebc:	e72d      	b.n	8001d1a <__aeabi_dsub+0x19a>
 8001ebe:	003c      	movs	r4, r7
 8001ec0:	2500      	movs	r5, #0
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	e705      	b.n	8001cd2 <__aeabi_dsub+0x152>
 8001ec6:	2307      	movs	r3, #7
 8001ec8:	402b      	ands	r3, r5
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d000      	beq.n	8001ed0 <__aeabi_dsub+0x350>
 8001ece:	e6e2      	b.n	8001c96 <__aeabi_dsub+0x116>
 8001ed0:	e06b      	b.n	8001faa <__aeabi_dsub+0x42a>
 8001ed2:	46c0      	nop			@ (mov r8, r8)
 8001ed4:	000007ff 	.word	0x000007ff
 8001ed8:	ff7fffff 	.word	0xff7fffff
 8001edc:	fffff801 	.word	0xfffff801
 8001ee0:	000007fe 	.word	0x000007fe
 8001ee4:	0028      	movs	r0, r5
 8001ee6:	f000 fb63 	bl	80025b0 <__clzsi2>
 8001eea:	0003      	movs	r3, r0
 8001eec:	3318      	adds	r3, #24
 8001eee:	2b1f      	cmp	r3, #31
 8001ef0:	dc00      	bgt.n	8001ef4 <__aeabi_dsub+0x374>
 8001ef2:	e6b4      	b.n	8001c5e <__aeabi_dsub+0xde>
 8001ef4:	002a      	movs	r2, r5
 8001ef6:	3808      	subs	r0, #8
 8001ef8:	4082      	lsls	r2, r0
 8001efa:	429f      	cmp	r7, r3
 8001efc:	dd00      	ble.n	8001f00 <__aeabi_dsub+0x380>
 8001efe:	e0b9      	b.n	8002074 <__aeabi_dsub+0x4f4>
 8001f00:	1bdb      	subs	r3, r3, r7
 8001f02:	1c58      	adds	r0, r3, #1
 8001f04:	281f      	cmp	r0, #31
 8001f06:	dc00      	bgt.n	8001f0a <__aeabi_dsub+0x38a>
 8001f08:	e1a0      	b.n	800224c <__aeabi_dsub+0x6cc>
 8001f0a:	0015      	movs	r5, r2
 8001f0c:	3b1f      	subs	r3, #31
 8001f0e:	40dd      	lsrs	r5, r3
 8001f10:	2820      	cmp	r0, #32
 8001f12:	d005      	beq.n	8001f20 <__aeabi_dsub+0x3a0>
 8001f14:	2340      	movs	r3, #64	@ 0x40
 8001f16:	1a1b      	subs	r3, r3, r0
 8001f18:	409a      	lsls	r2, r3
 8001f1a:	1e53      	subs	r3, r2, #1
 8001f1c:	419a      	sbcs	r2, r3
 8001f1e:	4315      	orrs	r5, r2
 8001f20:	2307      	movs	r3, #7
 8001f22:	2700      	movs	r7, #0
 8001f24:	402b      	ands	r3, r5
 8001f26:	e7d0      	b.n	8001eca <__aeabi_dsub+0x34a>
 8001f28:	08c0      	lsrs	r0, r0, #3
 8001f2a:	0762      	lsls	r2, r4, #29
 8001f2c:	4302      	orrs	r2, r0
 8001f2e:	08e4      	lsrs	r4, r4, #3
 8001f30:	e737      	b.n	8001da2 <__aeabi_dsub+0x222>
 8001f32:	08ea      	lsrs	r2, r5, #3
 8001f34:	0763      	lsls	r3, r4, #29
 8001f36:	431a      	orrs	r2, r3
 8001f38:	4bd3      	ldr	r3, [pc, #844]	@ (8002288 <__aeabi_dsub+0x708>)
 8001f3a:	08e4      	lsrs	r4, r4, #3
 8001f3c:	429f      	cmp	r7, r3
 8001f3e:	d100      	bne.n	8001f42 <__aeabi_dsub+0x3c2>
 8001f40:	e72f      	b.n	8001da2 <__aeabi_dsub+0x222>
 8001f42:	0324      	lsls	r4, r4, #12
 8001f44:	0b25      	lsrs	r5, r4, #12
 8001f46:	057c      	lsls	r4, r7, #21
 8001f48:	0d64      	lsrs	r4, r4, #21
 8001f4a:	e6c2      	b.n	8001cd2 <__aeabi_dsub+0x152>
 8001f4c:	46ca      	mov	sl, r9
 8001f4e:	0022      	movs	r2, r4
 8001f50:	4302      	orrs	r2, r0
 8001f52:	d158      	bne.n	8002006 <__aeabi_dsub+0x486>
 8001f54:	4663      	mov	r3, ip
 8001f56:	000e      	movs	r6, r1
 8001f58:	9c02      	ldr	r4, [sp, #8]
 8001f5a:	9303      	str	r3, [sp, #12]
 8001f5c:	9b03      	ldr	r3, [sp, #12]
 8001f5e:	4657      	mov	r7, sl
 8001f60:	08da      	lsrs	r2, r3, #3
 8001f62:	e7e7      	b.n	8001f34 <__aeabi_dsub+0x3b4>
 8001f64:	4cc9      	ldr	r4, [pc, #804]	@ (800228c <__aeabi_dsub+0x70c>)
 8001f66:	1aff      	subs	r7, r7, r3
 8001f68:	4014      	ands	r4, r2
 8001f6a:	e692      	b.n	8001c92 <__aeabi_dsub+0x112>
 8001f6c:	4dc8      	ldr	r5, [pc, #800]	@ (8002290 <__aeabi_dsub+0x710>)
 8001f6e:	1c7a      	adds	r2, r7, #1
 8001f70:	422a      	tst	r2, r5
 8001f72:	d000      	beq.n	8001f76 <__aeabi_dsub+0x3f6>
 8001f74:	e084      	b.n	8002080 <__aeabi_dsub+0x500>
 8001f76:	0022      	movs	r2, r4
 8001f78:	4302      	orrs	r2, r0
 8001f7a:	2f00      	cmp	r7, #0
 8001f7c:	d000      	beq.n	8001f80 <__aeabi_dsub+0x400>
 8001f7e:	e0ef      	b.n	8002160 <__aeabi_dsub+0x5e0>
 8001f80:	2a00      	cmp	r2, #0
 8001f82:	d100      	bne.n	8001f86 <__aeabi_dsub+0x406>
 8001f84:	e0e5      	b.n	8002152 <__aeabi_dsub+0x5d2>
 8001f86:	4662      	mov	r2, ip
 8001f88:	9902      	ldr	r1, [sp, #8]
 8001f8a:	430a      	orrs	r2, r1
 8001f8c:	d100      	bne.n	8001f90 <__aeabi_dsub+0x410>
 8001f8e:	e0c5      	b.n	800211c <__aeabi_dsub+0x59c>
 8001f90:	4663      	mov	r3, ip
 8001f92:	18c5      	adds	r5, r0, r3
 8001f94:	468c      	mov	ip, r1
 8001f96:	4285      	cmp	r5, r0
 8001f98:	4180      	sbcs	r0, r0
 8001f9a:	4464      	add	r4, ip
 8001f9c:	4240      	negs	r0, r0
 8001f9e:	1824      	adds	r4, r4, r0
 8001fa0:	0223      	lsls	r3, r4, #8
 8001fa2:	d502      	bpl.n	8001faa <__aeabi_dsub+0x42a>
 8001fa4:	4bb9      	ldr	r3, [pc, #740]	@ (800228c <__aeabi_dsub+0x70c>)
 8001fa6:	3701      	adds	r7, #1
 8001fa8:	401c      	ands	r4, r3
 8001faa:	46ba      	mov	sl, r7
 8001fac:	9503      	str	r5, [sp, #12]
 8001fae:	e7d5      	b.n	8001f5c <__aeabi_dsub+0x3dc>
 8001fb0:	4662      	mov	r2, ip
 8001fb2:	1a85      	subs	r5, r0, r2
 8001fb4:	42a8      	cmp	r0, r5
 8001fb6:	4192      	sbcs	r2, r2
 8001fb8:	4252      	negs	r2, r2
 8001fba:	4691      	mov	r9, r2
 8001fbc:	9b02      	ldr	r3, [sp, #8]
 8001fbe:	1ae3      	subs	r3, r4, r3
 8001fc0:	001a      	movs	r2, r3
 8001fc2:	464b      	mov	r3, r9
 8001fc4:	1ad2      	subs	r2, r2, r3
 8001fc6:	0013      	movs	r3, r2
 8001fc8:	4691      	mov	r9, r2
 8001fca:	021a      	lsls	r2, r3, #8
 8001fcc:	d46c      	bmi.n	80020a8 <__aeabi_dsub+0x528>
 8001fce:	464a      	mov	r2, r9
 8001fd0:	464c      	mov	r4, r9
 8001fd2:	432a      	orrs	r2, r5
 8001fd4:	d000      	beq.n	8001fd8 <__aeabi_dsub+0x458>
 8001fd6:	e63a      	b.n	8001c4e <__aeabi_dsub+0xce>
 8001fd8:	2600      	movs	r6, #0
 8001fda:	2400      	movs	r4, #0
 8001fdc:	2500      	movs	r5, #0
 8001fde:	e678      	b.n	8001cd2 <__aeabi_dsub+0x152>
 8001fe0:	9902      	ldr	r1, [sp, #8]
 8001fe2:	4653      	mov	r3, sl
 8001fe4:	000d      	movs	r5, r1
 8001fe6:	3a20      	subs	r2, #32
 8001fe8:	40d5      	lsrs	r5, r2
 8001fea:	2b20      	cmp	r3, #32
 8001fec:	d006      	beq.n	8001ffc <__aeabi_dsub+0x47c>
 8001fee:	2240      	movs	r2, #64	@ 0x40
 8001ff0:	1ad2      	subs	r2, r2, r3
 8001ff2:	000b      	movs	r3, r1
 8001ff4:	4093      	lsls	r3, r2
 8001ff6:	4662      	mov	r2, ip
 8001ff8:	431a      	orrs	r2, r3
 8001ffa:	4693      	mov	fp, r2
 8001ffc:	465b      	mov	r3, fp
 8001ffe:	1e5a      	subs	r2, r3, #1
 8002000:	4193      	sbcs	r3, r2
 8002002:	431d      	orrs	r5, r3
 8002004:	e619      	b.n	8001c3a <__aeabi_dsub+0xba>
 8002006:	4653      	mov	r3, sl
 8002008:	1e5a      	subs	r2, r3, #1
 800200a:	2b01      	cmp	r3, #1
 800200c:	d100      	bne.n	8002010 <__aeabi_dsub+0x490>
 800200e:	e0c6      	b.n	800219e <__aeabi_dsub+0x61e>
 8002010:	4e9d      	ldr	r6, [pc, #628]	@ (8002288 <__aeabi_dsub+0x708>)
 8002012:	45b2      	cmp	sl, r6
 8002014:	d100      	bne.n	8002018 <__aeabi_dsub+0x498>
 8002016:	e6bd      	b.n	8001d94 <__aeabi_dsub+0x214>
 8002018:	4688      	mov	r8, r1
 800201a:	000e      	movs	r6, r1
 800201c:	2501      	movs	r5, #1
 800201e:	2a38      	cmp	r2, #56	@ 0x38
 8002020:	dc10      	bgt.n	8002044 <__aeabi_dsub+0x4c4>
 8002022:	2a1f      	cmp	r2, #31
 8002024:	dc7f      	bgt.n	8002126 <__aeabi_dsub+0x5a6>
 8002026:	2120      	movs	r1, #32
 8002028:	0025      	movs	r5, r4
 800202a:	1a89      	subs	r1, r1, r2
 800202c:	0007      	movs	r7, r0
 800202e:	4088      	lsls	r0, r1
 8002030:	408d      	lsls	r5, r1
 8002032:	40d7      	lsrs	r7, r2
 8002034:	40d4      	lsrs	r4, r2
 8002036:	1e41      	subs	r1, r0, #1
 8002038:	4188      	sbcs	r0, r1
 800203a:	9b02      	ldr	r3, [sp, #8]
 800203c:	433d      	orrs	r5, r7
 800203e:	1b1b      	subs	r3, r3, r4
 8002040:	4305      	orrs	r5, r0
 8002042:	9302      	str	r3, [sp, #8]
 8002044:	4662      	mov	r2, ip
 8002046:	1b55      	subs	r5, r2, r5
 8002048:	45ac      	cmp	ip, r5
 800204a:	4192      	sbcs	r2, r2
 800204c:	9b02      	ldr	r3, [sp, #8]
 800204e:	4252      	negs	r2, r2
 8002050:	464f      	mov	r7, r9
 8002052:	1a9c      	subs	r4, r3, r2
 8002054:	e5f6      	b.n	8001c44 <__aeabi_dsub+0xc4>
 8002056:	2d00      	cmp	r5, #0
 8002058:	d000      	beq.n	800205c <__aeabi_dsub+0x4dc>
 800205a:	e0b7      	b.n	80021cc <__aeabi_dsub+0x64c>
 800205c:	2a00      	cmp	r2, #0
 800205e:	d100      	bne.n	8002062 <__aeabi_dsub+0x4e2>
 8002060:	e0f0      	b.n	8002244 <__aeabi_dsub+0x6c4>
 8002062:	2601      	movs	r6, #1
 8002064:	400e      	ands	r6, r1
 8002066:	4663      	mov	r3, ip
 8002068:	9802      	ldr	r0, [sp, #8]
 800206a:	08d9      	lsrs	r1, r3, #3
 800206c:	0742      	lsls	r2, r0, #29
 800206e:	430a      	orrs	r2, r1
 8002070:	08c4      	lsrs	r4, r0, #3
 8002072:	e696      	b.n	8001da2 <__aeabi_dsub+0x222>
 8002074:	4c85      	ldr	r4, [pc, #532]	@ (800228c <__aeabi_dsub+0x70c>)
 8002076:	1aff      	subs	r7, r7, r3
 8002078:	4014      	ands	r4, r2
 800207a:	0762      	lsls	r2, r4, #29
 800207c:	08e4      	lsrs	r4, r4, #3
 800207e:	e760      	b.n	8001f42 <__aeabi_dsub+0x3c2>
 8002080:	4981      	ldr	r1, [pc, #516]	@ (8002288 <__aeabi_dsub+0x708>)
 8002082:	428a      	cmp	r2, r1
 8002084:	d100      	bne.n	8002088 <__aeabi_dsub+0x508>
 8002086:	e0c9      	b.n	800221c <__aeabi_dsub+0x69c>
 8002088:	4663      	mov	r3, ip
 800208a:	18c1      	adds	r1, r0, r3
 800208c:	4281      	cmp	r1, r0
 800208e:	4180      	sbcs	r0, r0
 8002090:	9b02      	ldr	r3, [sp, #8]
 8002092:	4240      	negs	r0, r0
 8002094:	18e3      	adds	r3, r4, r3
 8002096:	181b      	adds	r3, r3, r0
 8002098:	07dd      	lsls	r5, r3, #31
 800209a:	085c      	lsrs	r4, r3, #1
 800209c:	2307      	movs	r3, #7
 800209e:	0849      	lsrs	r1, r1, #1
 80020a0:	430d      	orrs	r5, r1
 80020a2:	0017      	movs	r7, r2
 80020a4:	402b      	ands	r3, r5
 80020a6:	e710      	b.n	8001eca <__aeabi_dsub+0x34a>
 80020a8:	4663      	mov	r3, ip
 80020aa:	1a1d      	subs	r5, r3, r0
 80020ac:	45ac      	cmp	ip, r5
 80020ae:	4192      	sbcs	r2, r2
 80020b0:	2601      	movs	r6, #1
 80020b2:	9b02      	ldr	r3, [sp, #8]
 80020b4:	4252      	negs	r2, r2
 80020b6:	1b1c      	subs	r4, r3, r4
 80020b8:	4688      	mov	r8, r1
 80020ba:	1aa4      	subs	r4, r4, r2
 80020bc:	400e      	ands	r6, r1
 80020be:	e5c6      	b.n	8001c4e <__aeabi_dsub+0xce>
 80020c0:	4663      	mov	r3, ip
 80020c2:	18c5      	adds	r5, r0, r3
 80020c4:	9b02      	ldr	r3, [sp, #8]
 80020c6:	4285      	cmp	r5, r0
 80020c8:	4180      	sbcs	r0, r0
 80020ca:	469c      	mov	ip, r3
 80020cc:	4240      	negs	r0, r0
 80020ce:	4464      	add	r4, ip
 80020d0:	1824      	adds	r4, r4, r0
 80020d2:	2701      	movs	r7, #1
 80020d4:	0223      	lsls	r3, r4, #8
 80020d6:	d400      	bmi.n	80020da <__aeabi_dsub+0x55a>
 80020d8:	e6f5      	b.n	8001ec6 <__aeabi_dsub+0x346>
 80020da:	2702      	movs	r7, #2
 80020dc:	e641      	b.n	8001d62 <__aeabi_dsub+0x1e2>
 80020de:	4663      	mov	r3, ip
 80020e0:	1ac5      	subs	r5, r0, r3
 80020e2:	42a8      	cmp	r0, r5
 80020e4:	4180      	sbcs	r0, r0
 80020e6:	9b02      	ldr	r3, [sp, #8]
 80020e8:	4240      	negs	r0, r0
 80020ea:	1ae4      	subs	r4, r4, r3
 80020ec:	2701      	movs	r7, #1
 80020ee:	1a24      	subs	r4, r4, r0
 80020f0:	e5a8      	b.n	8001c44 <__aeabi_dsub+0xc4>
 80020f2:	9d02      	ldr	r5, [sp, #8]
 80020f4:	4652      	mov	r2, sl
 80020f6:	002b      	movs	r3, r5
 80020f8:	3a20      	subs	r2, #32
 80020fa:	40d3      	lsrs	r3, r2
 80020fc:	0019      	movs	r1, r3
 80020fe:	4653      	mov	r3, sl
 8002100:	2b20      	cmp	r3, #32
 8002102:	d006      	beq.n	8002112 <__aeabi_dsub+0x592>
 8002104:	2240      	movs	r2, #64	@ 0x40
 8002106:	1ad2      	subs	r2, r2, r3
 8002108:	002b      	movs	r3, r5
 800210a:	4093      	lsls	r3, r2
 800210c:	4662      	mov	r2, ip
 800210e:	431a      	orrs	r2, r3
 8002110:	4693      	mov	fp, r2
 8002112:	465d      	mov	r5, fp
 8002114:	1e6b      	subs	r3, r5, #1
 8002116:	419d      	sbcs	r5, r3
 8002118:	430d      	orrs	r5, r1
 800211a:	e615      	b.n	8001d48 <__aeabi_dsub+0x1c8>
 800211c:	0762      	lsls	r2, r4, #29
 800211e:	08c0      	lsrs	r0, r0, #3
 8002120:	4302      	orrs	r2, r0
 8002122:	08e4      	lsrs	r4, r4, #3
 8002124:	e70d      	b.n	8001f42 <__aeabi_dsub+0x3c2>
 8002126:	0011      	movs	r1, r2
 8002128:	0027      	movs	r7, r4
 800212a:	3920      	subs	r1, #32
 800212c:	40cf      	lsrs	r7, r1
 800212e:	2a20      	cmp	r2, #32
 8002130:	d005      	beq.n	800213e <__aeabi_dsub+0x5be>
 8002132:	2140      	movs	r1, #64	@ 0x40
 8002134:	1a8a      	subs	r2, r1, r2
 8002136:	4094      	lsls	r4, r2
 8002138:	0025      	movs	r5, r4
 800213a:	4305      	orrs	r5, r0
 800213c:	9503      	str	r5, [sp, #12]
 800213e:	9d03      	ldr	r5, [sp, #12]
 8002140:	1e6a      	subs	r2, r5, #1
 8002142:	4195      	sbcs	r5, r2
 8002144:	433d      	orrs	r5, r7
 8002146:	e77d      	b.n	8002044 <__aeabi_dsub+0x4c4>
 8002148:	2a00      	cmp	r2, #0
 800214a:	d100      	bne.n	800214e <__aeabi_dsub+0x5ce>
 800214c:	e744      	b.n	8001fd8 <__aeabi_dsub+0x458>
 800214e:	2601      	movs	r6, #1
 8002150:	400e      	ands	r6, r1
 8002152:	4663      	mov	r3, ip
 8002154:	08d9      	lsrs	r1, r3, #3
 8002156:	9b02      	ldr	r3, [sp, #8]
 8002158:	075a      	lsls	r2, r3, #29
 800215a:	430a      	orrs	r2, r1
 800215c:	08dc      	lsrs	r4, r3, #3
 800215e:	e6f0      	b.n	8001f42 <__aeabi_dsub+0x3c2>
 8002160:	2a00      	cmp	r2, #0
 8002162:	d028      	beq.n	80021b6 <__aeabi_dsub+0x636>
 8002164:	4662      	mov	r2, ip
 8002166:	9f02      	ldr	r7, [sp, #8]
 8002168:	08c0      	lsrs	r0, r0, #3
 800216a:	433a      	orrs	r2, r7
 800216c:	d100      	bne.n	8002170 <__aeabi_dsub+0x5f0>
 800216e:	e6dc      	b.n	8001f2a <__aeabi_dsub+0x3aa>
 8002170:	0762      	lsls	r2, r4, #29
 8002172:	4310      	orrs	r0, r2
 8002174:	2280      	movs	r2, #128	@ 0x80
 8002176:	08e4      	lsrs	r4, r4, #3
 8002178:	0312      	lsls	r2, r2, #12
 800217a:	4214      	tst	r4, r2
 800217c:	d009      	beq.n	8002192 <__aeabi_dsub+0x612>
 800217e:	08fd      	lsrs	r5, r7, #3
 8002180:	4215      	tst	r5, r2
 8002182:	d106      	bne.n	8002192 <__aeabi_dsub+0x612>
 8002184:	4663      	mov	r3, ip
 8002186:	2601      	movs	r6, #1
 8002188:	002c      	movs	r4, r5
 800218a:	08d8      	lsrs	r0, r3, #3
 800218c:	077b      	lsls	r3, r7, #29
 800218e:	4318      	orrs	r0, r3
 8002190:	400e      	ands	r6, r1
 8002192:	0f42      	lsrs	r2, r0, #29
 8002194:	00c0      	lsls	r0, r0, #3
 8002196:	08c0      	lsrs	r0, r0, #3
 8002198:	0752      	lsls	r2, r2, #29
 800219a:	4302      	orrs	r2, r0
 800219c:	e601      	b.n	8001da2 <__aeabi_dsub+0x222>
 800219e:	4663      	mov	r3, ip
 80021a0:	1a1d      	subs	r5, r3, r0
 80021a2:	45ac      	cmp	ip, r5
 80021a4:	4192      	sbcs	r2, r2
 80021a6:	9b02      	ldr	r3, [sp, #8]
 80021a8:	4252      	negs	r2, r2
 80021aa:	1b1c      	subs	r4, r3, r4
 80021ac:	000e      	movs	r6, r1
 80021ae:	4688      	mov	r8, r1
 80021b0:	2701      	movs	r7, #1
 80021b2:	1aa4      	subs	r4, r4, r2
 80021b4:	e546      	b.n	8001c44 <__aeabi_dsub+0xc4>
 80021b6:	4663      	mov	r3, ip
 80021b8:	08d9      	lsrs	r1, r3, #3
 80021ba:	9b02      	ldr	r3, [sp, #8]
 80021bc:	075a      	lsls	r2, r3, #29
 80021be:	430a      	orrs	r2, r1
 80021c0:	08dc      	lsrs	r4, r3, #3
 80021c2:	e5ee      	b.n	8001da2 <__aeabi_dsub+0x222>
 80021c4:	4663      	mov	r3, ip
 80021c6:	9c02      	ldr	r4, [sp, #8]
 80021c8:	9303      	str	r3, [sp, #12]
 80021ca:	e6c7      	b.n	8001f5c <__aeabi_dsub+0x3dc>
 80021cc:	08c0      	lsrs	r0, r0, #3
 80021ce:	2a00      	cmp	r2, #0
 80021d0:	d100      	bne.n	80021d4 <__aeabi_dsub+0x654>
 80021d2:	e6aa      	b.n	8001f2a <__aeabi_dsub+0x3aa>
 80021d4:	0762      	lsls	r2, r4, #29
 80021d6:	4310      	orrs	r0, r2
 80021d8:	2280      	movs	r2, #128	@ 0x80
 80021da:	08e4      	lsrs	r4, r4, #3
 80021dc:	0312      	lsls	r2, r2, #12
 80021de:	4214      	tst	r4, r2
 80021e0:	d0d7      	beq.n	8002192 <__aeabi_dsub+0x612>
 80021e2:	9f02      	ldr	r7, [sp, #8]
 80021e4:	08fd      	lsrs	r5, r7, #3
 80021e6:	4215      	tst	r5, r2
 80021e8:	d1d3      	bne.n	8002192 <__aeabi_dsub+0x612>
 80021ea:	4663      	mov	r3, ip
 80021ec:	2601      	movs	r6, #1
 80021ee:	08d8      	lsrs	r0, r3, #3
 80021f0:	077b      	lsls	r3, r7, #29
 80021f2:	002c      	movs	r4, r5
 80021f4:	4318      	orrs	r0, r3
 80021f6:	400e      	ands	r6, r1
 80021f8:	e7cb      	b.n	8002192 <__aeabi_dsub+0x612>
 80021fa:	000a      	movs	r2, r1
 80021fc:	0027      	movs	r7, r4
 80021fe:	3a20      	subs	r2, #32
 8002200:	40d7      	lsrs	r7, r2
 8002202:	2920      	cmp	r1, #32
 8002204:	d005      	beq.n	8002212 <__aeabi_dsub+0x692>
 8002206:	2240      	movs	r2, #64	@ 0x40
 8002208:	1a52      	subs	r2, r2, r1
 800220a:	4094      	lsls	r4, r2
 800220c:	0025      	movs	r5, r4
 800220e:	4305      	orrs	r5, r0
 8002210:	9503      	str	r5, [sp, #12]
 8002212:	9d03      	ldr	r5, [sp, #12]
 8002214:	1e6a      	subs	r2, r5, #1
 8002216:	4195      	sbcs	r5, r2
 8002218:	432f      	orrs	r7, r5
 800221a:	e610      	b.n	8001e3e <__aeabi_dsub+0x2be>
 800221c:	0014      	movs	r4, r2
 800221e:	2500      	movs	r5, #0
 8002220:	2200      	movs	r2, #0
 8002222:	e556      	b.n	8001cd2 <__aeabi_dsub+0x152>
 8002224:	9b02      	ldr	r3, [sp, #8]
 8002226:	4460      	add	r0, ip
 8002228:	4699      	mov	r9, r3
 800222a:	4560      	cmp	r0, ip
 800222c:	4192      	sbcs	r2, r2
 800222e:	444c      	add	r4, r9
 8002230:	4252      	negs	r2, r2
 8002232:	0005      	movs	r5, r0
 8002234:	18a4      	adds	r4, r4, r2
 8002236:	e74c      	b.n	80020d2 <__aeabi_dsub+0x552>
 8002238:	001a      	movs	r2, r3
 800223a:	001c      	movs	r4, r3
 800223c:	432a      	orrs	r2, r5
 800223e:	d000      	beq.n	8002242 <__aeabi_dsub+0x6c2>
 8002240:	e6b3      	b.n	8001faa <__aeabi_dsub+0x42a>
 8002242:	e6c9      	b.n	8001fd8 <__aeabi_dsub+0x458>
 8002244:	2480      	movs	r4, #128	@ 0x80
 8002246:	2600      	movs	r6, #0
 8002248:	0324      	lsls	r4, r4, #12
 800224a:	e5ae      	b.n	8001daa <__aeabi_dsub+0x22a>
 800224c:	2120      	movs	r1, #32
 800224e:	2500      	movs	r5, #0
 8002250:	1a09      	subs	r1, r1, r0
 8002252:	e517      	b.n	8001c84 <__aeabi_dsub+0x104>
 8002254:	2200      	movs	r2, #0
 8002256:	2500      	movs	r5, #0
 8002258:	4c0b      	ldr	r4, [pc, #44]	@ (8002288 <__aeabi_dsub+0x708>)
 800225a:	e53a      	b.n	8001cd2 <__aeabi_dsub+0x152>
 800225c:	2d00      	cmp	r5, #0
 800225e:	d100      	bne.n	8002262 <__aeabi_dsub+0x6e2>
 8002260:	e5f6      	b.n	8001e50 <__aeabi_dsub+0x2d0>
 8002262:	464b      	mov	r3, r9
 8002264:	1bda      	subs	r2, r3, r7
 8002266:	4692      	mov	sl, r2
 8002268:	2f00      	cmp	r7, #0
 800226a:	d100      	bne.n	800226e <__aeabi_dsub+0x6ee>
 800226c:	e66f      	b.n	8001f4e <__aeabi_dsub+0x3ce>
 800226e:	2a38      	cmp	r2, #56	@ 0x38
 8002270:	dc05      	bgt.n	800227e <__aeabi_dsub+0x6fe>
 8002272:	2680      	movs	r6, #128	@ 0x80
 8002274:	0436      	lsls	r6, r6, #16
 8002276:	4334      	orrs	r4, r6
 8002278:	4688      	mov	r8, r1
 800227a:	000e      	movs	r6, r1
 800227c:	e6d1      	b.n	8002022 <__aeabi_dsub+0x4a2>
 800227e:	4688      	mov	r8, r1
 8002280:	000e      	movs	r6, r1
 8002282:	2501      	movs	r5, #1
 8002284:	e6de      	b.n	8002044 <__aeabi_dsub+0x4c4>
 8002286:	46c0      	nop			@ (mov r8, r8)
 8002288:	000007ff 	.word	0x000007ff
 800228c:	ff7fffff 	.word	0xff7fffff
 8002290:	000007fe 	.word	0x000007fe
 8002294:	2d00      	cmp	r5, #0
 8002296:	d100      	bne.n	800229a <__aeabi_dsub+0x71a>
 8002298:	e668      	b.n	8001f6c <__aeabi_dsub+0x3ec>
 800229a:	464b      	mov	r3, r9
 800229c:	1bd9      	subs	r1, r3, r7
 800229e:	2f00      	cmp	r7, #0
 80022a0:	d101      	bne.n	80022a6 <__aeabi_dsub+0x726>
 80022a2:	468a      	mov	sl, r1
 80022a4:	e5a7      	b.n	8001df6 <__aeabi_dsub+0x276>
 80022a6:	2701      	movs	r7, #1
 80022a8:	2938      	cmp	r1, #56	@ 0x38
 80022aa:	dd00      	ble.n	80022ae <__aeabi_dsub+0x72e>
 80022ac:	e5c7      	b.n	8001e3e <__aeabi_dsub+0x2be>
 80022ae:	2280      	movs	r2, #128	@ 0x80
 80022b0:	0412      	lsls	r2, r2, #16
 80022b2:	4314      	orrs	r4, r2
 80022b4:	e5af      	b.n	8001e16 <__aeabi_dsub+0x296>
 80022b6:	46c0      	nop			@ (mov r8, r8)

080022b8 <__aeabi_dcmpun>:
 80022b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022ba:	46c6      	mov	lr, r8
 80022bc:	031e      	lsls	r6, r3, #12
 80022be:	0b36      	lsrs	r6, r6, #12
 80022c0:	46b0      	mov	r8, r6
 80022c2:	4e0d      	ldr	r6, [pc, #52]	@ (80022f8 <__aeabi_dcmpun+0x40>)
 80022c4:	030c      	lsls	r4, r1, #12
 80022c6:	004d      	lsls	r5, r1, #1
 80022c8:	005f      	lsls	r7, r3, #1
 80022ca:	b500      	push	{lr}
 80022cc:	0b24      	lsrs	r4, r4, #12
 80022ce:	0d6d      	lsrs	r5, r5, #21
 80022d0:	0d7f      	lsrs	r7, r7, #21
 80022d2:	42b5      	cmp	r5, r6
 80022d4:	d00b      	beq.n	80022ee <__aeabi_dcmpun+0x36>
 80022d6:	4908      	ldr	r1, [pc, #32]	@ (80022f8 <__aeabi_dcmpun+0x40>)
 80022d8:	2000      	movs	r0, #0
 80022da:	428f      	cmp	r7, r1
 80022dc:	d104      	bne.n	80022e8 <__aeabi_dcmpun+0x30>
 80022de:	4646      	mov	r6, r8
 80022e0:	4316      	orrs	r6, r2
 80022e2:	0030      	movs	r0, r6
 80022e4:	1e43      	subs	r3, r0, #1
 80022e6:	4198      	sbcs	r0, r3
 80022e8:	bc80      	pop	{r7}
 80022ea:	46b8      	mov	r8, r7
 80022ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022ee:	4304      	orrs	r4, r0
 80022f0:	2001      	movs	r0, #1
 80022f2:	2c00      	cmp	r4, #0
 80022f4:	d1f8      	bne.n	80022e8 <__aeabi_dcmpun+0x30>
 80022f6:	e7ee      	b.n	80022d6 <__aeabi_dcmpun+0x1e>
 80022f8:	000007ff 	.word	0x000007ff

080022fc <__aeabi_d2iz>:
 80022fc:	000b      	movs	r3, r1
 80022fe:	0002      	movs	r2, r0
 8002300:	b570      	push	{r4, r5, r6, lr}
 8002302:	4d16      	ldr	r5, [pc, #88]	@ (800235c <__aeabi_d2iz+0x60>)
 8002304:	030c      	lsls	r4, r1, #12
 8002306:	b082      	sub	sp, #8
 8002308:	0049      	lsls	r1, r1, #1
 800230a:	2000      	movs	r0, #0
 800230c:	9200      	str	r2, [sp, #0]
 800230e:	9301      	str	r3, [sp, #4]
 8002310:	0b24      	lsrs	r4, r4, #12
 8002312:	0d49      	lsrs	r1, r1, #21
 8002314:	0fde      	lsrs	r6, r3, #31
 8002316:	42a9      	cmp	r1, r5
 8002318:	dd04      	ble.n	8002324 <__aeabi_d2iz+0x28>
 800231a:	4811      	ldr	r0, [pc, #68]	@ (8002360 <__aeabi_d2iz+0x64>)
 800231c:	4281      	cmp	r1, r0
 800231e:	dd03      	ble.n	8002328 <__aeabi_d2iz+0x2c>
 8002320:	4b10      	ldr	r3, [pc, #64]	@ (8002364 <__aeabi_d2iz+0x68>)
 8002322:	18f0      	adds	r0, r6, r3
 8002324:	b002      	add	sp, #8
 8002326:	bd70      	pop	{r4, r5, r6, pc}
 8002328:	2080      	movs	r0, #128	@ 0x80
 800232a:	0340      	lsls	r0, r0, #13
 800232c:	4320      	orrs	r0, r4
 800232e:	4c0e      	ldr	r4, [pc, #56]	@ (8002368 <__aeabi_d2iz+0x6c>)
 8002330:	1a64      	subs	r4, r4, r1
 8002332:	2c1f      	cmp	r4, #31
 8002334:	dd08      	ble.n	8002348 <__aeabi_d2iz+0x4c>
 8002336:	4b0d      	ldr	r3, [pc, #52]	@ (800236c <__aeabi_d2iz+0x70>)
 8002338:	1a5b      	subs	r3, r3, r1
 800233a:	40d8      	lsrs	r0, r3
 800233c:	0003      	movs	r3, r0
 800233e:	4258      	negs	r0, r3
 8002340:	2e00      	cmp	r6, #0
 8002342:	d1ef      	bne.n	8002324 <__aeabi_d2iz+0x28>
 8002344:	0018      	movs	r0, r3
 8002346:	e7ed      	b.n	8002324 <__aeabi_d2iz+0x28>
 8002348:	4b09      	ldr	r3, [pc, #36]	@ (8002370 <__aeabi_d2iz+0x74>)
 800234a:	9a00      	ldr	r2, [sp, #0]
 800234c:	469c      	mov	ip, r3
 800234e:	0003      	movs	r3, r0
 8002350:	4461      	add	r1, ip
 8002352:	408b      	lsls	r3, r1
 8002354:	40e2      	lsrs	r2, r4
 8002356:	4313      	orrs	r3, r2
 8002358:	e7f1      	b.n	800233e <__aeabi_d2iz+0x42>
 800235a:	46c0      	nop			@ (mov r8, r8)
 800235c:	000003fe 	.word	0x000003fe
 8002360:	0000041d 	.word	0x0000041d
 8002364:	7fffffff 	.word	0x7fffffff
 8002368:	00000433 	.word	0x00000433
 800236c:	00000413 	.word	0x00000413
 8002370:	fffffbed 	.word	0xfffffbed

08002374 <__aeabi_i2d>:
 8002374:	b570      	push	{r4, r5, r6, lr}
 8002376:	2800      	cmp	r0, #0
 8002378:	d016      	beq.n	80023a8 <__aeabi_i2d+0x34>
 800237a:	17c3      	asrs	r3, r0, #31
 800237c:	18c5      	adds	r5, r0, r3
 800237e:	405d      	eors	r5, r3
 8002380:	0fc4      	lsrs	r4, r0, #31
 8002382:	0028      	movs	r0, r5
 8002384:	f000 f914 	bl	80025b0 <__clzsi2>
 8002388:	4b10      	ldr	r3, [pc, #64]	@ (80023cc <__aeabi_i2d+0x58>)
 800238a:	1a1b      	subs	r3, r3, r0
 800238c:	055b      	lsls	r3, r3, #21
 800238e:	0d5b      	lsrs	r3, r3, #21
 8002390:	280a      	cmp	r0, #10
 8002392:	dc14      	bgt.n	80023be <__aeabi_i2d+0x4a>
 8002394:	0002      	movs	r2, r0
 8002396:	002e      	movs	r6, r5
 8002398:	3215      	adds	r2, #21
 800239a:	4096      	lsls	r6, r2
 800239c:	220b      	movs	r2, #11
 800239e:	1a12      	subs	r2, r2, r0
 80023a0:	40d5      	lsrs	r5, r2
 80023a2:	032d      	lsls	r5, r5, #12
 80023a4:	0b2d      	lsrs	r5, r5, #12
 80023a6:	e003      	b.n	80023b0 <__aeabi_i2d+0x3c>
 80023a8:	2400      	movs	r4, #0
 80023aa:	2300      	movs	r3, #0
 80023ac:	2500      	movs	r5, #0
 80023ae:	2600      	movs	r6, #0
 80023b0:	051b      	lsls	r3, r3, #20
 80023b2:	432b      	orrs	r3, r5
 80023b4:	07e4      	lsls	r4, r4, #31
 80023b6:	4323      	orrs	r3, r4
 80023b8:	0030      	movs	r0, r6
 80023ba:	0019      	movs	r1, r3
 80023bc:	bd70      	pop	{r4, r5, r6, pc}
 80023be:	380b      	subs	r0, #11
 80023c0:	4085      	lsls	r5, r0
 80023c2:	032d      	lsls	r5, r5, #12
 80023c4:	2600      	movs	r6, #0
 80023c6:	0b2d      	lsrs	r5, r5, #12
 80023c8:	e7f2      	b.n	80023b0 <__aeabi_i2d+0x3c>
 80023ca:	46c0      	nop			@ (mov r8, r8)
 80023cc:	0000041e 	.word	0x0000041e

080023d0 <__aeabi_ui2d>:
 80023d0:	b510      	push	{r4, lr}
 80023d2:	1e04      	subs	r4, r0, #0
 80023d4:	d010      	beq.n	80023f8 <__aeabi_ui2d+0x28>
 80023d6:	f000 f8eb 	bl	80025b0 <__clzsi2>
 80023da:	4b0e      	ldr	r3, [pc, #56]	@ (8002414 <__aeabi_ui2d+0x44>)
 80023dc:	1a1b      	subs	r3, r3, r0
 80023de:	055b      	lsls	r3, r3, #21
 80023e0:	0d5b      	lsrs	r3, r3, #21
 80023e2:	280a      	cmp	r0, #10
 80023e4:	dc0f      	bgt.n	8002406 <__aeabi_ui2d+0x36>
 80023e6:	220b      	movs	r2, #11
 80023e8:	0021      	movs	r1, r4
 80023ea:	1a12      	subs	r2, r2, r0
 80023ec:	40d1      	lsrs	r1, r2
 80023ee:	3015      	adds	r0, #21
 80023f0:	030a      	lsls	r2, r1, #12
 80023f2:	4084      	lsls	r4, r0
 80023f4:	0b12      	lsrs	r2, r2, #12
 80023f6:	e001      	b.n	80023fc <__aeabi_ui2d+0x2c>
 80023f8:	2300      	movs	r3, #0
 80023fa:	2200      	movs	r2, #0
 80023fc:	051b      	lsls	r3, r3, #20
 80023fe:	4313      	orrs	r3, r2
 8002400:	0020      	movs	r0, r4
 8002402:	0019      	movs	r1, r3
 8002404:	bd10      	pop	{r4, pc}
 8002406:	0022      	movs	r2, r4
 8002408:	380b      	subs	r0, #11
 800240a:	4082      	lsls	r2, r0
 800240c:	0312      	lsls	r2, r2, #12
 800240e:	2400      	movs	r4, #0
 8002410:	0b12      	lsrs	r2, r2, #12
 8002412:	e7f3      	b.n	80023fc <__aeabi_ui2d+0x2c>
 8002414:	0000041e 	.word	0x0000041e

08002418 <__aeabi_f2d>:
 8002418:	b570      	push	{r4, r5, r6, lr}
 800241a:	0242      	lsls	r2, r0, #9
 800241c:	0043      	lsls	r3, r0, #1
 800241e:	0fc4      	lsrs	r4, r0, #31
 8002420:	20fe      	movs	r0, #254	@ 0xfe
 8002422:	0e1b      	lsrs	r3, r3, #24
 8002424:	1c59      	adds	r1, r3, #1
 8002426:	0a55      	lsrs	r5, r2, #9
 8002428:	4208      	tst	r0, r1
 800242a:	d00c      	beq.n	8002446 <__aeabi_f2d+0x2e>
 800242c:	21e0      	movs	r1, #224	@ 0xe0
 800242e:	0089      	lsls	r1, r1, #2
 8002430:	468c      	mov	ip, r1
 8002432:	076d      	lsls	r5, r5, #29
 8002434:	0b12      	lsrs	r2, r2, #12
 8002436:	4463      	add	r3, ip
 8002438:	051b      	lsls	r3, r3, #20
 800243a:	4313      	orrs	r3, r2
 800243c:	07e4      	lsls	r4, r4, #31
 800243e:	4323      	orrs	r3, r4
 8002440:	0028      	movs	r0, r5
 8002442:	0019      	movs	r1, r3
 8002444:	bd70      	pop	{r4, r5, r6, pc}
 8002446:	2b00      	cmp	r3, #0
 8002448:	d114      	bne.n	8002474 <__aeabi_f2d+0x5c>
 800244a:	2d00      	cmp	r5, #0
 800244c:	d01b      	beq.n	8002486 <__aeabi_f2d+0x6e>
 800244e:	0028      	movs	r0, r5
 8002450:	f000 f8ae 	bl	80025b0 <__clzsi2>
 8002454:	280a      	cmp	r0, #10
 8002456:	dc1c      	bgt.n	8002492 <__aeabi_f2d+0x7a>
 8002458:	230b      	movs	r3, #11
 800245a:	002a      	movs	r2, r5
 800245c:	1a1b      	subs	r3, r3, r0
 800245e:	40da      	lsrs	r2, r3
 8002460:	0003      	movs	r3, r0
 8002462:	3315      	adds	r3, #21
 8002464:	409d      	lsls	r5, r3
 8002466:	4b0e      	ldr	r3, [pc, #56]	@ (80024a0 <__aeabi_f2d+0x88>)
 8002468:	0312      	lsls	r2, r2, #12
 800246a:	1a1b      	subs	r3, r3, r0
 800246c:	055b      	lsls	r3, r3, #21
 800246e:	0b12      	lsrs	r2, r2, #12
 8002470:	0d5b      	lsrs	r3, r3, #21
 8002472:	e7e1      	b.n	8002438 <__aeabi_f2d+0x20>
 8002474:	2d00      	cmp	r5, #0
 8002476:	d009      	beq.n	800248c <__aeabi_f2d+0x74>
 8002478:	0b13      	lsrs	r3, r2, #12
 800247a:	2280      	movs	r2, #128	@ 0x80
 800247c:	0312      	lsls	r2, r2, #12
 800247e:	431a      	orrs	r2, r3
 8002480:	076d      	lsls	r5, r5, #29
 8002482:	4b08      	ldr	r3, [pc, #32]	@ (80024a4 <__aeabi_f2d+0x8c>)
 8002484:	e7d8      	b.n	8002438 <__aeabi_f2d+0x20>
 8002486:	2300      	movs	r3, #0
 8002488:	2200      	movs	r2, #0
 800248a:	e7d5      	b.n	8002438 <__aeabi_f2d+0x20>
 800248c:	2200      	movs	r2, #0
 800248e:	4b05      	ldr	r3, [pc, #20]	@ (80024a4 <__aeabi_f2d+0x8c>)
 8002490:	e7d2      	b.n	8002438 <__aeabi_f2d+0x20>
 8002492:	0003      	movs	r3, r0
 8002494:	002a      	movs	r2, r5
 8002496:	3b0b      	subs	r3, #11
 8002498:	409a      	lsls	r2, r3
 800249a:	2500      	movs	r5, #0
 800249c:	e7e3      	b.n	8002466 <__aeabi_f2d+0x4e>
 800249e:	46c0      	nop			@ (mov r8, r8)
 80024a0:	00000389 	.word	0x00000389
 80024a4:	000007ff 	.word	0x000007ff

080024a8 <__aeabi_d2f>:
 80024a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024aa:	004b      	lsls	r3, r1, #1
 80024ac:	030f      	lsls	r7, r1, #12
 80024ae:	0d5b      	lsrs	r3, r3, #21
 80024b0:	4c3b      	ldr	r4, [pc, #236]	@ (80025a0 <__aeabi_d2f+0xf8>)
 80024b2:	0f45      	lsrs	r5, r0, #29
 80024b4:	b083      	sub	sp, #12
 80024b6:	0a7f      	lsrs	r7, r7, #9
 80024b8:	1c5e      	adds	r6, r3, #1
 80024ba:	432f      	orrs	r7, r5
 80024bc:	9000      	str	r0, [sp, #0]
 80024be:	9101      	str	r1, [sp, #4]
 80024c0:	0fca      	lsrs	r2, r1, #31
 80024c2:	00c5      	lsls	r5, r0, #3
 80024c4:	4226      	tst	r6, r4
 80024c6:	d00b      	beq.n	80024e0 <__aeabi_d2f+0x38>
 80024c8:	4936      	ldr	r1, [pc, #216]	@ (80025a4 <__aeabi_d2f+0xfc>)
 80024ca:	185c      	adds	r4, r3, r1
 80024cc:	2cfe      	cmp	r4, #254	@ 0xfe
 80024ce:	dd13      	ble.n	80024f8 <__aeabi_d2f+0x50>
 80024d0:	20ff      	movs	r0, #255	@ 0xff
 80024d2:	2300      	movs	r3, #0
 80024d4:	05c0      	lsls	r0, r0, #23
 80024d6:	4318      	orrs	r0, r3
 80024d8:	07d2      	lsls	r2, r2, #31
 80024da:	4310      	orrs	r0, r2
 80024dc:	b003      	add	sp, #12
 80024de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d102      	bne.n	80024ea <__aeabi_d2f+0x42>
 80024e4:	2000      	movs	r0, #0
 80024e6:	2300      	movs	r3, #0
 80024e8:	e7f4      	b.n	80024d4 <__aeabi_d2f+0x2c>
 80024ea:	433d      	orrs	r5, r7
 80024ec:	d0f0      	beq.n	80024d0 <__aeabi_d2f+0x28>
 80024ee:	2380      	movs	r3, #128	@ 0x80
 80024f0:	03db      	lsls	r3, r3, #15
 80024f2:	20ff      	movs	r0, #255	@ 0xff
 80024f4:	433b      	orrs	r3, r7
 80024f6:	e7ed      	b.n	80024d4 <__aeabi_d2f+0x2c>
 80024f8:	2c00      	cmp	r4, #0
 80024fa:	dd14      	ble.n	8002526 <__aeabi_d2f+0x7e>
 80024fc:	9b00      	ldr	r3, [sp, #0]
 80024fe:	00ff      	lsls	r7, r7, #3
 8002500:	019b      	lsls	r3, r3, #6
 8002502:	1e58      	subs	r0, r3, #1
 8002504:	4183      	sbcs	r3, r0
 8002506:	0f69      	lsrs	r1, r5, #29
 8002508:	433b      	orrs	r3, r7
 800250a:	430b      	orrs	r3, r1
 800250c:	0759      	lsls	r1, r3, #29
 800250e:	d041      	beq.n	8002594 <__aeabi_d2f+0xec>
 8002510:	210f      	movs	r1, #15
 8002512:	4019      	ands	r1, r3
 8002514:	2904      	cmp	r1, #4
 8002516:	d028      	beq.n	800256a <__aeabi_d2f+0xc2>
 8002518:	3304      	adds	r3, #4
 800251a:	0159      	lsls	r1, r3, #5
 800251c:	d525      	bpl.n	800256a <__aeabi_d2f+0xc2>
 800251e:	3401      	adds	r4, #1
 8002520:	2300      	movs	r3, #0
 8002522:	b2e0      	uxtb	r0, r4
 8002524:	e7d6      	b.n	80024d4 <__aeabi_d2f+0x2c>
 8002526:	0021      	movs	r1, r4
 8002528:	3117      	adds	r1, #23
 800252a:	dbdb      	blt.n	80024e4 <__aeabi_d2f+0x3c>
 800252c:	2180      	movs	r1, #128	@ 0x80
 800252e:	201e      	movs	r0, #30
 8002530:	0409      	lsls	r1, r1, #16
 8002532:	4339      	orrs	r1, r7
 8002534:	1b00      	subs	r0, r0, r4
 8002536:	281f      	cmp	r0, #31
 8002538:	dd1b      	ble.n	8002572 <__aeabi_d2f+0xca>
 800253a:	2602      	movs	r6, #2
 800253c:	4276      	negs	r6, r6
 800253e:	1b34      	subs	r4, r6, r4
 8002540:	000e      	movs	r6, r1
 8002542:	40e6      	lsrs	r6, r4
 8002544:	0034      	movs	r4, r6
 8002546:	2820      	cmp	r0, #32
 8002548:	d004      	beq.n	8002554 <__aeabi_d2f+0xac>
 800254a:	4817      	ldr	r0, [pc, #92]	@ (80025a8 <__aeabi_d2f+0x100>)
 800254c:	4684      	mov	ip, r0
 800254e:	4463      	add	r3, ip
 8002550:	4099      	lsls	r1, r3
 8002552:	430d      	orrs	r5, r1
 8002554:	002b      	movs	r3, r5
 8002556:	1e59      	subs	r1, r3, #1
 8002558:	418b      	sbcs	r3, r1
 800255a:	4323      	orrs	r3, r4
 800255c:	0759      	lsls	r1, r3, #29
 800255e:	d015      	beq.n	800258c <__aeabi_d2f+0xe4>
 8002560:	210f      	movs	r1, #15
 8002562:	2400      	movs	r4, #0
 8002564:	4019      	ands	r1, r3
 8002566:	2904      	cmp	r1, #4
 8002568:	d117      	bne.n	800259a <__aeabi_d2f+0xf2>
 800256a:	019b      	lsls	r3, r3, #6
 800256c:	0a5b      	lsrs	r3, r3, #9
 800256e:	b2e0      	uxtb	r0, r4
 8002570:	e7b0      	b.n	80024d4 <__aeabi_d2f+0x2c>
 8002572:	4c0e      	ldr	r4, [pc, #56]	@ (80025ac <__aeabi_d2f+0x104>)
 8002574:	191c      	adds	r4, r3, r4
 8002576:	002b      	movs	r3, r5
 8002578:	40a5      	lsls	r5, r4
 800257a:	40c3      	lsrs	r3, r0
 800257c:	40a1      	lsls	r1, r4
 800257e:	1e68      	subs	r0, r5, #1
 8002580:	4185      	sbcs	r5, r0
 8002582:	4329      	orrs	r1, r5
 8002584:	430b      	orrs	r3, r1
 8002586:	2400      	movs	r4, #0
 8002588:	0759      	lsls	r1, r3, #29
 800258a:	d1c1      	bne.n	8002510 <__aeabi_d2f+0x68>
 800258c:	019b      	lsls	r3, r3, #6
 800258e:	2000      	movs	r0, #0
 8002590:	0a5b      	lsrs	r3, r3, #9
 8002592:	e79f      	b.n	80024d4 <__aeabi_d2f+0x2c>
 8002594:	08db      	lsrs	r3, r3, #3
 8002596:	b2e0      	uxtb	r0, r4
 8002598:	e79c      	b.n	80024d4 <__aeabi_d2f+0x2c>
 800259a:	3304      	adds	r3, #4
 800259c:	e7e5      	b.n	800256a <__aeabi_d2f+0xc2>
 800259e:	46c0      	nop			@ (mov r8, r8)
 80025a0:	000007fe 	.word	0x000007fe
 80025a4:	fffffc80 	.word	0xfffffc80
 80025a8:	fffffca2 	.word	0xfffffca2
 80025ac:	fffffc82 	.word	0xfffffc82

080025b0 <__clzsi2>:
 80025b0:	211c      	movs	r1, #28
 80025b2:	2301      	movs	r3, #1
 80025b4:	041b      	lsls	r3, r3, #16
 80025b6:	4298      	cmp	r0, r3
 80025b8:	d301      	bcc.n	80025be <__clzsi2+0xe>
 80025ba:	0c00      	lsrs	r0, r0, #16
 80025bc:	3910      	subs	r1, #16
 80025be:	0a1b      	lsrs	r3, r3, #8
 80025c0:	4298      	cmp	r0, r3
 80025c2:	d301      	bcc.n	80025c8 <__clzsi2+0x18>
 80025c4:	0a00      	lsrs	r0, r0, #8
 80025c6:	3908      	subs	r1, #8
 80025c8:	091b      	lsrs	r3, r3, #4
 80025ca:	4298      	cmp	r0, r3
 80025cc:	d301      	bcc.n	80025d2 <__clzsi2+0x22>
 80025ce:	0900      	lsrs	r0, r0, #4
 80025d0:	3904      	subs	r1, #4
 80025d2:	a202      	add	r2, pc, #8	@ (adr r2, 80025dc <__clzsi2+0x2c>)
 80025d4:	5c10      	ldrb	r0, [r2, r0]
 80025d6:	1840      	adds	r0, r0, r1
 80025d8:	4770      	bx	lr
 80025da:	46c0      	nop			@ (mov r8, r8)
 80025dc:	02020304 	.word	0x02020304
 80025e0:	01010101 	.word	0x01010101
	...

080025ec <LCD_Init>:
void LCD_SendCommand(uint8_t cmd);
void LCD_SendData(uint8_t data);
void LCD_EnablePulse(void);

void LCD_Init(void)
{
 80025ec:	b590      	push	{r4, r7, lr}
 80025ee:	b089      	sub	sp, #36	@ 0x24
 80025f0:	af00      	add	r7, sp, #0
    // Inicializa os pinos
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f2:	4b45      	ldr	r3, [pc, #276]	@ (8002708 <LCD_Init+0x11c>)
 80025f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025f6:	4b44      	ldr	r3, [pc, #272]	@ (8002708 <LCD_Init+0x11c>)
 80025f8:	2101      	movs	r1, #1
 80025fa:	430a      	orrs	r2, r1
 80025fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80025fe:	4b42      	ldr	r3, [pc, #264]	@ (8002708 <LCD_Init+0x11c>)
 8002600:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002602:	2201      	movs	r2, #1
 8002604:	4013      	ands	r3, r2
 8002606:	60bb      	str	r3, [r7, #8]
 8002608:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800260a:	4b3f      	ldr	r3, [pc, #252]	@ (8002708 <LCD_Init+0x11c>)
 800260c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800260e:	4b3e      	ldr	r3, [pc, #248]	@ (8002708 <LCD_Init+0x11c>)
 8002610:	2102      	movs	r1, #2
 8002612:	430a      	orrs	r2, r1
 8002614:	635a      	str	r2, [r3, #52]	@ 0x34
 8002616:	4b3c      	ldr	r3, [pc, #240]	@ (8002708 <LCD_Init+0x11c>)
 8002618:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800261a:	2202      	movs	r2, #2
 800261c:	4013      	ands	r3, r2
 800261e:	607b      	str	r3, [r7, #4]
 8002620:	687b      	ldr	r3, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002622:	240c      	movs	r4, #12
 8002624:	193b      	adds	r3, r7, r4
 8002626:	0018      	movs	r0, r3
 8002628:	2314      	movs	r3, #20
 800262a:	001a      	movs	r2, r3
 800262c:	2100      	movs	r1, #0
 800262e:	f003 fa7d 	bl	8005b2c <memset>

    // Configure todos como sada
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002632:	193b      	adds	r3, r7, r4
 8002634:	2201      	movs	r2, #1
 8002636:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002638:	193b      	adds	r3, r7, r4
 800263a:	2200      	movs	r2, #0
 800263c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800263e:	193b      	adds	r3, r7, r4
 8002640:	2200      	movs	r2, #0
 8002642:	60da      	str	r2, [r3, #12]

    GPIO_InitStruct.Pin = LCD_RS_PIN;
 8002644:	193b      	adds	r3, r7, r4
 8002646:	2220      	movs	r2, #32
 8002648:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(LCD_RS_PORT, &GPIO_InitStruct);
 800264a:	193a      	adds	r2, r7, r4
 800264c:	23a0      	movs	r3, #160	@ 0xa0
 800264e:	05db      	lsls	r3, r3, #23
 8002650:	0011      	movs	r1, r2
 8002652:	0018      	movs	r0, r3
 8002654:	f001 fd3a 	bl	80040cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_EN_PIN;
 8002658:	193b      	adds	r3, r7, r4
 800265a:	2240      	movs	r2, #64	@ 0x40
 800265c:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(LCD_EN_PORT, &GPIO_InitStruct);
 800265e:	193a      	adds	r2, r7, r4
 8002660:	23a0      	movs	r3, #160	@ 0xa0
 8002662:	05db      	lsls	r3, r3, #23
 8002664:	0011      	movs	r1, r2
 8002666:	0018      	movs	r0, r3
 8002668:	f001 fd30 	bl	80040cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_D4_PIN;
 800266c:	193b      	adds	r3, r7, r4
 800266e:	2280      	movs	r2, #128	@ 0x80
 8002670:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(LCD_D4_PORT, &GPIO_InitStruct);
 8002672:	193a      	adds	r2, r7, r4
 8002674:	23a0      	movs	r3, #160	@ 0xa0
 8002676:	05db      	lsls	r3, r3, #23
 8002678:	0011      	movs	r1, r2
 800267a:	0018      	movs	r0, r3
 800267c:	f001 fd26 	bl	80040cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_D5_PIN;
 8002680:	193b      	adds	r3, r7, r4
 8002682:	2201      	movs	r2, #1
 8002684:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(LCD_D5_PORT, &GPIO_InitStruct);
 8002686:	193b      	adds	r3, r7, r4
 8002688:	4a20      	ldr	r2, [pc, #128]	@ (800270c <LCD_Init+0x120>)
 800268a:	0019      	movs	r1, r3
 800268c:	0010      	movs	r0, r2
 800268e:	f001 fd1d 	bl	80040cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_D6_PIN;
 8002692:	193b      	adds	r3, r7, r4
 8002694:	2202      	movs	r2, #2
 8002696:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(LCD_D6_PORT, &GPIO_InitStruct);
 8002698:	193b      	adds	r3, r7, r4
 800269a:	4a1c      	ldr	r2, [pc, #112]	@ (800270c <LCD_Init+0x120>)
 800269c:	0019      	movs	r1, r3
 800269e:	0010      	movs	r0, r2
 80026a0:	f001 fd14 	bl	80040cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_D7_PIN;
 80026a4:	0021      	movs	r1, r4
 80026a6:	187b      	adds	r3, r7, r1
 80026a8:	2204      	movs	r2, #4
 80026aa:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(LCD_D7_PORT, &GPIO_InitStruct);
 80026ac:	187b      	adds	r3, r7, r1
 80026ae:	4a17      	ldr	r2, [pc, #92]	@ (800270c <LCD_Init+0x120>)
 80026b0:	0019      	movs	r1, r3
 80026b2:	0010      	movs	r0, r2
 80026b4:	f001 fd0a 	bl	80040cc <HAL_GPIO_Init>

    // Sequncia de inicializao do LCD
    HAL_Delay(40);
 80026b8:	2028      	movs	r0, #40	@ 0x28
 80026ba:	f000 fdef 	bl	800329c <HAL_Delay>
    LCD_SendNibble(0x03);
 80026be:	2003      	movs	r0, #3
 80026c0:	f000 f8cc 	bl	800285c <LCD_SendNibble>
    HAL_Delay(5);
 80026c4:	2005      	movs	r0, #5
 80026c6:	f000 fde9 	bl	800329c <HAL_Delay>
    LCD_SendNibble(0x03);
 80026ca:	2003      	movs	r0, #3
 80026cc:	f000 f8c6 	bl	800285c <LCD_SendNibble>
    HAL_Delay(1);
 80026d0:	2001      	movs	r0, #1
 80026d2:	f000 fde3 	bl	800329c <HAL_Delay>
    LCD_SendNibble(0x03);
 80026d6:	2003      	movs	r0, #3
 80026d8:	f000 f8c0 	bl	800285c <LCD_SendNibble>
    HAL_Delay(1);
 80026dc:	2001      	movs	r0, #1
 80026de:	f000 fddd 	bl	800329c <HAL_Delay>
    LCD_SendNibble(0x02); // Modo 4 bits
 80026e2:	2002      	movs	r0, #2
 80026e4:	f000 f8ba 	bl	800285c <LCD_SendNibble>

    LCD_SendCommand(0x28); // 2 linhas, 5x8 pontos
 80026e8:	2028      	movs	r0, #40	@ 0x28
 80026ea:	f000 f871 	bl	80027d0 <LCD_SendCommand>
    LCD_SendCommand(0x0C); // Display ON, cursor OFF
 80026ee:	200c      	movs	r0, #12
 80026f0:	f000 f86e 	bl	80027d0 <LCD_SendCommand>
    LCD_SendCommand(0x06); // Incrementa cursor
 80026f4:	2006      	movs	r0, #6
 80026f6:	f000 f86b 	bl	80027d0 <LCD_SendCommand>
    LCD_Clear();
 80026fa:	f000 f809 	bl	8002710 <LCD_Clear>
}
 80026fe:	46c0      	nop			@ (mov r8, r8)
 8002700:	46bd      	mov	sp, r7
 8002702:	b009      	add	sp, #36	@ 0x24
 8002704:	bd90      	pop	{r4, r7, pc}
 8002706:	46c0      	nop			@ (mov r8, r8)
 8002708:	40021000 	.word	0x40021000
 800270c:	50000400 	.word	0x50000400

08002710 <LCD_Clear>:

void LCD_Clear(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
    LCD_SendCommand(0x01);
 8002714:	2001      	movs	r0, #1
 8002716:	f000 f85b 	bl	80027d0 <LCD_SendCommand>
    HAL_Delay(2);
 800271a:	2002      	movs	r0, #2
 800271c:	f000 fdbe 	bl	800329c <HAL_Delay>
}
 8002720:	46c0      	nop			@ (mov r8, r8)
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col)
{
 8002726:	b580      	push	{r7, lr}
 8002728:	b084      	sub	sp, #16
 800272a:	af00      	add	r7, sp, #0
 800272c:	0002      	movs	r2, r0
 800272e:	1dfb      	adds	r3, r7, #7
 8002730:	701a      	strb	r2, [r3, #0]
 8002732:	1dbb      	adds	r3, r7, #6
 8002734:	1c0a      	adds	r2, r1, #0
 8002736:	701a      	strb	r2, [r3, #0]
    uint8_t address[] = {0x00, 0x40}; // Linha 1 e linha 2
 8002738:	210c      	movs	r1, #12
 800273a:	187b      	adds	r3, r7, r1
 800273c:	2280      	movs	r2, #128	@ 0x80
 800273e:	01d2      	lsls	r2, r2, #7
 8002740:	801a      	strh	r2, [r3, #0]
    LCD_SendCommand(0x80 | (address[row] + col));
 8002742:	1dfb      	adds	r3, r7, #7
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	187a      	adds	r2, r7, r1
 8002748:	5cd2      	ldrb	r2, [r2, r3]
 800274a:	1dbb      	adds	r3, r7, #6
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	18d3      	adds	r3, r2, r3
 8002750:	b2db      	uxtb	r3, r3
 8002752:	b25b      	sxtb	r3, r3
 8002754:	2280      	movs	r2, #128	@ 0x80
 8002756:	4252      	negs	r2, r2
 8002758:	4313      	orrs	r3, r2
 800275a:	b25b      	sxtb	r3, r3
 800275c:	b2db      	uxtb	r3, r3
 800275e:	0018      	movs	r0, r3
 8002760:	f000 f836 	bl	80027d0 <LCD_SendCommand>
}
 8002764:	46c0      	nop			@ (mov r8, r8)
 8002766:	46bd      	mov	sp, r7
 8002768:	b004      	add	sp, #16
 800276a:	bd80      	pop	{r7, pc}

0800276c <LCD_Print>:

void LCD_Print(char *str)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
    while (*str)
 8002774:	e007      	b.n	8002786 <LCD_Print+0x1a>
    {
        LCD_SendData((uint8_t)(*str));
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	0018      	movs	r0, r3
 800277c:	f000 f84b 	bl	8002816 <LCD_SendData>
        str++;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	3301      	adds	r3, #1
 8002784:	607b      	str	r3, [r7, #4]
    while (*str)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1f3      	bne.n	8002776 <LCD_Print+0xa>
    }
}
 800278e:	46c0      	nop			@ (mov r8, r8)
 8002790:	46c0      	nop			@ (mov r8, r8)
 8002792:	46bd      	mov	sp, r7
 8002794:	b002      	add	sp, #8
 8002796:	bd80      	pop	{r7, pc}

08002798 <LCD_DisplayWelcome>:

void LCD_DisplayWelcome(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
    LCD_Clear();
 800279c:	f7ff ffb8 	bl	8002710 <LCD_Clear>
    LCD_SetCursor(0, 0);
 80027a0:	2100      	movs	r1, #0
 80027a2:	2000      	movs	r0, #0
 80027a4:	f7ff ffbf 	bl	8002726 <LCD_SetCursor>
    LCD_Print("Sistema Iniciado");
 80027a8:	4b07      	ldr	r3, [pc, #28]	@ (80027c8 <LCD_DisplayWelcome+0x30>)
 80027aa:	0018      	movs	r0, r3
 80027ac:	f7ff ffde 	bl	800276c <LCD_Print>
    LCD_SetCursor(1, 0);
 80027b0:	2100      	movs	r1, #0
 80027b2:	2001      	movs	r0, #1
 80027b4:	f7ff ffb7 	bl	8002726 <LCD_SetCursor>
    LCD_Print("Aguardando...");
 80027b8:	4b04      	ldr	r3, [pc, #16]	@ (80027cc <LCD_DisplayWelcome+0x34>)
 80027ba:	0018      	movs	r0, r3
 80027bc:	f7ff ffd6 	bl	800276c <LCD_Print>
}
 80027c0:	46c0      	nop			@ (mov r8, r8)
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	46c0      	nop			@ (mov r8, r8)
 80027c8:	08007e28 	.word	0x08007e28
 80027cc:	08007e3c 	.word	0x08007e3c

080027d0 <LCD_SendCommand>:

// --- Internas ---
void LCD_SendCommand(uint8_t cmd)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	0002      	movs	r2, r0
 80027d8:	1dfb      	adds	r3, r7, #7
 80027da:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(LCD_RS_PORT, LCD_RS_PIN, GPIO_PIN_RESET);
 80027dc:	23a0      	movs	r3, #160	@ 0xa0
 80027de:	05db      	lsls	r3, r3, #23
 80027e0:	2200      	movs	r2, #0
 80027e2:	2120      	movs	r1, #32
 80027e4:	0018      	movs	r0, r3
 80027e6:	f001 fdf2 	bl	80043ce <HAL_GPIO_WritePin>
    LCD_SendNibble(cmd >> 4);
 80027ea:	1dfb      	adds	r3, r7, #7
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	091b      	lsrs	r3, r3, #4
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	0018      	movs	r0, r3
 80027f4:	f000 f832 	bl	800285c <LCD_SendNibble>
    LCD_SendNibble(cmd & 0x0F);
 80027f8:	1dfb      	adds	r3, r7, #7
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	220f      	movs	r2, #15
 80027fe:	4013      	ands	r3, r2
 8002800:	b2db      	uxtb	r3, r3
 8002802:	0018      	movs	r0, r3
 8002804:	f000 f82a 	bl	800285c <LCD_SendNibble>
    HAL_Delay(1);
 8002808:	2001      	movs	r0, #1
 800280a:	f000 fd47 	bl	800329c <HAL_Delay>
}
 800280e:	46c0      	nop			@ (mov r8, r8)
 8002810:	46bd      	mov	sp, r7
 8002812:	b002      	add	sp, #8
 8002814:	bd80      	pop	{r7, pc}

08002816 <LCD_SendData>:

void LCD_SendData(uint8_t data)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b082      	sub	sp, #8
 800281a:	af00      	add	r7, sp, #0
 800281c:	0002      	movs	r2, r0
 800281e:	1dfb      	adds	r3, r7, #7
 8002820:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(LCD_RS_PORT, LCD_RS_PIN, GPIO_PIN_SET);
 8002822:	23a0      	movs	r3, #160	@ 0xa0
 8002824:	05db      	lsls	r3, r3, #23
 8002826:	2201      	movs	r2, #1
 8002828:	2120      	movs	r1, #32
 800282a:	0018      	movs	r0, r3
 800282c:	f001 fdcf 	bl	80043ce <HAL_GPIO_WritePin>
    LCD_SendNibble(data >> 4);
 8002830:	1dfb      	adds	r3, r7, #7
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	091b      	lsrs	r3, r3, #4
 8002836:	b2db      	uxtb	r3, r3
 8002838:	0018      	movs	r0, r3
 800283a:	f000 f80f 	bl	800285c <LCD_SendNibble>
    LCD_SendNibble(data & 0x0F);
 800283e:	1dfb      	adds	r3, r7, #7
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	220f      	movs	r2, #15
 8002844:	4013      	ands	r3, r2
 8002846:	b2db      	uxtb	r3, r3
 8002848:	0018      	movs	r0, r3
 800284a:	f000 f807 	bl	800285c <LCD_SendNibble>
    HAL_Delay(1);
 800284e:	2001      	movs	r0, #1
 8002850:	f000 fd24 	bl	800329c <HAL_Delay>
}
 8002854:	46c0      	nop			@ (mov r8, r8)
 8002856:	46bd      	mov	sp, r7
 8002858:	b002      	add	sp, #8
 800285a:	bd80      	pop	{r7, pc}

0800285c <LCD_SendNibble>:

void LCD_SendNibble(uint8_t nibble)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	0002      	movs	r2, r0
 8002864:	1dfb      	adds	r3, r7, #7
 8002866:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(LCD_D4_PORT, LCD_D4_PIN, (nibble & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8002868:	1dfb      	adds	r3, r7, #7
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	2201      	movs	r2, #1
 800286e:	4013      	ands	r3, r2
 8002870:	b2da      	uxtb	r2, r3
 8002872:	23a0      	movs	r3, #160	@ 0xa0
 8002874:	05db      	lsls	r3, r3, #23
 8002876:	2180      	movs	r1, #128	@ 0x80
 8002878:	0018      	movs	r0, r3
 800287a:	f001 fda8 	bl	80043ce <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D5_PORT, LCD_D5_PIN, (nibble & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800287e:	1dfb      	adds	r3, r7, #7
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	105b      	asrs	r3, r3, #1
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2201      	movs	r2, #1
 8002888:	4013      	ands	r3, r2
 800288a:	b2db      	uxtb	r3, r3
 800288c:	4811      	ldr	r0, [pc, #68]	@ (80028d4 <LCD_SendNibble+0x78>)
 800288e:	001a      	movs	r2, r3
 8002890:	2101      	movs	r1, #1
 8002892:	f001 fd9c 	bl	80043ce <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D6_PORT, LCD_D6_PIN, (nibble & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8002896:	1dfb      	adds	r3, r7, #7
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	109b      	asrs	r3, r3, #2
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2201      	movs	r2, #1
 80028a0:	4013      	ands	r3, r2
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	480b      	ldr	r0, [pc, #44]	@ (80028d4 <LCD_SendNibble+0x78>)
 80028a6:	001a      	movs	r2, r3
 80028a8:	2102      	movs	r1, #2
 80028aa:	f001 fd90 	bl	80043ce <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D7_PORT, LCD_D7_PIN, (nibble & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80028ae:	1dfb      	adds	r3, r7, #7
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	10db      	asrs	r3, r3, #3
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	2201      	movs	r2, #1
 80028b8:	4013      	ands	r3, r2
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	4805      	ldr	r0, [pc, #20]	@ (80028d4 <LCD_SendNibble+0x78>)
 80028be:	001a      	movs	r2, r3
 80028c0:	2104      	movs	r1, #4
 80028c2:	f001 fd84 	bl	80043ce <HAL_GPIO_WritePin>
    LCD_EnablePulse();
 80028c6:	f000 f807 	bl	80028d8 <LCD_EnablePulse>
}
 80028ca:	46c0      	nop			@ (mov r8, r8)
 80028cc:	46bd      	mov	sp, r7
 80028ce:	b002      	add	sp, #8
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	46c0      	nop			@ (mov r8, r8)
 80028d4:	50000400 	.word	0x50000400

080028d8 <LCD_EnablePulse>:

void LCD_EnablePulse(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_EN_PORT, LCD_EN_PIN, GPIO_PIN_SET);
 80028dc:	23a0      	movs	r3, #160	@ 0xa0
 80028de:	05db      	lsls	r3, r3, #23
 80028e0:	2201      	movs	r2, #1
 80028e2:	2140      	movs	r1, #64	@ 0x40
 80028e4:	0018      	movs	r0, r3
 80028e6:	f001 fd72 	bl	80043ce <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80028ea:	2001      	movs	r0, #1
 80028ec:	f000 fcd6 	bl	800329c <HAL_Delay>
    HAL_GPIO_WritePin(LCD_EN_PORT, LCD_EN_PIN, GPIO_PIN_RESET);
 80028f0:	23a0      	movs	r3, #160	@ 0xa0
 80028f2:	05db      	lsls	r3, r3, #23
 80028f4:	2200      	movs	r2, #0
 80028f6:	2140      	movs	r1, #64	@ 0x40
 80028f8:	0018      	movs	r0, r3
 80028fa:	f001 fd68 	bl	80043ce <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80028fe:	2001      	movs	r0, #1
 8002900:	f000 fccc 	bl	800329c <HAL_Delay>
}
 8002904:	46c0      	nop			@ (mov r8, r8)
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
	...

0800290c <main>:
void Buzzer_Beep(uint16_t duration_ms);
void ReadTemperature(void);
void UpdateDisplay(void);

int main(void)
{
 800290c:	b590      	push	{r4, r7, lr}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
    HAL_Init();
 8002912:	f000 fc3d 	bl	8003190 <HAL_Init>
    SystemClock_Config();
 8002916:	f000 f90f 	bl	8002b38 <SystemClock_Config>
    GPIO_Init();
 800291a:	f000 f913 	bl	8002b44 <GPIO_Init>
    TIM1_Init();
 800291e:	f000 f94f 	bl	8002bc0 <TIM1_Init>
    ADC1_Init();
 8002922:	f000 f999 	bl	8002c58 <ADC1_Init>
    LCD_Init();
 8002926:	f7ff fe61 	bl	80025ec <LCD_Init>

    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800292a:	4b7c      	ldr	r3, [pc, #496]	@ (8002b1c <main+0x210>)
 800292c:	2100      	movs	r1, #0
 800292e:	0018      	movs	r0, r3
 8002930:	f001 fde6 	bl	8004500 <HAL_TIM_PWM_Start>
    LCD_DisplayWelcome();
 8002934:	f7ff ff30 	bl	8002798 <LCD_DisplayWelcome>
    Buzzer_Beep(200);
 8002938:	20c8      	movs	r0, #200	@ 0xc8
 800293a:	f000 fa97 	bl	8002e6c <Buzzer_Beep>

    HAL_Delay(2000);
 800293e:	23fa      	movs	r3, #250	@ 0xfa
 8002940:	00db      	lsls	r3, r3, #3
 8002942:	0018      	movs	r0, r3
 8002944:	f000 fcaa 	bl	800329c <HAL_Delay>

    LCD_Clear();
 8002948:	f7ff fee2 	bl	8002710 <LCD_Clear>

    uint32_t last_temp_read = 0;
 800294c:	2300      	movs	r3, #0
 800294e:	60fb      	str	r3, [r7, #12]
    uint32_t last_timer_tick = 0;
 8002950:	2300      	movs	r3, #0
 8002952:	60bb      	str	r3, [r7, #8]
    uint32_t last_display_update = 0;
 8002954:	2300      	movs	r3, #0
 8002956:	607b      	str	r3, [r7, #4]
    uint32_t last_alarm_toggle = 0;
 8002958:	2300      	movs	r3, #0
 800295a:	603b      	str	r3, [r7, #0]

    while (1)
    {
        // Leitura da temperatura
        if (HAL_GetTick() - last_temp_read >= 100)
 800295c:	f000 fc94 	bl	8003288 <HAL_GetTick>
 8002960:	0002      	movs	r2, r0
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b63      	cmp	r3, #99	@ 0x63
 8002968:	d905      	bls.n	8002976 <main+0x6a>
        {
            last_temp_read = HAL_GetTick();
 800296a:	f000 fc8d 	bl	8003288 <HAL_GetTick>
 800296e:	0003      	movs	r3, r0
 8002970:	60fb      	str	r3, [r7, #12]
            ReadTemperature();
 8002972:	f000 f9e1 	bl	8002d38 <ReadTemperature>
        }

        // Controle de alarme de temperatura
        if (temperature >= 50.0)
 8002976:	4b6a      	ldr	r3, [pc, #424]	@ (8002b20 <main+0x214>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	496a      	ldr	r1, [pc, #424]	@ (8002b24 <main+0x218>)
 800297c:	1c18      	adds	r0, r3, #0
 800297e:	f7fd fdbf 	bl	8000500 <__aeabi_fcmpge>
 8002982:	1e03      	subs	r3, r0, #0
 8002984:	d003      	beq.n	800298e <main+0x82>
        {
            temp_alert_active = 1;
 8002986:	4b68      	ldr	r3, [pc, #416]	@ (8002b28 <main+0x21c>)
 8002988:	2201      	movs	r2, #1
 800298a:	701a      	strb	r2, [r3, #0]
 800298c:	e010      	b.n	80029b0 <main+0xa4>
        }
        else
        {
            temp_alert_active = 0;
 800298e:	4b66      	ldr	r3, [pc, #408]	@ (8002b28 <main+0x21c>)
 8002990:	2200      	movs	r2, #0
 8002992:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(ALARM_LED_GPIO_PORT, ALARM_LED, GPIO_PIN_RESET);
 8002994:	23a0      	movs	r3, #160	@ 0xa0
 8002996:	05db      	lsls	r3, r3, #23
 8002998:	2200      	movs	r2, #0
 800299a:	2110      	movs	r1, #16
 800299c:	0018      	movs	r0, r3
 800299e:	f001 fd16 	bl	80043ce <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(BUZZER_GPIO_PORT, BUZZER, GPIO_PIN_RESET);
 80029a2:	23a0      	movs	r3, #160	@ 0xa0
 80029a4:	05db      	lsls	r3, r3, #23
 80029a6:	2200      	movs	r2, #0
 80029a8:	2108      	movs	r1, #8
 80029aa:	0018      	movs	r0, r3
 80029ac:	f001 fd0f 	bl	80043ce <HAL_GPIO_WritePin>
        }

        // Alarme (pisca LED e buzzer)
        if (temp_alert_active && (HAL_GetTick() - last_alarm_toggle >= 100))
 80029b0:	4b5d      	ldr	r3, [pc, #372]	@ (8002b28 <main+0x21c>)
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d016      	beq.n	80029e6 <main+0xda>
 80029b8:	f000 fc66 	bl	8003288 <HAL_GetTick>
 80029bc:	0002      	movs	r2, r0
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b63      	cmp	r3, #99	@ 0x63
 80029c4:	d90f      	bls.n	80029e6 <main+0xda>
        {
            last_alarm_toggle = HAL_GetTick();
 80029c6:	f000 fc5f 	bl	8003288 <HAL_GetTick>
 80029ca:	0003      	movs	r3, r0
 80029cc:	603b      	str	r3, [r7, #0]
            HAL_GPIO_TogglePin(ALARM_LED_GPIO_PORT, ALARM_LED);
 80029ce:	23a0      	movs	r3, #160	@ 0xa0
 80029d0:	05db      	lsls	r3, r3, #23
 80029d2:	2110      	movs	r1, #16
 80029d4:	0018      	movs	r0, r3
 80029d6:	f001 fd17 	bl	8004408 <HAL_GPIO_TogglePin>
            HAL_GPIO_TogglePin(BUZZER_GPIO_PORT, BUZZER);
 80029da:	23a0      	movs	r3, #160	@ 0xa0
 80029dc:	05db      	lsls	r3, r3, #23
 80029de:	2108      	movs	r1, #8
 80029e0:	0018      	movs	r0, r3
 80029e2:	f001 fd11 	bl	8004408 <HAL_GPIO_TogglePin>
        }

        // Atualiza o display
        if (HAL_GetTick() - last_display_update >= 200)
 80029e6:	f000 fc4f 	bl	8003288 <HAL_GetTick>
 80029ea:	0002      	movs	r2, r0
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	2bc7      	cmp	r3, #199	@ 0xc7
 80029f2:	d905      	bls.n	8002a00 <main+0xf4>
        {
            last_display_update = HAL_GetTick();
 80029f4:	f000 fc48 	bl	8003288 <HAL_GetTick>
 80029f8:	0003      	movs	r3, r0
 80029fa:	607b      	str	r3, [r7, #4]
            UpdateDisplay();
 80029fc:	f000 f9f6 	bl	8002dec <UpdateDisplay>
        }

        // Controle de botes
        if (HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_UP) == GPIO_PIN_RESET)
 8002a00:	23a0      	movs	r3, #160	@ 0xa0
 8002a02:	05db      	lsls	r3, r3, #23
 8002a04:	2101      	movs	r1, #1
 8002a06:	0018      	movs	r0, r3
 8002a08:	f001 fcc4 	bl	8004394 <HAL_GPIO_ReadPin>
 8002a0c:	1e03      	subs	r3, r0, #0
 8002a0e:	d11e      	bne.n	8002a4e <main+0x142>
        {
            if (duty_cycle < 100)
 8002a10:	4b46      	ldr	r3, [pc, #280]	@ (8002b2c <main+0x220>)
 8002a12:	881b      	ldrh	r3, [r3, #0]
 8002a14:	2b63      	cmp	r3, #99	@ 0x63
 8002a16:	d81a      	bhi.n	8002a4e <main+0x142>
            {
                duty_cycle += 5;
 8002a18:	4b44      	ldr	r3, [pc, #272]	@ (8002b2c <main+0x220>)
 8002a1a:	881b      	ldrh	r3, [r3, #0]
 8002a1c:	3305      	adds	r3, #5
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	4b42      	ldr	r3, [pc, #264]	@ (8002b2c <main+0x220>)
 8002a22:	801a      	strh	r2, [r3, #0]
                __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (duty_cycle * (htim1.Init.Period + 1)) / 100);
 8002a24:	4b41      	ldr	r3, [pc, #260]	@ (8002b2c <main+0x220>)
 8002a26:	881b      	ldrh	r3, [r3, #0]
 8002a28:	001a      	movs	r2, r3
 8002a2a:	4b3c      	ldr	r3, [pc, #240]	@ (8002b1c <main+0x210>)
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	3301      	adds	r3, #1
 8002a30:	435a      	muls	r2, r3
 8002a32:	4b3a      	ldr	r3, [pc, #232]	@ (8002b1c <main+0x210>)
 8002a34:	681c      	ldr	r4, [r3, #0]
 8002a36:	2164      	movs	r1, #100	@ 0x64
 8002a38:	0010      	movs	r0, r2
 8002a3a:	f7fd fb7d 	bl	8000138 <__udivsi3>
 8002a3e:	0003      	movs	r3, r0
 8002a40:	6363      	str	r3, [r4, #52]	@ 0x34
                Buzzer_Beep(50);
 8002a42:	2032      	movs	r0, #50	@ 0x32
 8002a44:	f000 fa12 	bl	8002e6c <Buzzer_Beep>
                HAL_Delay(200);
 8002a48:	20c8      	movs	r0, #200	@ 0xc8
 8002a4a:	f000 fc27 	bl	800329c <HAL_Delay>
            }
        }

        if (HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_DOWN) == GPIO_PIN_RESET)
 8002a4e:	23a0      	movs	r3, #160	@ 0xa0
 8002a50:	05db      	lsls	r3, r3, #23
 8002a52:	2102      	movs	r1, #2
 8002a54:	0018      	movs	r0, r3
 8002a56:	f001 fc9d 	bl	8004394 <HAL_GPIO_ReadPin>
 8002a5a:	1e03      	subs	r3, r0, #0
 8002a5c:	d11e      	bne.n	8002a9c <main+0x190>
        {
            if (duty_cycle > 0)
 8002a5e:	4b33      	ldr	r3, [pc, #204]	@ (8002b2c <main+0x220>)
 8002a60:	881b      	ldrh	r3, [r3, #0]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d01a      	beq.n	8002a9c <main+0x190>
            {
                duty_cycle -= 5;
 8002a66:	4b31      	ldr	r3, [pc, #196]	@ (8002b2c <main+0x220>)
 8002a68:	881b      	ldrh	r3, [r3, #0]
 8002a6a:	3b05      	subs	r3, #5
 8002a6c:	b29a      	uxth	r2, r3
 8002a6e:	4b2f      	ldr	r3, [pc, #188]	@ (8002b2c <main+0x220>)
 8002a70:	801a      	strh	r2, [r3, #0]
                __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (duty_cycle * (htim1.Init.Period + 1)) / 100);
 8002a72:	4b2e      	ldr	r3, [pc, #184]	@ (8002b2c <main+0x220>)
 8002a74:	881b      	ldrh	r3, [r3, #0]
 8002a76:	001a      	movs	r2, r3
 8002a78:	4b28      	ldr	r3, [pc, #160]	@ (8002b1c <main+0x210>)
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	435a      	muls	r2, r3
 8002a80:	4b26      	ldr	r3, [pc, #152]	@ (8002b1c <main+0x210>)
 8002a82:	681c      	ldr	r4, [r3, #0]
 8002a84:	2164      	movs	r1, #100	@ 0x64
 8002a86:	0010      	movs	r0, r2
 8002a88:	f7fd fb56 	bl	8000138 <__udivsi3>
 8002a8c:	0003      	movs	r3, r0
 8002a8e:	6363      	str	r3, [r4, #52]	@ 0x34
                Buzzer_Beep(50);
 8002a90:	2032      	movs	r0, #50	@ 0x32
 8002a92:	f000 f9eb 	bl	8002e6c <Buzzer_Beep>
                HAL_Delay(200);
 8002a96:	20c8      	movs	r0, #200	@ 0xc8
 8002a98:	f000 fc00 	bl	800329c <HAL_Delay>
            }
        }

        if (HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_SCREEN) == GPIO_PIN_RESET)
 8002a9c:	23a0      	movs	r3, #160	@ 0xa0
 8002a9e:	05db      	lsls	r3, r3, #23
 8002aa0:	2120      	movs	r1, #32
 8002aa2:	0018      	movs	r0, r3
 8002aa4:	f001 fc76 	bl	8004394 <HAL_GPIO_ReadPin>
 8002aa8:	1e03      	subs	r3, r0, #0
 8002aaa:	d110      	bne.n	8002ace <main+0x1c2>
        {
            current_screen ^= 1;
 8002aac:	4b20      	ldr	r3, [pc, #128]	@ (8002b30 <main+0x224>)
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	4053      	eors	r3, r2
 8002ab4:	b2da      	uxtb	r2, r3
 8002ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8002b30 <main+0x224>)
 8002ab8:	701a      	strb	r2, [r3, #0]
            Buzzer_Beep(50);
 8002aba:	2032      	movs	r0, #50	@ 0x32
 8002abc:	f000 f9d6 	bl	8002e6c <Buzzer_Beep>
            HAL_Delay(300);
 8002ac0:	2396      	movs	r3, #150	@ 0x96
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	0018      	movs	r0, r3
 8002ac6:	f000 fbe9 	bl	800329c <HAL_Delay>
            LCD_Clear();
 8002aca:	f7ff fe21 	bl	8002710 <LCD_Clear>
        }

        // Controle do timer regressivo
        if (duty_cycle > 0 && (HAL_GetTick() - last_timer_tick >= 1000))
 8002ace:	4b17      	ldr	r3, [pc, #92]	@ (8002b2c <main+0x220>)
 8002ad0:	881b      	ldrh	r3, [r3, #0]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d100      	bne.n	8002ad8 <main+0x1cc>
 8002ad6:	e741      	b.n	800295c <main+0x50>
 8002ad8:	f000 fbd6 	bl	8003288 <HAL_GetTick>
 8002adc:	0002      	movs	r2, r0
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	1ad2      	subs	r2, r2, r3
 8002ae2:	23fa      	movs	r3, #250	@ 0xfa
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d200      	bcs.n	8002aec <main+0x1e0>
 8002aea:	e737      	b.n	800295c <main+0x50>
        {
            last_timer_tick = HAL_GetTick();
 8002aec:	f000 fbcc 	bl	8003288 <HAL_GetTick>
 8002af0:	0003      	movs	r3, r0
 8002af2:	60bb      	str	r3, [r7, #8]
            if (countdown_timer > 0)
 8002af4:	4b0f      	ldr	r3, [pc, #60]	@ (8002b34 <main+0x228>)
 8002af6:	881b      	ldrh	r3, [r3, #0]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d006      	beq.n	8002b0a <main+0x1fe>
                countdown_timer--;
 8002afc:	4b0d      	ldr	r3, [pc, #52]	@ (8002b34 <main+0x228>)
 8002afe:	881b      	ldrh	r3, [r3, #0]
 8002b00:	3b01      	subs	r3, #1
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	4b0b      	ldr	r3, [pc, #44]	@ (8002b34 <main+0x228>)
 8002b06:	801a      	strh	r2, [r3, #0]
 8002b08:	e728      	b.n	800295c <main+0x50>
            else
            {
                duty_cycle = 0;
 8002b0a:	4b08      	ldr	r3, [pc, #32]	@ (8002b2c <main+0x220>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	801a      	strh	r2, [r3, #0]
                __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002b10:	4b02      	ldr	r3, [pc, #8]	@ (8002b1c <main+0x210>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2200      	movs	r2, #0
 8002b16:	635a      	str	r2, [r3, #52]	@ 0x34
        if (HAL_GetTick() - last_temp_read >= 100)
 8002b18:	e720      	b.n	800295c <main+0x50>
 8002b1a:	46c0      	nop			@ (mov r8, r8)
 8002b1c:	200001f4 	.word	0x200001f4
 8002b20:	200002bc 	.word	0x200002bc
 8002b24:	42480000 	.word	0x42480000
 8002b28:	200002bb 	.word	0x200002bb
 8002b2c:	200002b8 	.word	0x200002b8
 8002b30:	200002ba 	.word	0x200002ba
 8002b34:	20000000 	.word	0x20000000

08002b38 <SystemClock_Config>:
}

// --- Funes auxiliares ---

void SystemClock_Config(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
    // Deixe configurado pelo CubeMX.
}
 8002b3c:	46c0      	nop			@ (mov r8, r8)
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
	...

08002b44 <GPIO_Init>:

void GPIO_Init(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8002bb8 <GPIO_Init+0x74>)
 8002b4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b4e:	4b1a      	ldr	r3, [pc, #104]	@ (8002bb8 <GPIO_Init+0x74>)
 8002b50:	2101      	movs	r1, #1
 8002b52:	430a      	orrs	r2, r1
 8002b54:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b56:	4b18      	ldr	r3, [pc, #96]	@ (8002bb8 <GPIO_Init+0x74>)
 8002b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	607b      	str	r3, [r7, #4]
 8002b60:	687b      	ldr	r3, [r7, #4]

    // PWM Output (PA8)
    GPIO_InitStruct.Pin = PWM_OUTPUT;
 8002b62:	4b16      	ldr	r3, [pc, #88]	@ (8002bbc <GPIO_Init+0x78>)
 8002b64:	2280      	movs	r2, #128	@ 0x80
 8002b66:	0052      	lsls	r2, r2, #1
 8002b68:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b6a:	4b14      	ldr	r3, [pc, #80]	@ (8002bbc <GPIO_Init+0x78>)
 8002b6c:	2202      	movs	r2, #2
 8002b6e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b70:	4b12      	ldr	r3, [pc, #72]	@ (8002bbc <GPIO_Init+0x78>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b76:	4b11      	ldr	r3, [pc, #68]	@ (8002bbc <GPIO_Init+0x78>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002b7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002bbc <GPIO_Init+0x78>)
 8002b7e:	2202      	movs	r2, #2
 8002b80:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b82:	4a0e      	ldr	r2, [pc, #56]	@ (8002bbc <GPIO_Init+0x78>)
 8002b84:	23a0      	movs	r3, #160	@ 0xa0
 8002b86:	05db      	lsls	r3, r3, #23
 8002b88:	0011      	movs	r1, r2
 8002b8a:	0018      	movs	r0, r3
 8002b8c:	f001 fa9e 	bl	80040cc <HAL_GPIO_Init>

    // Botes e Buzzer
    GPIO_InitStruct.Pin = BUTTON_UP | BUTTON_DOWN | BUTTON_SCREEN | BUZZER | ALARM_LED;
 8002b90:	4b0a      	ldr	r3, [pc, #40]	@ (8002bbc <GPIO_Init+0x78>)
 8002b92:	223b      	movs	r2, #59	@ 0x3b
 8002b94:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b96:	4b09      	ldr	r3, [pc, #36]	@ (8002bbc <GPIO_Init+0x78>)
 8002b98:	2201      	movs	r2, #1
 8002b9a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b9c:	4b07      	ldr	r3, [pc, #28]	@ (8002bbc <GPIO_Init+0x78>)
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba2:	4a06      	ldr	r2, [pc, #24]	@ (8002bbc <GPIO_Init+0x78>)
 8002ba4:	23a0      	movs	r3, #160	@ 0xa0
 8002ba6:	05db      	lsls	r3, r3, #23
 8002ba8:	0011      	movs	r1, r2
 8002baa:	0018      	movs	r0, r3
 8002bac:	f001 fa8e 	bl	80040cc <HAL_GPIO_Init>
}
 8002bb0:	46c0      	nop			@ (mov r8, r8)
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	b002      	add	sp, #8
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	40021000 	.word	0x40021000
 8002bbc:	200002a4 	.word	0x200002a4

08002bc0 <TIM1_Init>:

void TIM1_Init(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b088      	sub	sp, #32
 8002bc4:	af00      	add	r7, sp, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002bc6:	4b20      	ldr	r3, [pc, #128]	@ (8002c48 <TIM1_Init+0x88>)
 8002bc8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bca:	4b1f      	ldr	r3, [pc, #124]	@ (8002c48 <TIM1_Init+0x88>)
 8002bcc:	2180      	movs	r1, #128	@ 0x80
 8002bce:	0109      	lsls	r1, r1, #4
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	641a      	str	r2, [r3, #64]	@ 0x40
 8002bd4:	4b1c      	ldr	r3, [pc, #112]	@ (8002c48 <TIM1_Init+0x88>)
 8002bd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bd8:	2380      	movs	r3, #128	@ 0x80
 8002bda:	011b      	lsls	r3, r3, #4
 8002bdc:	4013      	ands	r3, r2
 8002bde:	603b      	str	r3, [r7, #0]
 8002be0:	683b      	ldr	r3, [r7, #0]

    htim1.Instance = TIM1;
 8002be2:	4b1a      	ldr	r3, [pc, #104]	@ (8002c4c <TIM1_Init+0x8c>)
 8002be4:	4a1a      	ldr	r2, [pc, #104]	@ (8002c50 <TIM1_Init+0x90>)
 8002be6:	601a      	str	r2, [r3, #0]
    htim1.Init.Prescaler = 1;
 8002be8:	4b18      	ldr	r3, [pc, #96]	@ (8002c4c <TIM1_Init+0x8c>)
 8002bea:	2201      	movs	r2, #1
 8002bec:	605a      	str	r2, [r3, #4]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bee:	4b17      	ldr	r3, [pc, #92]	@ (8002c4c <TIM1_Init+0x8c>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	609a      	str	r2, [r3, #8]
    htim1.Init.Period = 3199;
 8002bf4:	4b15      	ldr	r3, [pc, #84]	@ (8002c4c <TIM1_Init+0x8c>)
 8002bf6:	4a17      	ldr	r2, [pc, #92]	@ (8002c54 <TIM1_Init+0x94>)
 8002bf8:	60da      	str	r2, [r3, #12]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bfa:	4b14      	ldr	r3, [pc, #80]	@ (8002c4c <TIM1_Init+0x8c>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	611a      	str	r2, [r3, #16]
    htim1.Init.RepetitionCounter = 0;
 8002c00:	4b12      	ldr	r3, [pc, #72]	@ (8002c4c <TIM1_Init+0x8c>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	615a      	str	r2, [r3, #20]
    HAL_TIM_PWM_Init(&htim1);
 8002c06:	4b11      	ldr	r3, [pc, #68]	@ (8002c4c <TIM1_Init+0x8c>)
 8002c08:	0018      	movs	r0, r3
 8002c0a:	f001 fc18 	bl	800443e <HAL_TIM_PWM_Init>

    TIM_OC_InitTypeDef sConfigOC = {0};
 8002c0e:	1d3b      	adds	r3, r7, #4
 8002c10:	0018      	movs	r0, r3
 8002c12:	231c      	movs	r3, #28
 8002c14:	001a      	movs	r2, r3
 8002c16:	2100      	movs	r1, #0
 8002c18:	f002 ff88 	bl	8005b2c <memset>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c1c:	1d3b      	adds	r3, r7, #4
 8002c1e:	2260      	movs	r2, #96	@ 0x60
 8002c20:	601a      	str	r2, [r3, #0]
    sConfigOC.Pulse = 0;
 8002c22:	1d3b      	adds	r3, r7, #4
 8002c24:	2200      	movs	r2, #0
 8002c26:	605a      	str	r2, [r3, #4]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c28:	1d3b      	adds	r3, r7, #4
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	609a      	str	r2, [r3, #8]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c2e:	1d3b      	adds	r3, r7, #4
 8002c30:	2200      	movs	r2, #0
 8002c32:	611a      	str	r2, [r3, #16]
    HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 8002c34:	1d39      	adds	r1, r7, #4
 8002c36:	4b05      	ldr	r3, [pc, #20]	@ (8002c4c <TIM1_Init+0x8c>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	f001 fd44 	bl	80046c8 <HAL_TIM_PWM_ConfigChannel>
}
 8002c40:	46c0      	nop			@ (mov r8, r8)
 8002c42:	46bd      	mov	sp, r7
 8002c44:	b008      	add	sp, #32
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	40021000 	.word	0x40021000
 8002c4c:	200001f4 	.word	0x200001f4
 8002c50:	40012c00 	.word	0x40012c00
 8002c54:	00000c7f 	.word	0x00000c7f

08002c58 <ADC1_Init>:

void ADC1_Init(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
    // Habilita o clock do ADC
    __HAL_RCC_ADC_CLK_ENABLE();
 8002c5e:	4b32      	ldr	r3, [pc, #200]	@ (8002d28 <ADC1_Init+0xd0>)
 8002c60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c62:	4b31      	ldr	r3, [pc, #196]	@ (8002d28 <ADC1_Init+0xd0>)
 8002c64:	2180      	movs	r1, #128	@ 0x80
 8002c66:	0349      	lsls	r1, r1, #13
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	641a      	str	r2, [r3, #64]	@ 0x40
 8002c6c:	4b2e      	ldr	r3, [pc, #184]	@ (8002d28 <ADC1_Init+0xd0>)
 8002c6e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c70:	2380      	movs	r3, #128	@ 0x80
 8002c72:	035b      	lsls	r3, r3, #13
 8002c74:	4013      	ands	r3, r2
 8002c76:	607b      	str	r3, [r7, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]

    // --- Habilita o clock do sistema para o ADC e configura o clock do ADC ---
    // (opcional se quiser garantir o melhor funcionamento)

    // Coloca o ADC em modo de inicializao
    if ((ADC1->CR & ADC_CR_ADEN) != 0)
 8002c7a:	4b2c      	ldr	r3, [pc, #176]	@ (8002d2c <ADC1_Init+0xd4>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	4013      	ands	r3, r2
 8002c82:	d00b      	beq.n	8002c9c <ADC1_Init+0x44>
    {
        ADC1->CR |= ADC_CR_ADDIS; // Desliga o ADC se estiver ligado
 8002c84:	4b29      	ldr	r3, [pc, #164]	@ (8002d2c <ADC1_Init+0xd4>)
 8002c86:	689a      	ldr	r2, [r3, #8]
 8002c88:	4b28      	ldr	r3, [pc, #160]	@ (8002d2c <ADC1_Init+0xd4>)
 8002c8a:	2102      	movs	r1, #2
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	609a      	str	r2, [r3, #8]
        while ((ADC1->CR & ADC_CR_ADEN) != 0); // Espera desligar
 8002c90:	46c0      	nop			@ (mov r8, r8)
 8002c92:	4b26      	ldr	r3, [pc, #152]	@ (8002d2c <ADC1_Init+0xd4>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	2201      	movs	r2, #1
 8002c98:	4013      	ands	r3, r2
 8002c9a:	d1fa      	bne.n	8002c92 <ADC1_Init+0x3a>
    }

    // Ativa o clock interno do ADC (14 MHz)
    ADC1_COMMON->CCR|= ADC_CCR_VREFEN; // Ativa referncia VREFINT (se quiser usar futuramente)
 8002c9c:	4b24      	ldr	r3, [pc, #144]	@ (8002d30 <ADC1_Init+0xd8>)
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	4b23      	ldr	r3, [pc, #140]	@ (8002d30 <ADC1_Init+0xd8>)
 8002ca2:	2180      	movs	r1, #128	@ 0x80
 8002ca4:	03c9      	lsls	r1, r1, #15
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	601a      	str	r2, [r3, #0]

    // Faz calibrao
    ADC1->CR |= ADC_CR_ADCAL;
 8002caa:	4b20      	ldr	r3, [pc, #128]	@ (8002d2c <ADC1_Init+0xd4>)
 8002cac:	689a      	ldr	r2, [r3, #8]
 8002cae:	4b1f      	ldr	r3, [pc, #124]	@ (8002d2c <ADC1_Init+0xd4>)
 8002cb0:	2180      	movs	r1, #128	@ 0x80
 8002cb2:	0609      	lsls	r1, r1, #24
 8002cb4:	430a      	orrs	r2, r1
 8002cb6:	609a      	str	r2, [r3, #8]
    while ((ADC1->CR & ADC_CR_ADCAL) != 0); // Espera a calibrao terminar
 8002cb8:	46c0      	nop			@ (mov r8, r8)
 8002cba:	4b1c      	ldr	r3, [pc, #112]	@ (8002d2c <ADC1_Init+0xd4>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	dbfb      	blt.n	8002cba <ADC1_Init+0x62>

    // --- Configurao da estrutura HAL ---
    hadc1.Instance = ADC1;
 8002cc2:	4b1c      	ldr	r3, [pc, #112]	@ (8002d34 <ADC1_Init+0xdc>)
 8002cc4:	4a19      	ldr	r2, [pc, #100]	@ (8002d2c <ADC1_Init+0xd4>)
 8002cc6:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4; // Divide PCLK
 8002cc8:	4b1a      	ldr	r3, [pc, #104]	@ (8002d34 <ADC1_Init+0xdc>)
 8002cca:	2280      	movs	r2, #128	@ 0x80
 8002ccc:	0612      	lsls	r2, r2, #24
 8002cce:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002cd0:	4b18      	ldr	r3, [pc, #96]	@ (8002d34 <ADC1_Init+0xdc>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	609a      	str	r2, [r3, #8]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002cd6:	4b17      	ldr	r3, [pc, #92]	@ (8002d34 <ADC1_Init+0xdc>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	60da      	str	r2, [r3, #12]
    hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002cdc:	4b15      	ldr	r3, [pc, #84]	@ (8002d34 <ADC1_Init+0xdc>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	611a      	str	r2, [r3, #16]
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002ce2:	4b14      	ldr	r3, [pc, #80]	@ (8002d34 <ADC1_Init+0xdc>)
 8002ce4:	2204      	movs	r2, #4
 8002ce6:	615a      	str	r2, [r3, #20]
    hadc1.Init.LowPowerAutoWait = DISABLE;
 8002ce8:	4b12      	ldr	r3, [pc, #72]	@ (8002d34 <ADC1_Init+0xdc>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	761a      	strb	r2, [r3, #24]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8002cee:	4b11      	ldr	r3, [pc, #68]	@ (8002d34 <ADC1_Init+0xdc>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	769a      	strb	r2, [r3, #26]
    hadc1.Init.NbrOfConversion = 1;
 8002cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8002d34 <ADC1_Init+0xdc>)
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	61da      	str	r2, [r3, #28]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8002d34 <ADC1_Init+0xdc>)
 8002cfc:	2220      	movs	r2, #32
 8002cfe:	2100      	movs	r1, #0
 8002d00:	5499      	strb	r1, [r3, r2]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d02:	4b0c      	ldr	r3, [pc, #48]	@ (8002d34 <ADC1_Init+0xdc>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	625a      	str	r2, [r3, #36]	@ 0x24
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d08:	4b0a      	ldr	r3, [pc, #40]	@ (8002d34 <ADC1_Init+0xdc>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8002d0e:	4b09      	ldr	r3, [pc, #36]	@ (8002d34 <ADC1_Init+0xdc>)
 8002d10:	222c      	movs	r2, #44	@ 0x2c
 8002d12:	2100      	movs	r1, #0
 8002d14:	5499      	strb	r1, [r3, r2]

    HAL_ADC_Init(&hadc1);
 8002d16:	4b07      	ldr	r3, [pc, #28]	@ (8002d34 <ADC1_Init+0xdc>)
 8002d18:	0018      	movs	r0, r3
 8002d1a:	f000 fc2f 	bl	800357c <HAL_ADC_Init>
}
 8002d1e:	46c0      	nop			@ (mov r8, r8)
 8002d20:	46bd      	mov	sp, r7
 8002d22:	b002      	add	sp, #8
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	46c0      	nop			@ (mov r8, r8)
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	40012400 	.word	0x40012400
 8002d30:	40012708 	.word	0x40012708
 8002d34:	20000240 	.word	0x20000240

08002d38 <ReadTemperature>:


void ReadTemperature(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 8002d3e:	003b      	movs	r3, r7
 8002d40:	0018      	movs	r0, r3
 8002d42:	230c      	movs	r3, #12
 8002d44:	001a      	movs	r2, r3
 8002d46:	2100      	movs	r1, #0
 8002d48:	f002 fef0 	bl	8005b2c <memset>

    sConfig.Channel = ADC_CHANNEL_2; // Conecte o LM35 no PA2
 8002d4c:	003b      	movs	r3, r7
 8002d4e:	4a20      	ldr	r2, [pc, #128]	@ (8002dd0 <ReadTemperature+0x98>)
 8002d50:	601a      	str	r2, [r3, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8002d52:	003b      	movs	r3, r7
 8002d54:	2200      	movs	r2, #0
 8002d56:	605a      	str	r2, [r3, #4]
    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8002d58:	003a      	movs	r2, r7
 8002d5a:	4b1e      	ldr	r3, [pc, #120]	@ (8002dd4 <ReadTemperature+0x9c>)
 8002d5c:	0011      	movs	r1, r2
 8002d5e:	0018      	movs	r0, r3
 8002d60:	f000 fea2 	bl	8003aa8 <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(&hadc1);
 8002d64:	4b1b      	ldr	r3, [pc, #108]	@ (8002dd4 <ReadTemperature+0x9c>)
 8002d66:	0018      	movs	r0, r3
 8002d68:	f000 fdb0 	bl	80038cc <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	425a      	negs	r2, r3
 8002d70:	4b18      	ldr	r3, [pc, #96]	@ (8002dd4 <ReadTemperature+0x9c>)
 8002d72:	0011      	movs	r1, r2
 8002d74:	0018      	movs	r0, r3
 8002d76:	f000 fdf7 	bl	8003968 <HAL_ADC_PollForConversion>
    uint32_t adc_value = HAL_ADC_GetValue(&hadc1);
 8002d7a:	4b16      	ldr	r3, [pc, #88]	@ (8002dd4 <ReadTemperature+0x9c>)
 8002d7c:	0018      	movs	r0, r3
 8002d7e:	f000 fe87 	bl	8003a90 <HAL_ADC_GetValue>
 8002d82:	0003      	movs	r3, r0
 8002d84:	60fb      	str	r3, [r7, #12]

    // Convertendo para temperatura em C
    temperature = ((adc_value * 3.3) / 4095.0) * 100.0;
 8002d86:	68f8      	ldr	r0, [r7, #12]
 8002d88:	f7ff fb22 	bl	80023d0 <__aeabi_ui2d>
 8002d8c:	4a12      	ldr	r2, [pc, #72]	@ (8002dd8 <ReadTemperature+0xa0>)
 8002d8e:	4b13      	ldr	r3, [pc, #76]	@ (8002ddc <ReadTemperature+0xa4>)
 8002d90:	f7fe fc2e 	bl	80015f0 <__aeabi_dmul>
 8002d94:	0002      	movs	r2, r0
 8002d96:	000b      	movs	r3, r1
 8002d98:	0010      	movs	r0, r2
 8002d9a:	0019      	movs	r1, r3
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	4b10      	ldr	r3, [pc, #64]	@ (8002de0 <ReadTemperature+0xa8>)
 8002da0:	f7fd ffe2 	bl	8000d68 <__aeabi_ddiv>
 8002da4:	0002      	movs	r2, r0
 8002da6:	000b      	movs	r3, r1
 8002da8:	0010      	movs	r0, r2
 8002daa:	0019      	movs	r1, r3
 8002dac:	2200      	movs	r2, #0
 8002dae:	4b0d      	ldr	r3, [pc, #52]	@ (8002de4 <ReadTemperature+0xac>)
 8002db0:	f7fe fc1e 	bl	80015f0 <__aeabi_dmul>
 8002db4:	0002      	movs	r2, r0
 8002db6:	000b      	movs	r3, r1
 8002db8:	0010      	movs	r0, r2
 8002dba:	0019      	movs	r1, r3
 8002dbc:	f7ff fb74 	bl	80024a8 <__aeabi_d2f>
 8002dc0:	1c02      	adds	r2, r0, #0
 8002dc2:	4b09      	ldr	r3, [pc, #36]	@ (8002de8 <ReadTemperature+0xb0>)
 8002dc4:	601a      	str	r2, [r3, #0]
}
 8002dc6:	46c0      	nop			@ (mov r8, r8)
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	b004      	add	sp, #16
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	46c0      	nop			@ (mov r8, r8)
 8002dd0:	08000004 	.word	0x08000004
 8002dd4:	20000240 	.word	0x20000240
 8002dd8:	66666666 	.word	0x66666666
 8002ddc:	400a6666 	.word	0x400a6666
 8002de0:	40affe00 	.word	0x40affe00
 8002de4:	40590000 	.word	0x40590000
 8002de8:	200002bc 	.word	0x200002bc

08002dec <UpdateDisplay>:

void UpdateDisplay(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b08a      	sub	sp, #40	@ 0x28
 8002df0:	af02      	add	r7, sp, #8
    char buffer[32];

    if (current_screen == 0)
 8002df2:	4b18      	ldr	r3, [pc, #96]	@ (8002e54 <UpdateDisplay+0x68>)
 8002df4:	781b      	ldrb	r3, [r3, #0]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d114      	bne.n	8002e24 <UpdateDisplay+0x38>
    {
        LCD_SetCursor(0, 0);
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	2000      	movs	r0, #0
 8002dfe:	f7ff fc92 	bl	8002726 <LCD_SetCursor>
        snprintf(buffer, sizeof(buffer), "PWM:%d%% T:%ds", duty_cycle, countdown_timer);
 8002e02:	4b15      	ldr	r3, [pc, #84]	@ (8002e58 <UpdateDisplay+0x6c>)
 8002e04:	881b      	ldrh	r3, [r3, #0]
 8002e06:	0019      	movs	r1, r3
 8002e08:	4b14      	ldr	r3, [pc, #80]	@ (8002e5c <UpdateDisplay+0x70>)
 8002e0a:	881b      	ldrh	r3, [r3, #0]
 8002e0c:	4a14      	ldr	r2, [pc, #80]	@ (8002e60 <UpdateDisplay+0x74>)
 8002e0e:	0038      	movs	r0, r7
 8002e10:	9300      	str	r3, [sp, #0]
 8002e12:	000b      	movs	r3, r1
 8002e14:	2120      	movs	r1, #32
 8002e16:	f002 fde9 	bl	80059ec <sniprintf>
        LCD_Print(buffer);
 8002e1a:	003b      	movs	r3, r7
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	f7ff fca5 	bl	800276c <LCD_Print>
    {
        LCD_SetCursor(0, 0);
        sprintf(buffer, "Temp: %.1f C", temperature);
        LCD_Print(buffer);
    }
}
 8002e22:	e012      	b.n	8002e4a <UpdateDisplay+0x5e>
        LCD_SetCursor(0, 0);
 8002e24:	2100      	movs	r1, #0
 8002e26:	2000      	movs	r0, #0
 8002e28:	f7ff fc7d 	bl	8002726 <LCD_SetCursor>
        sprintf(buffer, "Temp: %.1f C", temperature);
 8002e2c:	4b0d      	ldr	r3, [pc, #52]	@ (8002e64 <UpdateDisplay+0x78>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	1c18      	adds	r0, r3, #0
 8002e32:	f7ff faf1 	bl	8002418 <__aeabi_f2d>
 8002e36:	0002      	movs	r2, r0
 8002e38:	000b      	movs	r3, r1
 8002e3a:	490b      	ldr	r1, [pc, #44]	@ (8002e68 <UpdateDisplay+0x7c>)
 8002e3c:	0038      	movs	r0, r7
 8002e3e:	f002 fe09 	bl	8005a54 <siprintf>
        LCD_Print(buffer);
 8002e42:	003b      	movs	r3, r7
 8002e44:	0018      	movs	r0, r3
 8002e46:	f7ff fc91 	bl	800276c <LCD_Print>
}
 8002e4a:	46c0      	nop			@ (mov r8, r8)
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	b008      	add	sp, #32
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	46c0      	nop			@ (mov r8, r8)
 8002e54:	200002ba 	.word	0x200002ba
 8002e58:	200002b8 	.word	0x200002b8
 8002e5c:	20000000 	.word	0x20000000
 8002e60:	08007e4c 	.word	0x08007e4c
 8002e64:	200002bc 	.word	0x200002bc
 8002e68:	08007e5c 	.word	0x08007e5c

08002e6c <Buzzer_Beep>:

void Buzzer_Beep(uint16_t duration_ms)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	0002      	movs	r2, r0
 8002e74:	1dbb      	adds	r3, r7, #6
 8002e76:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(BUZZER_GPIO_PORT, BUZZER, GPIO_PIN_SET);
 8002e78:	23a0      	movs	r3, #160	@ 0xa0
 8002e7a:	05db      	lsls	r3, r3, #23
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	2108      	movs	r1, #8
 8002e80:	0018      	movs	r0, r3
 8002e82:	f001 faa4 	bl	80043ce <HAL_GPIO_WritePin>
    HAL_Delay(duration_ms);
 8002e86:	1dbb      	adds	r3, r7, #6
 8002e88:	881b      	ldrh	r3, [r3, #0]
 8002e8a:	0018      	movs	r0, r3
 8002e8c:	f000 fa06 	bl	800329c <HAL_Delay>
    HAL_GPIO_WritePin(BUZZER_GPIO_PORT, BUZZER, GPIO_PIN_RESET);
 8002e90:	23a0      	movs	r3, #160	@ 0xa0
 8002e92:	05db      	lsls	r3, r3, #23
 8002e94:	2200      	movs	r2, #0
 8002e96:	2108      	movs	r1, #8
 8002e98:	0018      	movs	r0, r3
 8002e9a:	f001 fa98 	bl	80043ce <HAL_GPIO_WritePin>
}
 8002e9e:	46c0      	nop			@ (mov r8, r8)
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	b002      	add	sp, #8
 8002ea4:	bd80      	pop	{r7, pc}
	...

08002ea8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eae:	4b11      	ldr	r3, [pc, #68]	@ (8002ef4 <HAL_MspInit+0x4c>)
 8002eb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002eb2:	4b10      	ldr	r3, [pc, #64]	@ (8002ef4 <HAL_MspInit+0x4c>)
 8002eb4:	2101      	movs	r1, #1
 8002eb6:	430a      	orrs	r2, r1
 8002eb8:	641a      	str	r2, [r3, #64]	@ 0x40
 8002eba:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef4 <HAL_MspInit+0x4c>)
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	607b      	str	r3, [r7, #4]
 8002ec4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ec6:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef4 <HAL_MspInit+0x4c>)
 8002ec8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002eca:	4b0a      	ldr	r3, [pc, #40]	@ (8002ef4 <HAL_MspInit+0x4c>)
 8002ecc:	2180      	movs	r1, #128	@ 0x80
 8002ece:	0549      	lsls	r1, r1, #21
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002ed4:	4b07      	ldr	r3, [pc, #28]	@ (8002ef4 <HAL_MspInit+0x4c>)
 8002ed6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ed8:	2380      	movs	r3, #128	@ 0x80
 8002eda:	055b      	lsls	r3, r3, #21
 8002edc:	4013      	ands	r3, r2
 8002ede:	603b      	str	r3, [r7, #0]
 8002ee0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8002ee2:	23c0      	movs	r3, #192	@ 0xc0
 8002ee4:	00db      	lsls	r3, r3, #3
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	f000 f9fc 	bl	80032e4 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002eec:	46c0      	nop			@ (mov r8, r8)
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	b002      	add	sp, #8
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40021000 	.word	0x40021000

08002ef8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ef8:	b590      	push	{r4, r7, lr}
 8002efa:	b08b      	sub	sp, #44	@ 0x2c
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f00:	2414      	movs	r4, #20
 8002f02:	193b      	adds	r3, r7, r4
 8002f04:	0018      	movs	r0, r3
 8002f06:	2314      	movs	r3, #20
 8002f08:	001a      	movs	r2, r3
 8002f0a:	2100      	movs	r1, #0
 8002f0c:	f002 fe0e 	bl	8005b2c <memset>
  if(hadc->Instance==ADC1)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a18      	ldr	r2, [pc, #96]	@ (8002f78 <HAL_ADC_MspInit+0x80>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d129      	bne.n	8002f6e <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002f1a:	4b18      	ldr	r3, [pc, #96]	@ (8002f7c <HAL_ADC_MspInit+0x84>)
 8002f1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f1e:	4b17      	ldr	r3, [pc, #92]	@ (8002f7c <HAL_ADC_MspInit+0x84>)
 8002f20:	2180      	movs	r1, #128	@ 0x80
 8002f22:	0349      	lsls	r1, r1, #13
 8002f24:	430a      	orrs	r2, r1
 8002f26:	641a      	str	r2, [r3, #64]	@ 0x40
 8002f28:	4b14      	ldr	r3, [pc, #80]	@ (8002f7c <HAL_ADC_MspInit+0x84>)
 8002f2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f2c:	2380      	movs	r3, #128	@ 0x80
 8002f2e:	035b      	lsls	r3, r3, #13
 8002f30:	4013      	ands	r3, r2
 8002f32:	613b      	str	r3, [r7, #16]
 8002f34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f36:	4b11      	ldr	r3, [pc, #68]	@ (8002f7c <HAL_ADC_MspInit+0x84>)
 8002f38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f3a:	4b10      	ldr	r3, [pc, #64]	@ (8002f7c <HAL_ADC_MspInit+0x84>)
 8002f3c:	2101      	movs	r1, #1
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	635a      	str	r2, [r3, #52]	@ 0x34
 8002f42:	4b0e      	ldr	r3, [pc, #56]	@ (8002f7c <HAL_ADC_MspInit+0x84>)
 8002f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f46:	2201      	movs	r2, #1
 8002f48:	4013      	ands	r3, r2
 8002f4a:	60fb      	str	r3, [r7, #12]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002f4e:	193b      	adds	r3, r7, r4
 8002f50:	2204      	movs	r2, #4
 8002f52:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f54:	193b      	adds	r3, r7, r4
 8002f56:	2203      	movs	r2, #3
 8002f58:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5a:	193b      	adds	r3, r7, r4
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f60:	193a      	adds	r2, r7, r4
 8002f62:	23a0      	movs	r3, #160	@ 0xa0
 8002f64:	05db      	lsls	r3, r3, #23
 8002f66:	0011      	movs	r1, r2
 8002f68:	0018      	movs	r0, r3
 8002f6a:	f001 f8af 	bl	80040cc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002f6e:	46c0      	nop			@ (mov r8, r8)
 8002f70:	46bd      	mov	sp, r7
 8002f72:	b00b      	add	sp, #44	@ 0x2c
 8002f74:	bd90      	pop	{r4, r7, pc}
 8002f76:	46c0      	nop			@ (mov r8, r8)
 8002f78:	40012400 	.word	0x40012400
 8002f7c:	40021000 	.word	0x40021000

08002f80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f84:	46c0      	nop			@ (mov r8, r8)
 8002f86:	e7fd      	b.n	8002f84 <NMI_Handler+0x4>

08002f88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f8c:	46c0      	nop			@ (mov r8, r8)
 8002f8e:	e7fd      	b.n	8002f8c <HardFault_Handler+0x4>

08002f90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002f94:	46c0      	nop			@ (mov r8, r8)
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}

08002f9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f9a:	b580      	push	{r7, lr}
 8002f9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f9e:	46c0      	nop			@ (mov r8, r8)
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fa8:	f000 f95c 	bl	8003264 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fac:	46c0      	nop			@ (mov r8, r8)
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}

08002fb2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002fb2:	b580      	push	{r7, lr}
 8002fb4:	af00      	add	r7, sp, #0
  return 1;
 8002fb6:	2301      	movs	r3, #1
}
 8002fb8:	0018      	movs	r0, r3
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <_kill>:

int _kill(int pid, int sig)
{
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	b082      	sub	sp, #8
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
 8002fc6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002fc8:	f002 fe0a 	bl	8005be0 <__errno>
 8002fcc:	0003      	movs	r3, r0
 8002fce:	2216      	movs	r2, #22
 8002fd0:	601a      	str	r2, [r3, #0]
  return -1;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	425b      	negs	r3, r3
}
 8002fd6:	0018      	movs	r0, r3
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	b002      	add	sp, #8
 8002fdc:	bd80      	pop	{r7, pc}

08002fde <_exit>:

void _exit (int status)
{
 8002fde:	b580      	push	{r7, lr}
 8002fe0:	b082      	sub	sp, #8
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	425a      	negs	r2, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	0011      	movs	r1, r2
 8002fee:	0018      	movs	r0, r3
 8002ff0:	f7ff ffe5 	bl	8002fbe <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ff4:	46c0      	nop			@ (mov r8, r8)
 8002ff6:	e7fd      	b.n	8002ff4 <_exit+0x16>

08002ff8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b086      	sub	sp, #24
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	60b9      	str	r1, [r7, #8]
 8003002:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003004:	2300      	movs	r3, #0
 8003006:	617b      	str	r3, [r7, #20]
 8003008:	e00a      	b.n	8003020 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800300a:	e000      	b.n	800300e <_read+0x16>
 800300c:	bf00      	nop
 800300e:	0001      	movs	r1, r0
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	1c5a      	adds	r2, r3, #1
 8003014:	60ba      	str	r2, [r7, #8]
 8003016:	b2ca      	uxtb	r2, r1
 8003018:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	3301      	adds	r3, #1
 800301e:	617b      	str	r3, [r7, #20]
 8003020:	697a      	ldr	r2, [r7, #20]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	429a      	cmp	r2, r3
 8003026:	dbf0      	blt.n	800300a <_read+0x12>
  }

  return len;
 8003028:	687b      	ldr	r3, [r7, #4]
}
 800302a:	0018      	movs	r0, r3
 800302c:	46bd      	mov	sp, r7
 800302e:	b006      	add	sp, #24
 8003030:	bd80      	pop	{r7, pc}

08003032 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003032:	b580      	push	{r7, lr}
 8003034:	b086      	sub	sp, #24
 8003036:	af00      	add	r7, sp, #0
 8003038:	60f8      	str	r0, [r7, #12]
 800303a:	60b9      	str	r1, [r7, #8]
 800303c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800303e:	2300      	movs	r3, #0
 8003040:	617b      	str	r3, [r7, #20]
 8003042:	e009      	b.n	8003058 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	1c5a      	adds	r2, r3, #1
 8003048:	60ba      	str	r2, [r7, #8]
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	0018      	movs	r0, r3
 800304e:	e000      	b.n	8003052 <_write+0x20>
 8003050:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	3301      	adds	r3, #1
 8003056:	617b      	str	r3, [r7, #20]
 8003058:	697a      	ldr	r2, [r7, #20]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	429a      	cmp	r2, r3
 800305e:	dbf1      	blt.n	8003044 <_write+0x12>
  }
  return len;
 8003060:	687b      	ldr	r3, [r7, #4]
}
 8003062:	0018      	movs	r0, r3
 8003064:	46bd      	mov	sp, r7
 8003066:	b006      	add	sp, #24
 8003068:	bd80      	pop	{r7, pc}

0800306a <_close>:

int _close(int file)
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b082      	sub	sp, #8
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003072:	2301      	movs	r3, #1
 8003074:	425b      	negs	r3, r3
}
 8003076:	0018      	movs	r0, r3
 8003078:	46bd      	mov	sp, r7
 800307a:	b002      	add	sp, #8
 800307c:	bd80      	pop	{r7, pc}

0800307e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800307e:	b580      	push	{r7, lr}
 8003080:	b082      	sub	sp, #8
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
 8003086:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	2280      	movs	r2, #128	@ 0x80
 800308c:	0192      	lsls	r2, r2, #6
 800308e:	605a      	str	r2, [r3, #4]
  return 0;
 8003090:	2300      	movs	r3, #0
}
 8003092:	0018      	movs	r0, r3
 8003094:	46bd      	mov	sp, r7
 8003096:	b002      	add	sp, #8
 8003098:	bd80      	pop	{r7, pc}

0800309a <_isatty>:

int _isatty(int file)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	b082      	sub	sp, #8
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030a2:	2301      	movs	r3, #1
}
 80030a4:	0018      	movs	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	b002      	add	sp, #8
 80030aa:	bd80      	pop	{r7, pc}

080030ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	0018      	movs	r0, r3
 80030bc:	46bd      	mov	sp, r7
 80030be:	b004      	add	sp, #16
 80030c0:	bd80      	pop	{r7, pc}
	...

080030c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b086      	sub	sp, #24
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030cc:	4a14      	ldr	r2, [pc, #80]	@ (8003120 <_sbrk+0x5c>)
 80030ce:	4b15      	ldr	r3, [pc, #84]	@ (8003124 <_sbrk+0x60>)
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030d8:	4b13      	ldr	r3, [pc, #76]	@ (8003128 <_sbrk+0x64>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d102      	bne.n	80030e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030e0:	4b11      	ldr	r3, [pc, #68]	@ (8003128 <_sbrk+0x64>)
 80030e2:	4a12      	ldr	r2, [pc, #72]	@ (800312c <_sbrk+0x68>)
 80030e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030e6:	4b10      	ldr	r3, [pc, #64]	@ (8003128 <_sbrk+0x64>)
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	18d3      	adds	r3, r2, r3
 80030ee:	693a      	ldr	r2, [r7, #16]
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d207      	bcs.n	8003104 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030f4:	f002 fd74 	bl	8005be0 <__errno>
 80030f8:	0003      	movs	r3, r0
 80030fa:	220c      	movs	r2, #12
 80030fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030fe:	2301      	movs	r3, #1
 8003100:	425b      	negs	r3, r3
 8003102:	e009      	b.n	8003118 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003104:	4b08      	ldr	r3, [pc, #32]	@ (8003128 <_sbrk+0x64>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800310a:	4b07      	ldr	r3, [pc, #28]	@ (8003128 <_sbrk+0x64>)
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	18d2      	adds	r2, r2, r3
 8003112:	4b05      	ldr	r3, [pc, #20]	@ (8003128 <_sbrk+0x64>)
 8003114:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003116:	68fb      	ldr	r3, [r7, #12]
}
 8003118:	0018      	movs	r0, r3
 800311a:	46bd      	mov	sp, r7
 800311c:	b006      	add	sp, #24
 800311e:	bd80      	pop	{r7, pc}
 8003120:	20009000 	.word	0x20009000
 8003124:	00000400 	.word	0x00000400
 8003128:	200002c0 	.word	0x200002c0
 800312c:	20000418 	.word	0x20000418

08003130 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003134:	46c0      	nop			@ (mov r8, r8)
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
	...

0800313c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800313c:	480d      	ldr	r0, [pc, #52]	@ (8003174 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800313e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003140:	f7ff fff6 	bl	8003130 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003144:	480c      	ldr	r0, [pc, #48]	@ (8003178 <LoopForever+0x6>)
  ldr r1, =_edata
 8003146:	490d      	ldr	r1, [pc, #52]	@ (800317c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003148:	4a0d      	ldr	r2, [pc, #52]	@ (8003180 <LoopForever+0xe>)
  movs r3, #0
 800314a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800314c:	e002      	b.n	8003154 <LoopCopyDataInit>

0800314e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800314e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003150:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003152:	3304      	adds	r3, #4

08003154 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003154:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003156:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003158:	d3f9      	bcc.n	800314e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800315a:	4a0a      	ldr	r2, [pc, #40]	@ (8003184 <LoopForever+0x12>)
  ldr r4, =_ebss
 800315c:	4c0a      	ldr	r4, [pc, #40]	@ (8003188 <LoopForever+0x16>)
  movs r3, #0
 800315e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003160:	e001      	b.n	8003166 <LoopFillZerobss>

08003162 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003162:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003164:	3204      	adds	r2, #4

08003166 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003166:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003168:	d3fb      	bcc.n	8003162 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800316a:	f002 fd3f 	bl	8005bec <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800316e:	f7ff fbcd 	bl	800290c <main>

08003172 <LoopForever>:

LoopForever:
  b LoopForever
 8003172:	e7fe      	b.n	8003172 <LoopForever>
  ldr   r0, =_estack
 8003174:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8003178:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800317c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8003180:	08008278 	.word	0x08008278
  ldr r2, =_sbss
 8003184:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8003188:	20000414 	.word	0x20000414

0800318c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800318c:	e7fe      	b.n	800318c <ADC1_IRQHandler>
	...

08003190 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003196:	1dfb      	adds	r3, r7, #7
 8003198:	2200      	movs	r2, #0
 800319a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800319c:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <HAL_Init+0x3c>)
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	4b0a      	ldr	r3, [pc, #40]	@ (80031cc <HAL_Init+0x3c>)
 80031a2:	2180      	movs	r1, #128	@ 0x80
 80031a4:	0049      	lsls	r1, r1, #1
 80031a6:	430a      	orrs	r2, r1
 80031a8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031aa:	2000      	movs	r0, #0
 80031ac:	f000 f810 	bl	80031d0 <HAL_InitTick>
 80031b0:	1e03      	subs	r3, r0, #0
 80031b2:	d003      	beq.n	80031bc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80031b4:	1dfb      	adds	r3, r7, #7
 80031b6:	2201      	movs	r2, #1
 80031b8:	701a      	strb	r2, [r3, #0]
 80031ba:	e001      	b.n	80031c0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80031bc:	f7ff fe74 	bl	8002ea8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80031c0:	1dfb      	adds	r3, r7, #7
 80031c2:	781b      	ldrb	r3, [r3, #0]
}
 80031c4:	0018      	movs	r0, r3
 80031c6:	46bd      	mov	sp, r7
 80031c8:	b002      	add	sp, #8
 80031ca:	bd80      	pop	{r7, pc}
 80031cc:	40022000 	.word	0x40022000

080031d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031d0:	b590      	push	{r4, r7, lr}
 80031d2:	b085      	sub	sp, #20
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80031d8:	230f      	movs	r3, #15
 80031da:	18fb      	adds	r3, r7, r3
 80031dc:	2200      	movs	r2, #0
 80031de:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80031e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003258 <HAL_InitTick+0x88>)
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d02b      	beq.n	8003240 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80031e8:	4b1c      	ldr	r3, [pc, #112]	@ (800325c <HAL_InitTick+0x8c>)
 80031ea:	681c      	ldr	r4, [r3, #0]
 80031ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003258 <HAL_InitTick+0x88>)
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	0019      	movs	r1, r3
 80031f2:	23fa      	movs	r3, #250	@ 0xfa
 80031f4:	0098      	lsls	r0, r3, #2
 80031f6:	f7fc ff9f 	bl	8000138 <__udivsi3>
 80031fa:	0003      	movs	r3, r0
 80031fc:	0019      	movs	r1, r3
 80031fe:	0020      	movs	r0, r4
 8003200:	f7fc ff9a 	bl	8000138 <__udivsi3>
 8003204:	0003      	movs	r3, r0
 8003206:	0018      	movs	r0, r3
 8003208:	f000 ff53 	bl	80040b2 <HAL_SYSTICK_Config>
 800320c:	1e03      	subs	r3, r0, #0
 800320e:	d112      	bne.n	8003236 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2b03      	cmp	r3, #3
 8003214:	d80a      	bhi.n	800322c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003216:	6879      	ldr	r1, [r7, #4]
 8003218:	2301      	movs	r3, #1
 800321a:	425b      	negs	r3, r3
 800321c:	2200      	movs	r2, #0
 800321e:	0018      	movs	r0, r3
 8003220:	f000 ff32 	bl	8004088 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003224:	4b0e      	ldr	r3, [pc, #56]	@ (8003260 <HAL_InitTick+0x90>)
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	e00d      	b.n	8003248 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800322c:	230f      	movs	r3, #15
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	2201      	movs	r2, #1
 8003232:	701a      	strb	r2, [r3, #0]
 8003234:	e008      	b.n	8003248 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003236:	230f      	movs	r3, #15
 8003238:	18fb      	adds	r3, r7, r3
 800323a:	2201      	movs	r2, #1
 800323c:	701a      	strb	r2, [r3, #0]
 800323e:	e003      	b.n	8003248 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003240:	230f      	movs	r3, #15
 8003242:	18fb      	adds	r3, r7, r3
 8003244:	2201      	movs	r2, #1
 8003246:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003248:	230f      	movs	r3, #15
 800324a:	18fb      	adds	r3, r7, r3
 800324c:	781b      	ldrb	r3, [r3, #0]
}
 800324e:	0018      	movs	r0, r3
 8003250:	46bd      	mov	sp, r7
 8003252:	b005      	add	sp, #20
 8003254:	bd90      	pop	{r4, r7, pc}
 8003256:	46c0      	nop			@ (mov r8, r8)
 8003258:	2000000c 	.word	0x2000000c
 800325c:	20000004 	.word	0x20000004
 8003260:	20000008 	.word	0x20000008

08003264 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003268:	4b05      	ldr	r3, [pc, #20]	@ (8003280 <HAL_IncTick+0x1c>)
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	001a      	movs	r2, r3
 800326e:	4b05      	ldr	r3, [pc, #20]	@ (8003284 <HAL_IncTick+0x20>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	18d2      	adds	r2, r2, r3
 8003274:	4b03      	ldr	r3, [pc, #12]	@ (8003284 <HAL_IncTick+0x20>)
 8003276:	601a      	str	r2, [r3, #0]
}
 8003278:	46c0      	nop			@ (mov r8, r8)
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	46c0      	nop			@ (mov r8, r8)
 8003280:	2000000c 	.word	0x2000000c
 8003284:	200002c4 	.word	0x200002c4

08003288 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
  return uwTick;
 800328c:	4b02      	ldr	r3, [pc, #8]	@ (8003298 <HAL_GetTick+0x10>)
 800328e:	681b      	ldr	r3, [r3, #0]
}
 8003290:	0018      	movs	r0, r3
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
 8003296:	46c0      	nop			@ (mov r8, r8)
 8003298:	200002c4 	.word	0x200002c4

0800329c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032a4:	f7ff fff0 	bl	8003288 <HAL_GetTick>
 80032a8:	0003      	movs	r3, r0
 80032aa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	3301      	adds	r3, #1
 80032b4:	d005      	beq.n	80032c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032b6:	4b0a      	ldr	r3, [pc, #40]	@ (80032e0 <HAL_Delay+0x44>)
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	001a      	movs	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	189b      	adds	r3, r3, r2
 80032c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80032c2:	46c0      	nop			@ (mov r8, r8)
 80032c4:	f7ff ffe0 	bl	8003288 <HAL_GetTick>
 80032c8:	0002      	movs	r2, r0
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d8f7      	bhi.n	80032c4 <HAL_Delay+0x28>
  {
  }
}
 80032d4:	46c0      	nop			@ (mov r8, r8)
 80032d6:	46c0      	nop			@ (mov r8, r8)
 80032d8:	46bd      	mov	sp, r7
 80032da:	b004      	add	sp, #16
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	46c0      	nop			@ (mov r8, r8)
 80032e0:	2000000c 	.word	0x2000000c

080032e4 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80032ec:	4b06      	ldr	r3, [pc, #24]	@ (8003308 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a06      	ldr	r2, [pc, #24]	@ (800330c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80032f2:	4013      	ands	r3, r2
 80032f4:	0019      	movs	r1, r3
 80032f6:	4b04      	ldr	r3, [pc, #16]	@ (8003308 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	430a      	orrs	r2, r1
 80032fc:	601a      	str	r2, [r3, #0]
}
 80032fe:	46c0      	nop			@ (mov r8, r8)
 8003300:	46bd      	mov	sp, r7
 8003302:	b002      	add	sp, #8
 8003304:	bd80      	pop	{r7, pc}
 8003306:	46c0      	nop			@ (mov r8, r8)
 8003308:	40010000 	.word	0x40010000
 800330c:	fffff9ff 	.word	0xfffff9ff

08003310 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a05      	ldr	r2, [pc, #20]	@ (8003334 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8003320:	401a      	ands	r2, r3
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	431a      	orrs	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	601a      	str	r2, [r3, #0]
}
 800332a:	46c0      	nop			@ (mov r8, r8)
 800332c:	46bd      	mov	sp, r7
 800332e:	b002      	add	sp, #8
 8003330:	bd80      	pop	{r7, pc}
 8003332:	46c0      	nop			@ (mov r8, r8)
 8003334:	fe3fffff 	.word	0xfe3fffff

08003338 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	23e0      	movs	r3, #224	@ 0xe0
 8003346:	045b      	lsls	r3, r3, #17
 8003348:	4013      	ands	r3, r2
}
 800334a:	0018      	movs	r0, r3
 800334c:	46bd      	mov	sp, r7
 800334e:	b002      	add	sp, #8
 8003350:	bd80      	pop	{r7, pc}

08003352 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b084      	sub	sp, #16
 8003356:	af00      	add	r7, sp, #0
 8003358:	60f8      	str	r0, [r7, #12]
 800335a:	60b9      	str	r1, [r7, #8]
 800335c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	68ba      	ldr	r2, [r7, #8]
 8003364:	2104      	movs	r1, #4
 8003366:	400a      	ands	r2, r1
 8003368:	2107      	movs	r1, #7
 800336a:	4091      	lsls	r1, r2
 800336c:	000a      	movs	r2, r1
 800336e:	43d2      	mvns	r2, r2
 8003370:	401a      	ands	r2, r3
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	2104      	movs	r1, #4
 8003376:	400b      	ands	r3, r1
 8003378:	6879      	ldr	r1, [r7, #4]
 800337a:	4099      	lsls	r1, r3
 800337c:	000b      	movs	r3, r1
 800337e:	431a      	orrs	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003384:	46c0      	nop			@ (mov r8, r8)
 8003386:	46bd      	mov	sp, r7
 8003388:	b004      	add	sp, #16
 800338a:	bd80      	pop	{r7, pc}

0800338c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	683a      	ldr	r2, [r7, #0]
 800339c:	2104      	movs	r1, #4
 800339e:	400a      	ands	r2, r1
 80033a0:	2107      	movs	r1, #7
 80033a2:	4091      	lsls	r1, r2
 80033a4:	000a      	movs	r2, r1
 80033a6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	2104      	movs	r1, #4
 80033ac:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80033ae:	40da      	lsrs	r2, r3
 80033b0:	0013      	movs	r3, r2
}
 80033b2:	0018      	movs	r0, r3
 80033b4:	46bd      	mov	sp, r7
 80033b6:	b002      	add	sp, #8
 80033b8:	bd80      	pop	{r7, pc}

080033ba <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b082      	sub	sp, #8
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	68da      	ldr	r2, [r3, #12]
 80033c6:	23c0      	movs	r3, #192	@ 0xc0
 80033c8:	011b      	lsls	r3, r3, #4
 80033ca:	4013      	ands	r3, r2
 80033cc:	d101      	bne.n	80033d2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80033ce:	2301      	movs	r3, #1
 80033d0:	e000      	b.n	80033d4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	0018      	movs	r0, r3
 80033d6:	46bd      	mov	sp, r7
 80033d8:	b002      	add	sp, #8
 80033da:	bd80      	pop	{r7, pc}

080033dc <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ec:	68ba      	ldr	r2, [r7, #8]
 80033ee:	211f      	movs	r1, #31
 80033f0:	400a      	ands	r2, r1
 80033f2:	210f      	movs	r1, #15
 80033f4:	4091      	lsls	r1, r2
 80033f6:	000a      	movs	r2, r1
 80033f8:	43d2      	mvns	r2, r2
 80033fa:	401a      	ands	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	0e9b      	lsrs	r3, r3, #26
 8003400:	210f      	movs	r1, #15
 8003402:	4019      	ands	r1, r3
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	201f      	movs	r0, #31
 8003408:	4003      	ands	r3, r0
 800340a:	4099      	lsls	r1, r3
 800340c:	000b      	movs	r3, r1
 800340e:	431a      	orrs	r2, r3
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003414:	46c0      	nop			@ (mov r8, r8)
 8003416:	46bd      	mov	sp, r7
 8003418:	b004      	add	sp, #16
 800341a:	bd80      	pop	{r7, pc}

0800341c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	035b      	lsls	r3, r3, #13
 800342e:	0b5b      	lsrs	r3, r3, #13
 8003430:	431a      	orrs	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003436:	46c0      	nop			@ (mov r8, r8)
 8003438:	46bd      	mov	sp, r7
 800343a:	b002      	add	sp, #8
 800343c:	bd80      	pop	{r7, pc}

0800343e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800343e:	b580      	push	{r7, lr}
 8003440:	b082      	sub	sp, #8
 8003442:	af00      	add	r7, sp, #0
 8003444:	6078      	str	r0, [r7, #4]
 8003446:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800344c:	683a      	ldr	r2, [r7, #0]
 800344e:	0352      	lsls	r2, r2, #13
 8003450:	0b52      	lsrs	r2, r2, #13
 8003452:	43d2      	mvns	r2, r2
 8003454:	401a      	ands	r2, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800345a:	46c0      	nop			@ (mov r8, r8)
 800345c:	46bd      	mov	sp, r7
 800345e:	b002      	add	sp, #8
 8003460:	bd80      	pop	{r7, pc}
	...

08003464 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	60b9      	str	r1, [r7, #8]
 800346e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	695b      	ldr	r3, [r3, #20]
 8003474:	68ba      	ldr	r2, [r7, #8]
 8003476:	0212      	lsls	r2, r2, #8
 8003478:	43d2      	mvns	r2, r2
 800347a:	401a      	ands	r2, r3
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	021b      	lsls	r3, r3, #8
 8003480:	6879      	ldr	r1, [r7, #4]
 8003482:	400b      	ands	r3, r1
 8003484:	4904      	ldr	r1, [pc, #16]	@ (8003498 <LL_ADC_SetChannelSamplingTime+0x34>)
 8003486:	400b      	ands	r3, r1
 8003488:	431a      	orrs	r2, r3
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800348e:	46c0      	nop			@ (mov r8, r8)
 8003490:	46bd      	mov	sp, r7
 8003492:	b004      	add	sp, #16
 8003494:	bd80      	pop	{r7, pc}
 8003496:	46c0      	nop			@ (mov r8, r8)
 8003498:	07ffff00 	.word	0x07ffff00

0800349c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	4a05      	ldr	r2, [pc, #20]	@ (80034c0 <LL_ADC_EnableInternalRegulator+0x24>)
 80034aa:	4013      	ands	r3, r2
 80034ac:	2280      	movs	r2, #128	@ 0x80
 80034ae:	0552      	lsls	r2, r2, #21
 80034b0:	431a      	orrs	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80034b6:	46c0      	nop			@ (mov r8, r8)
 80034b8:	46bd      	mov	sp, r7
 80034ba:	b002      	add	sp, #8
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	46c0      	nop			@ (mov r8, r8)
 80034c0:	6fffffe8 	.word	0x6fffffe8

080034c4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	2380      	movs	r3, #128	@ 0x80
 80034d2:	055b      	lsls	r3, r3, #21
 80034d4:	401a      	ands	r2, r3
 80034d6:	2380      	movs	r3, #128	@ 0x80
 80034d8:	055b      	lsls	r3, r3, #21
 80034da:	429a      	cmp	r2, r3
 80034dc:	d101      	bne.n	80034e2 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80034de:	2301      	movs	r3, #1
 80034e0:	e000      	b.n	80034e4 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	0018      	movs	r0, r3
 80034e6:	46bd      	mov	sp, r7
 80034e8:	b002      	add	sp, #8
 80034ea:	bd80      	pop	{r7, pc}

080034ec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	4a04      	ldr	r2, [pc, #16]	@ (800350c <LL_ADC_Enable+0x20>)
 80034fa:	4013      	ands	r3, r2
 80034fc:	2201      	movs	r2, #1
 80034fe:	431a      	orrs	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003504:	46c0      	nop			@ (mov r8, r8)
 8003506:	46bd      	mov	sp, r7
 8003508:	b002      	add	sp, #8
 800350a:	bd80      	pop	{r7, pc}
 800350c:	7fffffe8 	.word	0x7fffffe8

08003510 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	2201      	movs	r2, #1
 800351e:	4013      	ands	r3, r2
 8003520:	2b01      	cmp	r3, #1
 8003522:	d101      	bne.n	8003528 <LL_ADC_IsEnabled+0x18>
 8003524:	2301      	movs	r3, #1
 8003526:	e000      	b.n	800352a <LL_ADC_IsEnabled+0x1a>
 8003528:	2300      	movs	r3, #0
}
 800352a:	0018      	movs	r0, r3
 800352c:	46bd      	mov	sp, r7
 800352e:	b002      	add	sp, #8
 8003530:	bd80      	pop	{r7, pc}
	...

08003534 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	4a04      	ldr	r2, [pc, #16]	@ (8003554 <LL_ADC_REG_StartConversion+0x20>)
 8003542:	4013      	ands	r3, r2
 8003544:	2204      	movs	r2, #4
 8003546:	431a      	orrs	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800354c:	46c0      	nop			@ (mov r8, r8)
 800354e:	46bd      	mov	sp, r7
 8003550:	b002      	add	sp, #8
 8003552:	bd80      	pop	{r7, pc}
 8003554:	7fffffe8 	.word	0x7fffffe8

08003558 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	2204      	movs	r2, #4
 8003566:	4013      	ands	r3, r2
 8003568:	2b04      	cmp	r3, #4
 800356a:	d101      	bne.n	8003570 <LL_ADC_REG_IsConversionOngoing+0x18>
 800356c:	2301      	movs	r3, #1
 800356e:	e000      	b.n	8003572 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003570:	2300      	movs	r3, #0
}
 8003572:	0018      	movs	r0, r3
 8003574:	46bd      	mov	sp, r7
 8003576:	b002      	add	sp, #8
 8003578:	bd80      	pop	{r7, pc}
	...

0800357c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b088      	sub	sp, #32
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003584:	231f      	movs	r3, #31
 8003586:	18fb      	adds	r3, r7, r3
 8003588:	2200      	movs	r2, #0
 800358a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 800358c:	2300      	movs	r3, #0
 800358e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8003590:	2300      	movs	r3, #0
 8003592:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003594:	2300      	movs	r3, #0
 8003596:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d101      	bne.n	80035a2 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e17f      	b.n	80038a2 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d10a      	bne.n	80035c0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	0018      	movs	r0, r3
 80035ae:	f7ff fca3 	bl	8002ef8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2254      	movs	r2, #84	@ 0x54
 80035bc:	2100      	movs	r1, #0
 80035be:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	0018      	movs	r0, r3
 80035c6:	f7ff ff7d 	bl	80034c4 <LL_ADC_IsInternalRegulatorEnabled>
 80035ca:	1e03      	subs	r3, r0, #0
 80035cc:	d115      	bne.n	80035fa <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	0018      	movs	r0, r3
 80035d4:	f7ff ff62 	bl	800349c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80035d8:	4bb4      	ldr	r3, [pc, #720]	@ (80038ac <HAL_ADC_Init+0x330>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	49b4      	ldr	r1, [pc, #720]	@ (80038b0 <HAL_ADC_Init+0x334>)
 80035de:	0018      	movs	r0, r3
 80035e0:	f7fc fdaa 	bl	8000138 <__udivsi3>
 80035e4:	0003      	movs	r3, r0
 80035e6:	3301      	adds	r3, #1
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80035ec:	e002      	b.n	80035f4 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	3b01      	subs	r3, #1
 80035f2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d1f9      	bne.n	80035ee <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	0018      	movs	r0, r3
 8003600:	f7ff ff60 	bl	80034c4 <LL_ADC_IsInternalRegulatorEnabled>
 8003604:	1e03      	subs	r3, r0, #0
 8003606:	d10f      	bne.n	8003628 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800360c:	2210      	movs	r2, #16
 800360e:	431a      	orrs	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003618:	2201      	movs	r2, #1
 800361a:	431a      	orrs	r2, r3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003620:	231f      	movs	r3, #31
 8003622:	18fb      	adds	r3, r7, r3
 8003624:	2201      	movs	r2, #1
 8003626:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	0018      	movs	r0, r3
 800362e:	f7ff ff93 	bl	8003558 <LL_ADC_REG_IsConversionOngoing>
 8003632:	0003      	movs	r3, r0
 8003634:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800363a:	2210      	movs	r2, #16
 800363c:	4013      	ands	r3, r2
 800363e:	d000      	beq.n	8003642 <HAL_ADC_Init+0xc6>
 8003640:	e122      	b.n	8003888 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d000      	beq.n	800364a <HAL_ADC_Init+0xce>
 8003648:	e11e      	b.n	8003888 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800364e:	4a99      	ldr	r2, [pc, #612]	@ (80038b4 <HAL_ADC_Init+0x338>)
 8003650:	4013      	ands	r3, r2
 8003652:	2202      	movs	r2, #2
 8003654:	431a      	orrs	r2, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	0018      	movs	r0, r3
 8003660:	f7ff ff56 	bl	8003510 <LL_ADC_IsEnabled>
 8003664:	1e03      	subs	r3, r0, #0
 8003666:	d000      	beq.n	800366a <HAL_ADC_Init+0xee>
 8003668:	e0ad      	b.n	80037c6 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	7e1b      	ldrb	r3, [r3, #24]
 8003672:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003674:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	7e5b      	ldrb	r3, [r3, #25]
 800367a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800367c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	7e9b      	ldrb	r3, [r3, #26]
 8003682:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003684:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800368a:	2b00      	cmp	r3, #0
 800368c:	d002      	beq.n	8003694 <HAL_ADC_Init+0x118>
 800368e:	2380      	movs	r3, #128	@ 0x80
 8003690:	015b      	lsls	r3, r3, #5
 8003692:	e000      	b.n	8003696 <HAL_ADC_Init+0x11a>
 8003694:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003696:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800369c:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	da04      	bge.n	80036b0 <HAL_ADC_Init+0x134>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	691b      	ldr	r3, [r3, #16]
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	085b      	lsrs	r3, r3, #1
 80036ae:	e001      	b.n	80036b4 <HAL_ADC_Init+0x138>
 80036b0:	2380      	movs	r3, #128	@ 0x80
 80036b2:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80036b4:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	212c      	movs	r1, #44	@ 0x2c
 80036ba:	5c5b      	ldrb	r3, [r3, r1]
 80036bc:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80036be:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2220      	movs	r2, #32
 80036ca:	5c9b      	ldrb	r3, [r3, r2]
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d115      	bne.n	80036fc <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	7e9b      	ldrb	r3, [r3, #26]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d105      	bne.n	80036e4 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	2280      	movs	r2, #128	@ 0x80
 80036dc:	0252      	lsls	r2, r2, #9
 80036de:	4313      	orrs	r3, r2
 80036e0:	61bb      	str	r3, [r7, #24]
 80036e2:	e00b      	b.n	80036fc <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e8:	2220      	movs	r2, #32
 80036ea:	431a      	orrs	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036f4:	2201      	movs	r2, #1
 80036f6:	431a      	orrs	r2, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00a      	beq.n	800371a <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003708:	23e0      	movs	r3, #224	@ 0xe0
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003712:	4313      	orrs	r3, r2
 8003714:	69ba      	ldr	r2, [r7, #24]
 8003716:	4313      	orrs	r3, r2
 8003718:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	4a65      	ldr	r2, [pc, #404]	@ (80038b8 <HAL_ADC_Init+0x33c>)
 8003722:	4013      	ands	r3, r2
 8003724:	0019      	movs	r1, r3
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	69ba      	ldr	r2, [r7, #24]
 800372c:	430a      	orrs	r2, r1
 800372e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	0f9b      	lsrs	r3, r3, #30
 8003736:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800373c:	4313      	orrs	r3, r2
 800373e:	697a      	ldr	r2, [r7, #20]
 8003740:	4313      	orrs	r3, r2
 8003742:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	223c      	movs	r2, #60	@ 0x3c
 8003748:	5c9b      	ldrb	r3, [r3, r2]
 800374a:	2b01      	cmp	r3, #1
 800374c:	d111      	bne.n	8003772 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	0f9b      	lsrs	r3, r3, #30
 8003754:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800375a:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8003760:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8003766:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	4313      	orrs	r3, r2
 800376c:	2201      	movs	r2, #1
 800376e:	4313      	orrs	r3, r2
 8003770:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	691b      	ldr	r3, [r3, #16]
 8003778:	4a50      	ldr	r2, [pc, #320]	@ (80038bc <HAL_ADC_Init+0x340>)
 800377a:	4013      	ands	r3, r2
 800377c:	0019      	movs	r1, r3
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	697a      	ldr	r2, [r7, #20]
 8003784:	430a      	orrs	r2, r1
 8003786:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	23c0      	movs	r3, #192	@ 0xc0
 800378e:	061b      	lsls	r3, r3, #24
 8003790:	429a      	cmp	r2, r3
 8003792:	d018      	beq.n	80037c6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003798:	2380      	movs	r3, #128	@ 0x80
 800379a:	05db      	lsls	r3, r3, #23
 800379c:	429a      	cmp	r2, r3
 800379e:	d012      	beq.n	80037c6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80037a4:	2380      	movs	r3, #128	@ 0x80
 80037a6:	061b      	lsls	r3, r3, #24
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d00c      	beq.n	80037c6 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80037ac:	4b44      	ldr	r3, [pc, #272]	@ (80038c0 <HAL_ADC_Init+0x344>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a44      	ldr	r2, [pc, #272]	@ (80038c4 <HAL_ADC_Init+0x348>)
 80037b2:	4013      	ands	r3, r2
 80037b4:	0019      	movs	r1, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	23f0      	movs	r3, #240	@ 0xf0
 80037bc:	039b      	lsls	r3, r3, #14
 80037be:	401a      	ands	r2, r3
 80037c0:	4b3f      	ldr	r3, [pc, #252]	@ (80038c0 <HAL_ADC_Init+0x344>)
 80037c2:	430a      	orrs	r2, r1
 80037c4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6818      	ldr	r0, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037ce:	001a      	movs	r2, r3
 80037d0:	2100      	movs	r1, #0
 80037d2:	f7ff fdbe 	bl	8003352 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6818      	ldr	r0, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037de:	493a      	ldr	r1, [pc, #232]	@ (80038c8 <HAL_ADC_Init+0x34c>)
 80037e0:	001a      	movs	r2, r3
 80037e2:	f7ff fdb6 	bl	8003352 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d109      	bne.n	8003802 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2110      	movs	r1, #16
 80037fa:	4249      	negs	r1, r1
 80037fc:	430a      	orrs	r2, r1
 80037fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8003800:	e018      	b.n	8003834 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	691a      	ldr	r2, [r3, #16]
 8003806:	2380      	movs	r3, #128	@ 0x80
 8003808:	039b      	lsls	r3, r3, #14
 800380a:	429a      	cmp	r2, r3
 800380c:	d112      	bne.n	8003834 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	69db      	ldr	r3, [r3, #28]
 8003818:	3b01      	subs	r3, #1
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	221c      	movs	r2, #28
 800381e:	4013      	ands	r3, r2
 8003820:	2210      	movs	r2, #16
 8003822:	4252      	negs	r2, r2
 8003824:	409a      	lsls	r2, r3
 8003826:	0011      	movs	r1, r2
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	430a      	orrs	r2, r1
 8003832:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2100      	movs	r1, #0
 800383a:	0018      	movs	r0, r3
 800383c:	f7ff fda6 	bl	800338c <LL_ADC_GetSamplingTimeCommonChannels>
 8003840:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003846:	429a      	cmp	r2, r3
 8003848:	d10b      	bne.n	8003862 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003854:	2203      	movs	r2, #3
 8003856:	4393      	bics	r3, r2
 8003858:	2201      	movs	r2, #1
 800385a:	431a      	orrs	r2, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003860:	e01c      	b.n	800389c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003866:	2212      	movs	r2, #18
 8003868:	4393      	bics	r3, r2
 800386a:	2210      	movs	r2, #16
 800386c:	431a      	orrs	r2, r3
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003876:	2201      	movs	r2, #1
 8003878:	431a      	orrs	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800387e:	231f      	movs	r3, #31
 8003880:	18fb      	adds	r3, r7, r3
 8003882:	2201      	movs	r2, #1
 8003884:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003886:	e009      	b.n	800389c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800388c:	2210      	movs	r2, #16
 800388e:	431a      	orrs	r2, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003894:	231f      	movs	r3, #31
 8003896:	18fb      	adds	r3, r7, r3
 8003898:	2201      	movs	r2, #1
 800389a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800389c:	231f      	movs	r3, #31
 800389e:	18fb      	adds	r3, r7, r3
 80038a0:	781b      	ldrb	r3, [r3, #0]
}
 80038a2:	0018      	movs	r0, r3
 80038a4:	46bd      	mov	sp, r7
 80038a6:	b008      	add	sp, #32
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	46c0      	nop			@ (mov r8, r8)
 80038ac:	20000004 	.word	0x20000004
 80038b0:	00030d40 	.word	0x00030d40
 80038b4:	fffffefd 	.word	0xfffffefd
 80038b8:	ffde0201 	.word	0xffde0201
 80038bc:	1ffffc02 	.word	0x1ffffc02
 80038c0:	40012708 	.word	0x40012708
 80038c4:	ffc3ffff 	.word	0xffc3ffff
 80038c8:	07ffff04 	.word	0x07ffff04

080038cc <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80038cc:	b5b0      	push	{r4, r5, r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	0018      	movs	r0, r3
 80038da:	f7ff fe3d 	bl	8003558 <LL_ADC_REG_IsConversionOngoing>
 80038de:	1e03      	subs	r3, r0, #0
 80038e0:	d135      	bne.n	800394e <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2254      	movs	r2, #84	@ 0x54
 80038e6:	5c9b      	ldrb	r3, [r3, r2]
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d101      	bne.n	80038f0 <HAL_ADC_Start+0x24>
 80038ec:	2302      	movs	r3, #2
 80038ee:	e035      	b.n	800395c <HAL_ADC_Start+0x90>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2254      	movs	r2, #84	@ 0x54
 80038f4:	2101      	movs	r1, #1
 80038f6:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80038f8:	250f      	movs	r5, #15
 80038fa:	197c      	adds	r4, r7, r5
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	0018      	movs	r0, r3
 8003900:	f000 faaa 	bl	8003e58 <ADC_Enable>
 8003904:	0003      	movs	r3, r0
 8003906:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003908:	197b      	adds	r3, r7, r5
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d119      	bne.n	8003944 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003914:	4a13      	ldr	r2, [pc, #76]	@ (8003964 <HAL_ADC_Start+0x98>)
 8003916:	4013      	ands	r3, r2
 8003918:	2280      	movs	r2, #128	@ 0x80
 800391a:	0052      	lsls	r2, r2, #1
 800391c:	431a      	orrs	r2, r3
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	221c      	movs	r2, #28
 800392e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2254      	movs	r2, #84	@ 0x54
 8003934:	2100      	movs	r1, #0
 8003936:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	0018      	movs	r0, r3
 800393e:	f7ff fdf9 	bl	8003534 <LL_ADC_REG_StartConversion>
 8003942:	e008      	b.n	8003956 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2254      	movs	r2, #84	@ 0x54
 8003948:	2100      	movs	r1, #0
 800394a:	5499      	strb	r1, [r3, r2]
 800394c:	e003      	b.n	8003956 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800394e:	230f      	movs	r3, #15
 8003950:	18fb      	adds	r3, r7, r3
 8003952:	2202      	movs	r2, #2
 8003954:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8003956:	230f      	movs	r3, #15
 8003958:	18fb      	adds	r3, r7, r3
 800395a:	781b      	ldrb	r3, [r3, #0]
}
 800395c:	0018      	movs	r0, r3
 800395e:	46bd      	mov	sp, r7
 8003960:	b004      	add	sp, #16
 8003962:	bdb0      	pop	{r4, r5, r7, pc}
 8003964:	fffff0fe 	.word	0xfffff0fe

08003968 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b084      	sub	sp, #16
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	695b      	ldr	r3, [r3, #20]
 8003976:	2b08      	cmp	r3, #8
 8003978:	d102      	bne.n	8003980 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800397a:	2308      	movs	r3, #8
 800397c:	60fb      	str	r3, [r7, #12]
 800397e:	e00f      	b.n	80039a0 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	2201      	movs	r2, #1
 8003988:	4013      	ands	r3, r2
 800398a:	d007      	beq.n	800399c <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003990:	2220      	movs	r2, #32
 8003992:	431a      	orrs	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e072      	b.n	8003a82 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 800399c:	2304      	movs	r3, #4
 800399e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80039a0:	f7ff fc72 	bl	8003288 <HAL_GetTick>
 80039a4:	0003      	movs	r3, r0
 80039a6:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80039a8:	e01f      	b.n	80039ea <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	3301      	adds	r3, #1
 80039ae:	d01c      	beq.n	80039ea <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80039b0:	f7ff fc6a 	bl	8003288 <HAL_GetTick>
 80039b4:	0002      	movs	r2, r0
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	683a      	ldr	r2, [r7, #0]
 80039bc:	429a      	cmp	r2, r3
 80039be:	d302      	bcc.n	80039c6 <HAL_ADC_PollForConversion+0x5e>
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d111      	bne.n	80039ea <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68fa      	ldr	r2, [r7, #12]
 80039ce:	4013      	ands	r3, r2
 80039d0:	d10b      	bne.n	80039ea <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039d6:	2204      	movs	r2, #4
 80039d8:	431a      	orrs	r2, r3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2254      	movs	r2, #84	@ 0x54
 80039e2:	2100      	movs	r1, #0
 80039e4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e04b      	b.n	8003a82 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68fa      	ldr	r2, [r7, #12]
 80039f2:	4013      	ands	r3, r2
 80039f4:	d0d9      	beq.n	80039aa <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039fa:	2280      	movs	r2, #128	@ 0x80
 80039fc:	0092      	lsls	r2, r2, #2
 80039fe:	431a      	orrs	r2, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	0018      	movs	r0, r3
 8003a0a:	f7ff fcd6 	bl	80033ba <LL_ADC_REG_IsTriggerSourceSWStart>
 8003a0e:	1e03      	subs	r3, r0, #0
 8003a10:	d02e      	beq.n	8003a70 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	7e9b      	ldrb	r3, [r3, #26]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d12a      	bne.n	8003a70 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2208      	movs	r2, #8
 8003a22:	4013      	ands	r3, r2
 8003a24:	2b08      	cmp	r3, #8
 8003a26:	d123      	bne.n	8003a70 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	0018      	movs	r0, r3
 8003a2e:	f7ff fd93 	bl	8003558 <LL_ADC_REG_IsConversionOngoing>
 8003a32:	1e03      	subs	r3, r0, #0
 8003a34:	d110      	bne.n	8003a58 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	685a      	ldr	r2, [r3, #4]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	210c      	movs	r1, #12
 8003a42:	438a      	bics	r2, r1
 8003a44:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a4a:	4a10      	ldr	r2, [pc, #64]	@ (8003a8c <HAL_ADC_PollForConversion+0x124>)
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	2201      	movs	r2, #1
 8003a50:	431a      	orrs	r2, r3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a56:	e00b      	b.n	8003a70 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a5c:	2220      	movs	r2, #32
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a68:	2201      	movs	r2, #1
 8003a6a:	431a      	orrs	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	7e1b      	ldrb	r3, [r3, #24]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d103      	bne.n	8003a80 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	220c      	movs	r2, #12
 8003a7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	0018      	movs	r0, r3
 8003a84:	46bd      	mov	sp, r7
 8003a86:	b004      	add	sp, #16
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	46c0      	nop			@ (mov r8, r8)
 8003a8c:	fffffefe 	.word	0xfffffefe

08003a90 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003a9e:	0018      	movs	r0, r3
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	b002      	add	sp, #8
 8003aa4:	bd80      	pop	{r7, pc}
	...

08003aa8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b086      	sub	sp, #24
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ab2:	2317      	movs	r3, #23
 8003ab4:	18fb      	adds	r3, r7, r3
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003aba:	2300      	movs	r3, #0
 8003abc:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2254      	movs	r2, #84	@ 0x54
 8003ac2:	5c9b      	ldrb	r3, [r3, r2]
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d101      	bne.n	8003acc <HAL_ADC_ConfigChannel+0x24>
 8003ac8:	2302      	movs	r3, #2
 8003aca:	e1c0      	b.n	8003e4e <HAL_ADC_ConfigChannel+0x3a6>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2254      	movs	r2, #84	@ 0x54
 8003ad0:	2101      	movs	r1, #1
 8003ad2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	0018      	movs	r0, r3
 8003ada:	f7ff fd3d 	bl	8003558 <LL_ADC_REG_IsConversionOngoing>
 8003ade:	1e03      	subs	r3, r0, #0
 8003ae0:	d000      	beq.n	8003ae4 <HAL_ADC_ConfigChannel+0x3c>
 8003ae2:	e1a3      	b.n	8003e2c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d100      	bne.n	8003aee <HAL_ADC_ConfigChannel+0x46>
 8003aec:	e143      	b.n	8003d76 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	691a      	ldr	r2, [r3, #16]
 8003af2:	2380      	movs	r3, #128	@ 0x80
 8003af4:	061b      	lsls	r3, r3, #24
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d004      	beq.n	8003b04 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003afe:	4ac1      	ldr	r2, [pc, #772]	@ (8003e04 <HAL_ADC_ConfigChannel+0x35c>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d108      	bne.n	8003b16 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	0019      	movs	r1, r3
 8003b0e:	0010      	movs	r0, r2
 8003b10:	f7ff fc84 	bl	800341c <LL_ADC_REG_SetSequencerChAdd>
 8003b14:	e0c9      	b.n	8003caa <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	211f      	movs	r1, #31
 8003b20:	400b      	ands	r3, r1
 8003b22:	210f      	movs	r1, #15
 8003b24:	4099      	lsls	r1, r3
 8003b26:	000b      	movs	r3, r1
 8003b28:	43db      	mvns	r3, r3
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	0019      	movs	r1, r3
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	035b      	lsls	r3, r3, #13
 8003b34:	0b5b      	lsrs	r3, r3, #13
 8003b36:	d105      	bne.n	8003b44 <HAL_ADC_ConfigChannel+0x9c>
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	0e9b      	lsrs	r3, r3, #26
 8003b3e:	221f      	movs	r2, #31
 8003b40:	4013      	ands	r3, r2
 8003b42:	e098      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	d000      	beq.n	8003b50 <HAL_ADC_ConfigChannel+0xa8>
 8003b4e:	e091      	b.n	8003c74 <HAL_ADC_ConfigChannel+0x1cc>
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2202      	movs	r2, #2
 8003b56:	4013      	ands	r3, r2
 8003b58:	d000      	beq.n	8003b5c <HAL_ADC_ConfigChannel+0xb4>
 8003b5a:	e089      	b.n	8003c70 <HAL_ADC_ConfigChannel+0x1c8>
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2204      	movs	r2, #4
 8003b62:	4013      	ands	r3, r2
 8003b64:	d000      	beq.n	8003b68 <HAL_ADC_ConfigChannel+0xc0>
 8003b66:	e081      	b.n	8003c6c <HAL_ADC_ConfigChannel+0x1c4>
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2208      	movs	r2, #8
 8003b6e:	4013      	ands	r3, r2
 8003b70:	d000      	beq.n	8003b74 <HAL_ADC_ConfigChannel+0xcc>
 8003b72:	e079      	b.n	8003c68 <HAL_ADC_ConfigChannel+0x1c0>
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2210      	movs	r2, #16
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	d000      	beq.n	8003b80 <HAL_ADC_ConfigChannel+0xd8>
 8003b7e:	e071      	b.n	8003c64 <HAL_ADC_ConfigChannel+0x1bc>
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	2220      	movs	r2, #32
 8003b86:	4013      	ands	r3, r2
 8003b88:	d000      	beq.n	8003b8c <HAL_ADC_ConfigChannel+0xe4>
 8003b8a:	e069      	b.n	8003c60 <HAL_ADC_ConfigChannel+0x1b8>
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2240      	movs	r2, #64	@ 0x40
 8003b92:	4013      	ands	r3, r2
 8003b94:	d000      	beq.n	8003b98 <HAL_ADC_ConfigChannel+0xf0>
 8003b96:	e061      	b.n	8003c5c <HAL_ADC_ConfigChannel+0x1b4>
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2280      	movs	r2, #128	@ 0x80
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	d000      	beq.n	8003ba4 <HAL_ADC_ConfigChannel+0xfc>
 8003ba2:	e059      	b.n	8003c58 <HAL_ADC_ConfigChannel+0x1b0>
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	2380      	movs	r3, #128	@ 0x80
 8003baa:	005b      	lsls	r3, r3, #1
 8003bac:	4013      	ands	r3, r2
 8003bae:	d151      	bne.n	8003c54 <HAL_ADC_ConfigChannel+0x1ac>
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	2380      	movs	r3, #128	@ 0x80
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	4013      	ands	r3, r2
 8003bba:	d149      	bne.n	8003c50 <HAL_ADC_ConfigChannel+0x1a8>
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	2380      	movs	r3, #128	@ 0x80
 8003bc2:	00db      	lsls	r3, r3, #3
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	d141      	bne.n	8003c4c <HAL_ADC_ConfigChannel+0x1a4>
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	2380      	movs	r3, #128	@ 0x80
 8003bce:	011b      	lsls	r3, r3, #4
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	d139      	bne.n	8003c48 <HAL_ADC_ConfigChannel+0x1a0>
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	2380      	movs	r3, #128	@ 0x80
 8003bda:	015b      	lsls	r3, r3, #5
 8003bdc:	4013      	ands	r3, r2
 8003bde:	d131      	bne.n	8003c44 <HAL_ADC_ConfigChannel+0x19c>
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	2380      	movs	r3, #128	@ 0x80
 8003be6:	019b      	lsls	r3, r3, #6
 8003be8:	4013      	ands	r3, r2
 8003bea:	d129      	bne.n	8003c40 <HAL_ADC_ConfigChannel+0x198>
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	2380      	movs	r3, #128	@ 0x80
 8003bf2:	01db      	lsls	r3, r3, #7
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	d121      	bne.n	8003c3c <HAL_ADC_ConfigChannel+0x194>
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	2380      	movs	r3, #128	@ 0x80
 8003bfe:	021b      	lsls	r3, r3, #8
 8003c00:	4013      	ands	r3, r2
 8003c02:	d119      	bne.n	8003c38 <HAL_ADC_ConfigChannel+0x190>
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	2380      	movs	r3, #128	@ 0x80
 8003c0a:	025b      	lsls	r3, r3, #9
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	d111      	bne.n	8003c34 <HAL_ADC_ConfigChannel+0x18c>
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	2380      	movs	r3, #128	@ 0x80
 8003c16:	029b      	lsls	r3, r3, #10
 8003c18:	4013      	ands	r3, r2
 8003c1a:	d109      	bne.n	8003c30 <HAL_ADC_ConfigChannel+0x188>
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	2380      	movs	r3, #128	@ 0x80
 8003c22:	02db      	lsls	r3, r3, #11
 8003c24:	4013      	ands	r3, r2
 8003c26:	d001      	beq.n	8003c2c <HAL_ADC_ConfigChannel+0x184>
 8003c28:	2312      	movs	r3, #18
 8003c2a:	e024      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	e022      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c30:	2311      	movs	r3, #17
 8003c32:	e020      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c34:	2310      	movs	r3, #16
 8003c36:	e01e      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c38:	230f      	movs	r3, #15
 8003c3a:	e01c      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c3c:	230e      	movs	r3, #14
 8003c3e:	e01a      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c40:	230d      	movs	r3, #13
 8003c42:	e018      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c44:	230c      	movs	r3, #12
 8003c46:	e016      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c48:	230b      	movs	r3, #11
 8003c4a:	e014      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c4c:	230a      	movs	r3, #10
 8003c4e:	e012      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c50:	2309      	movs	r3, #9
 8003c52:	e010      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c54:	2308      	movs	r3, #8
 8003c56:	e00e      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c58:	2307      	movs	r3, #7
 8003c5a:	e00c      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c5c:	2306      	movs	r3, #6
 8003c5e:	e00a      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c60:	2305      	movs	r3, #5
 8003c62:	e008      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c64:	2304      	movs	r3, #4
 8003c66:	e006      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e004      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c6c:	2302      	movs	r3, #2
 8003c6e:	e002      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c70:	2301      	movs	r3, #1
 8003c72:	e000      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1ce>
 8003c74:	2300      	movs	r3, #0
 8003c76:	683a      	ldr	r2, [r7, #0]
 8003c78:	6852      	ldr	r2, [r2, #4]
 8003c7a:	201f      	movs	r0, #31
 8003c7c:	4002      	ands	r2, r0
 8003c7e:	4093      	lsls	r3, r2
 8003c80:	000a      	movs	r2, r1
 8003c82:	431a      	orrs	r2, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	089b      	lsrs	r3, r3, #2
 8003c8e:	1c5a      	adds	r2, r3, #1
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	69db      	ldr	r3, [r3, #28]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d808      	bhi.n	8003caa <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6818      	ldr	r0, [r3, #0]
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	6859      	ldr	r1, [r3, #4]
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	001a      	movs	r2, r3
 8003ca6:	f7ff fb99 	bl	80033dc <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6818      	ldr	r0, [r3, #0]
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	6819      	ldr	r1, [r3, #0]
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	001a      	movs	r2, r3
 8003cb8:	f7ff fbd4 	bl	8003464 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	db00      	blt.n	8003cc6 <HAL_ADC_ConfigChannel+0x21e>
 8003cc4:	e0bc      	b.n	8003e40 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003cc6:	4b50      	ldr	r3, [pc, #320]	@ (8003e08 <HAL_ADC_ConfigChannel+0x360>)
 8003cc8:	0018      	movs	r0, r3
 8003cca:	f7ff fb35 	bl	8003338 <LL_ADC_GetCommonPathInternalCh>
 8003cce:	0003      	movs	r3, r0
 8003cd0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a4d      	ldr	r2, [pc, #308]	@ (8003e0c <HAL_ADC_ConfigChannel+0x364>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d122      	bne.n	8003d22 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003cdc:	693a      	ldr	r2, [r7, #16]
 8003cde:	2380      	movs	r3, #128	@ 0x80
 8003ce0:	041b      	lsls	r3, r3, #16
 8003ce2:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003ce4:	d11d      	bne.n	8003d22 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	2280      	movs	r2, #128	@ 0x80
 8003cea:	0412      	lsls	r2, r2, #16
 8003cec:	4313      	orrs	r3, r2
 8003cee:	4a46      	ldr	r2, [pc, #280]	@ (8003e08 <HAL_ADC_ConfigChannel+0x360>)
 8003cf0:	0019      	movs	r1, r3
 8003cf2:	0010      	movs	r0, r2
 8003cf4:	f7ff fb0c 	bl	8003310 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003cf8:	4b45      	ldr	r3, [pc, #276]	@ (8003e10 <HAL_ADC_ConfigChannel+0x368>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4945      	ldr	r1, [pc, #276]	@ (8003e14 <HAL_ADC_ConfigChannel+0x36c>)
 8003cfe:	0018      	movs	r0, r3
 8003d00:	f7fc fa1a 	bl	8000138 <__udivsi3>
 8003d04:	0003      	movs	r3, r0
 8003d06:	1c5a      	adds	r2, r3, #1
 8003d08:	0013      	movs	r3, r2
 8003d0a:	005b      	lsls	r3, r3, #1
 8003d0c:	189b      	adds	r3, r3, r2
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003d12:	e002      	b.n	8003d1a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	3b01      	subs	r3, #1
 8003d18:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d1f9      	bne.n	8003d14 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003d20:	e08e      	b.n	8003e40 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a3c      	ldr	r2, [pc, #240]	@ (8003e18 <HAL_ADC_ConfigChannel+0x370>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d10e      	bne.n	8003d4a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003d2c:	693a      	ldr	r2, [r7, #16]
 8003d2e:	2380      	movs	r3, #128	@ 0x80
 8003d30:	045b      	lsls	r3, r3, #17
 8003d32:	4013      	ands	r3, r2
 8003d34:	d109      	bne.n	8003d4a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	2280      	movs	r2, #128	@ 0x80
 8003d3a:	0452      	lsls	r2, r2, #17
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	4a32      	ldr	r2, [pc, #200]	@ (8003e08 <HAL_ADC_ConfigChannel+0x360>)
 8003d40:	0019      	movs	r1, r3
 8003d42:	0010      	movs	r0, r2
 8003d44:	f7ff fae4 	bl	8003310 <LL_ADC_SetCommonPathInternalCh>
 8003d48:	e07a      	b.n	8003e40 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a33      	ldr	r2, [pc, #204]	@ (8003e1c <HAL_ADC_ConfigChannel+0x374>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d000      	beq.n	8003d56 <HAL_ADC_ConfigChannel+0x2ae>
 8003d54:	e074      	b.n	8003e40 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003d56:	693a      	ldr	r2, [r7, #16]
 8003d58:	2380      	movs	r3, #128	@ 0x80
 8003d5a:	03db      	lsls	r3, r3, #15
 8003d5c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003d5e:	d000      	beq.n	8003d62 <HAL_ADC_ConfigChannel+0x2ba>
 8003d60:	e06e      	b.n	8003e40 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	2280      	movs	r2, #128	@ 0x80
 8003d66:	03d2      	lsls	r2, r2, #15
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	4a27      	ldr	r2, [pc, #156]	@ (8003e08 <HAL_ADC_ConfigChannel+0x360>)
 8003d6c:	0019      	movs	r1, r3
 8003d6e:	0010      	movs	r0, r2
 8003d70:	f7ff face 	bl	8003310 <LL_ADC_SetCommonPathInternalCh>
 8003d74:	e064      	b.n	8003e40 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	691a      	ldr	r2, [r3, #16]
 8003d7a:	2380      	movs	r3, #128	@ 0x80
 8003d7c:	061b      	lsls	r3, r3, #24
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d004      	beq.n	8003d8c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003d86:	4a1f      	ldr	r2, [pc, #124]	@ (8003e04 <HAL_ADC_ConfigChannel+0x35c>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d107      	bne.n	8003d9c <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	0019      	movs	r1, r3
 8003d96:	0010      	movs	r0, r2
 8003d98:	f7ff fb51 	bl	800343e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	da4d      	bge.n	8003e40 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003da4:	4b18      	ldr	r3, [pc, #96]	@ (8003e08 <HAL_ADC_ConfigChannel+0x360>)
 8003da6:	0018      	movs	r0, r3
 8003da8:	f7ff fac6 	bl	8003338 <LL_ADC_GetCommonPathInternalCh>
 8003dac:	0003      	movs	r3, r0
 8003dae:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a15      	ldr	r2, [pc, #84]	@ (8003e0c <HAL_ADC_ConfigChannel+0x364>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d108      	bne.n	8003dcc <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	4a18      	ldr	r2, [pc, #96]	@ (8003e20 <HAL_ADC_ConfigChannel+0x378>)
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	4a11      	ldr	r2, [pc, #68]	@ (8003e08 <HAL_ADC_ConfigChannel+0x360>)
 8003dc2:	0019      	movs	r1, r3
 8003dc4:	0010      	movs	r0, r2
 8003dc6:	f7ff faa3 	bl	8003310 <LL_ADC_SetCommonPathInternalCh>
 8003dca:	e039      	b.n	8003e40 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a11      	ldr	r2, [pc, #68]	@ (8003e18 <HAL_ADC_ConfigChannel+0x370>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d108      	bne.n	8003de8 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	4a12      	ldr	r2, [pc, #72]	@ (8003e24 <HAL_ADC_ConfigChannel+0x37c>)
 8003dda:	4013      	ands	r3, r2
 8003ddc:	4a0a      	ldr	r2, [pc, #40]	@ (8003e08 <HAL_ADC_ConfigChannel+0x360>)
 8003dde:	0019      	movs	r1, r3
 8003de0:	0010      	movs	r0, r2
 8003de2:	f7ff fa95 	bl	8003310 <LL_ADC_SetCommonPathInternalCh>
 8003de6:	e02b      	b.n	8003e40 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a0b      	ldr	r2, [pc, #44]	@ (8003e1c <HAL_ADC_ConfigChannel+0x374>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d126      	bne.n	8003e40 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	4a0c      	ldr	r2, [pc, #48]	@ (8003e28 <HAL_ADC_ConfigChannel+0x380>)
 8003df6:	4013      	ands	r3, r2
 8003df8:	4a03      	ldr	r2, [pc, #12]	@ (8003e08 <HAL_ADC_ConfigChannel+0x360>)
 8003dfa:	0019      	movs	r1, r3
 8003dfc:	0010      	movs	r0, r2
 8003dfe:	f7ff fa87 	bl	8003310 <LL_ADC_SetCommonPathInternalCh>
 8003e02:	e01d      	b.n	8003e40 <HAL_ADC_ConfigChannel+0x398>
 8003e04:	80000004 	.word	0x80000004
 8003e08:	40012708 	.word	0x40012708
 8003e0c:	b0001000 	.word	0xb0001000
 8003e10:	20000004 	.word	0x20000004
 8003e14:	00030d40 	.word	0x00030d40
 8003e18:	b8004000 	.word	0xb8004000
 8003e1c:	b4002000 	.word	0xb4002000
 8003e20:	ff7fffff 	.word	0xff7fffff
 8003e24:	feffffff 	.word	0xfeffffff
 8003e28:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e30:	2220      	movs	r2, #32
 8003e32:	431a      	orrs	r2, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003e38:	2317      	movs	r3, #23
 8003e3a:	18fb      	adds	r3, r7, r3
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2254      	movs	r2, #84	@ 0x54
 8003e44:	2100      	movs	r1, #0
 8003e46:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8003e48:	2317      	movs	r3, #23
 8003e4a:	18fb      	adds	r3, r7, r3
 8003e4c:	781b      	ldrb	r3, [r3, #0]
}
 8003e4e:	0018      	movs	r0, r3
 8003e50:	46bd      	mov	sp, r7
 8003e52:	b006      	add	sp, #24
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	46c0      	nop			@ (mov r8, r8)

08003e58 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003e60:	2300      	movs	r3, #0
 8003e62:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	0018      	movs	r0, r3
 8003e6a:	f7ff fb51 	bl	8003510 <LL_ADC_IsEnabled>
 8003e6e:	1e03      	subs	r3, r0, #0
 8003e70:	d000      	beq.n	8003e74 <ADC_Enable+0x1c>
 8003e72:	e069      	b.n	8003f48 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	4a36      	ldr	r2, [pc, #216]	@ (8003f54 <ADC_Enable+0xfc>)
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	d00d      	beq.n	8003e9c <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e84:	2210      	movs	r2, #16
 8003e86:	431a      	orrs	r2, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e90:	2201      	movs	r2, #1
 8003e92:	431a      	orrs	r2, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e056      	b.n	8003f4a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	0018      	movs	r0, r3
 8003ea2:	f7ff fb23 	bl	80034ec <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8003ea6:	4b2c      	ldr	r3, [pc, #176]	@ (8003f58 <ADC_Enable+0x100>)
 8003ea8:	0018      	movs	r0, r3
 8003eaa:	f7ff fa45 	bl	8003338 <LL_ADC_GetCommonPathInternalCh>
 8003eae:	0002      	movs	r2, r0
 8003eb0:	2380      	movs	r3, #128	@ 0x80
 8003eb2:	041b      	lsls	r3, r3, #16
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	d00f      	beq.n	8003ed8 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003eb8:	4b28      	ldr	r3, [pc, #160]	@ (8003f5c <ADC_Enable+0x104>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4928      	ldr	r1, [pc, #160]	@ (8003f60 <ADC_Enable+0x108>)
 8003ebe:	0018      	movs	r0, r3
 8003ec0:	f7fc f93a 	bl	8000138 <__udivsi3>
 8003ec4:	0003      	movs	r3, r0
 8003ec6:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8003ec8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003eca:	e002      	b.n	8003ed2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d1f9      	bne.n	8003ecc <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	7e5b      	ldrb	r3, [r3, #25]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d033      	beq.n	8003f48 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003ee0:	f7ff f9d2 	bl	8003288 <HAL_GetTick>
 8003ee4:	0003      	movs	r3, r0
 8003ee6:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ee8:	e027      	b.n	8003f3a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	0018      	movs	r0, r3
 8003ef0:	f7ff fb0e 	bl	8003510 <LL_ADC_IsEnabled>
 8003ef4:	1e03      	subs	r3, r0, #0
 8003ef6:	d104      	bne.n	8003f02 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	0018      	movs	r0, r3
 8003efe:	f7ff faf5 	bl	80034ec <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003f02:	f7ff f9c1 	bl	8003288 <HAL_GetTick>
 8003f06:	0002      	movs	r2, r0
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	d914      	bls.n	8003f3a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2201      	movs	r2, #1
 8003f18:	4013      	ands	r3, r2
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d00d      	beq.n	8003f3a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f22:	2210      	movs	r2, #16
 8003f24:	431a      	orrs	r2, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f2e:	2201      	movs	r2, #1
 8003f30:	431a      	orrs	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e007      	b.n	8003f4a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	2201      	movs	r2, #1
 8003f42:	4013      	ands	r3, r2
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d1d0      	bne.n	8003eea <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	0018      	movs	r0, r3
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	b004      	add	sp, #16
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	46c0      	nop			@ (mov r8, r8)
 8003f54:	80000017 	.word	0x80000017
 8003f58:	40012708 	.word	0x40012708
 8003f5c:	20000004 	.word	0x20000004
 8003f60:	00030d40 	.word	0x00030d40

08003f64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f64:	b590      	push	{r4, r7, lr}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	0002      	movs	r2, r0
 8003f6c:	6039      	str	r1, [r7, #0]
 8003f6e:	1dfb      	adds	r3, r7, #7
 8003f70:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003f72:	1dfb      	adds	r3, r7, #7
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	2b7f      	cmp	r3, #127	@ 0x7f
 8003f78:	d828      	bhi.n	8003fcc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f7a:	4a2f      	ldr	r2, [pc, #188]	@ (8004038 <__NVIC_SetPriority+0xd4>)
 8003f7c:	1dfb      	adds	r3, r7, #7
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	b25b      	sxtb	r3, r3
 8003f82:	089b      	lsrs	r3, r3, #2
 8003f84:	33c0      	adds	r3, #192	@ 0xc0
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	589b      	ldr	r3, [r3, r2]
 8003f8a:	1dfa      	adds	r2, r7, #7
 8003f8c:	7812      	ldrb	r2, [r2, #0]
 8003f8e:	0011      	movs	r1, r2
 8003f90:	2203      	movs	r2, #3
 8003f92:	400a      	ands	r2, r1
 8003f94:	00d2      	lsls	r2, r2, #3
 8003f96:	21ff      	movs	r1, #255	@ 0xff
 8003f98:	4091      	lsls	r1, r2
 8003f9a:	000a      	movs	r2, r1
 8003f9c:	43d2      	mvns	r2, r2
 8003f9e:	401a      	ands	r2, r3
 8003fa0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	019b      	lsls	r3, r3, #6
 8003fa6:	22ff      	movs	r2, #255	@ 0xff
 8003fa8:	401a      	ands	r2, r3
 8003faa:	1dfb      	adds	r3, r7, #7
 8003fac:	781b      	ldrb	r3, [r3, #0]
 8003fae:	0018      	movs	r0, r3
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	4003      	ands	r3, r0
 8003fb4:	00db      	lsls	r3, r3, #3
 8003fb6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003fb8:	481f      	ldr	r0, [pc, #124]	@ (8004038 <__NVIC_SetPriority+0xd4>)
 8003fba:	1dfb      	adds	r3, r7, #7
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	b25b      	sxtb	r3, r3
 8003fc0:	089b      	lsrs	r3, r3, #2
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	33c0      	adds	r3, #192	@ 0xc0
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003fca:	e031      	b.n	8004030 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003fcc:	4a1b      	ldr	r2, [pc, #108]	@ (800403c <__NVIC_SetPriority+0xd8>)
 8003fce:	1dfb      	adds	r3, r7, #7
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	0019      	movs	r1, r3
 8003fd4:	230f      	movs	r3, #15
 8003fd6:	400b      	ands	r3, r1
 8003fd8:	3b08      	subs	r3, #8
 8003fda:	089b      	lsrs	r3, r3, #2
 8003fdc:	3306      	adds	r3, #6
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	18d3      	adds	r3, r2, r3
 8003fe2:	3304      	adds	r3, #4
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	1dfa      	adds	r2, r7, #7
 8003fe8:	7812      	ldrb	r2, [r2, #0]
 8003fea:	0011      	movs	r1, r2
 8003fec:	2203      	movs	r2, #3
 8003fee:	400a      	ands	r2, r1
 8003ff0:	00d2      	lsls	r2, r2, #3
 8003ff2:	21ff      	movs	r1, #255	@ 0xff
 8003ff4:	4091      	lsls	r1, r2
 8003ff6:	000a      	movs	r2, r1
 8003ff8:	43d2      	mvns	r2, r2
 8003ffa:	401a      	ands	r2, r3
 8003ffc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	019b      	lsls	r3, r3, #6
 8004002:	22ff      	movs	r2, #255	@ 0xff
 8004004:	401a      	ands	r2, r3
 8004006:	1dfb      	adds	r3, r7, #7
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	0018      	movs	r0, r3
 800400c:	2303      	movs	r3, #3
 800400e:	4003      	ands	r3, r0
 8004010:	00db      	lsls	r3, r3, #3
 8004012:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004014:	4809      	ldr	r0, [pc, #36]	@ (800403c <__NVIC_SetPriority+0xd8>)
 8004016:	1dfb      	adds	r3, r7, #7
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	001c      	movs	r4, r3
 800401c:	230f      	movs	r3, #15
 800401e:	4023      	ands	r3, r4
 8004020:	3b08      	subs	r3, #8
 8004022:	089b      	lsrs	r3, r3, #2
 8004024:	430a      	orrs	r2, r1
 8004026:	3306      	adds	r3, #6
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	18c3      	adds	r3, r0, r3
 800402c:	3304      	adds	r3, #4
 800402e:	601a      	str	r2, [r3, #0]
}
 8004030:	46c0      	nop			@ (mov r8, r8)
 8004032:	46bd      	mov	sp, r7
 8004034:	b003      	add	sp, #12
 8004036:	bd90      	pop	{r4, r7, pc}
 8004038:	e000e100 	.word	0xe000e100
 800403c:	e000ed00 	.word	0xe000ed00

08004040 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	1e5a      	subs	r2, r3, #1
 800404c:	2380      	movs	r3, #128	@ 0x80
 800404e:	045b      	lsls	r3, r3, #17
 8004050:	429a      	cmp	r2, r3
 8004052:	d301      	bcc.n	8004058 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004054:	2301      	movs	r3, #1
 8004056:	e010      	b.n	800407a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004058:	4b0a      	ldr	r3, [pc, #40]	@ (8004084 <SysTick_Config+0x44>)
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	3a01      	subs	r2, #1
 800405e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004060:	2301      	movs	r3, #1
 8004062:	425b      	negs	r3, r3
 8004064:	2103      	movs	r1, #3
 8004066:	0018      	movs	r0, r3
 8004068:	f7ff ff7c 	bl	8003f64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800406c:	4b05      	ldr	r3, [pc, #20]	@ (8004084 <SysTick_Config+0x44>)
 800406e:	2200      	movs	r2, #0
 8004070:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004072:	4b04      	ldr	r3, [pc, #16]	@ (8004084 <SysTick_Config+0x44>)
 8004074:	2207      	movs	r2, #7
 8004076:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004078:	2300      	movs	r3, #0
}
 800407a:	0018      	movs	r0, r3
 800407c:	46bd      	mov	sp, r7
 800407e:	b002      	add	sp, #8
 8004080:	bd80      	pop	{r7, pc}
 8004082:	46c0      	nop			@ (mov r8, r8)
 8004084:	e000e010 	.word	0xe000e010

08004088 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	60b9      	str	r1, [r7, #8]
 8004090:	607a      	str	r2, [r7, #4]
 8004092:	210f      	movs	r1, #15
 8004094:	187b      	adds	r3, r7, r1
 8004096:	1c02      	adds	r2, r0, #0
 8004098:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800409a:	68ba      	ldr	r2, [r7, #8]
 800409c:	187b      	adds	r3, r7, r1
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	b25b      	sxtb	r3, r3
 80040a2:	0011      	movs	r1, r2
 80040a4:	0018      	movs	r0, r3
 80040a6:	f7ff ff5d 	bl	8003f64 <__NVIC_SetPriority>
}
 80040aa:	46c0      	nop			@ (mov r8, r8)
 80040ac:	46bd      	mov	sp, r7
 80040ae:	b004      	add	sp, #16
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b082      	sub	sp, #8
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	0018      	movs	r0, r3
 80040be:	f7ff ffbf 	bl	8004040 <SysTick_Config>
 80040c2:	0003      	movs	r3, r0
}
 80040c4:	0018      	movs	r0, r3
 80040c6:	46bd      	mov	sp, r7
 80040c8:	b002      	add	sp, #8
 80040ca:	bd80      	pop	{r7, pc}

080040cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b086      	sub	sp, #24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80040d6:	2300      	movs	r3, #0
 80040d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040da:	e147      	b.n	800436c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2101      	movs	r1, #1
 80040e2:	697a      	ldr	r2, [r7, #20]
 80040e4:	4091      	lsls	r1, r2
 80040e6:	000a      	movs	r2, r1
 80040e8:	4013      	ands	r3, r2
 80040ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d100      	bne.n	80040f4 <HAL_GPIO_Init+0x28>
 80040f2:	e138      	b.n	8004366 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	2203      	movs	r2, #3
 80040fa:	4013      	ands	r3, r2
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d005      	beq.n	800410c <HAL_GPIO_Init+0x40>
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	2203      	movs	r2, #3
 8004106:	4013      	ands	r3, r2
 8004108:	2b02      	cmp	r3, #2
 800410a:	d130      	bne.n	800416e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	005b      	lsls	r3, r3, #1
 8004116:	2203      	movs	r2, #3
 8004118:	409a      	lsls	r2, r3
 800411a:	0013      	movs	r3, r2
 800411c:	43da      	mvns	r2, r3
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	4013      	ands	r3, r2
 8004122:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	68da      	ldr	r2, [r3, #12]
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	005b      	lsls	r3, r3, #1
 800412c:	409a      	lsls	r2, r3
 800412e:	0013      	movs	r3, r2
 8004130:	693a      	ldr	r2, [r7, #16]
 8004132:	4313      	orrs	r3, r2
 8004134:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004142:	2201      	movs	r2, #1
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	409a      	lsls	r2, r3
 8004148:	0013      	movs	r3, r2
 800414a:	43da      	mvns	r2, r3
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	4013      	ands	r3, r2
 8004150:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	091b      	lsrs	r3, r3, #4
 8004158:	2201      	movs	r2, #1
 800415a:	401a      	ands	r2, r3
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	409a      	lsls	r2, r3
 8004160:	0013      	movs	r3, r2
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	4313      	orrs	r3, r2
 8004166:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	693a      	ldr	r2, [r7, #16]
 800416c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	2203      	movs	r2, #3
 8004174:	4013      	ands	r3, r2
 8004176:	2b03      	cmp	r3, #3
 8004178:	d017      	beq.n	80041aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	005b      	lsls	r3, r3, #1
 8004184:	2203      	movs	r2, #3
 8004186:	409a      	lsls	r2, r3
 8004188:	0013      	movs	r3, r2
 800418a:	43da      	mvns	r2, r3
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	4013      	ands	r3, r2
 8004190:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	689a      	ldr	r2, [r3, #8]
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	005b      	lsls	r3, r3, #1
 800419a:	409a      	lsls	r2, r3
 800419c:	0013      	movs	r3, r2
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	693a      	ldr	r2, [r7, #16]
 80041a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	2203      	movs	r2, #3
 80041b0:	4013      	ands	r3, r2
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d123      	bne.n	80041fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	08da      	lsrs	r2, r3, #3
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	3208      	adds	r2, #8
 80041be:	0092      	lsls	r2, r2, #2
 80041c0:	58d3      	ldr	r3, [r2, r3]
 80041c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	2207      	movs	r2, #7
 80041c8:	4013      	ands	r3, r2
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	220f      	movs	r2, #15
 80041ce:	409a      	lsls	r2, r3
 80041d0:	0013      	movs	r3, r2
 80041d2:	43da      	mvns	r2, r3
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	4013      	ands	r3, r2
 80041d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	691a      	ldr	r2, [r3, #16]
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	2107      	movs	r1, #7
 80041e2:	400b      	ands	r3, r1
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	409a      	lsls	r2, r3
 80041e8:	0013      	movs	r3, r2
 80041ea:	693a      	ldr	r2, [r7, #16]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	08da      	lsrs	r2, r3, #3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	3208      	adds	r2, #8
 80041f8:	0092      	lsls	r2, r2, #2
 80041fa:	6939      	ldr	r1, [r7, #16]
 80041fc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	005b      	lsls	r3, r3, #1
 8004208:	2203      	movs	r2, #3
 800420a:	409a      	lsls	r2, r3
 800420c:	0013      	movs	r3, r2
 800420e:	43da      	mvns	r2, r3
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	4013      	ands	r3, r2
 8004214:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	2203      	movs	r2, #3
 800421c:	401a      	ands	r2, r3
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	005b      	lsls	r3, r3, #1
 8004222:	409a      	lsls	r2, r3
 8004224:	0013      	movs	r3, r2
 8004226:	693a      	ldr	r2, [r7, #16]
 8004228:	4313      	orrs	r3, r2
 800422a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	693a      	ldr	r2, [r7, #16]
 8004230:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	685a      	ldr	r2, [r3, #4]
 8004236:	23c0      	movs	r3, #192	@ 0xc0
 8004238:	029b      	lsls	r3, r3, #10
 800423a:	4013      	ands	r3, r2
 800423c:	d100      	bne.n	8004240 <HAL_GPIO_Init+0x174>
 800423e:	e092      	b.n	8004366 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004240:	4a50      	ldr	r2, [pc, #320]	@ (8004384 <HAL_GPIO_Init+0x2b8>)
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	089b      	lsrs	r3, r3, #2
 8004246:	3318      	adds	r3, #24
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	589b      	ldr	r3, [r3, r2]
 800424c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	2203      	movs	r2, #3
 8004252:	4013      	ands	r3, r2
 8004254:	00db      	lsls	r3, r3, #3
 8004256:	220f      	movs	r2, #15
 8004258:	409a      	lsls	r2, r3
 800425a:	0013      	movs	r3, r2
 800425c:	43da      	mvns	r2, r3
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	4013      	ands	r3, r2
 8004262:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	23a0      	movs	r3, #160	@ 0xa0
 8004268:	05db      	lsls	r3, r3, #23
 800426a:	429a      	cmp	r2, r3
 800426c:	d013      	beq.n	8004296 <HAL_GPIO_Init+0x1ca>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a45      	ldr	r2, [pc, #276]	@ (8004388 <HAL_GPIO_Init+0x2bc>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d00d      	beq.n	8004292 <HAL_GPIO_Init+0x1c6>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a44      	ldr	r2, [pc, #272]	@ (800438c <HAL_GPIO_Init+0x2c0>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d007      	beq.n	800428e <HAL_GPIO_Init+0x1c2>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a43      	ldr	r2, [pc, #268]	@ (8004390 <HAL_GPIO_Init+0x2c4>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d101      	bne.n	800428a <HAL_GPIO_Init+0x1be>
 8004286:	2303      	movs	r3, #3
 8004288:	e006      	b.n	8004298 <HAL_GPIO_Init+0x1cc>
 800428a:	2305      	movs	r3, #5
 800428c:	e004      	b.n	8004298 <HAL_GPIO_Init+0x1cc>
 800428e:	2302      	movs	r3, #2
 8004290:	e002      	b.n	8004298 <HAL_GPIO_Init+0x1cc>
 8004292:	2301      	movs	r3, #1
 8004294:	e000      	b.n	8004298 <HAL_GPIO_Init+0x1cc>
 8004296:	2300      	movs	r3, #0
 8004298:	697a      	ldr	r2, [r7, #20]
 800429a:	2103      	movs	r1, #3
 800429c:	400a      	ands	r2, r1
 800429e:	00d2      	lsls	r2, r2, #3
 80042a0:	4093      	lsls	r3, r2
 80042a2:	693a      	ldr	r2, [r7, #16]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80042a8:	4936      	ldr	r1, [pc, #216]	@ (8004384 <HAL_GPIO_Init+0x2b8>)
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	089b      	lsrs	r3, r3, #2
 80042ae:	3318      	adds	r3, #24
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	693a      	ldr	r2, [r7, #16]
 80042b4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80042b6:	4b33      	ldr	r3, [pc, #204]	@ (8004384 <HAL_GPIO_Init+0x2b8>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	43da      	mvns	r2, r3
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	4013      	ands	r3, r2
 80042c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	685a      	ldr	r2, [r3, #4]
 80042ca:	2380      	movs	r3, #128	@ 0x80
 80042cc:	035b      	lsls	r3, r3, #13
 80042ce:	4013      	ands	r3, r2
 80042d0:	d003      	beq.n	80042da <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80042d2:	693a      	ldr	r2, [r7, #16]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80042da:	4b2a      	ldr	r3, [pc, #168]	@ (8004384 <HAL_GPIO_Init+0x2b8>)
 80042dc:	693a      	ldr	r2, [r7, #16]
 80042de:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80042e0:	4b28      	ldr	r3, [pc, #160]	@ (8004384 <HAL_GPIO_Init+0x2b8>)
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	43da      	mvns	r2, r3
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	4013      	ands	r3, r2
 80042ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	685a      	ldr	r2, [r3, #4]
 80042f4:	2380      	movs	r3, #128	@ 0x80
 80042f6:	039b      	lsls	r3, r3, #14
 80042f8:	4013      	ands	r3, r2
 80042fa:	d003      	beq.n	8004304 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80042fc:	693a      	ldr	r2, [r7, #16]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	4313      	orrs	r3, r2
 8004302:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004304:	4b1f      	ldr	r3, [pc, #124]	@ (8004384 <HAL_GPIO_Init+0x2b8>)
 8004306:	693a      	ldr	r2, [r7, #16]
 8004308:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800430a:	4a1e      	ldr	r2, [pc, #120]	@ (8004384 <HAL_GPIO_Init+0x2b8>)
 800430c:	2384      	movs	r3, #132	@ 0x84
 800430e:	58d3      	ldr	r3, [r2, r3]
 8004310:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	43da      	mvns	r2, r3
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	4013      	ands	r3, r2
 800431a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685a      	ldr	r2, [r3, #4]
 8004320:	2380      	movs	r3, #128	@ 0x80
 8004322:	029b      	lsls	r3, r3, #10
 8004324:	4013      	ands	r3, r2
 8004326:	d003      	beq.n	8004330 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004328:	693a      	ldr	r2, [r7, #16]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	4313      	orrs	r3, r2
 800432e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004330:	4914      	ldr	r1, [pc, #80]	@ (8004384 <HAL_GPIO_Init+0x2b8>)
 8004332:	2284      	movs	r2, #132	@ 0x84
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004338:	4a12      	ldr	r2, [pc, #72]	@ (8004384 <HAL_GPIO_Init+0x2b8>)
 800433a:	2380      	movs	r3, #128	@ 0x80
 800433c:	58d3      	ldr	r3, [r2, r3]
 800433e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	43da      	mvns	r2, r3
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	4013      	ands	r3, r2
 8004348:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685a      	ldr	r2, [r3, #4]
 800434e:	2380      	movs	r3, #128	@ 0x80
 8004350:	025b      	lsls	r3, r3, #9
 8004352:	4013      	ands	r3, r2
 8004354:	d003      	beq.n	800435e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	4313      	orrs	r3, r2
 800435c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800435e:	4909      	ldr	r1, [pc, #36]	@ (8004384 <HAL_GPIO_Init+0x2b8>)
 8004360:	2280      	movs	r2, #128	@ 0x80
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	3301      	adds	r3, #1
 800436a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	40da      	lsrs	r2, r3
 8004374:	1e13      	subs	r3, r2, #0
 8004376:	d000      	beq.n	800437a <HAL_GPIO_Init+0x2ae>
 8004378:	e6b0      	b.n	80040dc <HAL_GPIO_Init+0x10>
  }
}
 800437a:	46c0      	nop			@ (mov r8, r8)
 800437c:	46c0      	nop			@ (mov r8, r8)
 800437e:	46bd      	mov	sp, r7
 8004380:	b006      	add	sp, #24
 8004382:	bd80      	pop	{r7, pc}
 8004384:	40021800 	.word	0x40021800
 8004388:	50000400 	.word	0x50000400
 800438c:	50000800 	.word	0x50000800
 8004390:	50000c00 	.word	0x50000c00

08004394 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	000a      	movs	r2, r1
 800439e:	1cbb      	adds	r3, r7, #2
 80043a0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	691b      	ldr	r3, [r3, #16]
 80043a6:	1cba      	adds	r2, r7, #2
 80043a8:	8812      	ldrh	r2, [r2, #0]
 80043aa:	4013      	ands	r3, r2
 80043ac:	d004      	beq.n	80043b8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80043ae:	230f      	movs	r3, #15
 80043b0:	18fb      	adds	r3, r7, r3
 80043b2:	2201      	movs	r2, #1
 80043b4:	701a      	strb	r2, [r3, #0]
 80043b6:	e003      	b.n	80043c0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80043b8:	230f      	movs	r3, #15
 80043ba:	18fb      	adds	r3, r7, r3
 80043bc:	2200      	movs	r2, #0
 80043be:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80043c0:	230f      	movs	r3, #15
 80043c2:	18fb      	adds	r3, r7, r3
 80043c4:	781b      	ldrb	r3, [r3, #0]
}
 80043c6:	0018      	movs	r0, r3
 80043c8:	46bd      	mov	sp, r7
 80043ca:	b004      	add	sp, #16
 80043cc:	bd80      	pop	{r7, pc}

080043ce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b082      	sub	sp, #8
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
 80043d6:	0008      	movs	r0, r1
 80043d8:	0011      	movs	r1, r2
 80043da:	1cbb      	adds	r3, r7, #2
 80043dc:	1c02      	adds	r2, r0, #0
 80043de:	801a      	strh	r2, [r3, #0]
 80043e0:	1c7b      	adds	r3, r7, #1
 80043e2:	1c0a      	adds	r2, r1, #0
 80043e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80043e6:	1c7b      	adds	r3, r7, #1
 80043e8:	781b      	ldrb	r3, [r3, #0]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d004      	beq.n	80043f8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80043ee:	1cbb      	adds	r3, r7, #2
 80043f0:	881a      	ldrh	r2, [r3, #0]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80043f6:	e003      	b.n	8004400 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80043f8:	1cbb      	adds	r3, r7, #2
 80043fa:	881a      	ldrh	r2, [r3, #0]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004400:	46c0      	nop			@ (mov r8, r8)
 8004402:	46bd      	mov	sp, r7
 8004404:	b002      	add	sp, #8
 8004406:	bd80      	pop	{r7, pc}

08004408 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	000a      	movs	r2, r1
 8004412:	1cbb      	adds	r3, r7, #2
 8004414:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	695b      	ldr	r3, [r3, #20]
 800441a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800441c:	1cbb      	adds	r3, r7, #2
 800441e:	881b      	ldrh	r3, [r3, #0]
 8004420:	68fa      	ldr	r2, [r7, #12]
 8004422:	4013      	ands	r3, r2
 8004424:	041a      	lsls	r2, r3, #16
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	43db      	mvns	r3, r3
 800442a:	1cb9      	adds	r1, r7, #2
 800442c:	8809      	ldrh	r1, [r1, #0]
 800442e:	400b      	ands	r3, r1
 8004430:	431a      	orrs	r2, r3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	619a      	str	r2, [r3, #24]
}
 8004436:	46c0      	nop			@ (mov r8, r8)
 8004438:	46bd      	mov	sp, r7
 800443a:	b004      	add	sp, #16
 800443c:	bd80      	pop	{r7, pc}

0800443e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800443e:	b580      	push	{r7, lr}
 8004440:	b082      	sub	sp, #8
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d101      	bne.n	8004450 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e04a      	b.n	80044e6 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	223d      	movs	r2, #61	@ 0x3d
 8004454:	5c9b      	ldrb	r3, [r3, r2]
 8004456:	b2db      	uxtb	r3, r3
 8004458:	2b00      	cmp	r3, #0
 800445a:	d107      	bne.n	800446c <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	223c      	movs	r2, #60	@ 0x3c
 8004460:	2100      	movs	r1, #0
 8004462:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	0018      	movs	r0, r3
 8004468:	f000 f841 	bl	80044ee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	223d      	movs	r2, #61	@ 0x3d
 8004470:	2102      	movs	r1, #2
 8004472:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	3304      	adds	r3, #4
 800447c:	0019      	movs	r1, r3
 800447e:	0010      	movs	r0, r2
 8004480:	f000 fa22 	bl	80048c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2248      	movs	r2, #72	@ 0x48
 8004488:	2101      	movs	r1, #1
 800448a:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	223e      	movs	r2, #62	@ 0x3e
 8004490:	2101      	movs	r1, #1
 8004492:	5499      	strb	r1, [r3, r2]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	223f      	movs	r2, #63	@ 0x3f
 8004498:	2101      	movs	r1, #1
 800449a:	5499      	strb	r1, [r3, r2]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2240      	movs	r2, #64	@ 0x40
 80044a0:	2101      	movs	r1, #1
 80044a2:	5499      	strb	r1, [r3, r2]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2241      	movs	r2, #65	@ 0x41
 80044a8:	2101      	movs	r1, #1
 80044aa:	5499      	strb	r1, [r3, r2]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2242      	movs	r2, #66	@ 0x42
 80044b0:	2101      	movs	r1, #1
 80044b2:	5499      	strb	r1, [r3, r2]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2243      	movs	r2, #67	@ 0x43
 80044b8:	2101      	movs	r1, #1
 80044ba:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2244      	movs	r2, #68	@ 0x44
 80044c0:	2101      	movs	r1, #1
 80044c2:	5499      	strb	r1, [r3, r2]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2245      	movs	r2, #69	@ 0x45
 80044c8:	2101      	movs	r1, #1
 80044ca:	5499      	strb	r1, [r3, r2]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2246      	movs	r2, #70	@ 0x46
 80044d0:	2101      	movs	r1, #1
 80044d2:	5499      	strb	r1, [r3, r2]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2247      	movs	r2, #71	@ 0x47
 80044d8:	2101      	movs	r1, #1
 80044da:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	223d      	movs	r2, #61	@ 0x3d
 80044e0:	2101      	movs	r1, #1
 80044e2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	0018      	movs	r0, r3
 80044e8:	46bd      	mov	sp, r7
 80044ea:	b002      	add	sp, #8
 80044ec:	bd80      	pop	{r7, pc}

080044ee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80044ee:	b580      	push	{r7, lr}
 80044f0:	b082      	sub	sp, #8
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80044f6:	46c0      	nop			@ (mov r8, r8)
 80044f8:	46bd      	mov	sp, r7
 80044fa:	b002      	add	sp, #8
 80044fc:	bd80      	pop	{r7, pc}
	...

08004500 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b084      	sub	sp, #16
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d108      	bne.n	8004522 <HAL_TIM_PWM_Start+0x22>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	223e      	movs	r2, #62	@ 0x3e
 8004514:	5c9b      	ldrb	r3, [r3, r2]
 8004516:	b2db      	uxtb	r3, r3
 8004518:	3b01      	subs	r3, #1
 800451a:	1e5a      	subs	r2, r3, #1
 800451c:	4193      	sbcs	r3, r2
 800451e:	b2db      	uxtb	r3, r3
 8004520:	e037      	b.n	8004592 <HAL_TIM_PWM_Start+0x92>
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	2b04      	cmp	r3, #4
 8004526:	d108      	bne.n	800453a <HAL_TIM_PWM_Start+0x3a>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	223f      	movs	r2, #63	@ 0x3f
 800452c:	5c9b      	ldrb	r3, [r3, r2]
 800452e:	b2db      	uxtb	r3, r3
 8004530:	3b01      	subs	r3, #1
 8004532:	1e5a      	subs	r2, r3, #1
 8004534:	4193      	sbcs	r3, r2
 8004536:	b2db      	uxtb	r3, r3
 8004538:	e02b      	b.n	8004592 <HAL_TIM_PWM_Start+0x92>
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	2b08      	cmp	r3, #8
 800453e:	d108      	bne.n	8004552 <HAL_TIM_PWM_Start+0x52>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2240      	movs	r2, #64	@ 0x40
 8004544:	5c9b      	ldrb	r3, [r3, r2]
 8004546:	b2db      	uxtb	r3, r3
 8004548:	3b01      	subs	r3, #1
 800454a:	1e5a      	subs	r2, r3, #1
 800454c:	4193      	sbcs	r3, r2
 800454e:	b2db      	uxtb	r3, r3
 8004550:	e01f      	b.n	8004592 <HAL_TIM_PWM_Start+0x92>
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	2b0c      	cmp	r3, #12
 8004556:	d108      	bne.n	800456a <HAL_TIM_PWM_Start+0x6a>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2241      	movs	r2, #65	@ 0x41
 800455c:	5c9b      	ldrb	r3, [r3, r2]
 800455e:	b2db      	uxtb	r3, r3
 8004560:	3b01      	subs	r3, #1
 8004562:	1e5a      	subs	r2, r3, #1
 8004564:	4193      	sbcs	r3, r2
 8004566:	b2db      	uxtb	r3, r3
 8004568:	e013      	b.n	8004592 <HAL_TIM_PWM_Start+0x92>
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	2b10      	cmp	r3, #16
 800456e:	d108      	bne.n	8004582 <HAL_TIM_PWM_Start+0x82>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2242      	movs	r2, #66	@ 0x42
 8004574:	5c9b      	ldrb	r3, [r3, r2]
 8004576:	b2db      	uxtb	r3, r3
 8004578:	3b01      	subs	r3, #1
 800457a:	1e5a      	subs	r2, r3, #1
 800457c:	4193      	sbcs	r3, r2
 800457e:	b2db      	uxtb	r3, r3
 8004580:	e007      	b.n	8004592 <HAL_TIM_PWM_Start+0x92>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2243      	movs	r2, #67	@ 0x43
 8004586:	5c9b      	ldrb	r3, [r3, r2]
 8004588:	b2db      	uxtb	r3, r3
 800458a:	3b01      	subs	r3, #1
 800458c:	1e5a      	subs	r2, r3, #1
 800458e:	4193      	sbcs	r3, r2
 8004590:	b2db      	uxtb	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d001      	beq.n	800459a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e085      	b.n	80046a6 <HAL_TIM_PWM_Start+0x1a6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d104      	bne.n	80045aa <HAL_TIM_PWM_Start+0xaa>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	223e      	movs	r2, #62	@ 0x3e
 80045a4:	2102      	movs	r1, #2
 80045a6:	5499      	strb	r1, [r3, r2]
 80045a8:	e023      	b.n	80045f2 <HAL_TIM_PWM_Start+0xf2>
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	2b04      	cmp	r3, #4
 80045ae:	d104      	bne.n	80045ba <HAL_TIM_PWM_Start+0xba>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	223f      	movs	r2, #63	@ 0x3f
 80045b4:	2102      	movs	r1, #2
 80045b6:	5499      	strb	r1, [r3, r2]
 80045b8:	e01b      	b.n	80045f2 <HAL_TIM_PWM_Start+0xf2>
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	2b08      	cmp	r3, #8
 80045be:	d104      	bne.n	80045ca <HAL_TIM_PWM_Start+0xca>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2240      	movs	r2, #64	@ 0x40
 80045c4:	2102      	movs	r1, #2
 80045c6:	5499      	strb	r1, [r3, r2]
 80045c8:	e013      	b.n	80045f2 <HAL_TIM_PWM_Start+0xf2>
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	2b0c      	cmp	r3, #12
 80045ce:	d104      	bne.n	80045da <HAL_TIM_PWM_Start+0xda>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2241      	movs	r2, #65	@ 0x41
 80045d4:	2102      	movs	r1, #2
 80045d6:	5499      	strb	r1, [r3, r2]
 80045d8:	e00b      	b.n	80045f2 <HAL_TIM_PWM_Start+0xf2>
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	2b10      	cmp	r3, #16
 80045de:	d104      	bne.n	80045ea <HAL_TIM_PWM_Start+0xea>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2242      	movs	r2, #66	@ 0x42
 80045e4:	2102      	movs	r1, #2
 80045e6:	5499      	strb	r1, [r3, r2]
 80045e8:	e003      	b.n	80045f2 <HAL_TIM_PWM_Start+0xf2>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2243      	movs	r2, #67	@ 0x43
 80045ee:	2102      	movs	r1, #2
 80045f0:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	6839      	ldr	r1, [r7, #0]
 80045f8:	2201      	movs	r2, #1
 80045fa:	0018      	movs	r0, r3
 80045fc:	f000 fcac 	bl	8004f58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a2a      	ldr	r2, [pc, #168]	@ (80046b0 <HAL_TIM_PWM_Start+0x1b0>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d00e      	beq.n	8004628 <HAL_TIM_PWM_Start+0x128>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a29      	ldr	r2, [pc, #164]	@ (80046b4 <HAL_TIM_PWM_Start+0x1b4>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d009      	beq.n	8004628 <HAL_TIM_PWM_Start+0x128>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a27      	ldr	r2, [pc, #156]	@ (80046b8 <HAL_TIM_PWM_Start+0x1b8>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d004      	beq.n	8004628 <HAL_TIM_PWM_Start+0x128>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a26      	ldr	r2, [pc, #152]	@ (80046bc <HAL_TIM_PWM_Start+0x1bc>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d101      	bne.n	800462c <HAL_TIM_PWM_Start+0x12c>
 8004628:	2301      	movs	r3, #1
 800462a:	e000      	b.n	800462e <HAL_TIM_PWM_Start+0x12e>
 800462c:	2300      	movs	r3, #0
 800462e:	2b00      	cmp	r3, #0
 8004630:	d008      	beq.n	8004644 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2180      	movs	r1, #128	@ 0x80
 800463e:	0209      	lsls	r1, r1, #8
 8004640:	430a      	orrs	r2, r1
 8004642:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a19      	ldr	r2, [pc, #100]	@ (80046b0 <HAL_TIM_PWM_Start+0x1b0>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d009      	beq.n	8004662 <HAL_TIM_PWM_Start+0x162>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a1b      	ldr	r2, [pc, #108]	@ (80046c0 <HAL_TIM_PWM_Start+0x1c0>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d004      	beq.n	8004662 <HAL_TIM_PWM_Start+0x162>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a15      	ldr	r2, [pc, #84]	@ (80046b4 <HAL_TIM_PWM_Start+0x1b4>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d116      	bne.n	8004690 <HAL_TIM_PWM_Start+0x190>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	4a16      	ldr	r2, [pc, #88]	@ (80046c4 <HAL_TIM_PWM_Start+0x1c4>)
 800466a:	4013      	ands	r3, r2
 800466c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2b06      	cmp	r3, #6
 8004672:	d016      	beq.n	80046a2 <HAL_TIM_PWM_Start+0x1a2>
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	2380      	movs	r3, #128	@ 0x80
 8004678:	025b      	lsls	r3, r3, #9
 800467a:	429a      	cmp	r2, r3
 800467c:	d011      	beq.n	80046a2 <HAL_TIM_PWM_Start+0x1a2>
    {
      __HAL_TIM_ENABLE(htim);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2101      	movs	r1, #1
 800468a:	430a      	orrs	r2, r1
 800468c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800468e:	e008      	b.n	80046a2 <HAL_TIM_PWM_Start+0x1a2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	2101      	movs	r1, #1
 800469c:	430a      	orrs	r2, r1
 800469e:	601a      	str	r2, [r3, #0]
 80046a0:	e000      	b.n	80046a4 <HAL_TIM_PWM_Start+0x1a4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046a2:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	0018      	movs	r0, r3
 80046a8:	46bd      	mov	sp, r7
 80046aa:	b004      	add	sp, #16
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	46c0      	nop			@ (mov r8, r8)
 80046b0:	40012c00 	.word	0x40012c00
 80046b4:	40014000 	.word	0x40014000
 80046b8:	40014400 	.word	0x40014400
 80046bc:	40014800 	.word	0x40014800
 80046c0:	40000400 	.word	0x40000400
 80046c4:	00010007 	.word	0x00010007

080046c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b086      	sub	sp, #24
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046d4:	2317      	movs	r3, #23
 80046d6:	18fb      	adds	r3, r7, r3
 80046d8:	2200      	movs	r2, #0
 80046da:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	223c      	movs	r2, #60	@ 0x3c
 80046e0:	5c9b      	ldrb	r3, [r3, r2]
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d101      	bne.n	80046ea <HAL_TIM_PWM_ConfigChannel+0x22>
 80046e6:	2302      	movs	r3, #2
 80046e8:	e0e5      	b.n	80048b6 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	223c      	movs	r2, #60	@ 0x3c
 80046ee:	2101      	movs	r1, #1
 80046f0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2b14      	cmp	r3, #20
 80046f6:	d900      	bls.n	80046fa <HAL_TIM_PWM_ConfigChannel+0x32>
 80046f8:	e0d1      	b.n	800489e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	009a      	lsls	r2, r3, #2
 80046fe:	4b70      	ldr	r3, [pc, #448]	@ (80048c0 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8004700:	18d3      	adds	r3, r2, r3
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	68ba      	ldr	r2, [r7, #8]
 800470c:	0011      	movs	r1, r2
 800470e:	0018      	movs	r0, r3
 8004710:	f000 f95e 	bl	80049d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	699a      	ldr	r2, [r3, #24]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	2108      	movs	r1, #8
 8004720:	430a      	orrs	r2, r1
 8004722:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	699a      	ldr	r2, [r3, #24]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2104      	movs	r1, #4
 8004730:	438a      	bics	r2, r1
 8004732:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	6999      	ldr	r1, [r3, #24]
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	691a      	ldr	r2, [r3, #16]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	430a      	orrs	r2, r1
 8004744:	619a      	str	r2, [r3, #24]
      break;
 8004746:	e0af      	b.n	80048a8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68ba      	ldr	r2, [r7, #8]
 800474e:	0011      	movs	r1, r2
 8004750:	0018      	movs	r0, r3
 8004752:	f000 f9c7 	bl	8004ae4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	699a      	ldr	r2, [r3, #24]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2180      	movs	r1, #128	@ 0x80
 8004762:	0109      	lsls	r1, r1, #4
 8004764:	430a      	orrs	r2, r1
 8004766:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	699a      	ldr	r2, [r3, #24]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4954      	ldr	r1, [pc, #336]	@ (80048c4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004774:	400a      	ands	r2, r1
 8004776:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	6999      	ldr	r1, [r3, #24]
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	021a      	lsls	r2, r3, #8
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	430a      	orrs	r2, r1
 800478a:	619a      	str	r2, [r3, #24]
      break;
 800478c:	e08c      	b.n	80048a8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	68ba      	ldr	r2, [r7, #8]
 8004794:	0011      	movs	r1, r2
 8004796:	0018      	movs	r0, r3
 8004798:	f000 fa28 	bl	8004bec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	69da      	ldr	r2, [r3, #28]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2108      	movs	r1, #8
 80047a8:	430a      	orrs	r2, r1
 80047aa:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	69da      	ldr	r2, [r3, #28]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2104      	movs	r1, #4
 80047b8:	438a      	bics	r2, r1
 80047ba:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	69d9      	ldr	r1, [r3, #28]
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	691a      	ldr	r2, [r3, #16]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	430a      	orrs	r2, r1
 80047cc:	61da      	str	r2, [r3, #28]
      break;
 80047ce:	e06b      	b.n	80048a8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	0011      	movs	r1, r2
 80047d8:	0018      	movs	r0, r3
 80047da:	f000 fa8f 	bl	8004cfc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	69da      	ldr	r2, [r3, #28]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2180      	movs	r1, #128	@ 0x80
 80047ea:	0109      	lsls	r1, r1, #4
 80047ec:	430a      	orrs	r2, r1
 80047ee:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	69da      	ldr	r2, [r3, #28]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4932      	ldr	r1, [pc, #200]	@ (80048c4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80047fc:	400a      	ands	r2, r1
 80047fe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	69d9      	ldr	r1, [r3, #28]
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	691b      	ldr	r3, [r3, #16]
 800480a:	021a      	lsls	r2, r3, #8
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	430a      	orrs	r2, r1
 8004812:	61da      	str	r2, [r3, #28]
      break;
 8004814:	e048      	b.n	80048a8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	68ba      	ldr	r2, [r7, #8]
 800481c:	0011      	movs	r1, r2
 800481e:	0018      	movs	r0, r3
 8004820:	f000 fad6 	bl	8004dd0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2108      	movs	r1, #8
 8004830:	430a      	orrs	r2, r1
 8004832:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2104      	movs	r1, #4
 8004840:	438a      	bics	r2, r1
 8004842:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	691a      	ldr	r2, [r3, #16]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	430a      	orrs	r2, r1
 8004854:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004856:	e027      	b.n	80048a8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68ba      	ldr	r2, [r7, #8]
 800485e:	0011      	movs	r1, r2
 8004860:	0018      	movs	r0, r3
 8004862:	f000 fb15 	bl	8004e90 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2180      	movs	r1, #128	@ 0x80
 8004872:	0109      	lsls	r1, r1, #4
 8004874:	430a      	orrs	r2, r1
 8004876:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4910      	ldr	r1, [pc, #64]	@ (80048c4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004884:	400a      	ands	r2, r1
 8004886:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	021a      	lsls	r2, r3, #8
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	430a      	orrs	r2, r1
 800489a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800489c:	e004      	b.n	80048a8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800489e:	2317      	movs	r3, #23
 80048a0:	18fb      	adds	r3, r7, r3
 80048a2:	2201      	movs	r2, #1
 80048a4:	701a      	strb	r2, [r3, #0]
      break;
 80048a6:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	223c      	movs	r2, #60	@ 0x3c
 80048ac:	2100      	movs	r1, #0
 80048ae:	5499      	strb	r1, [r3, r2]

  return status;
 80048b0:	2317      	movs	r3, #23
 80048b2:	18fb      	adds	r3, r7, r3
 80048b4:	781b      	ldrb	r3, [r3, #0]
}
 80048b6:	0018      	movs	r0, r3
 80048b8:	46bd      	mov	sp, r7
 80048ba:	b006      	add	sp, #24
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	46c0      	nop			@ (mov r8, r8)
 80048c0:	08007eac 	.word	0x08007eac
 80048c4:	fffffbff 	.word	0xfffffbff

080048c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4a36      	ldr	r2, [pc, #216]	@ (80049b4 <TIM_Base_SetConfig+0xec>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d003      	beq.n	80048e8 <TIM_Base_SetConfig+0x20>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	4a35      	ldr	r2, [pc, #212]	@ (80049b8 <TIM_Base_SetConfig+0xf0>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d108      	bne.n	80048fa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2270      	movs	r2, #112	@ 0x70
 80048ec:	4393      	bics	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a2d      	ldr	r2, [pc, #180]	@ (80049b4 <TIM_Base_SetConfig+0xec>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d013      	beq.n	800492a <TIM_Base_SetConfig+0x62>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a2c      	ldr	r2, [pc, #176]	@ (80049b8 <TIM_Base_SetConfig+0xf0>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d00f      	beq.n	800492a <TIM_Base_SetConfig+0x62>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a2b      	ldr	r2, [pc, #172]	@ (80049bc <TIM_Base_SetConfig+0xf4>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d00b      	beq.n	800492a <TIM_Base_SetConfig+0x62>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a2a      	ldr	r2, [pc, #168]	@ (80049c0 <TIM_Base_SetConfig+0xf8>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d007      	beq.n	800492a <TIM_Base_SetConfig+0x62>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a29      	ldr	r2, [pc, #164]	@ (80049c4 <TIM_Base_SetConfig+0xfc>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d003      	beq.n	800492a <TIM_Base_SetConfig+0x62>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a28      	ldr	r2, [pc, #160]	@ (80049c8 <TIM_Base_SetConfig+0x100>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d108      	bne.n	800493c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	4a27      	ldr	r2, [pc, #156]	@ (80049cc <TIM_Base_SetConfig+0x104>)
 800492e:	4013      	ands	r3, r2
 8004930:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	68fa      	ldr	r2, [r7, #12]
 8004938:	4313      	orrs	r3, r2
 800493a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2280      	movs	r2, #128	@ 0x80
 8004940:	4393      	bics	r3, r2
 8004942:	001a      	movs	r2, r3
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	695b      	ldr	r3, [r3, #20]
 8004948:	4313      	orrs	r3, r2
 800494a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	689a      	ldr	r2, [r3, #8]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a13      	ldr	r2, [pc, #76]	@ (80049b4 <TIM_Base_SetConfig+0xec>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d00b      	beq.n	8004982 <TIM_Base_SetConfig+0xba>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a14      	ldr	r2, [pc, #80]	@ (80049c0 <TIM_Base_SetConfig+0xf8>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d007      	beq.n	8004982 <TIM_Base_SetConfig+0xba>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a13      	ldr	r2, [pc, #76]	@ (80049c4 <TIM_Base_SetConfig+0xfc>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d003      	beq.n	8004982 <TIM_Base_SetConfig+0xba>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a12      	ldr	r2, [pc, #72]	@ (80049c8 <TIM_Base_SetConfig+0x100>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d103      	bne.n	800498a <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	691a      	ldr	r2, [r3, #16]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2201      	movs	r2, #1
 800498e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	691b      	ldr	r3, [r3, #16]
 8004994:	2201      	movs	r2, #1
 8004996:	4013      	ands	r3, r2
 8004998:	2b01      	cmp	r3, #1
 800499a:	d106      	bne.n	80049aa <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	691b      	ldr	r3, [r3, #16]
 80049a0:	2201      	movs	r2, #1
 80049a2:	4393      	bics	r3, r2
 80049a4:	001a      	movs	r2, r3
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	611a      	str	r2, [r3, #16]
  }
}
 80049aa:	46c0      	nop			@ (mov r8, r8)
 80049ac:	46bd      	mov	sp, r7
 80049ae:	b004      	add	sp, #16
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	46c0      	nop			@ (mov r8, r8)
 80049b4:	40012c00 	.word	0x40012c00
 80049b8:	40000400 	.word	0x40000400
 80049bc:	40002000 	.word	0x40002000
 80049c0:	40014000 	.word	0x40014000
 80049c4:	40014400 	.word	0x40014400
 80049c8:	40014800 	.word	0x40014800
 80049cc:	fffffcff 	.word	0xfffffcff

080049d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b086      	sub	sp, #24
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6a1b      	ldr	r3, [r3, #32]
 80049de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	2201      	movs	r2, #1
 80049e6:	4393      	bics	r3, r2
 80049e8:	001a      	movs	r2, r3
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	699b      	ldr	r3, [r3, #24]
 80049f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	4a32      	ldr	r2, [pc, #200]	@ (8004ac8 <TIM_OC1_SetConfig+0xf8>)
 80049fe:	4013      	ands	r3, r2
 8004a00:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2203      	movs	r2, #3
 8004a06:	4393      	bics	r3, r2
 8004a08:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	68fa      	ldr	r2, [r7, #12]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	2202      	movs	r2, #2
 8004a18:	4393      	bics	r3, r2
 8004a1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	697a      	ldr	r2, [r7, #20]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a28      	ldr	r2, [pc, #160]	@ (8004acc <TIM_OC1_SetConfig+0xfc>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d00b      	beq.n	8004a46 <TIM_OC1_SetConfig+0x76>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a27      	ldr	r2, [pc, #156]	@ (8004ad0 <TIM_OC1_SetConfig+0x100>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d007      	beq.n	8004a46 <TIM_OC1_SetConfig+0x76>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a26      	ldr	r2, [pc, #152]	@ (8004ad4 <TIM_OC1_SetConfig+0x104>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d003      	beq.n	8004a46 <TIM_OC1_SetConfig+0x76>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a25      	ldr	r2, [pc, #148]	@ (8004ad8 <TIM_OC1_SetConfig+0x108>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d10c      	bne.n	8004a60 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	2208      	movs	r2, #8
 8004a4a:	4393      	bics	r3, r2
 8004a4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	697a      	ldr	r2, [r7, #20]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	2204      	movs	r2, #4
 8004a5c:	4393      	bics	r3, r2
 8004a5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a1a      	ldr	r2, [pc, #104]	@ (8004acc <TIM_OC1_SetConfig+0xfc>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d00b      	beq.n	8004a80 <TIM_OC1_SetConfig+0xb0>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4a19      	ldr	r2, [pc, #100]	@ (8004ad0 <TIM_OC1_SetConfig+0x100>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d007      	beq.n	8004a80 <TIM_OC1_SetConfig+0xb0>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a18      	ldr	r2, [pc, #96]	@ (8004ad4 <TIM_OC1_SetConfig+0x104>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d003      	beq.n	8004a80 <TIM_OC1_SetConfig+0xb0>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a17      	ldr	r2, [pc, #92]	@ (8004ad8 <TIM_OC1_SetConfig+0x108>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d111      	bne.n	8004aa4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	4a16      	ldr	r2, [pc, #88]	@ (8004adc <TIM_OC1_SetConfig+0x10c>)
 8004a84:	4013      	ands	r3, r2
 8004a86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	4a15      	ldr	r2, [pc, #84]	@ (8004ae0 <TIM_OC1_SetConfig+0x110>)
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	695b      	ldr	r3, [r3, #20]
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	699b      	ldr	r3, [r3, #24]
 8004a9e:	693a      	ldr	r2, [r7, #16]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	693a      	ldr	r2, [r7, #16]
 8004aa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	68fa      	ldr	r2, [r7, #12]
 8004aae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	685a      	ldr	r2, [r3, #4]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	697a      	ldr	r2, [r7, #20]
 8004abc:	621a      	str	r2, [r3, #32]
}
 8004abe:	46c0      	nop			@ (mov r8, r8)
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	b006      	add	sp, #24
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	46c0      	nop			@ (mov r8, r8)
 8004ac8:	fffeff8f 	.word	0xfffeff8f
 8004acc:	40012c00 	.word	0x40012c00
 8004ad0:	40014000 	.word	0x40014000
 8004ad4:	40014400 	.word	0x40014400
 8004ad8:	40014800 	.word	0x40014800
 8004adc:	fffffeff 	.word	0xfffffeff
 8004ae0:	fffffdff 	.word	0xfffffdff

08004ae4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b086      	sub	sp, #24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a1b      	ldr	r3, [r3, #32]
 8004af2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6a1b      	ldr	r3, [r3, #32]
 8004af8:	2210      	movs	r2, #16
 8004afa:	4393      	bics	r3, r2
 8004afc:	001a      	movs	r2, r3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	699b      	ldr	r3, [r3, #24]
 8004b0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	4a2e      	ldr	r2, [pc, #184]	@ (8004bcc <TIM_OC2_SetConfig+0xe8>)
 8004b12:	4013      	ands	r3, r2
 8004b14:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	4a2d      	ldr	r2, [pc, #180]	@ (8004bd0 <TIM_OC2_SetConfig+0xec>)
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	021b      	lsls	r3, r3, #8
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	4393      	bics	r3, r2
 8004b30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	011b      	lsls	r3, r3, #4
 8004b38:	697a      	ldr	r2, [r7, #20]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a24      	ldr	r2, [pc, #144]	@ (8004bd4 <TIM_OC2_SetConfig+0xf0>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d10d      	bne.n	8004b62 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	2280      	movs	r2, #128	@ 0x80
 8004b4a:	4393      	bics	r3, r2
 8004b4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	011b      	lsls	r3, r3, #4
 8004b54:	697a      	ldr	r2, [r7, #20]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	2240      	movs	r2, #64	@ 0x40
 8004b5e:	4393      	bics	r3, r2
 8004b60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a1b      	ldr	r2, [pc, #108]	@ (8004bd4 <TIM_OC2_SetConfig+0xf0>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d00b      	beq.n	8004b82 <TIM_OC2_SetConfig+0x9e>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a1a      	ldr	r2, [pc, #104]	@ (8004bd8 <TIM_OC2_SetConfig+0xf4>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d007      	beq.n	8004b82 <TIM_OC2_SetConfig+0x9e>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a19      	ldr	r2, [pc, #100]	@ (8004bdc <TIM_OC2_SetConfig+0xf8>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d003      	beq.n	8004b82 <TIM_OC2_SetConfig+0x9e>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a18      	ldr	r2, [pc, #96]	@ (8004be0 <TIM_OC2_SetConfig+0xfc>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d113      	bne.n	8004baa <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	4a17      	ldr	r2, [pc, #92]	@ (8004be4 <TIM_OC2_SetConfig+0x100>)
 8004b86:	4013      	ands	r3, r2
 8004b88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	4a16      	ldr	r2, [pc, #88]	@ (8004be8 <TIM_OC2_SetConfig+0x104>)
 8004b8e:	4013      	ands	r3, r2
 8004b90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	695b      	ldr	r3, [r3, #20]
 8004b96:	009b      	lsls	r3, r3, #2
 8004b98:	693a      	ldr	r2, [r7, #16]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	693a      	ldr	r2, [r7, #16]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	693a      	ldr	r2, [r7, #16]
 8004bae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	68fa      	ldr	r2, [r7, #12]
 8004bb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	685a      	ldr	r2, [r3, #4]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	697a      	ldr	r2, [r7, #20]
 8004bc2:	621a      	str	r2, [r3, #32]
}
 8004bc4:	46c0      	nop			@ (mov r8, r8)
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	b006      	add	sp, #24
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	feff8fff 	.word	0xfeff8fff
 8004bd0:	fffffcff 	.word	0xfffffcff
 8004bd4:	40012c00 	.word	0x40012c00
 8004bd8:	40014000 	.word	0x40014000
 8004bdc:	40014400 	.word	0x40014400
 8004be0:	40014800 	.word	0x40014800
 8004be4:	fffffbff 	.word	0xfffffbff
 8004be8:	fffff7ff 	.word	0xfffff7ff

08004bec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b086      	sub	sp, #24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a1b      	ldr	r3, [r3, #32]
 8004bfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6a1b      	ldr	r3, [r3, #32]
 8004c00:	4a33      	ldr	r2, [pc, #204]	@ (8004cd0 <TIM_OC3_SetConfig+0xe4>)
 8004c02:	401a      	ands	r2, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	69db      	ldr	r3, [r3, #28]
 8004c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	4a2f      	ldr	r2, [pc, #188]	@ (8004cd4 <TIM_OC3_SetConfig+0xe8>)
 8004c18:	4013      	ands	r3, r2
 8004c1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2203      	movs	r2, #3
 8004c20:	4393      	bics	r3, r2
 8004c22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68fa      	ldr	r2, [r7, #12]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	4a29      	ldr	r2, [pc, #164]	@ (8004cd8 <TIM_OC3_SetConfig+0xec>)
 8004c32:	4013      	ands	r3, r2
 8004c34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	021b      	lsls	r3, r3, #8
 8004c3c:	697a      	ldr	r2, [r7, #20]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a25      	ldr	r2, [pc, #148]	@ (8004cdc <TIM_OC3_SetConfig+0xf0>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d10d      	bne.n	8004c66 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	4a24      	ldr	r2, [pc, #144]	@ (8004ce0 <TIM_OC3_SetConfig+0xf4>)
 8004c4e:	4013      	ands	r3, r2
 8004c50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	021b      	lsls	r3, r3, #8
 8004c58:	697a      	ldr	r2, [r7, #20]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	4a20      	ldr	r2, [pc, #128]	@ (8004ce4 <TIM_OC3_SetConfig+0xf8>)
 8004c62:	4013      	ands	r3, r2
 8004c64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a1c      	ldr	r2, [pc, #112]	@ (8004cdc <TIM_OC3_SetConfig+0xf0>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d00b      	beq.n	8004c86 <TIM_OC3_SetConfig+0x9a>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a1d      	ldr	r2, [pc, #116]	@ (8004ce8 <TIM_OC3_SetConfig+0xfc>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d007      	beq.n	8004c86 <TIM_OC3_SetConfig+0x9a>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a1c      	ldr	r2, [pc, #112]	@ (8004cec <TIM_OC3_SetConfig+0x100>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d003      	beq.n	8004c86 <TIM_OC3_SetConfig+0x9a>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a1b      	ldr	r2, [pc, #108]	@ (8004cf0 <TIM_OC3_SetConfig+0x104>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d113      	bne.n	8004cae <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	4a1a      	ldr	r2, [pc, #104]	@ (8004cf4 <TIM_OC3_SetConfig+0x108>)
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	4a19      	ldr	r2, [pc, #100]	@ (8004cf8 <TIM_OC3_SetConfig+0x10c>)
 8004c92:	4013      	ands	r3, r2
 8004c94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	011b      	lsls	r3, r3, #4
 8004c9c:	693a      	ldr	r2, [r7, #16]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	699b      	ldr	r3, [r3, #24]
 8004ca6:	011b      	lsls	r3, r3, #4
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	693a      	ldr	r2, [r7, #16]
 8004cb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	685a      	ldr	r2, [r3, #4]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	697a      	ldr	r2, [r7, #20]
 8004cc6:	621a      	str	r2, [r3, #32]
}
 8004cc8:	46c0      	nop			@ (mov r8, r8)
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	b006      	add	sp, #24
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	fffffeff 	.word	0xfffffeff
 8004cd4:	fffeff8f 	.word	0xfffeff8f
 8004cd8:	fffffdff 	.word	0xfffffdff
 8004cdc:	40012c00 	.word	0x40012c00
 8004ce0:	fffff7ff 	.word	0xfffff7ff
 8004ce4:	fffffbff 	.word	0xfffffbff
 8004ce8:	40014000 	.word	0x40014000
 8004cec:	40014400 	.word	0x40014400
 8004cf0:	40014800 	.word	0x40014800
 8004cf4:	ffffefff 	.word	0xffffefff
 8004cf8:	ffffdfff 	.word	0xffffdfff

08004cfc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a1b      	ldr	r3, [r3, #32]
 8004d0a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a1b      	ldr	r3, [r3, #32]
 8004d10:	4a26      	ldr	r2, [pc, #152]	@ (8004dac <TIM_OC4_SetConfig+0xb0>)
 8004d12:	401a      	ands	r2, r3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	69db      	ldr	r3, [r3, #28]
 8004d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	4a22      	ldr	r2, [pc, #136]	@ (8004db0 <TIM_OC4_SetConfig+0xb4>)
 8004d28:	4013      	ands	r3, r2
 8004d2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	4a21      	ldr	r2, [pc, #132]	@ (8004db4 <TIM_OC4_SetConfig+0xb8>)
 8004d30:	4013      	ands	r3, r2
 8004d32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	021b      	lsls	r3, r3, #8
 8004d3a:	68fa      	ldr	r2, [r7, #12]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	4a1d      	ldr	r2, [pc, #116]	@ (8004db8 <TIM_OC4_SetConfig+0xbc>)
 8004d44:	4013      	ands	r3, r2
 8004d46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	031b      	lsls	r3, r3, #12
 8004d4e:	693a      	ldr	r2, [r7, #16]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4a19      	ldr	r2, [pc, #100]	@ (8004dbc <TIM_OC4_SetConfig+0xc0>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d00b      	beq.n	8004d74 <TIM_OC4_SetConfig+0x78>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4a18      	ldr	r2, [pc, #96]	@ (8004dc0 <TIM_OC4_SetConfig+0xc4>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d007      	beq.n	8004d74 <TIM_OC4_SetConfig+0x78>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	4a17      	ldr	r2, [pc, #92]	@ (8004dc4 <TIM_OC4_SetConfig+0xc8>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d003      	beq.n	8004d74 <TIM_OC4_SetConfig+0x78>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4a16      	ldr	r2, [pc, #88]	@ (8004dc8 <TIM_OC4_SetConfig+0xcc>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d109      	bne.n	8004d88 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	4a15      	ldr	r2, [pc, #84]	@ (8004dcc <TIM_OC4_SetConfig+0xd0>)
 8004d78:	4013      	ands	r3, r2
 8004d7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	695b      	ldr	r3, [r3, #20]
 8004d80:	019b      	lsls	r3, r3, #6
 8004d82:	697a      	ldr	r2, [r7, #20]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	697a      	ldr	r2, [r7, #20]
 8004d8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	68fa      	ldr	r2, [r7, #12]
 8004d92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	685a      	ldr	r2, [r3, #4]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	693a      	ldr	r2, [r7, #16]
 8004da0:	621a      	str	r2, [r3, #32]
}
 8004da2:	46c0      	nop			@ (mov r8, r8)
 8004da4:	46bd      	mov	sp, r7
 8004da6:	b006      	add	sp, #24
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	46c0      	nop			@ (mov r8, r8)
 8004dac:	ffffefff 	.word	0xffffefff
 8004db0:	feff8fff 	.word	0xfeff8fff
 8004db4:	fffffcff 	.word	0xfffffcff
 8004db8:	ffffdfff 	.word	0xffffdfff
 8004dbc:	40012c00 	.word	0x40012c00
 8004dc0:	40014000 	.word	0x40014000
 8004dc4:	40014400 	.word	0x40014400
 8004dc8:	40014800 	.word	0x40014800
 8004dcc:	ffffbfff 	.word	0xffffbfff

08004dd0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b086      	sub	sp, #24
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
 8004dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a1b      	ldr	r3, [r3, #32]
 8004dde:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a1b      	ldr	r3, [r3, #32]
 8004de4:	4a23      	ldr	r2, [pc, #140]	@ (8004e74 <TIM_OC5_SetConfig+0xa4>)
 8004de6:	401a      	ands	r2, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	4a1f      	ldr	r2, [pc, #124]	@ (8004e78 <TIM_OC5_SetConfig+0xa8>)
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68fa      	ldr	r2, [r7, #12]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	4a1b      	ldr	r2, [pc, #108]	@ (8004e7c <TIM_OC5_SetConfig+0xac>)
 8004e0e:	4013      	ands	r3, r2
 8004e10:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	041b      	lsls	r3, r3, #16
 8004e18:	693a      	ldr	r2, [r7, #16]
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a17      	ldr	r2, [pc, #92]	@ (8004e80 <TIM_OC5_SetConfig+0xb0>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d00b      	beq.n	8004e3e <TIM_OC5_SetConfig+0x6e>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a16      	ldr	r2, [pc, #88]	@ (8004e84 <TIM_OC5_SetConfig+0xb4>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d007      	beq.n	8004e3e <TIM_OC5_SetConfig+0x6e>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a15      	ldr	r2, [pc, #84]	@ (8004e88 <TIM_OC5_SetConfig+0xb8>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d003      	beq.n	8004e3e <TIM_OC5_SetConfig+0x6e>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a14      	ldr	r2, [pc, #80]	@ (8004e8c <TIM_OC5_SetConfig+0xbc>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d109      	bne.n	8004e52 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	4a0c      	ldr	r2, [pc, #48]	@ (8004e74 <TIM_OC5_SetConfig+0xa4>)
 8004e42:	4013      	ands	r3, r2
 8004e44:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	021b      	lsls	r3, r3, #8
 8004e4c:	697a      	ldr	r2, [r7, #20]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	697a      	ldr	r2, [r7, #20]
 8004e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685a      	ldr	r2, [r3, #4]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	693a      	ldr	r2, [r7, #16]
 8004e6a:	621a      	str	r2, [r3, #32]
}
 8004e6c:	46c0      	nop			@ (mov r8, r8)
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	b006      	add	sp, #24
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	fffeffff 	.word	0xfffeffff
 8004e78:	fffeff8f 	.word	0xfffeff8f
 8004e7c:	fffdffff 	.word	0xfffdffff
 8004e80:	40012c00 	.word	0x40012c00
 8004e84:	40014000 	.word	0x40014000
 8004e88:	40014400 	.word	0x40014400
 8004e8c:	40014800 	.word	0x40014800

08004e90 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b086      	sub	sp, #24
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6a1b      	ldr	r3, [r3, #32]
 8004e9e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6a1b      	ldr	r3, [r3, #32]
 8004ea4:	4a24      	ldr	r2, [pc, #144]	@ (8004f38 <TIM_OC6_SetConfig+0xa8>)
 8004ea6:	401a      	ands	r2, r3
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	4a20      	ldr	r2, [pc, #128]	@ (8004f3c <TIM_OC6_SetConfig+0xac>)
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	021b      	lsls	r3, r3, #8
 8004ec6:	68fa      	ldr	r2, [r7, #12]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	4a1c      	ldr	r2, [pc, #112]	@ (8004f40 <TIM_OC6_SetConfig+0xb0>)
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	051b      	lsls	r3, r3, #20
 8004eda:	693a      	ldr	r2, [r7, #16]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	4a18      	ldr	r2, [pc, #96]	@ (8004f44 <TIM_OC6_SetConfig+0xb4>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d00b      	beq.n	8004f00 <TIM_OC6_SetConfig+0x70>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	4a17      	ldr	r2, [pc, #92]	@ (8004f48 <TIM_OC6_SetConfig+0xb8>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d007      	beq.n	8004f00 <TIM_OC6_SetConfig+0x70>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a16      	ldr	r2, [pc, #88]	@ (8004f4c <TIM_OC6_SetConfig+0xbc>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d003      	beq.n	8004f00 <TIM_OC6_SetConfig+0x70>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a15      	ldr	r2, [pc, #84]	@ (8004f50 <TIM_OC6_SetConfig+0xc0>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d109      	bne.n	8004f14 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	4a14      	ldr	r2, [pc, #80]	@ (8004f54 <TIM_OC6_SetConfig+0xc4>)
 8004f04:	4013      	ands	r3, r2
 8004f06:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	695b      	ldr	r3, [r3, #20]
 8004f0c:	029b      	lsls	r3, r3, #10
 8004f0e:	697a      	ldr	r2, [r7, #20]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	68fa      	ldr	r2, [r7, #12]
 8004f1e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	685a      	ldr	r2, [r3, #4]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	621a      	str	r2, [r3, #32]
}
 8004f2e:	46c0      	nop			@ (mov r8, r8)
 8004f30:	46bd      	mov	sp, r7
 8004f32:	b006      	add	sp, #24
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	46c0      	nop			@ (mov r8, r8)
 8004f38:	ffefffff 	.word	0xffefffff
 8004f3c:	feff8fff 	.word	0xfeff8fff
 8004f40:	ffdfffff 	.word	0xffdfffff
 8004f44:	40012c00 	.word	0x40012c00
 8004f48:	40014000 	.word	0x40014000
 8004f4c:	40014400 	.word	0x40014400
 8004f50:	40014800 	.word	0x40014800
 8004f54:	fffbffff 	.word	0xfffbffff

08004f58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b086      	sub	sp, #24
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	221f      	movs	r2, #31
 8004f68:	4013      	ands	r3, r2
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	409a      	lsls	r2, r3
 8004f6e:	0013      	movs	r3, r2
 8004f70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	6a1b      	ldr	r3, [r3, #32]
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	43d2      	mvns	r2, r2
 8004f7a:	401a      	ands	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6a1a      	ldr	r2, [r3, #32]
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	211f      	movs	r1, #31
 8004f88:	400b      	ands	r3, r1
 8004f8a:	6879      	ldr	r1, [r7, #4]
 8004f8c:	4099      	lsls	r1, r3
 8004f8e:	000b      	movs	r3, r1
 8004f90:	431a      	orrs	r2, r3
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	621a      	str	r2, [r3, #32]
}
 8004f96:	46c0      	nop			@ (mov r8, r8)
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	b006      	add	sp, #24
 8004f9c:	bd80      	pop	{r7, pc}

08004f9e <__cvt>:
 8004f9e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fa0:	001f      	movs	r7, r3
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	0016      	movs	r6, r2
 8004fa6:	b08b      	sub	sp, #44	@ 0x2c
 8004fa8:	429f      	cmp	r7, r3
 8004faa:	da04      	bge.n	8004fb6 <__cvt+0x18>
 8004fac:	2180      	movs	r1, #128	@ 0x80
 8004fae:	0609      	lsls	r1, r1, #24
 8004fb0:	187b      	adds	r3, r7, r1
 8004fb2:	001f      	movs	r7, r3
 8004fb4:	232d      	movs	r3, #45	@ 0x2d
 8004fb6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004fb8:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8004fba:	7013      	strb	r3, [r2, #0]
 8004fbc:	2320      	movs	r3, #32
 8004fbe:	2203      	movs	r2, #3
 8004fc0:	439d      	bics	r5, r3
 8004fc2:	2d46      	cmp	r5, #70	@ 0x46
 8004fc4:	d007      	beq.n	8004fd6 <__cvt+0x38>
 8004fc6:	002b      	movs	r3, r5
 8004fc8:	3b45      	subs	r3, #69	@ 0x45
 8004fca:	4259      	negs	r1, r3
 8004fcc:	414b      	adcs	r3, r1
 8004fce:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8004fd0:	3a01      	subs	r2, #1
 8004fd2:	18cb      	adds	r3, r1, r3
 8004fd4:	9310      	str	r3, [sp, #64]	@ 0x40
 8004fd6:	ab09      	add	r3, sp, #36	@ 0x24
 8004fd8:	9304      	str	r3, [sp, #16]
 8004fda:	ab08      	add	r3, sp, #32
 8004fdc:	9303      	str	r3, [sp, #12]
 8004fde:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004fe0:	9200      	str	r2, [sp, #0]
 8004fe2:	9302      	str	r3, [sp, #8]
 8004fe4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004fe6:	0032      	movs	r2, r6
 8004fe8:	9301      	str	r3, [sp, #4]
 8004fea:	003b      	movs	r3, r7
 8004fec:	f000 febe 	bl	8005d6c <_dtoa_r>
 8004ff0:	0004      	movs	r4, r0
 8004ff2:	2d47      	cmp	r5, #71	@ 0x47
 8004ff4:	d11b      	bne.n	800502e <__cvt+0x90>
 8004ff6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004ff8:	07db      	lsls	r3, r3, #31
 8004ffa:	d511      	bpl.n	8005020 <__cvt+0x82>
 8004ffc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004ffe:	18c3      	adds	r3, r0, r3
 8005000:	9307      	str	r3, [sp, #28]
 8005002:	2200      	movs	r2, #0
 8005004:	2300      	movs	r3, #0
 8005006:	0030      	movs	r0, r6
 8005008:	0039      	movs	r1, r7
 800500a:	f7fb fa1b 	bl	8000444 <__aeabi_dcmpeq>
 800500e:	2800      	cmp	r0, #0
 8005010:	d001      	beq.n	8005016 <__cvt+0x78>
 8005012:	9b07      	ldr	r3, [sp, #28]
 8005014:	9309      	str	r3, [sp, #36]	@ 0x24
 8005016:	2230      	movs	r2, #48	@ 0x30
 8005018:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800501a:	9907      	ldr	r1, [sp, #28]
 800501c:	428b      	cmp	r3, r1
 800501e:	d320      	bcc.n	8005062 <__cvt+0xc4>
 8005020:	0020      	movs	r0, r4
 8005022:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005024:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005026:	1b1b      	subs	r3, r3, r4
 8005028:	6013      	str	r3, [r2, #0]
 800502a:	b00b      	add	sp, #44	@ 0x2c
 800502c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800502e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005030:	18c3      	adds	r3, r0, r3
 8005032:	9307      	str	r3, [sp, #28]
 8005034:	2d46      	cmp	r5, #70	@ 0x46
 8005036:	d1e4      	bne.n	8005002 <__cvt+0x64>
 8005038:	7803      	ldrb	r3, [r0, #0]
 800503a:	2b30      	cmp	r3, #48	@ 0x30
 800503c:	d10c      	bne.n	8005058 <__cvt+0xba>
 800503e:	2200      	movs	r2, #0
 8005040:	2300      	movs	r3, #0
 8005042:	0030      	movs	r0, r6
 8005044:	0039      	movs	r1, r7
 8005046:	f7fb f9fd 	bl	8000444 <__aeabi_dcmpeq>
 800504a:	2800      	cmp	r0, #0
 800504c:	d104      	bne.n	8005058 <__cvt+0xba>
 800504e:	2301      	movs	r3, #1
 8005050:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8005052:	1a9b      	subs	r3, r3, r2
 8005054:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005056:	6013      	str	r3, [r2, #0]
 8005058:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800505a:	9a07      	ldr	r2, [sp, #28]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	18d3      	adds	r3, r2, r3
 8005060:	e7ce      	b.n	8005000 <__cvt+0x62>
 8005062:	1c59      	adds	r1, r3, #1
 8005064:	9109      	str	r1, [sp, #36]	@ 0x24
 8005066:	701a      	strb	r2, [r3, #0]
 8005068:	e7d6      	b.n	8005018 <__cvt+0x7a>

0800506a <__exponent>:
 800506a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800506c:	232b      	movs	r3, #43	@ 0x2b
 800506e:	0005      	movs	r5, r0
 8005070:	000c      	movs	r4, r1
 8005072:	b085      	sub	sp, #20
 8005074:	7002      	strb	r2, [r0, #0]
 8005076:	2900      	cmp	r1, #0
 8005078:	da01      	bge.n	800507e <__exponent+0x14>
 800507a:	424c      	negs	r4, r1
 800507c:	3302      	adds	r3, #2
 800507e:	706b      	strb	r3, [r5, #1]
 8005080:	2c09      	cmp	r4, #9
 8005082:	dd2c      	ble.n	80050de <__exponent+0x74>
 8005084:	ab02      	add	r3, sp, #8
 8005086:	1dde      	adds	r6, r3, #7
 8005088:	0020      	movs	r0, r4
 800508a:	210a      	movs	r1, #10
 800508c:	f7fb f9c4 	bl	8000418 <__aeabi_idivmod>
 8005090:	0037      	movs	r7, r6
 8005092:	3130      	adds	r1, #48	@ 0x30
 8005094:	3e01      	subs	r6, #1
 8005096:	0020      	movs	r0, r4
 8005098:	7031      	strb	r1, [r6, #0]
 800509a:	210a      	movs	r1, #10
 800509c:	9401      	str	r4, [sp, #4]
 800509e:	f7fb f8d5 	bl	800024c <__divsi3>
 80050a2:	9b01      	ldr	r3, [sp, #4]
 80050a4:	0004      	movs	r4, r0
 80050a6:	2b63      	cmp	r3, #99	@ 0x63
 80050a8:	dcee      	bgt.n	8005088 <__exponent+0x1e>
 80050aa:	1eba      	subs	r2, r7, #2
 80050ac:	1ca8      	adds	r0, r5, #2
 80050ae:	0001      	movs	r1, r0
 80050b0:	0013      	movs	r3, r2
 80050b2:	3430      	adds	r4, #48	@ 0x30
 80050b4:	7014      	strb	r4, [r2, #0]
 80050b6:	ac02      	add	r4, sp, #8
 80050b8:	3407      	adds	r4, #7
 80050ba:	429c      	cmp	r4, r3
 80050bc:	d80a      	bhi.n	80050d4 <__exponent+0x6a>
 80050be:	2300      	movs	r3, #0
 80050c0:	42a2      	cmp	r2, r4
 80050c2:	d803      	bhi.n	80050cc <__exponent+0x62>
 80050c4:	3309      	adds	r3, #9
 80050c6:	aa02      	add	r2, sp, #8
 80050c8:	189b      	adds	r3, r3, r2
 80050ca:	1bdb      	subs	r3, r3, r7
 80050cc:	18c0      	adds	r0, r0, r3
 80050ce:	1b40      	subs	r0, r0, r5
 80050d0:	b005      	add	sp, #20
 80050d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050d4:	781c      	ldrb	r4, [r3, #0]
 80050d6:	3301      	adds	r3, #1
 80050d8:	700c      	strb	r4, [r1, #0]
 80050da:	3101      	adds	r1, #1
 80050dc:	e7eb      	b.n	80050b6 <__exponent+0x4c>
 80050de:	2330      	movs	r3, #48	@ 0x30
 80050e0:	18e4      	adds	r4, r4, r3
 80050e2:	70ab      	strb	r3, [r5, #2]
 80050e4:	1d28      	adds	r0, r5, #4
 80050e6:	70ec      	strb	r4, [r5, #3]
 80050e8:	e7f1      	b.n	80050ce <__exponent+0x64>
	...

080050ec <_printf_float>:
 80050ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050ee:	b097      	sub	sp, #92	@ 0x5c
 80050f0:	000d      	movs	r5, r1
 80050f2:	920a      	str	r2, [sp, #40]	@ 0x28
 80050f4:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 80050f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80050f8:	9009      	str	r0, [sp, #36]	@ 0x24
 80050fa:	f000 fd1f 	bl	8005b3c <_localeconv_r>
 80050fe:	6803      	ldr	r3, [r0, #0]
 8005100:	0018      	movs	r0, r3
 8005102:	930d      	str	r3, [sp, #52]	@ 0x34
 8005104:	f7fa fffc 	bl	8000100 <strlen>
 8005108:	2300      	movs	r3, #0
 800510a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800510c:	9314      	str	r3, [sp, #80]	@ 0x50
 800510e:	7e2b      	ldrb	r3, [r5, #24]
 8005110:	2207      	movs	r2, #7
 8005112:	930c      	str	r3, [sp, #48]	@ 0x30
 8005114:	682b      	ldr	r3, [r5, #0]
 8005116:	930e      	str	r3, [sp, #56]	@ 0x38
 8005118:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800511a:	6823      	ldr	r3, [r4, #0]
 800511c:	05c9      	lsls	r1, r1, #23
 800511e:	d545      	bpl.n	80051ac <_printf_float+0xc0>
 8005120:	189b      	adds	r3, r3, r2
 8005122:	4393      	bics	r3, r2
 8005124:	001a      	movs	r2, r3
 8005126:	3208      	adds	r2, #8
 8005128:	6022      	str	r2, [r4, #0]
 800512a:	2201      	movs	r2, #1
 800512c:	681e      	ldr	r6, [r3, #0]
 800512e:	685f      	ldr	r7, [r3, #4]
 8005130:	007b      	lsls	r3, r7, #1
 8005132:	085b      	lsrs	r3, r3, #1
 8005134:	9311      	str	r3, [sp, #68]	@ 0x44
 8005136:	9610      	str	r6, [sp, #64]	@ 0x40
 8005138:	64ae      	str	r6, [r5, #72]	@ 0x48
 800513a:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800513c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800513e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8005140:	4ba7      	ldr	r3, [pc, #668]	@ (80053e0 <_printf_float+0x2f4>)
 8005142:	4252      	negs	r2, r2
 8005144:	f7fd f8b8 	bl	80022b8 <__aeabi_dcmpun>
 8005148:	2800      	cmp	r0, #0
 800514a:	d131      	bne.n	80051b0 <_printf_float+0xc4>
 800514c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800514e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8005150:	2201      	movs	r2, #1
 8005152:	4ba3      	ldr	r3, [pc, #652]	@ (80053e0 <_printf_float+0x2f4>)
 8005154:	4252      	negs	r2, r2
 8005156:	f7fb f985 	bl	8000464 <__aeabi_dcmple>
 800515a:	2800      	cmp	r0, #0
 800515c:	d128      	bne.n	80051b0 <_printf_float+0xc4>
 800515e:	2200      	movs	r2, #0
 8005160:	2300      	movs	r3, #0
 8005162:	0030      	movs	r0, r6
 8005164:	0039      	movs	r1, r7
 8005166:	f7fb f973 	bl	8000450 <__aeabi_dcmplt>
 800516a:	2800      	cmp	r0, #0
 800516c:	d003      	beq.n	8005176 <_printf_float+0x8a>
 800516e:	002b      	movs	r3, r5
 8005170:	222d      	movs	r2, #45	@ 0x2d
 8005172:	3343      	adds	r3, #67	@ 0x43
 8005174:	701a      	strb	r2, [r3, #0]
 8005176:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005178:	4f9a      	ldr	r7, [pc, #616]	@ (80053e4 <_printf_float+0x2f8>)
 800517a:	2b47      	cmp	r3, #71	@ 0x47
 800517c:	d900      	bls.n	8005180 <_printf_float+0x94>
 800517e:	4f9a      	ldr	r7, [pc, #616]	@ (80053e8 <_printf_float+0x2fc>)
 8005180:	2303      	movs	r3, #3
 8005182:	2400      	movs	r4, #0
 8005184:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005186:	612b      	str	r3, [r5, #16]
 8005188:	3301      	adds	r3, #1
 800518a:	439a      	bics	r2, r3
 800518c:	602a      	str	r2, [r5, #0]
 800518e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005190:	0029      	movs	r1, r5
 8005192:	9300      	str	r3, [sp, #0]
 8005194:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005196:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005198:	aa15      	add	r2, sp, #84	@ 0x54
 800519a:	f000 f9e5 	bl	8005568 <_printf_common>
 800519e:	3001      	adds	r0, #1
 80051a0:	d000      	beq.n	80051a4 <_printf_float+0xb8>
 80051a2:	e09f      	b.n	80052e4 <_printf_float+0x1f8>
 80051a4:	2001      	movs	r0, #1
 80051a6:	4240      	negs	r0, r0
 80051a8:	b017      	add	sp, #92	@ 0x5c
 80051aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051ac:	3307      	adds	r3, #7
 80051ae:	e7b8      	b.n	8005122 <_printf_float+0x36>
 80051b0:	0032      	movs	r2, r6
 80051b2:	003b      	movs	r3, r7
 80051b4:	0030      	movs	r0, r6
 80051b6:	0039      	movs	r1, r7
 80051b8:	f7fd f87e 	bl	80022b8 <__aeabi_dcmpun>
 80051bc:	2800      	cmp	r0, #0
 80051be:	d00b      	beq.n	80051d8 <_printf_float+0xec>
 80051c0:	2f00      	cmp	r7, #0
 80051c2:	da03      	bge.n	80051cc <_printf_float+0xe0>
 80051c4:	002b      	movs	r3, r5
 80051c6:	222d      	movs	r2, #45	@ 0x2d
 80051c8:	3343      	adds	r3, #67	@ 0x43
 80051ca:	701a      	strb	r2, [r3, #0]
 80051cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80051ce:	4f87      	ldr	r7, [pc, #540]	@ (80053ec <_printf_float+0x300>)
 80051d0:	2b47      	cmp	r3, #71	@ 0x47
 80051d2:	d9d5      	bls.n	8005180 <_printf_float+0x94>
 80051d4:	4f86      	ldr	r7, [pc, #536]	@ (80053f0 <_printf_float+0x304>)
 80051d6:	e7d3      	b.n	8005180 <_printf_float+0x94>
 80051d8:	2220      	movs	r2, #32
 80051da:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80051dc:	686b      	ldr	r3, [r5, #4]
 80051de:	4394      	bics	r4, r2
 80051e0:	1c5a      	adds	r2, r3, #1
 80051e2:	d146      	bne.n	8005272 <_printf_float+0x186>
 80051e4:	3307      	adds	r3, #7
 80051e6:	606b      	str	r3, [r5, #4]
 80051e8:	2380      	movs	r3, #128	@ 0x80
 80051ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80051ec:	00db      	lsls	r3, r3, #3
 80051ee:	4313      	orrs	r3, r2
 80051f0:	2200      	movs	r2, #0
 80051f2:	602b      	str	r3, [r5, #0]
 80051f4:	9206      	str	r2, [sp, #24]
 80051f6:	aa14      	add	r2, sp, #80	@ 0x50
 80051f8:	9205      	str	r2, [sp, #20]
 80051fa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80051fc:	a90a      	add	r1, sp, #40	@ 0x28
 80051fe:	9204      	str	r2, [sp, #16]
 8005200:	aa13      	add	r2, sp, #76	@ 0x4c
 8005202:	9203      	str	r2, [sp, #12]
 8005204:	2223      	movs	r2, #35	@ 0x23
 8005206:	1852      	adds	r2, r2, r1
 8005208:	9202      	str	r2, [sp, #8]
 800520a:	9301      	str	r3, [sp, #4]
 800520c:	686b      	ldr	r3, [r5, #4]
 800520e:	0032      	movs	r2, r6
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005214:	003b      	movs	r3, r7
 8005216:	f7ff fec2 	bl	8004f9e <__cvt>
 800521a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800521c:	0007      	movs	r7, r0
 800521e:	2c47      	cmp	r4, #71	@ 0x47
 8005220:	d12d      	bne.n	800527e <_printf_float+0x192>
 8005222:	1cd3      	adds	r3, r2, #3
 8005224:	db02      	blt.n	800522c <_printf_float+0x140>
 8005226:	686b      	ldr	r3, [r5, #4]
 8005228:	429a      	cmp	r2, r3
 800522a:	dd48      	ble.n	80052be <_printf_float+0x1d2>
 800522c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800522e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005230:	3b02      	subs	r3, #2
 8005232:	b2db      	uxtb	r3, r3
 8005234:	930c      	str	r3, [sp, #48]	@ 0x30
 8005236:	0028      	movs	r0, r5
 8005238:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800523a:	3901      	subs	r1, #1
 800523c:	3050      	adds	r0, #80	@ 0x50
 800523e:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005240:	f7ff ff13 	bl	800506a <__exponent>
 8005244:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005246:	0004      	movs	r4, r0
 8005248:	1813      	adds	r3, r2, r0
 800524a:	612b      	str	r3, [r5, #16]
 800524c:	2a01      	cmp	r2, #1
 800524e:	dc02      	bgt.n	8005256 <_printf_float+0x16a>
 8005250:	682a      	ldr	r2, [r5, #0]
 8005252:	07d2      	lsls	r2, r2, #31
 8005254:	d501      	bpl.n	800525a <_printf_float+0x16e>
 8005256:	3301      	adds	r3, #1
 8005258:	612b      	str	r3, [r5, #16]
 800525a:	2323      	movs	r3, #35	@ 0x23
 800525c:	aa0a      	add	r2, sp, #40	@ 0x28
 800525e:	189b      	adds	r3, r3, r2
 8005260:	781b      	ldrb	r3, [r3, #0]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d100      	bne.n	8005268 <_printf_float+0x17c>
 8005266:	e792      	b.n	800518e <_printf_float+0xa2>
 8005268:	002b      	movs	r3, r5
 800526a:	222d      	movs	r2, #45	@ 0x2d
 800526c:	3343      	adds	r3, #67	@ 0x43
 800526e:	701a      	strb	r2, [r3, #0]
 8005270:	e78d      	b.n	800518e <_printf_float+0xa2>
 8005272:	2c47      	cmp	r4, #71	@ 0x47
 8005274:	d1b8      	bne.n	80051e8 <_printf_float+0xfc>
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1b6      	bne.n	80051e8 <_printf_float+0xfc>
 800527a:	3301      	adds	r3, #1
 800527c:	e7b3      	b.n	80051e6 <_printf_float+0xfa>
 800527e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005280:	0011      	movs	r1, r2
 8005282:	2b65      	cmp	r3, #101	@ 0x65
 8005284:	d9d7      	bls.n	8005236 <_printf_float+0x14a>
 8005286:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005288:	2b66      	cmp	r3, #102	@ 0x66
 800528a:	d11a      	bne.n	80052c2 <_printf_float+0x1d6>
 800528c:	686b      	ldr	r3, [r5, #4]
 800528e:	2a00      	cmp	r2, #0
 8005290:	dd09      	ble.n	80052a6 <_printf_float+0x1ba>
 8005292:	612a      	str	r2, [r5, #16]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d102      	bne.n	800529e <_printf_float+0x1b2>
 8005298:	6829      	ldr	r1, [r5, #0]
 800529a:	07c9      	lsls	r1, r1, #31
 800529c:	d50b      	bpl.n	80052b6 <_printf_float+0x1ca>
 800529e:	3301      	adds	r3, #1
 80052a0:	189b      	adds	r3, r3, r2
 80052a2:	612b      	str	r3, [r5, #16]
 80052a4:	e007      	b.n	80052b6 <_printf_float+0x1ca>
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d103      	bne.n	80052b2 <_printf_float+0x1c6>
 80052aa:	2201      	movs	r2, #1
 80052ac:	6829      	ldr	r1, [r5, #0]
 80052ae:	4211      	tst	r1, r2
 80052b0:	d000      	beq.n	80052b4 <_printf_float+0x1c8>
 80052b2:	1c9a      	adds	r2, r3, #2
 80052b4:	612a      	str	r2, [r5, #16]
 80052b6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80052b8:	2400      	movs	r4, #0
 80052ba:	65ab      	str	r3, [r5, #88]	@ 0x58
 80052bc:	e7cd      	b.n	800525a <_printf_float+0x16e>
 80052be:	2367      	movs	r3, #103	@ 0x67
 80052c0:	930c      	str	r3, [sp, #48]	@ 0x30
 80052c2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80052c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80052c6:	4299      	cmp	r1, r3
 80052c8:	db06      	blt.n	80052d8 <_printf_float+0x1ec>
 80052ca:	682b      	ldr	r3, [r5, #0]
 80052cc:	6129      	str	r1, [r5, #16]
 80052ce:	07db      	lsls	r3, r3, #31
 80052d0:	d5f1      	bpl.n	80052b6 <_printf_float+0x1ca>
 80052d2:	3101      	adds	r1, #1
 80052d4:	6129      	str	r1, [r5, #16]
 80052d6:	e7ee      	b.n	80052b6 <_printf_float+0x1ca>
 80052d8:	2201      	movs	r2, #1
 80052da:	2900      	cmp	r1, #0
 80052dc:	dce0      	bgt.n	80052a0 <_printf_float+0x1b4>
 80052de:	1892      	adds	r2, r2, r2
 80052e0:	1a52      	subs	r2, r2, r1
 80052e2:	e7dd      	b.n	80052a0 <_printf_float+0x1b4>
 80052e4:	682a      	ldr	r2, [r5, #0]
 80052e6:	0553      	lsls	r3, r2, #21
 80052e8:	d408      	bmi.n	80052fc <_printf_float+0x210>
 80052ea:	692b      	ldr	r3, [r5, #16]
 80052ec:	003a      	movs	r2, r7
 80052ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80052f0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80052f2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80052f4:	47a0      	blx	r4
 80052f6:	3001      	adds	r0, #1
 80052f8:	d129      	bne.n	800534e <_printf_float+0x262>
 80052fa:	e753      	b.n	80051a4 <_printf_float+0xb8>
 80052fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80052fe:	2b65      	cmp	r3, #101	@ 0x65
 8005300:	d800      	bhi.n	8005304 <_printf_float+0x218>
 8005302:	e0da      	b.n	80054ba <_printf_float+0x3ce>
 8005304:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8005306:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8005308:	2200      	movs	r2, #0
 800530a:	2300      	movs	r3, #0
 800530c:	f7fb f89a 	bl	8000444 <__aeabi_dcmpeq>
 8005310:	2800      	cmp	r0, #0
 8005312:	d033      	beq.n	800537c <_printf_float+0x290>
 8005314:	2301      	movs	r3, #1
 8005316:	4a37      	ldr	r2, [pc, #220]	@ (80053f4 <_printf_float+0x308>)
 8005318:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800531a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800531c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800531e:	47a0      	blx	r4
 8005320:	3001      	adds	r0, #1
 8005322:	d100      	bne.n	8005326 <_printf_float+0x23a>
 8005324:	e73e      	b.n	80051a4 <_printf_float+0xb8>
 8005326:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8005328:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800532a:	42b3      	cmp	r3, r6
 800532c:	db02      	blt.n	8005334 <_printf_float+0x248>
 800532e:	682b      	ldr	r3, [r5, #0]
 8005330:	07db      	lsls	r3, r3, #31
 8005332:	d50c      	bpl.n	800534e <_printf_float+0x262>
 8005334:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005336:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005338:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800533a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800533c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800533e:	47a0      	blx	r4
 8005340:	2400      	movs	r4, #0
 8005342:	3001      	adds	r0, #1
 8005344:	d100      	bne.n	8005348 <_printf_float+0x25c>
 8005346:	e72d      	b.n	80051a4 <_printf_float+0xb8>
 8005348:	1e73      	subs	r3, r6, #1
 800534a:	42a3      	cmp	r3, r4
 800534c:	dc0a      	bgt.n	8005364 <_printf_float+0x278>
 800534e:	682b      	ldr	r3, [r5, #0]
 8005350:	079b      	lsls	r3, r3, #30
 8005352:	d500      	bpl.n	8005356 <_printf_float+0x26a>
 8005354:	e105      	b.n	8005562 <_printf_float+0x476>
 8005356:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005358:	68e8      	ldr	r0, [r5, #12]
 800535a:	4298      	cmp	r0, r3
 800535c:	db00      	blt.n	8005360 <_printf_float+0x274>
 800535e:	e723      	b.n	80051a8 <_printf_float+0xbc>
 8005360:	0018      	movs	r0, r3
 8005362:	e721      	b.n	80051a8 <_printf_float+0xbc>
 8005364:	002a      	movs	r2, r5
 8005366:	2301      	movs	r3, #1
 8005368:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800536a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800536c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800536e:	321a      	adds	r2, #26
 8005370:	47b8      	blx	r7
 8005372:	3001      	adds	r0, #1
 8005374:	d100      	bne.n	8005378 <_printf_float+0x28c>
 8005376:	e715      	b.n	80051a4 <_printf_float+0xb8>
 8005378:	3401      	adds	r4, #1
 800537a:	e7e5      	b.n	8005348 <_printf_float+0x25c>
 800537c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800537e:	2b00      	cmp	r3, #0
 8005380:	dc3a      	bgt.n	80053f8 <_printf_float+0x30c>
 8005382:	2301      	movs	r3, #1
 8005384:	4a1b      	ldr	r2, [pc, #108]	@ (80053f4 <_printf_float+0x308>)
 8005386:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005388:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800538a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800538c:	47a0      	blx	r4
 800538e:	3001      	adds	r0, #1
 8005390:	d100      	bne.n	8005394 <_printf_float+0x2a8>
 8005392:	e707      	b.n	80051a4 <_printf_float+0xb8>
 8005394:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8005396:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005398:	4333      	orrs	r3, r6
 800539a:	d102      	bne.n	80053a2 <_printf_float+0x2b6>
 800539c:	682b      	ldr	r3, [r5, #0]
 800539e:	07db      	lsls	r3, r3, #31
 80053a0:	d5d5      	bpl.n	800534e <_printf_float+0x262>
 80053a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80053a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80053a6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80053a8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80053aa:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80053ac:	47a0      	blx	r4
 80053ae:	2300      	movs	r3, #0
 80053b0:	3001      	adds	r0, #1
 80053b2:	d100      	bne.n	80053b6 <_printf_float+0x2ca>
 80053b4:	e6f6      	b.n	80051a4 <_printf_float+0xb8>
 80053b6:	930c      	str	r3, [sp, #48]	@ 0x30
 80053b8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80053ba:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80053bc:	425b      	negs	r3, r3
 80053be:	4293      	cmp	r3, r2
 80053c0:	dc01      	bgt.n	80053c6 <_printf_float+0x2da>
 80053c2:	0033      	movs	r3, r6
 80053c4:	e792      	b.n	80052ec <_printf_float+0x200>
 80053c6:	002a      	movs	r2, r5
 80053c8:	2301      	movs	r3, #1
 80053ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80053cc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80053ce:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80053d0:	321a      	adds	r2, #26
 80053d2:	47a0      	blx	r4
 80053d4:	3001      	adds	r0, #1
 80053d6:	d100      	bne.n	80053da <_printf_float+0x2ee>
 80053d8:	e6e4      	b.n	80051a4 <_printf_float+0xb8>
 80053da:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80053dc:	3301      	adds	r3, #1
 80053de:	e7ea      	b.n	80053b6 <_printf_float+0x2ca>
 80053e0:	7fefffff 	.word	0x7fefffff
 80053e4:	08007f00 	.word	0x08007f00
 80053e8:	08007f04 	.word	0x08007f04
 80053ec:	08007f08 	.word	0x08007f08
 80053f0:	08007f0c 	.word	0x08007f0c
 80053f4:	08007f10 	.word	0x08007f10
 80053f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80053fa:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80053fc:	930c      	str	r3, [sp, #48]	@ 0x30
 80053fe:	429e      	cmp	r6, r3
 8005400:	dd00      	ble.n	8005404 <_printf_float+0x318>
 8005402:	001e      	movs	r6, r3
 8005404:	2e00      	cmp	r6, #0
 8005406:	dc31      	bgt.n	800546c <_printf_float+0x380>
 8005408:	43f3      	mvns	r3, r6
 800540a:	2400      	movs	r4, #0
 800540c:	17db      	asrs	r3, r3, #31
 800540e:	4033      	ands	r3, r6
 8005410:	930e      	str	r3, [sp, #56]	@ 0x38
 8005412:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8005414:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005416:	1af3      	subs	r3, r6, r3
 8005418:	42a3      	cmp	r3, r4
 800541a:	dc30      	bgt.n	800547e <_printf_float+0x392>
 800541c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800541e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005420:	429a      	cmp	r2, r3
 8005422:	dc38      	bgt.n	8005496 <_printf_float+0x3aa>
 8005424:	682b      	ldr	r3, [r5, #0]
 8005426:	07db      	lsls	r3, r3, #31
 8005428:	d435      	bmi.n	8005496 <_printf_float+0x3aa>
 800542a:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800542c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800542e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005430:	1b9b      	subs	r3, r3, r6
 8005432:	1b14      	subs	r4, r2, r4
 8005434:	429c      	cmp	r4, r3
 8005436:	dd00      	ble.n	800543a <_printf_float+0x34e>
 8005438:	001c      	movs	r4, r3
 800543a:	2c00      	cmp	r4, #0
 800543c:	dc34      	bgt.n	80054a8 <_printf_float+0x3bc>
 800543e:	43e3      	mvns	r3, r4
 8005440:	2600      	movs	r6, #0
 8005442:	17db      	asrs	r3, r3, #31
 8005444:	401c      	ands	r4, r3
 8005446:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005448:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	1b1b      	subs	r3, r3, r4
 800544e:	42b3      	cmp	r3, r6
 8005450:	dc00      	bgt.n	8005454 <_printf_float+0x368>
 8005452:	e77c      	b.n	800534e <_printf_float+0x262>
 8005454:	002a      	movs	r2, r5
 8005456:	2301      	movs	r3, #1
 8005458:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800545a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800545c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800545e:	321a      	adds	r2, #26
 8005460:	47b8      	blx	r7
 8005462:	3001      	adds	r0, #1
 8005464:	d100      	bne.n	8005468 <_printf_float+0x37c>
 8005466:	e69d      	b.n	80051a4 <_printf_float+0xb8>
 8005468:	3601      	adds	r6, #1
 800546a:	e7ec      	b.n	8005446 <_printf_float+0x35a>
 800546c:	0033      	movs	r3, r6
 800546e:	003a      	movs	r2, r7
 8005470:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005472:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005474:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005476:	47a0      	blx	r4
 8005478:	3001      	adds	r0, #1
 800547a:	d1c5      	bne.n	8005408 <_printf_float+0x31c>
 800547c:	e692      	b.n	80051a4 <_printf_float+0xb8>
 800547e:	002a      	movs	r2, r5
 8005480:	2301      	movs	r3, #1
 8005482:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005484:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005486:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005488:	321a      	adds	r2, #26
 800548a:	47b0      	blx	r6
 800548c:	3001      	adds	r0, #1
 800548e:	d100      	bne.n	8005492 <_printf_float+0x3a6>
 8005490:	e688      	b.n	80051a4 <_printf_float+0xb8>
 8005492:	3401      	adds	r4, #1
 8005494:	e7bd      	b.n	8005412 <_printf_float+0x326>
 8005496:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005498:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800549a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800549c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800549e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80054a0:	47a0      	blx	r4
 80054a2:	3001      	adds	r0, #1
 80054a4:	d1c1      	bne.n	800542a <_printf_float+0x33e>
 80054a6:	e67d      	b.n	80051a4 <_printf_float+0xb8>
 80054a8:	19ba      	adds	r2, r7, r6
 80054aa:	0023      	movs	r3, r4
 80054ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80054ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80054b0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80054b2:	47b0      	blx	r6
 80054b4:	3001      	adds	r0, #1
 80054b6:	d1c2      	bne.n	800543e <_printf_float+0x352>
 80054b8:	e674      	b.n	80051a4 <_printf_float+0xb8>
 80054ba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80054bc:	930c      	str	r3, [sp, #48]	@ 0x30
 80054be:	2b01      	cmp	r3, #1
 80054c0:	dc02      	bgt.n	80054c8 <_printf_float+0x3dc>
 80054c2:	2301      	movs	r3, #1
 80054c4:	421a      	tst	r2, r3
 80054c6:	d039      	beq.n	800553c <_printf_float+0x450>
 80054c8:	2301      	movs	r3, #1
 80054ca:	003a      	movs	r2, r7
 80054cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80054ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80054d0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80054d2:	47b0      	blx	r6
 80054d4:	3001      	adds	r0, #1
 80054d6:	d100      	bne.n	80054da <_printf_float+0x3ee>
 80054d8:	e664      	b.n	80051a4 <_printf_float+0xb8>
 80054da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80054dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80054de:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80054e0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80054e2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80054e4:	47b0      	blx	r6
 80054e6:	3001      	adds	r0, #1
 80054e8:	d100      	bne.n	80054ec <_printf_float+0x400>
 80054ea:	e65b      	b.n	80051a4 <_printf_float+0xb8>
 80054ec:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80054ee:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80054f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80054f2:	2200      	movs	r2, #0
 80054f4:	3b01      	subs	r3, #1
 80054f6:	930c      	str	r3, [sp, #48]	@ 0x30
 80054f8:	2300      	movs	r3, #0
 80054fa:	f7fa ffa3 	bl	8000444 <__aeabi_dcmpeq>
 80054fe:	2800      	cmp	r0, #0
 8005500:	d11a      	bne.n	8005538 <_printf_float+0x44c>
 8005502:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005504:	1c7a      	adds	r2, r7, #1
 8005506:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005508:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800550a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800550c:	47b0      	blx	r6
 800550e:	3001      	adds	r0, #1
 8005510:	d10e      	bne.n	8005530 <_printf_float+0x444>
 8005512:	e647      	b.n	80051a4 <_printf_float+0xb8>
 8005514:	002a      	movs	r2, r5
 8005516:	2301      	movs	r3, #1
 8005518:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800551a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800551c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800551e:	321a      	adds	r2, #26
 8005520:	47b8      	blx	r7
 8005522:	3001      	adds	r0, #1
 8005524:	d100      	bne.n	8005528 <_printf_float+0x43c>
 8005526:	e63d      	b.n	80051a4 <_printf_float+0xb8>
 8005528:	3601      	adds	r6, #1
 800552a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800552c:	429e      	cmp	r6, r3
 800552e:	dbf1      	blt.n	8005514 <_printf_float+0x428>
 8005530:	002a      	movs	r2, r5
 8005532:	0023      	movs	r3, r4
 8005534:	3250      	adds	r2, #80	@ 0x50
 8005536:	e6da      	b.n	80052ee <_printf_float+0x202>
 8005538:	2600      	movs	r6, #0
 800553a:	e7f6      	b.n	800552a <_printf_float+0x43e>
 800553c:	003a      	movs	r2, r7
 800553e:	e7e2      	b.n	8005506 <_printf_float+0x41a>
 8005540:	002a      	movs	r2, r5
 8005542:	2301      	movs	r3, #1
 8005544:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005546:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005548:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800554a:	3219      	adds	r2, #25
 800554c:	47b0      	blx	r6
 800554e:	3001      	adds	r0, #1
 8005550:	d100      	bne.n	8005554 <_printf_float+0x468>
 8005552:	e627      	b.n	80051a4 <_printf_float+0xb8>
 8005554:	3401      	adds	r4, #1
 8005556:	68eb      	ldr	r3, [r5, #12]
 8005558:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800555a:	1a9b      	subs	r3, r3, r2
 800555c:	42a3      	cmp	r3, r4
 800555e:	dcef      	bgt.n	8005540 <_printf_float+0x454>
 8005560:	e6f9      	b.n	8005356 <_printf_float+0x26a>
 8005562:	2400      	movs	r4, #0
 8005564:	e7f7      	b.n	8005556 <_printf_float+0x46a>
 8005566:	46c0      	nop			@ (mov r8, r8)

08005568 <_printf_common>:
 8005568:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800556a:	0016      	movs	r6, r2
 800556c:	9301      	str	r3, [sp, #4]
 800556e:	688a      	ldr	r2, [r1, #8]
 8005570:	690b      	ldr	r3, [r1, #16]
 8005572:	000c      	movs	r4, r1
 8005574:	9000      	str	r0, [sp, #0]
 8005576:	4293      	cmp	r3, r2
 8005578:	da00      	bge.n	800557c <_printf_common+0x14>
 800557a:	0013      	movs	r3, r2
 800557c:	0022      	movs	r2, r4
 800557e:	6033      	str	r3, [r6, #0]
 8005580:	3243      	adds	r2, #67	@ 0x43
 8005582:	7812      	ldrb	r2, [r2, #0]
 8005584:	2a00      	cmp	r2, #0
 8005586:	d001      	beq.n	800558c <_printf_common+0x24>
 8005588:	3301      	adds	r3, #1
 800558a:	6033      	str	r3, [r6, #0]
 800558c:	6823      	ldr	r3, [r4, #0]
 800558e:	069b      	lsls	r3, r3, #26
 8005590:	d502      	bpl.n	8005598 <_printf_common+0x30>
 8005592:	6833      	ldr	r3, [r6, #0]
 8005594:	3302      	adds	r3, #2
 8005596:	6033      	str	r3, [r6, #0]
 8005598:	6822      	ldr	r2, [r4, #0]
 800559a:	2306      	movs	r3, #6
 800559c:	0015      	movs	r5, r2
 800559e:	401d      	ands	r5, r3
 80055a0:	421a      	tst	r2, r3
 80055a2:	d027      	beq.n	80055f4 <_printf_common+0x8c>
 80055a4:	0023      	movs	r3, r4
 80055a6:	3343      	adds	r3, #67	@ 0x43
 80055a8:	781b      	ldrb	r3, [r3, #0]
 80055aa:	1e5a      	subs	r2, r3, #1
 80055ac:	4193      	sbcs	r3, r2
 80055ae:	6822      	ldr	r2, [r4, #0]
 80055b0:	0692      	lsls	r2, r2, #26
 80055b2:	d430      	bmi.n	8005616 <_printf_common+0xae>
 80055b4:	0022      	movs	r2, r4
 80055b6:	9901      	ldr	r1, [sp, #4]
 80055b8:	9800      	ldr	r0, [sp, #0]
 80055ba:	9d08      	ldr	r5, [sp, #32]
 80055bc:	3243      	adds	r2, #67	@ 0x43
 80055be:	47a8      	blx	r5
 80055c0:	3001      	adds	r0, #1
 80055c2:	d025      	beq.n	8005610 <_printf_common+0xa8>
 80055c4:	2206      	movs	r2, #6
 80055c6:	6823      	ldr	r3, [r4, #0]
 80055c8:	2500      	movs	r5, #0
 80055ca:	4013      	ands	r3, r2
 80055cc:	2b04      	cmp	r3, #4
 80055ce:	d105      	bne.n	80055dc <_printf_common+0x74>
 80055d0:	6833      	ldr	r3, [r6, #0]
 80055d2:	68e5      	ldr	r5, [r4, #12]
 80055d4:	1aed      	subs	r5, r5, r3
 80055d6:	43eb      	mvns	r3, r5
 80055d8:	17db      	asrs	r3, r3, #31
 80055da:	401d      	ands	r5, r3
 80055dc:	68a3      	ldr	r3, [r4, #8]
 80055de:	6922      	ldr	r2, [r4, #16]
 80055e0:	4293      	cmp	r3, r2
 80055e2:	dd01      	ble.n	80055e8 <_printf_common+0x80>
 80055e4:	1a9b      	subs	r3, r3, r2
 80055e6:	18ed      	adds	r5, r5, r3
 80055e8:	2600      	movs	r6, #0
 80055ea:	42b5      	cmp	r5, r6
 80055ec:	d120      	bne.n	8005630 <_printf_common+0xc8>
 80055ee:	2000      	movs	r0, #0
 80055f0:	e010      	b.n	8005614 <_printf_common+0xac>
 80055f2:	3501      	adds	r5, #1
 80055f4:	68e3      	ldr	r3, [r4, #12]
 80055f6:	6832      	ldr	r2, [r6, #0]
 80055f8:	1a9b      	subs	r3, r3, r2
 80055fa:	42ab      	cmp	r3, r5
 80055fc:	ddd2      	ble.n	80055a4 <_printf_common+0x3c>
 80055fe:	0022      	movs	r2, r4
 8005600:	2301      	movs	r3, #1
 8005602:	9901      	ldr	r1, [sp, #4]
 8005604:	9800      	ldr	r0, [sp, #0]
 8005606:	9f08      	ldr	r7, [sp, #32]
 8005608:	3219      	adds	r2, #25
 800560a:	47b8      	blx	r7
 800560c:	3001      	adds	r0, #1
 800560e:	d1f0      	bne.n	80055f2 <_printf_common+0x8a>
 8005610:	2001      	movs	r0, #1
 8005612:	4240      	negs	r0, r0
 8005614:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005616:	2030      	movs	r0, #48	@ 0x30
 8005618:	18e1      	adds	r1, r4, r3
 800561a:	3143      	adds	r1, #67	@ 0x43
 800561c:	7008      	strb	r0, [r1, #0]
 800561e:	0021      	movs	r1, r4
 8005620:	1c5a      	adds	r2, r3, #1
 8005622:	3145      	adds	r1, #69	@ 0x45
 8005624:	7809      	ldrb	r1, [r1, #0]
 8005626:	18a2      	adds	r2, r4, r2
 8005628:	3243      	adds	r2, #67	@ 0x43
 800562a:	3302      	adds	r3, #2
 800562c:	7011      	strb	r1, [r2, #0]
 800562e:	e7c1      	b.n	80055b4 <_printf_common+0x4c>
 8005630:	0022      	movs	r2, r4
 8005632:	2301      	movs	r3, #1
 8005634:	9901      	ldr	r1, [sp, #4]
 8005636:	9800      	ldr	r0, [sp, #0]
 8005638:	9f08      	ldr	r7, [sp, #32]
 800563a:	321a      	adds	r2, #26
 800563c:	47b8      	blx	r7
 800563e:	3001      	adds	r0, #1
 8005640:	d0e6      	beq.n	8005610 <_printf_common+0xa8>
 8005642:	3601      	adds	r6, #1
 8005644:	e7d1      	b.n	80055ea <_printf_common+0x82>
	...

08005648 <_printf_i>:
 8005648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800564a:	b08b      	sub	sp, #44	@ 0x2c
 800564c:	9206      	str	r2, [sp, #24]
 800564e:	000a      	movs	r2, r1
 8005650:	3243      	adds	r2, #67	@ 0x43
 8005652:	9307      	str	r3, [sp, #28]
 8005654:	9005      	str	r0, [sp, #20]
 8005656:	9203      	str	r2, [sp, #12]
 8005658:	7e0a      	ldrb	r2, [r1, #24]
 800565a:	000c      	movs	r4, r1
 800565c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800565e:	2a78      	cmp	r2, #120	@ 0x78
 8005660:	d809      	bhi.n	8005676 <_printf_i+0x2e>
 8005662:	2a62      	cmp	r2, #98	@ 0x62
 8005664:	d80b      	bhi.n	800567e <_printf_i+0x36>
 8005666:	2a00      	cmp	r2, #0
 8005668:	d100      	bne.n	800566c <_printf_i+0x24>
 800566a:	e0bc      	b.n	80057e6 <_printf_i+0x19e>
 800566c:	497b      	ldr	r1, [pc, #492]	@ (800585c <_printf_i+0x214>)
 800566e:	9104      	str	r1, [sp, #16]
 8005670:	2a58      	cmp	r2, #88	@ 0x58
 8005672:	d100      	bne.n	8005676 <_printf_i+0x2e>
 8005674:	e090      	b.n	8005798 <_printf_i+0x150>
 8005676:	0025      	movs	r5, r4
 8005678:	3542      	adds	r5, #66	@ 0x42
 800567a:	702a      	strb	r2, [r5, #0]
 800567c:	e022      	b.n	80056c4 <_printf_i+0x7c>
 800567e:	0010      	movs	r0, r2
 8005680:	3863      	subs	r0, #99	@ 0x63
 8005682:	2815      	cmp	r0, #21
 8005684:	d8f7      	bhi.n	8005676 <_printf_i+0x2e>
 8005686:	f7fa fd4d 	bl	8000124 <__gnu_thumb1_case_shi>
 800568a:	0016      	.short	0x0016
 800568c:	fff6001f 	.word	0xfff6001f
 8005690:	fff6fff6 	.word	0xfff6fff6
 8005694:	001ffff6 	.word	0x001ffff6
 8005698:	fff6fff6 	.word	0xfff6fff6
 800569c:	fff6fff6 	.word	0xfff6fff6
 80056a0:	003600a1 	.word	0x003600a1
 80056a4:	fff60080 	.word	0xfff60080
 80056a8:	00b2fff6 	.word	0x00b2fff6
 80056ac:	0036fff6 	.word	0x0036fff6
 80056b0:	fff6fff6 	.word	0xfff6fff6
 80056b4:	0084      	.short	0x0084
 80056b6:	0025      	movs	r5, r4
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	3542      	adds	r5, #66	@ 0x42
 80056bc:	1d11      	adds	r1, r2, #4
 80056be:	6019      	str	r1, [r3, #0]
 80056c0:	6813      	ldr	r3, [r2, #0]
 80056c2:	702b      	strb	r3, [r5, #0]
 80056c4:	2301      	movs	r3, #1
 80056c6:	e0a0      	b.n	800580a <_printf_i+0x1c2>
 80056c8:	6818      	ldr	r0, [r3, #0]
 80056ca:	6809      	ldr	r1, [r1, #0]
 80056cc:	1d02      	adds	r2, r0, #4
 80056ce:	060d      	lsls	r5, r1, #24
 80056d0:	d50b      	bpl.n	80056ea <_printf_i+0xa2>
 80056d2:	6806      	ldr	r6, [r0, #0]
 80056d4:	601a      	str	r2, [r3, #0]
 80056d6:	2e00      	cmp	r6, #0
 80056d8:	da03      	bge.n	80056e2 <_printf_i+0x9a>
 80056da:	232d      	movs	r3, #45	@ 0x2d
 80056dc:	9a03      	ldr	r2, [sp, #12]
 80056de:	4276      	negs	r6, r6
 80056e0:	7013      	strb	r3, [r2, #0]
 80056e2:	4b5e      	ldr	r3, [pc, #376]	@ (800585c <_printf_i+0x214>)
 80056e4:	270a      	movs	r7, #10
 80056e6:	9304      	str	r3, [sp, #16]
 80056e8:	e018      	b.n	800571c <_printf_i+0xd4>
 80056ea:	6806      	ldr	r6, [r0, #0]
 80056ec:	601a      	str	r2, [r3, #0]
 80056ee:	0649      	lsls	r1, r1, #25
 80056f0:	d5f1      	bpl.n	80056d6 <_printf_i+0x8e>
 80056f2:	b236      	sxth	r6, r6
 80056f4:	e7ef      	b.n	80056d6 <_printf_i+0x8e>
 80056f6:	6808      	ldr	r0, [r1, #0]
 80056f8:	6819      	ldr	r1, [r3, #0]
 80056fa:	c940      	ldmia	r1!, {r6}
 80056fc:	0605      	lsls	r5, r0, #24
 80056fe:	d402      	bmi.n	8005706 <_printf_i+0xbe>
 8005700:	0640      	lsls	r0, r0, #25
 8005702:	d500      	bpl.n	8005706 <_printf_i+0xbe>
 8005704:	b2b6      	uxth	r6, r6
 8005706:	6019      	str	r1, [r3, #0]
 8005708:	4b54      	ldr	r3, [pc, #336]	@ (800585c <_printf_i+0x214>)
 800570a:	270a      	movs	r7, #10
 800570c:	9304      	str	r3, [sp, #16]
 800570e:	2a6f      	cmp	r2, #111	@ 0x6f
 8005710:	d100      	bne.n	8005714 <_printf_i+0xcc>
 8005712:	3f02      	subs	r7, #2
 8005714:	0023      	movs	r3, r4
 8005716:	2200      	movs	r2, #0
 8005718:	3343      	adds	r3, #67	@ 0x43
 800571a:	701a      	strb	r2, [r3, #0]
 800571c:	6863      	ldr	r3, [r4, #4]
 800571e:	60a3      	str	r3, [r4, #8]
 8005720:	2b00      	cmp	r3, #0
 8005722:	db03      	blt.n	800572c <_printf_i+0xe4>
 8005724:	2104      	movs	r1, #4
 8005726:	6822      	ldr	r2, [r4, #0]
 8005728:	438a      	bics	r2, r1
 800572a:	6022      	str	r2, [r4, #0]
 800572c:	2e00      	cmp	r6, #0
 800572e:	d102      	bne.n	8005736 <_printf_i+0xee>
 8005730:	9d03      	ldr	r5, [sp, #12]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d00c      	beq.n	8005750 <_printf_i+0x108>
 8005736:	9d03      	ldr	r5, [sp, #12]
 8005738:	0030      	movs	r0, r6
 800573a:	0039      	movs	r1, r7
 800573c:	f7fa fd82 	bl	8000244 <__aeabi_uidivmod>
 8005740:	9b04      	ldr	r3, [sp, #16]
 8005742:	3d01      	subs	r5, #1
 8005744:	5c5b      	ldrb	r3, [r3, r1]
 8005746:	702b      	strb	r3, [r5, #0]
 8005748:	0033      	movs	r3, r6
 800574a:	0006      	movs	r6, r0
 800574c:	429f      	cmp	r7, r3
 800574e:	d9f3      	bls.n	8005738 <_printf_i+0xf0>
 8005750:	2f08      	cmp	r7, #8
 8005752:	d109      	bne.n	8005768 <_printf_i+0x120>
 8005754:	6823      	ldr	r3, [r4, #0]
 8005756:	07db      	lsls	r3, r3, #31
 8005758:	d506      	bpl.n	8005768 <_printf_i+0x120>
 800575a:	6862      	ldr	r2, [r4, #4]
 800575c:	6923      	ldr	r3, [r4, #16]
 800575e:	429a      	cmp	r2, r3
 8005760:	dc02      	bgt.n	8005768 <_printf_i+0x120>
 8005762:	2330      	movs	r3, #48	@ 0x30
 8005764:	3d01      	subs	r5, #1
 8005766:	702b      	strb	r3, [r5, #0]
 8005768:	9b03      	ldr	r3, [sp, #12]
 800576a:	1b5b      	subs	r3, r3, r5
 800576c:	6123      	str	r3, [r4, #16]
 800576e:	9b07      	ldr	r3, [sp, #28]
 8005770:	0021      	movs	r1, r4
 8005772:	9300      	str	r3, [sp, #0]
 8005774:	9805      	ldr	r0, [sp, #20]
 8005776:	9b06      	ldr	r3, [sp, #24]
 8005778:	aa09      	add	r2, sp, #36	@ 0x24
 800577a:	f7ff fef5 	bl	8005568 <_printf_common>
 800577e:	3001      	adds	r0, #1
 8005780:	d148      	bne.n	8005814 <_printf_i+0x1cc>
 8005782:	2001      	movs	r0, #1
 8005784:	4240      	negs	r0, r0
 8005786:	b00b      	add	sp, #44	@ 0x2c
 8005788:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800578a:	2220      	movs	r2, #32
 800578c:	6809      	ldr	r1, [r1, #0]
 800578e:	430a      	orrs	r2, r1
 8005790:	6022      	str	r2, [r4, #0]
 8005792:	2278      	movs	r2, #120	@ 0x78
 8005794:	4932      	ldr	r1, [pc, #200]	@ (8005860 <_printf_i+0x218>)
 8005796:	9104      	str	r1, [sp, #16]
 8005798:	0021      	movs	r1, r4
 800579a:	3145      	adds	r1, #69	@ 0x45
 800579c:	700a      	strb	r2, [r1, #0]
 800579e:	6819      	ldr	r1, [r3, #0]
 80057a0:	6822      	ldr	r2, [r4, #0]
 80057a2:	c940      	ldmia	r1!, {r6}
 80057a4:	0610      	lsls	r0, r2, #24
 80057a6:	d402      	bmi.n	80057ae <_printf_i+0x166>
 80057a8:	0650      	lsls	r0, r2, #25
 80057aa:	d500      	bpl.n	80057ae <_printf_i+0x166>
 80057ac:	b2b6      	uxth	r6, r6
 80057ae:	6019      	str	r1, [r3, #0]
 80057b0:	07d3      	lsls	r3, r2, #31
 80057b2:	d502      	bpl.n	80057ba <_printf_i+0x172>
 80057b4:	2320      	movs	r3, #32
 80057b6:	4313      	orrs	r3, r2
 80057b8:	6023      	str	r3, [r4, #0]
 80057ba:	2e00      	cmp	r6, #0
 80057bc:	d001      	beq.n	80057c2 <_printf_i+0x17a>
 80057be:	2710      	movs	r7, #16
 80057c0:	e7a8      	b.n	8005714 <_printf_i+0xcc>
 80057c2:	2220      	movs	r2, #32
 80057c4:	6823      	ldr	r3, [r4, #0]
 80057c6:	4393      	bics	r3, r2
 80057c8:	6023      	str	r3, [r4, #0]
 80057ca:	e7f8      	b.n	80057be <_printf_i+0x176>
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	680d      	ldr	r5, [r1, #0]
 80057d0:	1d10      	adds	r0, r2, #4
 80057d2:	6949      	ldr	r1, [r1, #20]
 80057d4:	6018      	str	r0, [r3, #0]
 80057d6:	6813      	ldr	r3, [r2, #0]
 80057d8:	062e      	lsls	r6, r5, #24
 80057da:	d501      	bpl.n	80057e0 <_printf_i+0x198>
 80057dc:	6019      	str	r1, [r3, #0]
 80057de:	e002      	b.n	80057e6 <_printf_i+0x19e>
 80057e0:	066d      	lsls	r5, r5, #25
 80057e2:	d5fb      	bpl.n	80057dc <_printf_i+0x194>
 80057e4:	8019      	strh	r1, [r3, #0]
 80057e6:	2300      	movs	r3, #0
 80057e8:	9d03      	ldr	r5, [sp, #12]
 80057ea:	6123      	str	r3, [r4, #16]
 80057ec:	e7bf      	b.n	800576e <_printf_i+0x126>
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	1d11      	adds	r1, r2, #4
 80057f2:	6019      	str	r1, [r3, #0]
 80057f4:	6815      	ldr	r5, [r2, #0]
 80057f6:	2100      	movs	r1, #0
 80057f8:	0028      	movs	r0, r5
 80057fa:	6862      	ldr	r2, [r4, #4]
 80057fc:	f000 fa1d 	bl	8005c3a <memchr>
 8005800:	2800      	cmp	r0, #0
 8005802:	d001      	beq.n	8005808 <_printf_i+0x1c0>
 8005804:	1b40      	subs	r0, r0, r5
 8005806:	6060      	str	r0, [r4, #4]
 8005808:	6863      	ldr	r3, [r4, #4]
 800580a:	6123      	str	r3, [r4, #16]
 800580c:	2300      	movs	r3, #0
 800580e:	9a03      	ldr	r2, [sp, #12]
 8005810:	7013      	strb	r3, [r2, #0]
 8005812:	e7ac      	b.n	800576e <_printf_i+0x126>
 8005814:	002a      	movs	r2, r5
 8005816:	6923      	ldr	r3, [r4, #16]
 8005818:	9906      	ldr	r1, [sp, #24]
 800581a:	9805      	ldr	r0, [sp, #20]
 800581c:	9d07      	ldr	r5, [sp, #28]
 800581e:	47a8      	blx	r5
 8005820:	3001      	adds	r0, #1
 8005822:	d0ae      	beq.n	8005782 <_printf_i+0x13a>
 8005824:	6823      	ldr	r3, [r4, #0]
 8005826:	079b      	lsls	r3, r3, #30
 8005828:	d415      	bmi.n	8005856 <_printf_i+0x20e>
 800582a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800582c:	68e0      	ldr	r0, [r4, #12]
 800582e:	4298      	cmp	r0, r3
 8005830:	daa9      	bge.n	8005786 <_printf_i+0x13e>
 8005832:	0018      	movs	r0, r3
 8005834:	e7a7      	b.n	8005786 <_printf_i+0x13e>
 8005836:	0022      	movs	r2, r4
 8005838:	2301      	movs	r3, #1
 800583a:	9906      	ldr	r1, [sp, #24]
 800583c:	9805      	ldr	r0, [sp, #20]
 800583e:	9e07      	ldr	r6, [sp, #28]
 8005840:	3219      	adds	r2, #25
 8005842:	47b0      	blx	r6
 8005844:	3001      	adds	r0, #1
 8005846:	d09c      	beq.n	8005782 <_printf_i+0x13a>
 8005848:	3501      	adds	r5, #1
 800584a:	68e3      	ldr	r3, [r4, #12]
 800584c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800584e:	1a9b      	subs	r3, r3, r2
 8005850:	42ab      	cmp	r3, r5
 8005852:	dcf0      	bgt.n	8005836 <_printf_i+0x1ee>
 8005854:	e7e9      	b.n	800582a <_printf_i+0x1e2>
 8005856:	2500      	movs	r5, #0
 8005858:	e7f7      	b.n	800584a <_printf_i+0x202>
 800585a:	46c0      	nop			@ (mov r8, r8)
 800585c:	08007f12 	.word	0x08007f12
 8005860:	08007f23 	.word	0x08007f23

08005864 <std>:
 8005864:	2300      	movs	r3, #0
 8005866:	b510      	push	{r4, lr}
 8005868:	0004      	movs	r4, r0
 800586a:	6003      	str	r3, [r0, #0]
 800586c:	6043      	str	r3, [r0, #4]
 800586e:	6083      	str	r3, [r0, #8]
 8005870:	8181      	strh	r1, [r0, #12]
 8005872:	6643      	str	r3, [r0, #100]	@ 0x64
 8005874:	81c2      	strh	r2, [r0, #14]
 8005876:	6103      	str	r3, [r0, #16]
 8005878:	6143      	str	r3, [r0, #20]
 800587a:	6183      	str	r3, [r0, #24]
 800587c:	0019      	movs	r1, r3
 800587e:	2208      	movs	r2, #8
 8005880:	305c      	adds	r0, #92	@ 0x5c
 8005882:	f000 f953 	bl	8005b2c <memset>
 8005886:	4b0b      	ldr	r3, [pc, #44]	@ (80058b4 <std+0x50>)
 8005888:	6224      	str	r4, [r4, #32]
 800588a:	6263      	str	r3, [r4, #36]	@ 0x24
 800588c:	4b0a      	ldr	r3, [pc, #40]	@ (80058b8 <std+0x54>)
 800588e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005890:	4b0a      	ldr	r3, [pc, #40]	@ (80058bc <std+0x58>)
 8005892:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005894:	4b0a      	ldr	r3, [pc, #40]	@ (80058c0 <std+0x5c>)
 8005896:	6323      	str	r3, [r4, #48]	@ 0x30
 8005898:	4b0a      	ldr	r3, [pc, #40]	@ (80058c4 <std+0x60>)
 800589a:	429c      	cmp	r4, r3
 800589c:	d005      	beq.n	80058aa <std+0x46>
 800589e:	4b0a      	ldr	r3, [pc, #40]	@ (80058c8 <std+0x64>)
 80058a0:	429c      	cmp	r4, r3
 80058a2:	d002      	beq.n	80058aa <std+0x46>
 80058a4:	4b09      	ldr	r3, [pc, #36]	@ (80058cc <std+0x68>)
 80058a6:	429c      	cmp	r4, r3
 80058a8:	d103      	bne.n	80058b2 <std+0x4e>
 80058aa:	0020      	movs	r0, r4
 80058ac:	3058      	adds	r0, #88	@ 0x58
 80058ae:	f000 f9c1 	bl	8005c34 <__retarget_lock_init_recursive>
 80058b2:	bd10      	pop	{r4, pc}
 80058b4:	08005a95 	.word	0x08005a95
 80058b8:	08005abd 	.word	0x08005abd
 80058bc:	08005af5 	.word	0x08005af5
 80058c0:	08005b21 	.word	0x08005b21
 80058c4:	200002c8 	.word	0x200002c8
 80058c8:	20000330 	.word	0x20000330
 80058cc:	20000398 	.word	0x20000398

080058d0 <stdio_exit_handler>:
 80058d0:	b510      	push	{r4, lr}
 80058d2:	4a03      	ldr	r2, [pc, #12]	@ (80058e0 <stdio_exit_handler+0x10>)
 80058d4:	4903      	ldr	r1, [pc, #12]	@ (80058e4 <stdio_exit_handler+0x14>)
 80058d6:	4804      	ldr	r0, [pc, #16]	@ (80058e8 <stdio_exit_handler+0x18>)
 80058d8:	f000 f86c 	bl	80059b4 <_fwalk_sglue>
 80058dc:	bd10      	pop	{r4, pc}
 80058de:	46c0      	nop			@ (mov r8, r8)
 80058e0:	20000010 	.word	0x20000010
 80058e4:	08007671 	.word	0x08007671
 80058e8:	20000020 	.word	0x20000020

080058ec <cleanup_stdio>:
 80058ec:	6841      	ldr	r1, [r0, #4]
 80058ee:	4b0b      	ldr	r3, [pc, #44]	@ (800591c <cleanup_stdio+0x30>)
 80058f0:	b510      	push	{r4, lr}
 80058f2:	0004      	movs	r4, r0
 80058f4:	4299      	cmp	r1, r3
 80058f6:	d001      	beq.n	80058fc <cleanup_stdio+0x10>
 80058f8:	f001 feba 	bl	8007670 <_fflush_r>
 80058fc:	68a1      	ldr	r1, [r4, #8]
 80058fe:	4b08      	ldr	r3, [pc, #32]	@ (8005920 <cleanup_stdio+0x34>)
 8005900:	4299      	cmp	r1, r3
 8005902:	d002      	beq.n	800590a <cleanup_stdio+0x1e>
 8005904:	0020      	movs	r0, r4
 8005906:	f001 feb3 	bl	8007670 <_fflush_r>
 800590a:	68e1      	ldr	r1, [r4, #12]
 800590c:	4b05      	ldr	r3, [pc, #20]	@ (8005924 <cleanup_stdio+0x38>)
 800590e:	4299      	cmp	r1, r3
 8005910:	d002      	beq.n	8005918 <cleanup_stdio+0x2c>
 8005912:	0020      	movs	r0, r4
 8005914:	f001 feac 	bl	8007670 <_fflush_r>
 8005918:	bd10      	pop	{r4, pc}
 800591a:	46c0      	nop			@ (mov r8, r8)
 800591c:	200002c8 	.word	0x200002c8
 8005920:	20000330 	.word	0x20000330
 8005924:	20000398 	.word	0x20000398

08005928 <global_stdio_init.part.0>:
 8005928:	b510      	push	{r4, lr}
 800592a:	4b09      	ldr	r3, [pc, #36]	@ (8005950 <global_stdio_init.part.0+0x28>)
 800592c:	4a09      	ldr	r2, [pc, #36]	@ (8005954 <global_stdio_init.part.0+0x2c>)
 800592e:	2104      	movs	r1, #4
 8005930:	601a      	str	r2, [r3, #0]
 8005932:	4809      	ldr	r0, [pc, #36]	@ (8005958 <global_stdio_init.part.0+0x30>)
 8005934:	2200      	movs	r2, #0
 8005936:	f7ff ff95 	bl	8005864 <std>
 800593a:	2201      	movs	r2, #1
 800593c:	2109      	movs	r1, #9
 800593e:	4807      	ldr	r0, [pc, #28]	@ (800595c <global_stdio_init.part.0+0x34>)
 8005940:	f7ff ff90 	bl	8005864 <std>
 8005944:	2202      	movs	r2, #2
 8005946:	2112      	movs	r1, #18
 8005948:	4805      	ldr	r0, [pc, #20]	@ (8005960 <global_stdio_init.part.0+0x38>)
 800594a:	f7ff ff8b 	bl	8005864 <std>
 800594e:	bd10      	pop	{r4, pc}
 8005950:	20000400 	.word	0x20000400
 8005954:	080058d1 	.word	0x080058d1
 8005958:	200002c8 	.word	0x200002c8
 800595c:	20000330 	.word	0x20000330
 8005960:	20000398 	.word	0x20000398

08005964 <__sfp_lock_acquire>:
 8005964:	b510      	push	{r4, lr}
 8005966:	4802      	ldr	r0, [pc, #8]	@ (8005970 <__sfp_lock_acquire+0xc>)
 8005968:	f000 f965 	bl	8005c36 <__retarget_lock_acquire_recursive>
 800596c:	bd10      	pop	{r4, pc}
 800596e:	46c0      	nop			@ (mov r8, r8)
 8005970:	20000409 	.word	0x20000409

08005974 <__sfp_lock_release>:
 8005974:	b510      	push	{r4, lr}
 8005976:	4802      	ldr	r0, [pc, #8]	@ (8005980 <__sfp_lock_release+0xc>)
 8005978:	f000 f95e 	bl	8005c38 <__retarget_lock_release_recursive>
 800597c:	bd10      	pop	{r4, pc}
 800597e:	46c0      	nop			@ (mov r8, r8)
 8005980:	20000409 	.word	0x20000409

08005984 <__sinit>:
 8005984:	b510      	push	{r4, lr}
 8005986:	0004      	movs	r4, r0
 8005988:	f7ff ffec 	bl	8005964 <__sfp_lock_acquire>
 800598c:	6a23      	ldr	r3, [r4, #32]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d002      	beq.n	8005998 <__sinit+0x14>
 8005992:	f7ff ffef 	bl	8005974 <__sfp_lock_release>
 8005996:	bd10      	pop	{r4, pc}
 8005998:	4b04      	ldr	r3, [pc, #16]	@ (80059ac <__sinit+0x28>)
 800599a:	6223      	str	r3, [r4, #32]
 800599c:	4b04      	ldr	r3, [pc, #16]	@ (80059b0 <__sinit+0x2c>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d1f6      	bne.n	8005992 <__sinit+0xe>
 80059a4:	f7ff ffc0 	bl	8005928 <global_stdio_init.part.0>
 80059a8:	e7f3      	b.n	8005992 <__sinit+0xe>
 80059aa:	46c0      	nop			@ (mov r8, r8)
 80059ac:	080058ed 	.word	0x080058ed
 80059b0:	20000400 	.word	0x20000400

080059b4 <_fwalk_sglue>:
 80059b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059b6:	0014      	movs	r4, r2
 80059b8:	2600      	movs	r6, #0
 80059ba:	9000      	str	r0, [sp, #0]
 80059bc:	9101      	str	r1, [sp, #4]
 80059be:	68a5      	ldr	r5, [r4, #8]
 80059c0:	6867      	ldr	r7, [r4, #4]
 80059c2:	3f01      	subs	r7, #1
 80059c4:	d504      	bpl.n	80059d0 <_fwalk_sglue+0x1c>
 80059c6:	6824      	ldr	r4, [r4, #0]
 80059c8:	2c00      	cmp	r4, #0
 80059ca:	d1f8      	bne.n	80059be <_fwalk_sglue+0xa>
 80059cc:	0030      	movs	r0, r6
 80059ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80059d0:	89ab      	ldrh	r3, [r5, #12]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d908      	bls.n	80059e8 <_fwalk_sglue+0x34>
 80059d6:	220e      	movs	r2, #14
 80059d8:	5eab      	ldrsh	r3, [r5, r2]
 80059da:	3301      	adds	r3, #1
 80059dc:	d004      	beq.n	80059e8 <_fwalk_sglue+0x34>
 80059de:	0029      	movs	r1, r5
 80059e0:	9800      	ldr	r0, [sp, #0]
 80059e2:	9b01      	ldr	r3, [sp, #4]
 80059e4:	4798      	blx	r3
 80059e6:	4306      	orrs	r6, r0
 80059e8:	3568      	adds	r5, #104	@ 0x68
 80059ea:	e7ea      	b.n	80059c2 <_fwalk_sglue+0xe>

080059ec <sniprintf>:
 80059ec:	b40c      	push	{r2, r3}
 80059ee:	b530      	push	{r4, r5, lr}
 80059f0:	4b17      	ldr	r3, [pc, #92]	@ (8005a50 <sniprintf+0x64>)
 80059f2:	000c      	movs	r4, r1
 80059f4:	681d      	ldr	r5, [r3, #0]
 80059f6:	b09d      	sub	sp, #116	@ 0x74
 80059f8:	2900      	cmp	r1, #0
 80059fa:	da08      	bge.n	8005a0e <sniprintf+0x22>
 80059fc:	238b      	movs	r3, #139	@ 0x8b
 80059fe:	2001      	movs	r0, #1
 8005a00:	602b      	str	r3, [r5, #0]
 8005a02:	4240      	negs	r0, r0
 8005a04:	b01d      	add	sp, #116	@ 0x74
 8005a06:	bc30      	pop	{r4, r5}
 8005a08:	bc08      	pop	{r3}
 8005a0a:	b002      	add	sp, #8
 8005a0c:	4718      	bx	r3
 8005a0e:	2382      	movs	r3, #130	@ 0x82
 8005a10:	466a      	mov	r2, sp
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	8293      	strh	r3, [r2, #20]
 8005a16:	2300      	movs	r3, #0
 8005a18:	9002      	str	r0, [sp, #8]
 8005a1a:	9006      	str	r0, [sp, #24]
 8005a1c:	4299      	cmp	r1, r3
 8005a1e:	d000      	beq.n	8005a22 <sniprintf+0x36>
 8005a20:	1e4b      	subs	r3, r1, #1
 8005a22:	9304      	str	r3, [sp, #16]
 8005a24:	9307      	str	r3, [sp, #28]
 8005a26:	2301      	movs	r3, #1
 8005a28:	466a      	mov	r2, sp
 8005a2a:	425b      	negs	r3, r3
 8005a2c:	82d3      	strh	r3, [r2, #22]
 8005a2e:	0028      	movs	r0, r5
 8005a30:	ab21      	add	r3, sp, #132	@ 0x84
 8005a32:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005a34:	a902      	add	r1, sp, #8
 8005a36:	9301      	str	r3, [sp, #4]
 8005a38:	f001 fc96 	bl	8007368 <_svfiprintf_r>
 8005a3c:	1c43      	adds	r3, r0, #1
 8005a3e:	da01      	bge.n	8005a44 <sniprintf+0x58>
 8005a40:	238b      	movs	r3, #139	@ 0x8b
 8005a42:	602b      	str	r3, [r5, #0]
 8005a44:	2c00      	cmp	r4, #0
 8005a46:	d0dd      	beq.n	8005a04 <sniprintf+0x18>
 8005a48:	2200      	movs	r2, #0
 8005a4a:	9b02      	ldr	r3, [sp, #8]
 8005a4c:	701a      	strb	r2, [r3, #0]
 8005a4e:	e7d9      	b.n	8005a04 <sniprintf+0x18>
 8005a50:	2000001c 	.word	0x2000001c

08005a54 <siprintf>:
 8005a54:	b40e      	push	{r1, r2, r3}
 8005a56:	b500      	push	{lr}
 8005a58:	490b      	ldr	r1, [pc, #44]	@ (8005a88 <siprintf+0x34>)
 8005a5a:	b09c      	sub	sp, #112	@ 0x70
 8005a5c:	ab1d      	add	r3, sp, #116	@ 0x74
 8005a5e:	9002      	str	r0, [sp, #8]
 8005a60:	9006      	str	r0, [sp, #24]
 8005a62:	9107      	str	r1, [sp, #28]
 8005a64:	9104      	str	r1, [sp, #16]
 8005a66:	4809      	ldr	r0, [pc, #36]	@ (8005a8c <siprintf+0x38>)
 8005a68:	4909      	ldr	r1, [pc, #36]	@ (8005a90 <siprintf+0x3c>)
 8005a6a:	cb04      	ldmia	r3!, {r2}
 8005a6c:	9105      	str	r1, [sp, #20]
 8005a6e:	6800      	ldr	r0, [r0, #0]
 8005a70:	a902      	add	r1, sp, #8
 8005a72:	9301      	str	r3, [sp, #4]
 8005a74:	f001 fc78 	bl	8007368 <_svfiprintf_r>
 8005a78:	2200      	movs	r2, #0
 8005a7a:	9b02      	ldr	r3, [sp, #8]
 8005a7c:	701a      	strb	r2, [r3, #0]
 8005a7e:	b01c      	add	sp, #112	@ 0x70
 8005a80:	bc08      	pop	{r3}
 8005a82:	b003      	add	sp, #12
 8005a84:	4718      	bx	r3
 8005a86:	46c0      	nop			@ (mov r8, r8)
 8005a88:	7fffffff 	.word	0x7fffffff
 8005a8c:	2000001c 	.word	0x2000001c
 8005a90:	ffff0208 	.word	0xffff0208

08005a94 <__sread>:
 8005a94:	b570      	push	{r4, r5, r6, lr}
 8005a96:	000c      	movs	r4, r1
 8005a98:	250e      	movs	r5, #14
 8005a9a:	5f49      	ldrsh	r1, [r1, r5]
 8005a9c:	f000 f878 	bl	8005b90 <_read_r>
 8005aa0:	2800      	cmp	r0, #0
 8005aa2:	db03      	blt.n	8005aac <__sread+0x18>
 8005aa4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005aa6:	181b      	adds	r3, r3, r0
 8005aa8:	6563      	str	r3, [r4, #84]	@ 0x54
 8005aaa:	bd70      	pop	{r4, r5, r6, pc}
 8005aac:	89a3      	ldrh	r3, [r4, #12]
 8005aae:	4a02      	ldr	r2, [pc, #8]	@ (8005ab8 <__sread+0x24>)
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	81a3      	strh	r3, [r4, #12]
 8005ab4:	e7f9      	b.n	8005aaa <__sread+0x16>
 8005ab6:	46c0      	nop			@ (mov r8, r8)
 8005ab8:	ffffefff 	.word	0xffffefff

08005abc <__swrite>:
 8005abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005abe:	001f      	movs	r7, r3
 8005ac0:	898b      	ldrh	r3, [r1, #12]
 8005ac2:	0005      	movs	r5, r0
 8005ac4:	000c      	movs	r4, r1
 8005ac6:	0016      	movs	r6, r2
 8005ac8:	05db      	lsls	r3, r3, #23
 8005aca:	d505      	bpl.n	8005ad8 <__swrite+0x1c>
 8005acc:	230e      	movs	r3, #14
 8005ace:	5ec9      	ldrsh	r1, [r1, r3]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	2302      	movs	r3, #2
 8005ad4:	f000 f848 	bl	8005b68 <_lseek_r>
 8005ad8:	89a3      	ldrh	r3, [r4, #12]
 8005ada:	4a05      	ldr	r2, [pc, #20]	@ (8005af0 <__swrite+0x34>)
 8005adc:	0028      	movs	r0, r5
 8005ade:	4013      	ands	r3, r2
 8005ae0:	81a3      	strh	r3, [r4, #12]
 8005ae2:	0032      	movs	r2, r6
 8005ae4:	230e      	movs	r3, #14
 8005ae6:	5ee1      	ldrsh	r1, [r4, r3]
 8005ae8:	003b      	movs	r3, r7
 8005aea:	f000 f865 	bl	8005bb8 <_write_r>
 8005aee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005af0:	ffffefff 	.word	0xffffefff

08005af4 <__sseek>:
 8005af4:	b570      	push	{r4, r5, r6, lr}
 8005af6:	000c      	movs	r4, r1
 8005af8:	250e      	movs	r5, #14
 8005afa:	5f49      	ldrsh	r1, [r1, r5]
 8005afc:	f000 f834 	bl	8005b68 <_lseek_r>
 8005b00:	89a3      	ldrh	r3, [r4, #12]
 8005b02:	1c42      	adds	r2, r0, #1
 8005b04:	d103      	bne.n	8005b0e <__sseek+0x1a>
 8005b06:	4a05      	ldr	r2, [pc, #20]	@ (8005b1c <__sseek+0x28>)
 8005b08:	4013      	ands	r3, r2
 8005b0a:	81a3      	strh	r3, [r4, #12]
 8005b0c:	bd70      	pop	{r4, r5, r6, pc}
 8005b0e:	2280      	movs	r2, #128	@ 0x80
 8005b10:	0152      	lsls	r2, r2, #5
 8005b12:	4313      	orrs	r3, r2
 8005b14:	81a3      	strh	r3, [r4, #12]
 8005b16:	6560      	str	r0, [r4, #84]	@ 0x54
 8005b18:	e7f8      	b.n	8005b0c <__sseek+0x18>
 8005b1a:	46c0      	nop			@ (mov r8, r8)
 8005b1c:	ffffefff 	.word	0xffffefff

08005b20 <__sclose>:
 8005b20:	b510      	push	{r4, lr}
 8005b22:	230e      	movs	r3, #14
 8005b24:	5ec9      	ldrsh	r1, [r1, r3]
 8005b26:	f000 f80d 	bl	8005b44 <_close_r>
 8005b2a:	bd10      	pop	{r4, pc}

08005b2c <memset>:
 8005b2c:	0003      	movs	r3, r0
 8005b2e:	1882      	adds	r2, r0, r2
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d100      	bne.n	8005b36 <memset+0xa>
 8005b34:	4770      	bx	lr
 8005b36:	7019      	strb	r1, [r3, #0]
 8005b38:	3301      	adds	r3, #1
 8005b3a:	e7f9      	b.n	8005b30 <memset+0x4>

08005b3c <_localeconv_r>:
 8005b3c:	4800      	ldr	r0, [pc, #0]	@ (8005b40 <_localeconv_r+0x4>)
 8005b3e:	4770      	bx	lr
 8005b40:	2000015c 	.word	0x2000015c

08005b44 <_close_r>:
 8005b44:	2300      	movs	r3, #0
 8005b46:	b570      	push	{r4, r5, r6, lr}
 8005b48:	4d06      	ldr	r5, [pc, #24]	@ (8005b64 <_close_r+0x20>)
 8005b4a:	0004      	movs	r4, r0
 8005b4c:	0008      	movs	r0, r1
 8005b4e:	602b      	str	r3, [r5, #0]
 8005b50:	f7fd fa8b 	bl	800306a <_close>
 8005b54:	1c43      	adds	r3, r0, #1
 8005b56:	d103      	bne.n	8005b60 <_close_r+0x1c>
 8005b58:	682b      	ldr	r3, [r5, #0]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d000      	beq.n	8005b60 <_close_r+0x1c>
 8005b5e:	6023      	str	r3, [r4, #0]
 8005b60:	bd70      	pop	{r4, r5, r6, pc}
 8005b62:	46c0      	nop			@ (mov r8, r8)
 8005b64:	20000404 	.word	0x20000404

08005b68 <_lseek_r>:
 8005b68:	b570      	push	{r4, r5, r6, lr}
 8005b6a:	0004      	movs	r4, r0
 8005b6c:	0008      	movs	r0, r1
 8005b6e:	0011      	movs	r1, r2
 8005b70:	001a      	movs	r2, r3
 8005b72:	2300      	movs	r3, #0
 8005b74:	4d05      	ldr	r5, [pc, #20]	@ (8005b8c <_lseek_r+0x24>)
 8005b76:	602b      	str	r3, [r5, #0]
 8005b78:	f7fd fa98 	bl	80030ac <_lseek>
 8005b7c:	1c43      	adds	r3, r0, #1
 8005b7e:	d103      	bne.n	8005b88 <_lseek_r+0x20>
 8005b80:	682b      	ldr	r3, [r5, #0]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d000      	beq.n	8005b88 <_lseek_r+0x20>
 8005b86:	6023      	str	r3, [r4, #0]
 8005b88:	bd70      	pop	{r4, r5, r6, pc}
 8005b8a:	46c0      	nop			@ (mov r8, r8)
 8005b8c:	20000404 	.word	0x20000404

08005b90 <_read_r>:
 8005b90:	b570      	push	{r4, r5, r6, lr}
 8005b92:	0004      	movs	r4, r0
 8005b94:	0008      	movs	r0, r1
 8005b96:	0011      	movs	r1, r2
 8005b98:	001a      	movs	r2, r3
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	4d05      	ldr	r5, [pc, #20]	@ (8005bb4 <_read_r+0x24>)
 8005b9e:	602b      	str	r3, [r5, #0]
 8005ba0:	f7fd fa2a 	bl	8002ff8 <_read>
 8005ba4:	1c43      	adds	r3, r0, #1
 8005ba6:	d103      	bne.n	8005bb0 <_read_r+0x20>
 8005ba8:	682b      	ldr	r3, [r5, #0]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d000      	beq.n	8005bb0 <_read_r+0x20>
 8005bae:	6023      	str	r3, [r4, #0]
 8005bb0:	bd70      	pop	{r4, r5, r6, pc}
 8005bb2:	46c0      	nop			@ (mov r8, r8)
 8005bb4:	20000404 	.word	0x20000404

08005bb8 <_write_r>:
 8005bb8:	b570      	push	{r4, r5, r6, lr}
 8005bba:	0004      	movs	r4, r0
 8005bbc:	0008      	movs	r0, r1
 8005bbe:	0011      	movs	r1, r2
 8005bc0:	001a      	movs	r2, r3
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	4d05      	ldr	r5, [pc, #20]	@ (8005bdc <_write_r+0x24>)
 8005bc6:	602b      	str	r3, [r5, #0]
 8005bc8:	f7fd fa33 	bl	8003032 <_write>
 8005bcc:	1c43      	adds	r3, r0, #1
 8005bce:	d103      	bne.n	8005bd8 <_write_r+0x20>
 8005bd0:	682b      	ldr	r3, [r5, #0]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d000      	beq.n	8005bd8 <_write_r+0x20>
 8005bd6:	6023      	str	r3, [r4, #0]
 8005bd8:	bd70      	pop	{r4, r5, r6, pc}
 8005bda:	46c0      	nop			@ (mov r8, r8)
 8005bdc:	20000404 	.word	0x20000404

08005be0 <__errno>:
 8005be0:	4b01      	ldr	r3, [pc, #4]	@ (8005be8 <__errno+0x8>)
 8005be2:	6818      	ldr	r0, [r3, #0]
 8005be4:	4770      	bx	lr
 8005be6:	46c0      	nop			@ (mov r8, r8)
 8005be8:	2000001c 	.word	0x2000001c

08005bec <__libc_init_array>:
 8005bec:	b570      	push	{r4, r5, r6, lr}
 8005bee:	2600      	movs	r6, #0
 8005bf0:	4c0c      	ldr	r4, [pc, #48]	@ (8005c24 <__libc_init_array+0x38>)
 8005bf2:	4d0d      	ldr	r5, [pc, #52]	@ (8005c28 <__libc_init_array+0x3c>)
 8005bf4:	1b64      	subs	r4, r4, r5
 8005bf6:	10a4      	asrs	r4, r4, #2
 8005bf8:	42a6      	cmp	r6, r4
 8005bfa:	d109      	bne.n	8005c10 <__libc_init_array+0x24>
 8005bfc:	2600      	movs	r6, #0
 8005bfe:	f002 f907 	bl	8007e10 <_init>
 8005c02:	4c0a      	ldr	r4, [pc, #40]	@ (8005c2c <__libc_init_array+0x40>)
 8005c04:	4d0a      	ldr	r5, [pc, #40]	@ (8005c30 <__libc_init_array+0x44>)
 8005c06:	1b64      	subs	r4, r4, r5
 8005c08:	10a4      	asrs	r4, r4, #2
 8005c0a:	42a6      	cmp	r6, r4
 8005c0c:	d105      	bne.n	8005c1a <__libc_init_array+0x2e>
 8005c0e:	bd70      	pop	{r4, r5, r6, pc}
 8005c10:	00b3      	lsls	r3, r6, #2
 8005c12:	58eb      	ldr	r3, [r5, r3]
 8005c14:	4798      	blx	r3
 8005c16:	3601      	adds	r6, #1
 8005c18:	e7ee      	b.n	8005bf8 <__libc_init_array+0xc>
 8005c1a:	00b3      	lsls	r3, r6, #2
 8005c1c:	58eb      	ldr	r3, [r5, r3]
 8005c1e:	4798      	blx	r3
 8005c20:	3601      	adds	r6, #1
 8005c22:	e7f2      	b.n	8005c0a <__libc_init_array+0x1e>
 8005c24:	08008270 	.word	0x08008270
 8005c28:	08008270 	.word	0x08008270
 8005c2c:	08008274 	.word	0x08008274
 8005c30:	08008270 	.word	0x08008270

08005c34 <__retarget_lock_init_recursive>:
 8005c34:	4770      	bx	lr

08005c36 <__retarget_lock_acquire_recursive>:
 8005c36:	4770      	bx	lr

08005c38 <__retarget_lock_release_recursive>:
 8005c38:	4770      	bx	lr

08005c3a <memchr>:
 8005c3a:	b2c9      	uxtb	r1, r1
 8005c3c:	1882      	adds	r2, r0, r2
 8005c3e:	4290      	cmp	r0, r2
 8005c40:	d101      	bne.n	8005c46 <memchr+0xc>
 8005c42:	2000      	movs	r0, #0
 8005c44:	4770      	bx	lr
 8005c46:	7803      	ldrb	r3, [r0, #0]
 8005c48:	428b      	cmp	r3, r1
 8005c4a:	d0fb      	beq.n	8005c44 <memchr+0xa>
 8005c4c:	3001      	adds	r0, #1
 8005c4e:	e7f6      	b.n	8005c3e <memchr+0x4>

08005c50 <quorem>:
 8005c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c52:	6902      	ldr	r2, [r0, #16]
 8005c54:	690f      	ldr	r7, [r1, #16]
 8005c56:	b087      	sub	sp, #28
 8005c58:	0006      	movs	r6, r0
 8005c5a:	000b      	movs	r3, r1
 8005c5c:	2000      	movs	r0, #0
 8005c5e:	9102      	str	r1, [sp, #8]
 8005c60:	42ba      	cmp	r2, r7
 8005c62:	db6d      	blt.n	8005d40 <quorem+0xf0>
 8005c64:	3f01      	subs	r7, #1
 8005c66:	00bc      	lsls	r4, r7, #2
 8005c68:	3314      	adds	r3, #20
 8005c6a:	9305      	str	r3, [sp, #20]
 8005c6c:	191b      	adds	r3, r3, r4
 8005c6e:	9303      	str	r3, [sp, #12]
 8005c70:	0033      	movs	r3, r6
 8005c72:	3314      	adds	r3, #20
 8005c74:	191c      	adds	r4, r3, r4
 8005c76:	9301      	str	r3, [sp, #4]
 8005c78:	6823      	ldr	r3, [r4, #0]
 8005c7a:	9304      	str	r3, [sp, #16]
 8005c7c:	9b03      	ldr	r3, [sp, #12]
 8005c7e:	9804      	ldr	r0, [sp, #16]
 8005c80:	681d      	ldr	r5, [r3, #0]
 8005c82:	3501      	adds	r5, #1
 8005c84:	0029      	movs	r1, r5
 8005c86:	f7fa fa57 	bl	8000138 <__udivsi3>
 8005c8a:	9b04      	ldr	r3, [sp, #16]
 8005c8c:	9000      	str	r0, [sp, #0]
 8005c8e:	42ab      	cmp	r3, r5
 8005c90:	d32b      	bcc.n	8005cea <quorem+0x9a>
 8005c92:	9b05      	ldr	r3, [sp, #20]
 8005c94:	9d01      	ldr	r5, [sp, #4]
 8005c96:	469c      	mov	ip, r3
 8005c98:	2300      	movs	r3, #0
 8005c9a:	9305      	str	r3, [sp, #20]
 8005c9c:	9304      	str	r3, [sp, #16]
 8005c9e:	4662      	mov	r2, ip
 8005ca0:	ca08      	ldmia	r2!, {r3}
 8005ca2:	6828      	ldr	r0, [r5, #0]
 8005ca4:	4694      	mov	ip, r2
 8005ca6:	9a00      	ldr	r2, [sp, #0]
 8005ca8:	b299      	uxth	r1, r3
 8005caa:	4351      	muls	r1, r2
 8005cac:	9a05      	ldr	r2, [sp, #20]
 8005cae:	0c1b      	lsrs	r3, r3, #16
 8005cb0:	1889      	adds	r1, r1, r2
 8005cb2:	9a00      	ldr	r2, [sp, #0]
 8005cb4:	4353      	muls	r3, r2
 8005cb6:	0c0a      	lsrs	r2, r1, #16
 8005cb8:	189b      	adds	r3, r3, r2
 8005cba:	0c1a      	lsrs	r2, r3, #16
 8005cbc:	b289      	uxth	r1, r1
 8005cbe:	9205      	str	r2, [sp, #20]
 8005cc0:	b282      	uxth	r2, r0
 8005cc2:	1a52      	subs	r2, r2, r1
 8005cc4:	9904      	ldr	r1, [sp, #16]
 8005cc6:	0c00      	lsrs	r0, r0, #16
 8005cc8:	1852      	adds	r2, r2, r1
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	1411      	asrs	r1, r2, #16
 8005cce:	1ac3      	subs	r3, r0, r3
 8005cd0:	185b      	adds	r3, r3, r1
 8005cd2:	1419      	asrs	r1, r3, #16
 8005cd4:	b292      	uxth	r2, r2
 8005cd6:	041b      	lsls	r3, r3, #16
 8005cd8:	431a      	orrs	r2, r3
 8005cda:	9b03      	ldr	r3, [sp, #12]
 8005cdc:	9104      	str	r1, [sp, #16]
 8005cde:	c504      	stmia	r5!, {r2}
 8005ce0:	4563      	cmp	r3, ip
 8005ce2:	d2dc      	bcs.n	8005c9e <quorem+0x4e>
 8005ce4:	6823      	ldr	r3, [r4, #0]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d030      	beq.n	8005d4c <quorem+0xfc>
 8005cea:	0030      	movs	r0, r6
 8005cec:	9902      	ldr	r1, [sp, #8]
 8005cee:	f001 f9c5 	bl	800707c <__mcmp>
 8005cf2:	2800      	cmp	r0, #0
 8005cf4:	db23      	blt.n	8005d3e <quorem+0xee>
 8005cf6:	0034      	movs	r4, r6
 8005cf8:	2500      	movs	r5, #0
 8005cfa:	9902      	ldr	r1, [sp, #8]
 8005cfc:	3414      	adds	r4, #20
 8005cfe:	3114      	adds	r1, #20
 8005d00:	6823      	ldr	r3, [r4, #0]
 8005d02:	c901      	ldmia	r1!, {r0}
 8005d04:	9302      	str	r3, [sp, #8]
 8005d06:	466b      	mov	r3, sp
 8005d08:	891b      	ldrh	r3, [r3, #8]
 8005d0a:	b282      	uxth	r2, r0
 8005d0c:	1a9a      	subs	r2, r3, r2
 8005d0e:	9b02      	ldr	r3, [sp, #8]
 8005d10:	1952      	adds	r2, r2, r5
 8005d12:	0c00      	lsrs	r0, r0, #16
 8005d14:	0c1b      	lsrs	r3, r3, #16
 8005d16:	1a1b      	subs	r3, r3, r0
 8005d18:	1410      	asrs	r0, r2, #16
 8005d1a:	181b      	adds	r3, r3, r0
 8005d1c:	141d      	asrs	r5, r3, #16
 8005d1e:	b292      	uxth	r2, r2
 8005d20:	041b      	lsls	r3, r3, #16
 8005d22:	431a      	orrs	r2, r3
 8005d24:	9b03      	ldr	r3, [sp, #12]
 8005d26:	c404      	stmia	r4!, {r2}
 8005d28:	428b      	cmp	r3, r1
 8005d2a:	d2e9      	bcs.n	8005d00 <quorem+0xb0>
 8005d2c:	9a01      	ldr	r2, [sp, #4]
 8005d2e:	00bb      	lsls	r3, r7, #2
 8005d30:	18d3      	adds	r3, r2, r3
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	2a00      	cmp	r2, #0
 8005d36:	d013      	beq.n	8005d60 <quorem+0x110>
 8005d38:	9b00      	ldr	r3, [sp, #0]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	9800      	ldr	r0, [sp, #0]
 8005d40:	b007      	add	sp, #28
 8005d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d44:	6823      	ldr	r3, [r4, #0]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d104      	bne.n	8005d54 <quorem+0x104>
 8005d4a:	3f01      	subs	r7, #1
 8005d4c:	9b01      	ldr	r3, [sp, #4]
 8005d4e:	3c04      	subs	r4, #4
 8005d50:	42a3      	cmp	r3, r4
 8005d52:	d3f7      	bcc.n	8005d44 <quorem+0xf4>
 8005d54:	6137      	str	r7, [r6, #16]
 8005d56:	e7c8      	b.n	8005cea <quorem+0x9a>
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	2a00      	cmp	r2, #0
 8005d5c:	d104      	bne.n	8005d68 <quorem+0x118>
 8005d5e:	3f01      	subs	r7, #1
 8005d60:	9a01      	ldr	r2, [sp, #4]
 8005d62:	3b04      	subs	r3, #4
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d3f7      	bcc.n	8005d58 <quorem+0x108>
 8005d68:	6137      	str	r7, [r6, #16]
 8005d6a:	e7e5      	b.n	8005d38 <quorem+0xe8>

08005d6c <_dtoa_r>:
 8005d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d6e:	0014      	movs	r4, r2
 8005d70:	001d      	movs	r5, r3
 8005d72:	69c6      	ldr	r6, [r0, #28]
 8005d74:	b09d      	sub	sp, #116	@ 0x74
 8005d76:	940a      	str	r4, [sp, #40]	@ 0x28
 8005d78:	950b      	str	r5, [sp, #44]	@ 0x2c
 8005d7a:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8005d7c:	9003      	str	r0, [sp, #12]
 8005d7e:	2e00      	cmp	r6, #0
 8005d80:	d10f      	bne.n	8005da2 <_dtoa_r+0x36>
 8005d82:	2010      	movs	r0, #16
 8005d84:	f000 fe30 	bl	80069e8 <malloc>
 8005d88:	9b03      	ldr	r3, [sp, #12]
 8005d8a:	1e02      	subs	r2, r0, #0
 8005d8c:	61d8      	str	r0, [r3, #28]
 8005d8e:	d104      	bne.n	8005d9a <_dtoa_r+0x2e>
 8005d90:	21ef      	movs	r1, #239	@ 0xef
 8005d92:	4bc7      	ldr	r3, [pc, #796]	@ (80060b0 <_dtoa_r+0x344>)
 8005d94:	48c7      	ldr	r0, [pc, #796]	@ (80060b4 <_dtoa_r+0x348>)
 8005d96:	f001 fcc5 	bl	8007724 <__assert_func>
 8005d9a:	6046      	str	r6, [r0, #4]
 8005d9c:	6086      	str	r6, [r0, #8]
 8005d9e:	6006      	str	r6, [r0, #0]
 8005da0:	60c6      	str	r6, [r0, #12]
 8005da2:	9b03      	ldr	r3, [sp, #12]
 8005da4:	69db      	ldr	r3, [r3, #28]
 8005da6:	6819      	ldr	r1, [r3, #0]
 8005da8:	2900      	cmp	r1, #0
 8005daa:	d00b      	beq.n	8005dc4 <_dtoa_r+0x58>
 8005dac:	685a      	ldr	r2, [r3, #4]
 8005dae:	2301      	movs	r3, #1
 8005db0:	4093      	lsls	r3, r2
 8005db2:	604a      	str	r2, [r1, #4]
 8005db4:	608b      	str	r3, [r1, #8]
 8005db6:	9803      	ldr	r0, [sp, #12]
 8005db8:	f000 ff16 	bl	8006be8 <_Bfree>
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	9b03      	ldr	r3, [sp, #12]
 8005dc0:	69db      	ldr	r3, [r3, #28]
 8005dc2:	601a      	str	r2, [r3, #0]
 8005dc4:	2d00      	cmp	r5, #0
 8005dc6:	da1e      	bge.n	8005e06 <_dtoa_r+0x9a>
 8005dc8:	2301      	movs	r3, #1
 8005dca:	603b      	str	r3, [r7, #0]
 8005dcc:	006b      	lsls	r3, r5, #1
 8005dce:	085b      	lsrs	r3, r3, #1
 8005dd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005dd2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005dd4:	4bb8      	ldr	r3, [pc, #736]	@ (80060b8 <_dtoa_r+0x34c>)
 8005dd6:	4ab8      	ldr	r2, [pc, #736]	@ (80060b8 <_dtoa_r+0x34c>)
 8005dd8:	403b      	ands	r3, r7
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d116      	bne.n	8005e0c <_dtoa_r+0xa0>
 8005dde:	4bb7      	ldr	r3, [pc, #732]	@ (80060bc <_dtoa_r+0x350>)
 8005de0:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005de2:	6013      	str	r3, [r2, #0]
 8005de4:	033b      	lsls	r3, r7, #12
 8005de6:	0b1b      	lsrs	r3, r3, #12
 8005de8:	4323      	orrs	r3, r4
 8005dea:	d101      	bne.n	8005df0 <_dtoa_r+0x84>
 8005dec:	f000 fd83 	bl	80068f6 <_dtoa_r+0xb8a>
 8005df0:	4bb3      	ldr	r3, [pc, #716]	@ (80060c0 <_dtoa_r+0x354>)
 8005df2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8005df4:	9308      	str	r3, [sp, #32]
 8005df6:	2a00      	cmp	r2, #0
 8005df8:	d002      	beq.n	8005e00 <_dtoa_r+0x94>
 8005dfa:	4bb2      	ldr	r3, [pc, #712]	@ (80060c4 <_dtoa_r+0x358>)
 8005dfc:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8005dfe:	6013      	str	r3, [r2, #0]
 8005e00:	9808      	ldr	r0, [sp, #32]
 8005e02:	b01d      	add	sp, #116	@ 0x74
 8005e04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e06:	2300      	movs	r3, #0
 8005e08:	603b      	str	r3, [r7, #0]
 8005e0a:	e7e2      	b.n	8005dd2 <_dtoa_r+0x66>
 8005e0c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e10:	9212      	str	r2, [sp, #72]	@ 0x48
 8005e12:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005e14:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8005e16:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005e18:	2200      	movs	r2, #0
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	f7fa fb12 	bl	8000444 <__aeabi_dcmpeq>
 8005e20:	1e06      	subs	r6, r0, #0
 8005e22:	d00b      	beq.n	8005e3c <_dtoa_r+0xd0>
 8005e24:	2301      	movs	r3, #1
 8005e26:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005e28:	6013      	str	r3, [r2, #0]
 8005e2a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d002      	beq.n	8005e36 <_dtoa_r+0xca>
 8005e30:	4ba5      	ldr	r3, [pc, #660]	@ (80060c8 <_dtoa_r+0x35c>)
 8005e32:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8005e34:	6013      	str	r3, [r2, #0]
 8005e36:	4ba5      	ldr	r3, [pc, #660]	@ (80060cc <_dtoa_r+0x360>)
 8005e38:	9308      	str	r3, [sp, #32]
 8005e3a:	e7e1      	b.n	8005e00 <_dtoa_r+0x94>
 8005e3c:	ab1a      	add	r3, sp, #104	@ 0x68
 8005e3e:	9301      	str	r3, [sp, #4]
 8005e40:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005e42:	9300      	str	r3, [sp, #0]
 8005e44:	9803      	ldr	r0, [sp, #12]
 8005e46:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005e48:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005e4a:	f001 f9cd 	bl	80071e8 <__d2b>
 8005e4e:	007a      	lsls	r2, r7, #1
 8005e50:	9005      	str	r0, [sp, #20]
 8005e52:	0d52      	lsrs	r2, r2, #21
 8005e54:	d100      	bne.n	8005e58 <_dtoa_r+0xec>
 8005e56:	e07b      	b.n	8005f50 <_dtoa_r+0x1e4>
 8005e58:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005e5a:	9618      	str	r6, [sp, #96]	@ 0x60
 8005e5c:	0319      	lsls	r1, r3, #12
 8005e5e:	4b9c      	ldr	r3, [pc, #624]	@ (80060d0 <_dtoa_r+0x364>)
 8005e60:	0b09      	lsrs	r1, r1, #12
 8005e62:	430b      	orrs	r3, r1
 8005e64:	499b      	ldr	r1, [pc, #620]	@ (80060d4 <_dtoa_r+0x368>)
 8005e66:	1857      	adds	r7, r2, r1
 8005e68:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8005e6a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005e6c:	0019      	movs	r1, r3
 8005e6e:	2200      	movs	r2, #0
 8005e70:	4b99      	ldr	r3, [pc, #612]	@ (80060d8 <_dtoa_r+0x36c>)
 8005e72:	f7fb fe85 	bl	8001b80 <__aeabi_dsub>
 8005e76:	4a99      	ldr	r2, [pc, #612]	@ (80060dc <_dtoa_r+0x370>)
 8005e78:	4b99      	ldr	r3, [pc, #612]	@ (80060e0 <_dtoa_r+0x374>)
 8005e7a:	f7fb fbb9 	bl	80015f0 <__aeabi_dmul>
 8005e7e:	4a99      	ldr	r2, [pc, #612]	@ (80060e4 <_dtoa_r+0x378>)
 8005e80:	4b99      	ldr	r3, [pc, #612]	@ (80060e8 <_dtoa_r+0x37c>)
 8005e82:	f7fa fc0d 	bl	80006a0 <__aeabi_dadd>
 8005e86:	0004      	movs	r4, r0
 8005e88:	0038      	movs	r0, r7
 8005e8a:	000d      	movs	r5, r1
 8005e8c:	f7fc fa72 	bl	8002374 <__aeabi_i2d>
 8005e90:	4a96      	ldr	r2, [pc, #600]	@ (80060ec <_dtoa_r+0x380>)
 8005e92:	4b97      	ldr	r3, [pc, #604]	@ (80060f0 <_dtoa_r+0x384>)
 8005e94:	f7fb fbac 	bl	80015f0 <__aeabi_dmul>
 8005e98:	0002      	movs	r2, r0
 8005e9a:	000b      	movs	r3, r1
 8005e9c:	0020      	movs	r0, r4
 8005e9e:	0029      	movs	r1, r5
 8005ea0:	f7fa fbfe 	bl	80006a0 <__aeabi_dadd>
 8005ea4:	0004      	movs	r4, r0
 8005ea6:	000d      	movs	r5, r1
 8005ea8:	f7fc fa28 	bl	80022fc <__aeabi_d2iz>
 8005eac:	2200      	movs	r2, #0
 8005eae:	9004      	str	r0, [sp, #16]
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	0020      	movs	r0, r4
 8005eb4:	0029      	movs	r1, r5
 8005eb6:	f7fa facb 	bl	8000450 <__aeabi_dcmplt>
 8005eba:	2800      	cmp	r0, #0
 8005ebc:	d00b      	beq.n	8005ed6 <_dtoa_r+0x16a>
 8005ebe:	9804      	ldr	r0, [sp, #16]
 8005ec0:	f7fc fa58 	bl	8002374 <__aeabi_i2d>
 8005ec4:	002b      	movs	r3, r5
 8005ec6:	0022      	movs	r2, r4
 8005ec8:	f7fa fabc 	bl	8000444 <__aeabi_dcmpeq>
 8005ecc:	4243      	negs	r3, r0
 8005ece:	4158      	adcs	r0, r3
 8005ed0:	9b04      	ldr	r3, [sp, #16]
 8005ed2:	1a1b      	subs	r3, r3, r0
 8005ed4:	9304      	str	r3, [sp, #16]
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	9315      	str	r3, [sp, #84]	@ 0x54
 8005eda:	9b04      	ldr	r3, [sp, #16]
 8005edc:	2b16      	cmp	r3, #22
 8005ede:	d810      	bhi.n	8005f02 <_dtoa_r+0x196>
 8005ee0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8005ee2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005ee4:	9a04      	ldr	r2, [sp, #16]
 8005ee6:	4b83      	ldr	r3, [pc, #524]	@ (80060f4 <_dtoa_r+0x388>)
 8005ee8:	00d2      	lsls	r2, r2, #3
 8005eea:	189b      	adds	r3, r3, r2
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	f7fa faae 	bl	8000450 <__aeabi_dcmplt>
 8005ef4:	2800      	cmp	r0, #0
 8005ef6:	d047      	beq.n	8005f88 <_dtoa_r+0x21c>
 8005ef8:	9b04      	ldr	r3, [sp, #16]
 8005efa:	3b01      	subs	r3, #1
 8005efc:	9304      	str	r3, [sp, #16]
 8005efe:	2300      	movs	r3, #0
 8005f00:	9315      	str	r3, [sp, #84]	@ 0x54
 8005f02:	2200      	movs	r2, #0
 8005f04:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8005f06:	9206      	str	r2, [sp, #24]
 8005f08:	1bdb      	subs	r3, r3, r7
 8005f0a:	1e5a      	subs	r2, r3, #1
 8005f0c:	d53e      	bpl.n	8005f8c <_dtoa_r+0x220>
 8005f0e:	2201      	movs	r2, #1
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	9306      	str	r3, [sp, #24]
 8005f14:	2300      	movs	r3, #0
 8005f16:	930d      	str	r3, [sp, #52]	@ 0x34
 8005f18:	9b04      	ldr	r3, [sp, #16]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	db38      	blt.n	8005f90 <_dtoa_r+0x224>
 8005f1e:	9a04      	ldr	r2, [sp, #16]
 8005f20:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f22:	4694      	mov	ip, r2
 8005f24:	4463      	add	r3, ip
 8005f26:	930d      	str	r3, [sp, #52]	@ 0x34
 8005f28:	2300      	movs	r3, #0
 8005f2a:	9214      	str	r2, [sp, #80]	@ 0x50
 8005f2c:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005f2e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005f30:	2401      	movs	r4, #1
 8005f32:	2b09      	cmp	r3, #9
 8005f34:	d867      	bhi.n	8006006 <_dtoa_r+0x29a>
 8005f36:	2b05      	cmp	r3, #5
 8005f38:	dd02      	ble.n	8005f40 <_dtoa_r+0x1d4>
 8005f3a:	2400      	movs	r4, #0
 8005f3c:	3b04      	subs	r3, #4
 8005f3e:	9322      	str	r3, [sp, #136]	@ 0x88
 8005f40:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005f42:	1e98      	subs	r0, r3, #2
 8005f44:	2803      	cmp	r0, #3
 8005f46:	d867      	bhi.n	8006018 <_dtoa_r+0x2ac>
 8005f48:	f7fa f8e2 	bl	8000110 <__gnu_thumb1_case_uqi>
 8005f4c:	5b383a2b 	.word	0x5b383a2b
 8005f50:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8005f52:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8005f54:	18f6      	adds	r6, r6, r3
 8005f56:	4b68      	ldr	r3, [pc, #416]	@ (80060f8 <_dtoa_r+0x38c>)
 8005f58:	18f2      	adds	r2, r6, r3
 8005f5a:	2a20      	cmp	r2, #32
 8005f5c:	dd0f      	ble.n	8005f7e <_dtoa_r+0x212>
 8005f5e:	2340      	movs	r3, #64	@ 0x40
 8005f60:	1a9b      	subs	r3, r3, r2
 8005f62:	409f      	lsls	r7, r3
 8005f64:	4b65      	ldr	r3, [pc, #404]	@ (80060fc <_dtoa_r+0x390>)
 8005f66:	0038      	movs	r0, r7
 8005f68:	18f3      	adds	r3, r6, r3
 8005f6a:	40dc      	lsrs	r4, r3
 8005f6c:	4320      	orrs	r0, r4
 8005f6e:	f7fc fa2f 	bl	80023d0 <__aeabi_ui2d>
 8005f72:	2201      	movs	r2, #1
 8005f74:	4b62      	ldr	r3, [pc, #392]	@ (8006100 <_dtoa_r+0x394>)
 8005f76:	1e77      	subs	r7, r6, #1
 8005f78:	18cb      	adds	r3, r1, r3
 8005f7a:	9218      	str	r2, [sp, #96]	@ 0x60
 8005f7c:	e776      	b.n	8005e6c <_dtoa_r+0x100>
 8005f7e:	2320      	movs	r3, #32
 8005f80:	0020      	movs	r0, r4
 8005f82:	1a9b      	subs	r3, r3, r2
 8005f84:	4098      	lsls	r0, r3
 8005f86:	e7f2      	b.n	8005f6e <_dtoa_r+0x202>
 8005f88:	9015      	str	r0, [sp, #84]	@ 0x54
 8005f8a:	e7ba      	b.n	8005f02 <_dtoa_r+0x196>
 8005f8c:	920d      	str	r2, [sp, #52]	@ 0x34
 8005f8e:	e7c3      	b.n	8005f18 <_dtoa_r+0x1ac>
 8005f90:	9b06      	ldr	r3, [sp, #24]
 8005f92:	9a04      	ldr	r2, [sp, #16]
 8005f94:	1a9b      	subs	r3, r3, r2
 8005f96:	9306      	str	r3, [sp, #24]
 8005f98:	4253      	negs	r3, r2
 8005f9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	9314      	str	r3, [sp, #80]	@ 0x50
 8005fa0:	e7c5      	b.n	8005f2e <_dtoa_r+0x1c2>
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	9310      	str	r3, [sp, #64]	@ 0x40
 8005fa6:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005fa8:	930e      	str	r3, [sp, #56]	@ 0x38
 8005faa:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	dc13      	bgt.n	8005fd8 <_dtoa_r+0x26c>
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	001a      	movs	r2, r3
 8005fb4:	930e      	str	r3, [sp, #56]	@ 0x38
 8005fb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fb8:	9223      	str	r2, [sp, #140]	@ 0x8c
 8005fba:	e00d      	b.n	8005fd8 <_dtoa_r+0x26c>
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	e7f1      	b.n	8005fa4 <_dtoa_r+0x238>
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005fc4:	9310      	str	r3, [sp, #64]	@ 0x40
 8005fc6:	4694      	mov	ip, r2
 8005fc8:	9b04      	ldr	r3, [sp, #16]
 8005fca:	4463      	add	r3, ip
 8005fcc:	930e      	str	r3, [sp, #56]	@ 0x38
 8005fce:	3301      	adds	r3, #1
 8005fd0:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	dc00      	bgt.n	8005fd8 <_dtoa_r+0x26c>
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	9a03      	ldr	r2, [sp, #12]
 8005fda:	2100      	movs	r1, #0
 8005fdc:	69d0      	ldr	r0, [r2, #28]
 8005fde:	2204      	movs	r2, #4
 8005fe0:	0015      	movs	r5, r2
 8005fe2:	3514      	adds	r5, #20
 8005fe4:	429d      	cmp	r5, r3
 8005fe6:	d91b      	bls.n	8006020 <_dtoa_r+0x2b4>
 8005fe8:	6041      	str	r1, [r0, #4]
 8005fea:	9803      	ldr	r0, [sp, #12]
 8005fec:	f000 fdb8 	bl	8006b60 <_Balloc>
 8005ff0:	9008      	str	r0, [sp, #32]
 8005ff2:	2800      	cmp	r0, #0
 8005ff4:	d117      	bne.n	8006026 <_dtoa_r+0x2ba>
 8005ff6:	21b0      	movs	r1, #176	@ 0xb0
 8005ff8:	4b42      	ldr	r3, [pc, #264]	@ (8006104 <_dtoa_r+0x398>)
 8005ffa:	482e      	ldr	r0, [pc, #184]	@ (80060b4 <_dtoa_r+0x348>)
 8005ffc:	9a08      	ldr	r2, [sp, #32]
 8005ffe:	31ff      	adds	r1, #255	@ 0xff
 8006000:	e6c9      	b.n	8005d96 <_dtoa_r+0x2a>
 8006002:	2301      	movs	r3, #1
 8006004:	e7dd      	b.n	8005fc2 <_dtoa_r+0x256>
 8006006:	2300      	movs	r3, #0
 8006008:	9410      	str	r4, [sp, #64]	@ 0x40
 800600a:	9322      	str	r3, [sp, #136]	@ 0x88
 800600c:	3b01      	subs	r3, #1
 800600e:	930e      	str	r3, [sp, #56]	@ 0x38
 8006010:	9309      	str	r3, [sp, #36]	@ 0x24
 8006012:	2200      	movs	r2, #0
 8006014:	3313      	adds	r3, #19
 8006016:	e7cf      	b.n	8005fb8 <_dtoa_r+0x24c>
 8006018:	2301      	movs	r3, #1
 800601a:	9310      	str	r3, [sp, #64]	@ 0x40
 800601c:	3b02      	subs	r3, #2
 800601e:	e7f6      	b.n	800600e <_dtoa_r+0x2a2>
 8006020:	3101      	adds	r1, #1
 8006022:	0052      	lsls	r2, r2, #1
 8006024:	e7dc      	b.n	8005fe0 <_dtoa_r+0x274>
 8006026:	9b03      	ldr	r3, [sp, #12]
 8006028:	9a08      	ldr	r2, [sp, #32]
 800602a:	69db      	ldr	r3, [r3, #28]
 800602c:	601a      	str	r2, [r3, #0]
 800602e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006030:	2b0e      	cmp	r3, #14
 8006032:	d900      	bls.n	8006036 <_dtoa_r+0x2ca>
 8006034:	e0d9      	b.n	80061ea <_dtoa_r+0x47e>
 8006036:	2c00      	cmp	r4, #0
 8006038:	d100      	bne.n	800603c <_dtoa_r+0x2d0>
 800603a:	e0d6      	b.n	80061ea <_dtoa_r+0x47e>
 800603c:	9b04      	ldr	r3, [sp, #16]
 800603e:	2b00      	cmp	r3, #0
 8006040:	dd64      	ble.n	800610c <_dtoa_r+0x3a0>
 8006042:	210f      	movs	r1, #15
 8006044:	9a04      	ldr	r2, [sp, #16]
 8006046:	4b2b      	ldr	r3, [pc, #172]	@ (80060f4 <_dtoa_r+0x388>)
 8006048:	400a      	ands	r2, r1
 800604a:	00d2      	lsls	r2, r2, #3
 800604c:	189b      	adds	r3, r3, r2
 800604e:	681e      	ldr	r6, [r3, #0]
 8006050:	685f      	ldr	r7, [r3, #4]
 8006052:	9b04      	ldr	r3, [sp, #16]
 8006054:	2402      	movs	r4, #2
 8006056:	111d      	asrs	r5, r3, #4
 8006058:	05db      	lsls	r3, r3, #23
 800605a:	d50a      	bpl.n	8006072 <_dtoa_r+0x306>
 800605c:	4b2a      	ldr	r3, [pc, #168]	@ (8006108 <_dtoa_r+0x39c>)
 800605e:	400d      	ands	r5, r1
 8006060:	6a1a      	ldr	r2, [r3, #32]
 8006062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006064:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006066:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006068:	f7fa fe7e 	bl	8000d68 <__aeabi_ddiv>
 800606c:	900a      	str	r0, [sp, #40]	@ 0x28
 800606e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006070:	3401      	adds	r4, #1
 8006072:	4b25      	ldr	r3, [pc, #148]	@ (8006108 <_dtoa_r+0x39c>)
 8006074:	930c      	str	r3, [sp, #48]	@ 0x30
 8006076:	2d00      	cmp	r5, #0
 8006078:	d108      	bne.n	800608c <_dtoa_r+0x320>
 800607a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800607c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800607e:	0032      	movs	r2, r6
 8006080:	003b      	movs	r3, r7
 8006082:	f7fa fe71 	bl	8000d68 <__aeabi_ddiv>
 8006086:	900a      	str	r0, [sp, #40]	@ 0x28
 8006088:	910b      	str	r1, [sp, #44]	@ 0x2c
 800608a:	e05a      	b.n	8006142 <_dtoa_r+0x3d6>
 800608c:	2301      	movs	r3, #1
 800608e:	421d      	tst	r5, r3
 8006090:	d009      	beq.n	80060a6 <_dtoa_r+0x33a>
 8006092:	18e4      	adds	r4, r4, r3
 8006094:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006096:	0030      	movs	r0, r6
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	0039      	movs	r1, r7
 800609e:	f7fb faa7 	bl	80015f0 <__aeabi_dmul>
 80060a2:	0006      	movs	r6, r0
 80060a4:	000f      	movs	r7, r1
 80060a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80060a8:	106d      	asrs	r5, r5, #1
 80060aa:	3308      	adds	r3, #8
 80060ac:	e7e2      	b.n	8006074 <_dtoa_r+0x308>
 80060ae:	46c0      	nop			@ (mov r8, r8)
 80060b0:	08007f41 	.word	0x08007f41
 80060b4:	08007f58 	.word	0x08007f58
 80060b8:	7ff00000 	.word	0x7ff00000
 80060bc:	0000270f 	.word	0x0000270f
 80060c0:	08007f3d 	.word	0x08007f3d
 80060c4:	08007f40 	.word	0x08007f40
 80060c8:	08007f11 	.word	0x08007f11
 80060cc:	08007f10 	.word	0x08007f10
 80060d0:	3ff00000 	.word	0x3ff00000
 80060d4:	fffffc01 	.word	0xfffffc01
 80060d8:	3ff80000 	.word	0x3ff80000
 80060dc:	636f4361 	.word	0x636f4361
 80060e0:	3fd287a7 	.word	0x3fd287a7
 80060e4:	8b60c8b3 	.word	0x8b60c8b3
 80060e8:	3fc68a28 	.word	0x3fc68a28
 80060ec:	509f79fb 	.word	0x509f79fb
 80060f0:	3fd34413 	.word	0x3fd34413
 80060f4:	08008050 	.word	0x08008050
 80060f8:	00000432 	.word	0x00000432
 80060fc:	00000412 	.word	0x00000412
 8006100:	fe100000 	.word	0xfe100000
 8006104:	08007fb0 	.word	0x08007fb0
 8006108:	08008028 	.word	0x08008028
 800610c:	9b04      	ldr	r3, [sp, #16]
 800610e:	2402      	movs	r4, #2
 8006110:	2b00      	cmp	r3, #0
 8006112:	d016      	beq.n	8006142 <_dtoa_r+0x3d6>
 8006114:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006116:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006118:	220f      	movs	r2, #15
 800611a:	425d      	negs	r5, r3
 800611c:	402a      	ands	r2, r5
 800611e:	4bd7      	ldr	r3, [pc, #860]	@ (800647c <_dtoa_r+0x710>)
 8006120:	00d2      	lsls	r2, r2, #3
 8006122:	189b      	adds	r3, r3, r2
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	f7fb fa62 	bl	80015f0 <__aeabi_dmul>
 800612c:	2701      	movs	r7, #1
 800612e:	2300      	movs	r3, #0
 8006130:	900a      	str	r0, [sp, #40]	@ 0x28
 8006132:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006134:	4ed2      	ldr	r6, [pc, #840]	@ (8006480 <_dtoa_r+0x714>)
 8006136:	112d      	asrs	r5, r5, #4
 8006138:	2d00      	cmp	r5, #0
 800613a:	d000      	beq.n	800613e <_dtoa_r+0x3d2>
 800613c:	e0ba      	b.n	80062b4 <_dtoa_r+0x548>
 800613e:	2b00      	cmp	r3, #0
 8006140:	d1a1      	bne.n	8006086 <_dtoa_r+0x31a>
 8006142:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006144:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006146:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006148:	2b00      	cmp	r3, #0
 800614a:	d100      	bne.n	800614e <_dtoa_r+0x3e2>
 800614c:	e0bd      	b.n	80062ca <_dtoa_r+0x55e>
 800614e:	2200      	movs	r2, #0
 8006150:	0030      	movs	r0, r6
 8006152:	0039      	movs	r1, r7
 8006154:	4bcb      	ldr	r3, [pc, #812]	@ (8006484 <_dtoa_r+0x718>)
 8006156:	f7fa f97b 	bl	8000450 <__aeabi_dcmplt>
 800615a:	2800      	cmp	r0, #0
 800615c:	d100      	bne.n	8006160 <_dtoa_r+0x3f4>
 800615e:	e0b4      	b.n	80062ca <_dtoa_r+0x55e>
 8006160:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006162:	2b00      	cmp	r3, #0
 8006164:	d100      	bne.n	8006168 <_dtoa_r+0x3fc>
 8006166:	e0b0      	b.n	80062ca <_dtoa_r+0x55e>
 8006168:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800616a:	2b00      	cmp	r3, #0
 800616c:	dd39      	ble.n	80061e2 <_dtoa_r+0x476>
 800616e:	9b04      	ldr	r3, [sp, #16]
 8006170:	2200      	movs	r2, #0
 8006172:	3b01      	subs	r3, #1
 8006174:	930c      	str	r3, [sp, #48]	@ 0x30
 8006176:	0030      	movs	r0, r6
 8006178:	4bc3      	ldr	r3, [pc, #780]	@ (8006488 <_dtoa_r+0x71c>)
 800617a:	0039      	movs	r1, r7
 800617c:	f7fb fa38 	bl	80015f0 <__aeabi_dmul>
 8006180:	900a      	str	r0, [sp, #40]	@ 0x28
 8006182:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006184:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006186:	3401      	adds	r4, #1
 8006188:	0020      	movs	r0, r4
 800618a:	9311      	str	r3, [sp, #68]	@ 0x44
 800618c:	f7fc f8f2 	bl	8002374 <__aeabi_i2d>
 8006190:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006192:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006194:	f7fb fa2c 	bl	80015f0 <__aeabi_dmul>
 8006198:	4bbc      	ldr	r3, [pc, #752]	@ (800648c <_dtoa_r+0x720>)
 800619a:	2200      	movs	r2, #0
 800619c:	f7fa fa80 	bl	80006a0 <__aeabi_dadd>
 80061a0:	4bbb      	ldr	r3, [pc, #748]	@ (8006490 <_dtoa_r+0x724>)
 80061a2:	0006      	movs	r6, r0
 80061a4:	18cf      	adds	r7, r1, r3
 80061a6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d000      	beq.n	80061ae <_dtoa_r+0x442>
 80061ac:	e091      	b.n	80062d2 <_dtoa_r+0x566>
 80061ae:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80061b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80061b2:	2200      	movs	r2, #0
 80061b4:	4bb7      	ldr	r3, [pc, #732]	@ (8006494 <_dtoa_r+0x728>)
 80061b6:	f7fb fce3 	bl	8001b80 <__aeabi_dsub>
 80061ba:	0032      	movs	r2, r6
 80061bc:	003b      	movs	r3, r7
 80061be:	0004      	movs	r4, r0
 80061c0:	000d      	movs	r5, r1
 80061c2:	f7fa f959 	bl	8000478 <__aeabi_dcmpgt>
 80061c6:	2800      	cmp	r0, #0
 80061c8:	d000      	beq.n	80061cc <_dtoa_r+0x460>
 80061ca:	e29d      	b.n	8006708 <_dtoa_r+0x99c>
 80061cc:	2180      	movs	r1, #128	@ 0x80
 80061ce:	0609      	lsls	r1, r1, #24
 80061d0:	187b      	adds	r3, r7, r1
 80061d2:	0032      	movs	r2, r6
 80061d4:	0020      	movs	r0, r4
 80061d6:	0029      	movs	r1, r5
 80061d8:	f7fa f93a 	bl	8000450 <__aeabi_dcmplt>
 80061dc:	2800      	cmp	r0, #0
 80061de:	d000      	beq.n	80061e2 <_dtoa_r+0x476>
 80061e0:	e130      	b.n	8006444 <_dtoa_r+0x6d8>
 80061e2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80061e4:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80061e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80061e8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80061ea:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	da00      	bge.n	80061f2 <_dtoa_r+0x486>
 80061f0:	e177      	b.n	80064e2 <_dtoa_r+0x776>
 80061f2:	9a04      	ldr	r2, [sp, #16]
 80061f4:	2a0e      	cmp	r2, #14
 80061f6:	dd00      	ble.n	80061fa <_dtoa_r+0x48e>
 80061f8:	e173      	b.n	80064e2 <_dtoa_r+0x776>
 80061fa:	4ba0      	ldr	r3, [pc, #640]	@ (800647c <_dtoa_r+0x710>)
 80061fc:	00d2      	lsls	r2, r2, #3
 80061fe:	189b      	adds	r3, r3, r2
 8006200:	685c      	ldr	r4, [r3, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	9306      	str	r3, [sp, #24]
 8006206:	9407      	str	r4, [sp, #28]
 8006208:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800620a:	2b00      	cmp	r3, #0
 800620c:	da03      	bge.n	8006216 <_dtoa_r+0x4aa>
 800620e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006210:	2b00      	cmp	r3, #0
 8006212:	dc00      	bgt.n	8006216 <_dtoa_r+0x4aa>
 8006214:	e106      	b.n	8006424 <_dtoa_r+0x6b8>
 8006216:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006218:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800621a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800621c:	9d08      	ldr	r5, [sp, #32]
 800621e:	3b01      	subs	r3, #1
 8006220:	195b      	adds	r3, r3, r5
 8006222:	930a      	str	r3, [sp, #40]	@ 0x28
 8006224:	9a06      	ldr	r2, [sp, #24]
 8006226:	9b07      	ldr	r3, [sp, #28]
 8006228:	0030      	movs	r0, r6
 800622a:	0039      	movs	r1, r7
 800622c:	f7fa fd9c 	bl	8000d68 <__aeabi_ddiv>
 8006230:	f7fc f864 	bl	80022fc <__aeabi_d2iz>
 8006234:	9009      	str	r0, [sp, #36]	@ 0x24
 8006236:	f7fc f89d 	bl	8002374 <__aeabi_i2d>
 800623a:	9a06      	ldr	r2, [sp, #24]
 800623c:	9b07      	ldr	r3, [sp, #28]
 800623e:	f7fb f9d7 	bl	80015f0 <__aeabi_dmul>
 8006242:	0002      	movs	r2, r0
 8006244:	000b      	movs	r3, r1
 8006246:	0030      	movs	r0, r6
 8006248:	0039      	movs	r1, r7
 800624a:	f7fb fc99 	bl	8001b80 <__aeabi_dsub>
 800624e:	002b      	movs	r3, r5
 8006250:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006252:	3501      	adds	r5, #1
 8006254:	3230      	adds	r2, #48	@ 0x30
 8006256:	701a      	strb	r2, [r3, #0]
 8006258:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800625a:	002c      	movs	r4, r5
 800625c:	429a      	cmp	r2, r3
 800625e:	d000      	beq.n	8006262 <_dtoa_r+0x4f6>
 8006260:	e131      	b.n	80064c6 <_dtoa_r+0x75a>
 8006262:	0002      	movs	r2, r0
 8006264:	000b      	movs	r3, r1
 8006266:	f7fa fa1b 	bl	80006a0 <__aeabi_dadd>
 800626a:	9a06      	ldr	r2, [sp, #24]
 800626c:	9b07      	ldr	r3, [sp, #28]
 800626e:	0006      	movs	r6, r0
 8006270:	000f      	movs	r7, r1
 8006272:	f7fa f901 	bl	8000478 <__aeabi_dcmpgt>
 8006276:	2800      	cmp	r0, #0
 8006278:	d000      	beq.n	800627c <_dtoa_r+0x510>
 800627a:	e10f      	b.n	800649c <_dtoa_r+0x730>
 800627c:	9a06      	ldr	r2, [sp, #24]
 800627e:	9b07      	ldr	r3, [sp, #28]
 8006280:	0030      	movs	r0, r6
 8006282:	0039      	movs	r1, r7
 8006284:	f7fa f8de 	bl	8000444 <__aeabi_dcmpeq>
 8006288:	2800      	cmp	r0, #0
 800628a:	d003      	beq.n	8006294 <_dtoa_r+0x528>
 800628c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800628e:	07dd      	lsls	r5, r3, #31
 8006290:	d500      	bpl.n	8006294 <_dtoa_r+0x528>
 8006292:	e103      	b.n	800649c <_dtoa_r+0x730>
 8006294:	9905      	ldr	r1, [sp, #20]
 8006296:	9803      	ldr	r0, [sp, #12]
 8006298:	f000 fca6 	bl	8006be8 <_Bfree>
 800629c:	2300      	movs	r3, #0
 800629e:	7023      	strb	r3, [r4, #0]
 80062a0:	9b04      	ldr	r3, [sp, #16]
 80062a2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80062a4:	3301      	adds	r3, #1
 80062a6:	6013      	str	r3, [r2, #0]
 80062a8:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d100      	bne.n	80062b0 <_dtoa_r+0x544>
 80062ae:	e5a7      	b.n	8005e00 <_dtoa_r+0x94>
 80062b0:	601c      	str	r4, [r3, #0]
 80062b2:	e5a5      	b.n	8005e00 <_dtoa_r+0x94>
 80062b4:	423d      	tst	r5, r7
 80062b6:	d005      	beq.n	80062c4 <_dtoa_r+0x558>
 80062b8:	6832      	ldr	r2, [r6, #0]
 80062ba:	6873      	ldr	r3, [r6, #4]
 80062bc:	f7fb f998 	bl	80015f0 <__aeabi_dmul>
 80062c0:	003b      	movs	r3, r7
 80062c2:	3401      	adds	r4, #1
 80062c4:	106d      	asrs	r5, r5, #1
 80062c6:	3608      	adds	r6, #8
 80062c8:	e736      	b.n	8006138 <_dtoa_r+0x3cc>
 80062ca:	9b04      	ldr	r3, [sp, #16]
 80062cc:	930c      	str	r3, [sp, #48]	@ 0x30
 80062ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062d0:	e75a      	b.n	8006188 <_dtoa_r+0x41c>
 80062d2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80062d4:	4b69      	ldr	r3, [pc, #420]	@ (800647c <_dtoa_r+0x710>)
 80062d6:	3a01      	subs	r2, #1
 80062d8:	00d2      	lsls	r2, r2, #3
 80062da:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80062dc:	189b      	adds	r3, r3, r2
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	2900      	cmp	r1, #0
 80062e4:	d04c      	beq.n	8006380 <_dtoa_r+0x614>
 80062e6:	2000      	movs	r0, #0
 80062e8:	496b      	ldr	r1, [pc, #428]	@ (8006498 <_dtoa_r+0x72c>)
 80062ea:	f7fa fd3d 	bl	8000d68 <__aeabi_ddiv>
 80062ee:	0032      	movs	r2, r6
 80062f0:	003b      	movs	r3, r7
 80062f2:	f7fb fc45 	bl	8001b80 <__aeabi_dsub>
 80062f6:	9a08      	ldr	r2, [sp, #32]
 80062f8:	0006      	movs	r6, r0
 80062fa:	4694      	mov	ip, r2
 80062fc:	000f      	movs	r7, r1
 80062fe:	9b08      	ldr	r3, [sp, #32]
 8006300:	9316      	str	r3, [sp, #88]	@ 0x58
 8006302:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006304:	4463      	add	r3, ip
 8006306:	9311      	str	r3, [sp, #68]	@ 0x44
 8006308:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800630a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800630c:	f7fb fff6 	bl	80022fc <__aeabi_d2iz>
 8006310:	0005      	movs	r5, r0
 8006312:	f7fc f82f 	bl	8002374 <__aeabi_i2d>
 8006316:	0002      	movs	r2, r0
 8006318:	000b      	movs	r3, r1
 800631a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800631c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800631e:	f7fb fc2f 	bl	8001b80 <__aeabi_dsub>
 8006322:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006324:	3530      	adds	r5, #48	@ 0x30
 8006326:	1c5c      	adds	r4, r3, #1
 8006328:	701d      	strb	r5, [r3, #0]
 800632a:	0032      	movs	r2, r6
 800632c:	003b      	movs	r3, r7
 800632e:	900a      	str	r0, [sp, #40]	@ 0x28
 8006330:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006332:	f7fa f88d 	bl	8000450 <__aeabi_dcmplt>
 8006336:	2800      	cmp	r0, #0
 8006338:	d16a      	bne.n	8006410 <_dtoa_r+0x6a4>
 800633a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800633c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800633e:	2000      	movs	r0, #0
 8006340:	4950      	ldr	r1, [pc, #320]	@ (8006484 <_dtoa_r+0x718>)
 8006342:	f7fb fc1d 	bl	8001b80 <__aeabi_dsub>
 8006346:	0032      	movs	r2, r6
 8006348:	003b      	movs	r3, r7
 800634a:	f7fa f881 	bl	8000450 <__aeabi_dcmplt>
 800634e:	2800      	cmp	r0, #0
 8006350:	d000      	beq.n	8006354 <_dtoa_r+0x5e8>
 8006352:	e0a5      	b.n	80064a0 <_dtoa_r+0x734>
 8006354:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006356:	42a3      	cmp	r3, r4
 8006358:	d100      	bne.n	800635c <_dtoa_r+0x5f0>
 800635a:	e742      	b.n	80061e2 <_dtoa_r+0x476>
 800635c:	2200      	movs	r2, #0
 800635e:	0030      	movs	r0, r6
 8006360:	0039      	movs	r1, r7
 8006362:	4b49      	ldr	r3, [pc, #292]	@ (8006488 <_dtoa_r+0x71c>)
 8006364:	f7fb f944 	bl	80015f0 <__aeabi_dmul>
 8006368:	2200      	movs	r2, #0
 800636a:	0006      	movs	r6, r0
 800636c:	000f      	movs	r7, r1
 800636e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006370:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006372:	4b45      	ldr	r3, [pc, #276]	@ (8006488 <_dtoa_r+0x71c>)
 8006374:	f7fb f93c 	bl	80015f0 <__aeabi_dmul>
 8006378:	9416      	str	r4, [sp, #88]	@ 0x58
 800637a:	900a      	str	r0, [sp, #40]	@ 0x28
 800637c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800637e:	e7c3      	b.n	8006308 <_dtoa_r+0x59c>
 8006380:	0030      	movs	r0, r6
 8006382:	0039      	movs	r1, r7
 8006384:	f7fb f934 	bl	80015f0 <__aeabi_dmul>
 8006388:	9d08      	ldr	r5, [sp, #32]
 800638a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800638c:	002b      	movs	r3, r5
 800638e:	4694      	mov	ip, r2
 8006390:	9016      	str	r0, [sp, #88]	@ 0x58
 8006392:	9117      	str	r1, [sp, #92]	@ 0x5c
 8006394:	4463      	add	r3, ip
 8006396:	9319      	str	r3, [sp, #100]	@ 0x64
 8006398:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800639a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800639c:	f7fb ffae 	bl	80022fc <__aeabi_d2iz>
 80063a0:	0004      	movs	r4, r0
 80063a2:	f7fb ffe7 	bl	8002374 <__aeabi_i2d>
 80063a6:	000b      	movs	r3, r1
 80063a8:	0002      	movs	r2, r0
 80063aa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80063ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80063ae:	f7fb fbe7 	bl	8001b80 <__aeabi_dsub>
 80063b2:	3430      	adds	r4, #48	@ 0x30
 80063b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80063b6:	702c      	strb	r4, [r5, #0]
 80063b8:	3501      	adds	r5, #1
 80063ba:	0006      	movs	r6, r0
 80063bc:	000f      	movs	r7, r1
 80063be:	42ab      	cmp	r3, r5
 80063c0:	d129      	bne.n	8006416 <_dtoa_r+0x6aa>
 80063c2:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80063c4:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 80063c6:	9b08      	ldr	r3, [sp, #32]
 80063c8:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80063ca:	469c      	mov	ip, r3
 80063cc:	2200      	movs	r2, #0
 80063ce:	4b32      	ldr	r3, [pc, #200]	@ (8006498 <_dtoa_r+0x72c>)
 80063d0:	4464      	add	r4, ip
 80063d2:	f7fa f965 	bl	80006a0 <__aeabi_dadd>
 80063d6:	0002      	movs	r2, r0
 80063d8:	000b      	movs	r3, r1
 80063da:	0030      	movs	r0, r6
 80063dc:	0039      	movs	r1, r7
 80063de:	f7fa f84b 	bl	8000478 <__aeabi_dcmpgt>
 80063e2:	2800      	cmp	r0, #0
 80063e4:	d15c      	bne.n	80064a0 <_dtoa_r+0x734>
 80063e6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80063e8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80063ea:	2000      	movs	r0, #0
 80063ec:	492a      	ldr	r1, [pc, #168]	@ (8006498 <_dtoa_r+0x72c>)
 80063ee:	f7fb fbc7 	bl	8001b80 <__aeabi_dsub>
 80063f2:	0002      	movs	r2, r0
 80063f4:	000b      	movs	r3, r1
 80063f6:	0030      	movs	r0, r6
 80063f8:	0039      	movs	r1, r7
 80063fa:	f7fa f829 	bl	8000450 <__aeabi_dcmplt>
 80063fe:	2800      	cmp	r0, #0
 8006400:	d100      	bne.n	8006404 <_dtoa_r+0x698>
 8006402:	e6ee      	b.n	80061e2 <_dtoa_r+0x476>
 8006404:	0023      	movs	r3, r4
 8006406:	3c01      	subs	r4, #1
 8006408:	7822      	ldrb	r2, [r4, #0]
 800640a:	2a30      	cmp	r2, #48	@ 0x30
 800640c:	d0fa      	beq.n	8006404 <_dtoa_r+0x698>
 800640e:	001c      	movs	r4, r3
 8006410:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006412:	9304      	str	r3, [sp, #16]
 8006414:	e73e      	b.n	8006294 <_dtoa_r+0x528>
 8006416:	2200      	movs	r2, #0
 8006418:	4b1b      	ldr	r3, [pc, #108]	@ (8006488 <_dtoa_r+0x71c>)
 800641a:	f7fb f8e9 	bl	80015f0 <__aeabi_dmul>
 800641e:	900a      	str	r0, [sp, #40]	@ 0x28
 8006420:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006422:	e7b9      	b.n	8006398 <_dtoa_r+0x62c>
 8006424:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006426:	2b00      	cmp	r3, #0
 8006428:	d10c      	bne.n	8006444 <_dtoa_r+0x6d8>
 800642a:	9806      	ldr	r0, [sp, #24]
 800642c:	9907      	ldr	r1, [sp, #28]
 800642e:	2200      	movs	r2, #0
 8006430:	4b18      	ldr	r3, [pc, #96]	@ (8006494 <_dtoa_r+0x728>)
 8006432:	f7fb f8dd 	bl	80015f0 <__aeabi_dmul>
 8006436:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006438:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800643a:	f7fa f827 	bl	800048c <__aeabi_dcmpge>
 800643e:	2800      	cmp	r0, #0
 8006440:	d100      	bne.n	8006444 <_dtoa_r+0x6d8>
 8006442:	e164      	b.n	800670e <_dtoa_r+0x9a2>
 8006444:	2600      	movs	r6, #0
 8006446:	0037      	movs	r7, r6
 8006448:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800644a:	9c08      	ldr	r4, [sp, #32]
 800644c:	43db      	mvns	r3, r3
 800644e:	930c      	str	r3, [sp, #48]	@ 0x30
 8006450:	2300      	movs	r3, #0
 8006452:	9304      	str	r3, [sp, #16]
 8006454:	0031      	movs	r1, r6
 8006456:	9803      	ldr	r0, [sp, #12]
 8006458:	f000 fbc6 	bl	8006be8 <_Bfree>
 800645c:	2f00      	cmp	r7, #0
 800645e:	d0d7      	beq.n	8006410 <_dtoa_r+0x6a4>
 8006460:	9b04      	ldr	r3, [sp, #16]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d005      	beq.n	8006472 <_dtoa_r+0x706>
 8006466:	42bb      	cmp	r3, r7
 8006468:	d003      	beq.n	8006472 <_dtoa_r+0x706>
 800646a:	0019      	movs	r1, r3
 800646c:	9803      	ldr	r0, [sp, #12]
 800646e:	f000 fbbb 	bl	8006be8 <_Bfree>
 8006472:	0039      	movs	r1, r7
 8006474:	9803      	ldr	r0, [sp, #12]
 8006476:	f000 fbb7 	bl	8006be8 <_Bfree>
 800647a:	e7c9      	b.n	8006410 <_dtoa_r+0x6a4>
 800647c:	08008050 	.word	0x08008050
 8006480:	08008028 	.word	0x08008028
 8006484:	3ff00000 	.word	0x3ff00000
 8006488:	40240000 	.word	0x40240000
 800648c:	401c0000 	.word	0x401c0000
 8006490:	fcc00000 	.word	0xfcc00000
 8006494:	40140000 	.word	0x40140000
 8006498:	3fe00000 	.word	0x3fe00000
 800649c:	9b04      	ldr	r3, [sp, #16]
 800649e:	930c      	str	r3, [sp, #48]	@ 0x30
 80064a0:	0023      	movs	r3, r4
 80064a2:	001c      	movs	r4, r3
 80064a4:	3b01      	subs	r3, #1
 80064a6:	781a      	ldrb	r2, [r3, #0]
 80064a8:	2a39      	cmp	r2, #57	@ 0x39
 80064aa:	d108      	bne.n	80064be <_dtoa_r+0x752>
 80064ac:	9a08      	ldr	r2, [sp, #32]
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d1f7      	bne.n	80064a2 <_dtoa_r+0x736>
 80064b2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80064b4:	9908      	ldr	r1, [sp, #32]
 80064b6:	3201      	adds	r2, #1
 80064b8:	920c      	str	r2, [sp, #48]	@ 0x30
 80064ba:	2230      	movs	r2, #48	@ 0x30
 80064bc:	700a      	strb	r2, [r1, #0]
 80064be:	781a      	ldrb	r2, [r3, #0]
 80064c0:	3201      	adds	r2, #1
 80064c2:	701a      	strb	r2, [r3, #0]
 80064c4:	e7a4      	b.n	8006410 <_dtoa_r+0x6a4>
 80064c6:	2200      	movs	r2, #0
 80064c8:	4bc6      	ldr	r3, [pc, #792]	@ (80067e4 <_dtoa_r+0xa78>)
 80064ca:	f7fb f891 	bl	80015f0 <__aeabi_dmul>
 80064ce:	2200      	movs	r2, #0
 80064d0:	2300      	movs	r3, #0
 80064d2:	0006      	movs	r6, r0
 80064d4:	000f      	movs	r7, r1
 80064d6:	f7f9 ffb5 	bl	8000444 <__aeabi_dcmpeq>
 80064da:	2800      	cmp	r0, #0
 80064dc:	d100      	bne.n	80064e0 <_dtoa_r+0x774>
 80064de:	e6a1      	b.n	8006224 <_dtoa_r+0x4b8>
 80064e0:	e6d8      	b.n	8006294 <_dtoa_r+0x528>
 80064e2:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 80064e4:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 80064e6:	9c06      	ldr	r4, [sp, #24]
 80064e8:	2f00      	cmp	r7, #0
 80064ea:	d014      	beq.n	8006516 <_dtoa_r+0x7aa>
 80064ec:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80064ee:	2a01      	cmp	r2, #1
 80064f0:	dd00      	ble.n	80064f4 <_dtoa_r+0x788>
 80064f2:	e0c8      	b.n	8006686 <_dtoa_r+0x91a>
 80064f4:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80064f6:	2a00      	cmp	r2, #0
 80064f8:	d100      	bne.n	80064fc <_dtoa_r+0x790>
 80064fa:	e0be      	b.n	800667a <_dtoa_r+0x90e>
 80064fc:	4aba      	ldr	r2, [pc, #744]	@ (80067e8 <_dtoa_r+0xa7c>)
 80064fe:	189b      	adds	r3, r3, r2
 8006500:	9a06      	ldr	r2, [sp, #24]
 8006502:	2101      	movs	r1, #1
 8006504:	18d2      	adds	r2, r2, r3
 8006506:	9206      	str	r2, [sp, #24]
 8006508:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800650a:	9803      	ldr	r0, [sp, #12]
 800650c:	18d3      	adds	r3, r2, r3
 800650e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006510:	f000 fc22 	bl	8006d58 <__i2b>
 8006514:	0007      	movs	r7, r0
 8006516:	2c00      	cmp	r4, #0
 8006518:	d00e      	beq.n	8006538 <_dtoa_r+0x7cc>
 800651a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800651c:	2b00      	cmp	r3, #0
 800651e:	dd0b      	ble.n	8006538 <_dtoa_r+0x7cc>
 8006520:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006522:	0023      	movs	r3, r4
 8006524:	4294      	cmp	r4, r2
 8006526:	dd00      	ble.n	800652a <_dtoa_r+0x7be>
 8006528:	0013      	movs	r3, r2
 800652a:	9a06      	ldr	r2, [sp, #24]
 800652c:	1ae4      	subs	r4, r4, r3
 800652e:	1ad2      	subs	r2, r2, r3
 8006530:	9206      	str	r2, [sp, #24]
 8006532:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006534:	1ad3      	subs	r3, r2, r3
 8006536:	930d      	str	r3, [sp, #52]	@ 0x34
 8006538:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800653a:	2b00      	cmp	r3, #0
 800653c:	d01f      	beq.n	800657e <_dtoa_r+0x812>
 800653e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006540:	2b00      	cmp	r3, #0
 8006542:	d100      	bne.n	8006546 <_dtoa_r+0x7da>
 8006544:	e0b5      	b.n	80066b2 <_dtoa_r+0x946>
 8006546:	2d00      	cmp	r5, #0
 8006548:	d010      	beq.n	800656c <_dtoa_r+0x800>
 800654a:	0039      	movs	r1, r7
 800654c:	002a      	movs	r2, r5
 800654e:	9803      	ldr	r0, [sp, #12]
 8006550:	f000 fccc 	bl	8006eec <__pow5mult>
 8006554:	9a05      	ldr	r2, [sp, #20]
 8006556:	0001      	movs	r1, r0
 8006558:	0007      	movs	r7, r0
 800655a:	9803      	ldr	r0, [sp, #12]
 800655c:	f000 fc14 	bl	8006d88 <__multiply>
 8006560:	0006      	movs	r6, r0
 8006562:	9905      	ldr	r1, [sp, #20]
 8006564:	9803      	ldr	r0, [sp, #12]
 8006566:	f000 fb3f 	bl	8006be8 <_Bfree>
 800656a:	9605      	str	r6, [sp, #20]
 800656c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800656e:	1b5a      	subs	r2, r3, r5
 8006570:	42ab      	cmp	r3, r5
 8006572:	d004      	beq.n	800657e <_dtoa_r+0x812>
 8006574:	9905      	ldr	r1, [sp, #20]
 8006576:	9803      	ldr	r0, [sp, #12]
 8006578:	f000 fcb8 	bl	8006eec <__pow5mult>
 800657c:	9005      	str	r0, [sp, #20]
 800657e:	2101      	movs	r1, #1
 8006580:	9803      	ldr	r0, [sp, #12]
 8006582:	f000 fbe9 	bl	8006d58 <__i2b>
 8006586:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006588:	0006      	movs	r6, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d100      	bne.n	8006590 <_dtoa_r+0x824>
 800658e:	e1bc      	b.n	800690a <_dtoa_r+0xb9e>
 8006590:	001a      	movs	r2, r3
 8006592:	0001      	movs	r1, r0
 8006594:	9803      	ldr	r0, [sp, #12]
 8006596:	f000 fca9 	bl	8006eec <__pow5mult>
 800659a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800659c:	0006      	movs	r6, r0
 800659e:	2500      	movs	r5, #0
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	dc16      	bgt.n	80065d2 <_dtoa_r+0x866>
 80065a4:	2500      	movs	r5, #0
 80065a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065a8:	42ab      	cmp	r3, r5
 80065aa:	d10e      	bne.n	80065ca <_dtoa_r+0x85e>
 80065ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065ae:	031b      	lsls	r3, r3, #12
 80065b0:	42ab      	cmp	r3, r5
 80065b2:	d10a      	bne.n	80065ca <_dtoa_r+0x85e>
 80065b4:	4b8d      	ldr	r3, [pc, #564]	@ (80067ec <_dtoa_r+0xa80>)
 80065b6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80065b8:	4213      	tst	r3, r2
 80065ba:	d006      	beq.n	80065ca <_dtoa_r+0x85e>
 80065bc:	9b06      	ldr	r3, [sp, #24]
 80065be:	3501      	adds	r5, #1
 80065c0:	3301      	adds	r3, #1
 80065c2:	9306      	str	r3, [sp, #24]
 80065c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065c6:	3301      	adds	r3, #1
 80065c8:	930d      	str	r3, [sp, #52]	@ 0x34
 80065ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80065cc:	2001      	movs	r0, #1
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d008      	beq.n	80065e4 <_dtoa_r+0x878>
 80065d2:	6933      	ldr	r3, [r6, #16]
 80065d4:	3303      	adds	r3, #3
 80065d6:	009b      	lsls	r3, r3, #2
 80065d8:	18f3      	adds	r3, r6, r3
 80065da:	6858      	ldr	r0, [r3, #4]
 80065dc:	f000 fb6c 	bl	8006cb8 <__hi0bits>
 80065e0:	2320      	movs	r3, #32
 80065e2:	1a18      	subs	r0, r3, r0
 80065e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065e6:	1818      	adds	r0, r3, r0
 80065e8:	0002      	movs	r2, r0
 80065ea:	231f      	movs	r3, #31
 80065ec:	401a      	ands	r2, r3
 80065ee:	4218      	tst	r0, r3
 80065f0:	d065      	beq.n	80066be <_dtoa_r+0x952>
 80065f2:	3301      	adds	r3, #1
 80065f4:	1a9b      	subs	r3, r3, r2
 80065f6:	2b04      	cmp	r3, #4
 80065f8:	dd5d      	ble.n	80066b6 <_dtoa_r+0x94a>
 80065fa:	231c      	movs	r3, #28
 80065fc:	1a9b      	subs	r3, r3, r2
 80065fe:	9a06      	ldr	r2, [sp, #24]
 8006600:	18e4      	adds	r4, r4, r3
 8006602:	18d2      	adds	r2, r2, r3
 8006604:	9206      	str	r2, [sp, #24]
 8006606:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006608:	18d3      	adds	r3, r2, r3
 800660a:	930d      	str	r3, [sp, #52]	@ 0x34
 800660c:	9b06      	ldr	r3, [sp, #24]
 800660e:	2b00      	cmp	r3, #0
 8006610:	dd05      	ble.n	800661e <_dtoa_r+0x8b2>
 8006612:	001a      	movs	r2, r3
 8006614:	9905      	ldr	r1, [sp, #20]
 8006616:	9803      	ldr	r0, [sp, #12]
 8006618:	f000 fcc4 	bl	8006fa4 <__lshift>
 800661c:	9005      	str	r0, [sp, #20]
 800661e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006620:	2b00      	cmp	r3, #0
 8006622:	dd05      	ble.n	8006630 <_dtoa_r+0x8c4>
 8006624:	0031      	movs	r1, r6
 8006626:	001a      	movs	r2, r3
 8006628:	9803      	ldr	r0, [sp, #12]
 800662a:	f000 fcbb 	bl	8006fa4 <__lshift>
 800662e:	0006      	movs	r6, r0
 8006630:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006632:	2b00      	cmp	r3, #0
 8006634:	d045      	beq.n	80066c2 <_dtoa_r+0x956>
 8006636:	0031      	movs	r1, r6
 8006638:	9805      	ldr	r0, [sp, #20]
 800663a:	f000 fd1f 	bl	800707c <__mcmp>
 800663e:	2800      	cmp	r0, #0
 8006640:	da3f      	bge.n	80066c2 <_dtoa_r+0x956>
 8006642:	9b04      	ldr	r3, [sp, #16]
 8006644:	220a      	movs	r2, #10
 8006646:	3b01      	subs	r3, #1
 8006648:	930c      	str	r3, [sp, #48]	@ 0x30
 800664a:	9905      	ldr	r1, [sp, #20]
 800664c:	2300      	movs	r3, #0
 800664e:	9803      	ldr	r0, [sp, #12]
 8006650:	f000 faee 	bl	8006c30 <__multadd>
 8006654:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006656:	9005      	str	r0, [sp, #20]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d100      	bne.n	800665e <_dtoa_r+0x8f2>
 800665c:	e15c      	b.n	8006918 <_dtoa_r+0xbac>
 800665e:	2300      	movs	r3, #0
 8006660:	0039      	movs	r1, r7
 8006662:	220a      	movs	r2, #10
 8006664:	9803      	ldr	r0, [sp, #12]
 8006666:	f000 fae3 	bl	8006c30 <__multadd>
 800666a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800666c:	0007      	movs	r7, r0
 800666e:	2b00      	cmp	r3, #0
 8006670:	dc55      	bgt.n	800671e <_dtoa_r+0x9b2>
 8006672:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006674:	2b02      	cmp	r3, #2
 8006676:	dc2d      	bgt.n	80066d4 <_dtoa_r+0x968>
 8006678:	e051      	b.n	800671e <_dtoa_r+0x9b2>
 800667a:	2336      	movs	r3, #54	@ 0x36
 800667c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800667e:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8006680:	9c06      	ldr	r4, [sp, #24]
 8006682:	1a9b      	subs	r3, r3, r2
 8006684:	e73c      	b.n	8006500 <_dtoa_r+0x794>
 8006686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006688:	1e5d      	subs	r5, r3, #1
 800668a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800668c:	42ab      	cmp	r3, r5
 800668e:	db08      	blt.n	80066a2 <_dtoa_r+0x936>
 8006690:	1b5d      	subs	r5, r3, r5
 8006692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006694:	9c06      	ldr	r4, [sp, #24]
 8006696:	2b00      	cmp	r3, #0
 8006698:	db00      	blt.n	800669c <_dtoa_r+0x930>
 800669a:	e731      	b.n	8006500 <_dtoa_r+0x794>
 800669c:	1ae4      	subs	r4, r4, r3
 800669e:	2300      	movs	r3, #0
 80066a0:	e72e      	b.n	8006500 <_dtoa_r+0x794>
 80066a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80066a4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80066a6:	1aeb      	subs	r3, r5, r3
 80066a8:	18d3      	adds	r3, r2, r3
 80066aa:	950f      	str	r5, [sp, #60]	@ 0x3c
 80066ac:	9314      	str	r3, [sp, #80]	@ 0x50
 80066ae:	2500      	movs	r5, #0
 80066b0:	e7ef      	b.n	8006692 <_dtoa_r+0x926>
 80066b2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80066b4:	e75e      	b.n	8006574 <_dtoa_r+0x808>
 80066b6:	2b04      	cmp	r3, #4
 80066b8:	d0a8      	beq.n	800660c <_dtoa_r+0x8a0>
 80066ba:	331c      	adds	r3, #28
 80066bc:	e79f      	b.n	80065fe <_dtoa_r+0x892>
 80066be:	0013      	movs	r3, r2
 80066c0:	e7fb      	b.n	80066ba <_dtoa_r+0x94e>
 80066c2:	9b04      	ldr	r3, [sp, #16]
 80066c4:	930c      	str	r3, [sp, #48]	@ 0x30
 80066c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066c8:	930e      	str	r3, [sp, #56]	@ 0x38
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	dc23      	bgt.n	8006716 <_dtoa_r+0x9aa>
 80066ce:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80066d0:	2b02      	cmp	r3, #2
 80066d2:	dd20      	ble.n	8006716 <_dtoa_r+0x9aa>
 80066d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d000      	beq.n	80066dc <_dtoa_r+0x970>
 80066da:	e6b5      	b.n	8006448 <_dtoa_r+0x6dc>
 80066dc:	0031      	movs	r1, r6
 80066de:	2205      	movs	r2, #5
 80066e0:	9803      	ldr	r0, [sp, #12]
 80066e2:	f000 faa5 	bl	8006c30 <__multadd>
 80066e6:	0006      	movs	r6, r0
 80066e8:	0001      	movs	r1, r0
 80066ea:	9805      	ldr	r0, [sp, #20]
 80066ec:	f000 fcc6 	bl	800707c <__mcmp>
 80066f0:	2800      	cmp	r0, #0
 80066f2:	dc00      	bgt.n	80066f6 <_dtoa_r+0x98a>
 80066f4:	e6a8      	b.n	8006448 <_dtoa_r+0x6dc>
 80066f6:	9b08      	ldr	r3, [sp, #32]
 80066f8:	9a08      	ldr	r2, [sp, #32]
 80066fa:	1c5c      	adds	r4, r3, #1
 80066fc:	2331      	movs	r3, #49	@ 0x31
 80066fe:	7013      	strb	r3, [r2, #0]
 8006700:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006702:	3301      	adds	r3, #1
 8006704:	930c      	str	r3, [sp, #48]	@ 0x30
 8006706:	e6a3      	b.n	8006450 <_dtoa_r+0x6e4>
 8006708:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800670a:	0037      	movs	r7, r6
 800670c:	e7f3      	b.n	80066f6 <_dtoa_r+0x98a>
 800670e:	9b04      	ldr	r3, [sp, #16]
 8006710:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8006712:	930c      	str	r3, [sp, #48]	@ 0x30
 8006714:	e7f9      	b.n	800670a <_dtoa_r+0x99e>
 8006716:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006718:	2b00      	cmp	r3, #0
 800671a:	d100      	bne.n	800671e <_dtoa_r+0x9b2>
 800671c:	e100      	b.n	8006920 <_dtoa_r+0xbb4>
 800671e:	2c00      	cmp	r4, #0
 8006720:	dd05      	ble.n	800672e <_dtoa_r+0x9c2>
 8006722:	0039      	movs	r1, r7
 8006724:	0022      	movs	r2, r4
 8006726:	9803      	ldr	r0, [sp, #12]
 8006728:	f000 fc3c 	bl	8006fa4 <__lshift>
 800672c:	0007      	movs	r7, r0
 800672e:	0038      	movs	r0, r7
 8006730:	2d00      	cmp	r5, #0
 8006732:	d018      	beq.n	8006766 <_dtoa_r+0x9fa>
 8006734:	6879      	ldr	r1, [r7, #4]
 8006736:	9803      	ldr	r0, [sp, #12]
 8006738:	f000 fa12 	bl	8006b60 <_Balloc>
 800673c:	1e04      	subs	r4, r0, #0
 800673e:	d105      	bne.n	800674c <_dtoa_r+0x9e0>
 8006740:	0022      	movs	r2, r4
 8006742:	4b2b      	ldr	r3, [pc, #172]	@ (80067f0 <_dtoa_r+0xa84>)
 8006744:	482b      	ldr	r0, [pc, #172]	@ (80067f4 <_dtoa_r+0xa88>)
 8006746:	492c      	ldr	r1, [pc, #176]	@ (80067f8 <_dtoa_r+0xa8c>)
 8006748:	f7ff fb25 	bl	8005d96 <_dtoa_r+0x2a>
 800674c:	0039      	movs	r1, r7
 800674e:	693a      	ldr	r2, [r7, #16]
 8006750:	310c      	adds	r1, #12
 8006752:	3202      	adds	r2, #2
 8006754:	0092      	lsls	r2, r2, #2
 8006756:	300c      	adds	r0, #12
 8006758:	f000 ffda 	bl	8007710 <memcpy>
 800675c:	2201      	movs	r2, #1
 800675e:	0021      	movs	r1, r4
 8006760:	9803      	ldr	r0, [sp, #12]
 8006762:	f000 fc1f 	bl	8006fa4 <__lshift>
 8006766:	9b08      	ldr	r3, [sp, #32]
 8006768:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800676a:	9306      	str	r3, [sp, #24]
 800676c:	3b01      	subs	r3, #1
 800676e:	189b      	adds	r3, r3, r2
 8006770:	2201      	movs	r2, #1
 8006772:	9704      	str	r7, [sp, #16]
 8006774:	0007      	movs	r7, r0
 8006776:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006778:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800677a:	4013      	ands	r3, r2
 800677c:	930e      	str	r3, [sp, #56]	@ 0x38
 800677e:	0031      	movs	r1, r6
 8006780:	9805      	ldr	r0, [sp, #20]
 8006782:	f7ff fa65 	bl	8005c50 <quorem>
 8006786:	9904      	ldr	r1, [sp, #16]
 8006788:	0005      	movs	r5, r0
 800678a:	900a      	str	r0, [sp, #40]	@ 0x28
 800678c:	9805      	ldr	r0, [sp, #20]
 800678e:	f000 fc75 	bl	800707c <__mcmp>
 8006792:	003a      	movs	r2, r7
 8006794:	900d      	str	r0, [sp, #52]	@ 0x34
 8006796:	0031      	movs	r1, r6
 8006798:	9803      	ldr	r0, [sp, #12]
 800679a:	f000 fc8b 	bl	80070b4 <__mdiff>
 800679e:	2201      	movs	r2, #1
 80067a0:	68c3      	ldr	r3, [r0, #12]
 80067a2:	0004      	movs	r4, r0
 80067a4:	3530      	adds	r5, #48	@ 0x30
 80067a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d104      	bne.n	80067b6 <_dtoa_r+0xa4a>
 80067ac:	0001      	movs	r1, r0
 80067ae:	9805      	ldr	r0, [sp, #20]
 80067b0:	f000 fc64 	bl	800707c <__mcmp>
 80067b4:	9009      	str	r0, [sp, #36]	@ 0x24
 80067b6:	0021      	movs	r1, r4
 80067b8:	9803      	ldr	r0, [sp, #12]
 80067ba:	f000 fa15 	bl	8006be8 <_Bfree>
 80067be:	9b06      	ldr	r3, [sp, #24]
 80067c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067c2:	1c5c      	adds	r4, r3, #1
 80067c4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80067c6:	4313      	orrs	r3, r2
 80067c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80067ca:	4313      	orrs	r3, r2
 80067cc:	d116      	bne.n	80067fc <_dtoa_r+0xa90>
 80067ce:	2d39      	cmp	r5, #57	@ 0x39
 80067d0:	d02f      	beq.n	8006832 <_dtoa_r+0xac6>
 80067d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	dd01      	ble.n	80067dc <_dtoa_r+0xa70>
 80067d8:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80067da:	3531      	adds	r5, #49	@ 0x31
 80067dc:	9b06      	ldr	r3, [sp, #24]
 80067de:	701d      	strb	r5, [r3, #0]
 80067e0:	e638      	b.n	8006454 <_dtoa_r+0x6e8>
 80067e2:	46c0      	nop			@ (mov r8, r8)
 80067e4:	40240000 	.word	0x40240000
 80067e8:	00000433 	.word	0x00000433
 80067ec:	7ff00000 	.word	0x7ff00000
 80067f0:	08007fb0 	.word	0x08007fb0
 80067f4:	08007f58 	.word	0x08007f58
 80067f8:	000002ef 	.word	0x000002ef
 80067fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067fe:	2b00      	cmp	r3, #0
 8006800:	db04      	blt.n	800680c <_dtoa_r+0xaa0>
 8006802:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006804:	4313      	orrs	r3, r2
 8006806:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006808:	4313      	orrs	r3, r2
 800680a:	d11e      	bne.n	800684a <_dtoa_r+0xade>
 800680c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800680e:	2b00      	cmp	r3, #0
 8006810:	dde4      	ble.n	80067dc <_dtoa_r+0xa70>
 8006812:	9905      	ldr	r1, [sp, #20]
 8006814:	2201      	movs	r2, #1
 8006816:	9803      	ldr	r0, [sp, #12]
 8006818:	f000 fbc4 	bl	8006fa4 <__lshift>
 800681c:	0031      	movs	r1, r6
 800681e:	9005      	str	r0, [sp, #20]
 8006820:	f000 fc2c 	bl	800707c <__mcmp>
 8006824:	2800      	cmp	r0, #0
 8006826:	dc02      	bgt.n	800682e <_dtoa_r+0xac2>
 8006828:	d1d8      	bne.n	80067dc <_dtoa_r+0xa70>
 800682a:	07eb      	lsls	r3, r5, #31
 800682c:	d5d6      	bpl.n	80067dc <_dtoa_r+0xa70>
 800682e:	2d39      	cmp	r5, #57	@ 0x39
 8006830:	d1d2      	bne.n	80067d8 <_dtoa_r+0xa6c>
 8006832:	2339      	movs	r3, #57	@ 0x39
 8006834:	9a06      	ldr	r2, [sp, #24]
 8006836:	7013      	strb	r3, [r2, #0]
 8006838:	0023      	movs	r3, r4
 800683a:	001c      	movs	r4, r3
 800683c:	3b01      	subs	r3, #1
 800683e:	781a      	ldrb	r2, [r3, #0]
 8006840:	2a39      	cmp	r2, #57	@ 0x39
 8006842:	d04f      	beq.n	80068e4 <_dtoa_r+0xb78>
 8006844:	3201      	adds	r2, #1
 8006846:	701a      	strb	r2, [r3, #0]
 8006848:	e604      	b.n	8006454 <_dtoa_r+0x6e8>
 800684a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800684c:	2b00      	cmp	r3, #0
 800684e:	dd03      	ble.n	8006858 <_dtoa_r+0xaec>
 8006850:	2d39      	cmp	r5, #57	@ 0x39
 8006852:	d0ee      	beq.n	8006832 <_dtoa_r+0xac6>
 8006854:	3501      	adds	r5, #1
 8006856:	e7c1      	b.n	80067dc <_dtoa_r+0xa70>
 8006858:	9b06      	ldr	r3, [sp, #24]
 800685a:	9a06      	ldr	r2, [sp, #24]
 800685c:	701d      	strb	r5, [r3, #0]
 800685e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006860:	4293      	cmp	r3, r2
 8006862:	d02a      	beq.n	80068ba <_dtoa_r+0xb4e>
 8006864:	2300      	movs	r3, #0
 8006866:	220a      	movs	r2, #10
 8006868:	9905      	ldr	r1, [sp, #20]
 800686a:	9803      	ldr	r0, [sp, #12]
 800686c:	f000 f9e0 	bl	8006c30 <__multadd>
 8006870:	9b04      	ldr	r3, [sp, #16]
 8006872:	9005      	str	r0, [sp, #20]
 8006874:	42bb      	cmp	r3, r7
 8006876:	d109      	bne.n	800688c <_dtoa_r+0xb20>
 8006878:	2300      	movs	r3, #0
 800687a:	220a      	movs	r2, #10
 800687c:	9904      	ldr	r1, [sp, #16]
 800687e:	9803      	ldr	r0, [sp, #12]
 8006880:	f000 f9d6 	bl	8006c30 <__multadd>
 8006884:	9004      	str	r0, [sp, #16]
 8006886:	0007      	movs	r7, r0
 8006888:	9406      	str	r4, [sp, #24]
 800688a:	e778      	b.n	800677e <_dtoa_r+0xa12>
 800688c:	9904      	ldr	r1, [sp, #16]
 800688e:	2300      	movs	r3, #0
 8006890:	220a      	movs	r2, #10
 8006892:	9803      	ldr	r0, [sp, #12]
 8006894:	f000 f9cc 	bl	8006c30 <__multadd>
 8006898:	2300      	movs	r3, #0
 800689a:	9004      	str	r0, [sp, #16]
 800689c:	220a      	movs	r2, #10
 800689e:	0039      	movs	r1, r7
 80068a0:	9803      	ldr	r0, [sp, #12]
 80068a2:	f000 f9c5 	bl	8006c30 <__multadd>
 80068a6:	e7ee      	b.n	8006886 <_dtoa_r+0xb1a>
 80068a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80068aa:	2401      	movs	r4, #1
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	dd00      	ble.n	80068b2 <_dtoa_r+0xb46>
 80068b0:	001c      	movs	r4, r3
 80068b2:	9b08      	ldr	r3, [sp, #32]
 80068b4:	191c      	adds	r4, r3, r4
 80068b6:	2300      	movs	r3, #0
 80068b8:	9304      	str	r3, [sp, #16]
 80068ba:	9905      	ldr	r1, [sp, #20]
 80068bc:	2201      	movs	r2, #1
 80068be:	9803      	ldr	r0, [sp, #12]
 80068c0:	f000 fb70 	bl	8006fa4 <__lshift>
 80068c4:	0031      	movs	r1, r6
 80068c6:	9005      	str	r0, [sp, #20]
 80068c8:	f000 fbd8 	bl	800707c <__mcmp>
 80068cc:	2800      	cmp	r0, #0
 80068ce:	dcb3      	bgt.n	8006838 <_dtoa_r+0xacc>
 80068d0:	d101      	bne.n	80068d6 <_dtoa_r+0xb6a>
 80068d2:	07ed      	lsls	r5, r5, #31
 80068d4:	d4b0      	bmi.n	8006838 <_dtoa_r+0xacc>
 80068d6:	0023      	movs	r3, r4
 80068d8:	001c      	movs	r4, r3
 80068da:	3b01      	subs	r3, #1
 80068dc:	781a      	ldrb	r2, [r3, #0]
 80068de:	2a30      	cmp	r2, #48	@ 0x30
 80068e0:	d0fa      	beq.n	80068d8 <_dtoa_r+0xb6c>
 80068e2:	e5b7      	b.n	8006454 <_dtoa_r+0x6e8>
 80068e4:	9a08      	ldr	r2, [sp, #32]
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d1a7      	bne.n	800683a <_dtoa_r+0xace>
 80068ea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068ec:	3301      	adds	r3, #1
 80068ee:	930c      	str	r3, [sp, #48]	@ 0x30
 80068f0:	2331      	movs	r3, #49	@ 0x31
 80068f2:	7013      	strb	r3, [r2, #0]
 80068f4:	e5ae      	b.n	8006454 <_dtoa_r+0x6e8>
 80068f6:	4b15      	ldr	r3, [pc, #84]	@ (800694c <_dtoa_r+0xbe0>)
 80068f8:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80068fa:	9308      	str	r3, [sp, #32]
 80068fc:	4b14      	ldr	r3, [pc, #80]	@ (8006950 <_dtoa_r+0xbe4>)
 80068fe:	2a00      	cmp	r2, #0
 8006900:	d001      	beq.n	8006906 <_dtoa_r+0xb9a>
 8006902:	f7ff fa7b 	bl	8005dfc <_dtoa_r+0x90>
 8006906:	f7ff fa7b 	bl	8005e00 <_dtoa_r+0x94>
 800690a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800690c:	2b01      	cmp	r3, #1
 800690e:	dc00      	bgt.n	8006912 <_dtoa_r+0xba6>
 8006910:	e648      	b.n	80065a4 <_dtoa_r+0x838>
 8006912:	2001      	movs	r0, #1
 8006914:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8006916:	e665      	b.n	80065e4 <_dtoa_r+0x878>
 8006918:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800691a:	2b00      	cmp	r3, #0
 800691c:	dc00      	bgt.n	8006920 <_dtoa_r+0xbb4>
 800691e:	e6d6      	b.n	80066ce <_dtoa_r+0x962>
 8006920:	2400      	movs	r4, #0
 8006922:	0031      	movs	r1, r6
 8006924:	9805      	ldr	r0, [sp, #20]
 8006926:	f7ff f993 	bl	8005c50 <quorem>
 800692a:	9b08      	ldr	r3, [sp, #32]
 800692c:	3030      	adds	r0, #48	@ 0x30
 800692e:	5518      	strb	r0, [r3, r4]
 8006930:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006932:	3401      	adds	r4, #1
 8006934:	0005      	movs	r5, r0
 8006936:	429c      	cmp	r4, r3
 8006938:	dab6      	bge.n	80068a8 <_dtoa_r+0xb3c>
 800693a:	2300      	movs	r3, #0
 800693c:	220a      	movs	r2, #10
 800693e:	9905      	ldr	r1, [sp, #20]
 8006940:	9803      	ldr	r0, [sp, #12]
 8006942:	f000 f975 	bl	8006c30 <__multadd>
 8006946:	9005      	str	r0, [sp, #20]
 8006948:	e7eb      	b.n	8006922 <_dtoa_r+0xbb6>
 800694a:	46c0      	nop			@ (mov r8, r8)
 800694c:	08007f34 	.word	0x08007f34
 8006950:	08007f3c 	.word	0x08007f3c

08006954 <_free_r>:
 8006954:	b570      	push	{r4, r5, r6, lr}
 8006956:	0005      	movs	r5, r0
 8006958:	1e0c      	subs	r4, r1, #0
 800695a:	d010      	beq.n	800697e <_free_r+0x2a>
 800695c:	3c04      	subs	r4, #4
 800695e:	6823      	ldr	r3, [r4, #0]
 8006960:	2b00      	cmp	r3, #0
 8006962:	da00      	bge.n	8006966 <_free_r+0x12>
 8006964:	18e4      	adds	r4, r4, r3
 8006966:	0028      	movs	r0, r5
 8006968:	f000 f8ea 	bl	8006b40 <__malloc_lock>
 800696c:	4a1d      	ldr	r2, [pc, #116]	@ (80069e4 <_free_r+0x90>)
 800696e:	6813      	ldr	r3, [r2, #0]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d105      	bne.n	8006980 <_free_r+0x2c>
 8006974:	6063      	str	r3, [r4, #4]
 8006976:	6014      	str	r4, [r2, #0]
 8006978:	0028      	movs	r0, r5
 800697a:	f000 f8e9 	bl	8006b50 <__malloc_unlock>
 800697e:	bd70      	pop	{r4, r5, r6, pc}
 8006980:	42a3      	cmp	r3, r4
 8006982:	d908      	bls.n	8006996 <_free_r+0x42>
 8006984:	6820      	ldr	r0, [r4, #0]
 8006986:	1821      	adds	r1, r4, r0
 8006988:	428b      	cmp	r3, r1
 800698a:	d1f3      	bne.n	8006974 <_free_r+0x20>
 800698c:	6819      	ldr	r1, [r3, #0]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	1809      	adds	r1, r1, r0
 8006992:	6021      	str	r1, [r4, #0]
 8006994:	e7ee      	b.n	8006974 <_free_r+0x20>
 8006996:	001a      	movs	r2, r3
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d001      	beq.n	80069a2 <_free_r+0x4e>
 800699e:	42a3      	cmp	r3, r4
 80069a0:	d9f9      	bls.n	8006996 <_free_r+0x42>
 80069a2:	6811      	ldr	r1, [r2, #0]
 80069a4:	1850      	adds	r0, r2, r1
 80069a6:	42a0      	cmp	r0, r4
 80069a8:	d10b      	bne.n	80069c2 <_free_r+0x6e>
 80069aa:	6820      	ldr	r0, [r4, #0]
 80069ac:	1809      	adds	r1, r1, r0
 80069ae:	1850      	adds	r0, r2, r1
 80069b0:	6011      	str	r1, [r2, #0]
 80069b2:	4283      	cmp	r3, r0
 80069b4:	d1e0      	bne.n	8006978 <_free_r+0x24>
 80069b6:	6818      	ldr	r0, [r3, #0]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	1841      	adds	r1, r0, r1
 80069bc:	6011      	str	r1, [r2, #0]
 80069be:	6053      	str	r3, [r2, #4]
 80069c0:	e7da      	b.n	8006978 <_free_r+0x24>
 80069c2:	42a0      	cmp	r0, r4
 80069c4:	d902      	bls.n	80069cc <_free_r+0x78>
 80069c6:	230c      	movs	r3, #12
 80069c8:	602b      	str	r3, [r5, #0]
 80069ca:	e7d5      	b.n	8006978 <_free_r+0x24>
 80069cc:	6820      	ldr	r0, [r4, #0]
 80069ce:	1821      	adds	r1, r4, r0
 80069d0:	428b      	cmp	r3, r1
 80069d2:	d103      	bne.n	80069dc <_free_r+0x88>
 80069d4:	6819      	ldr	r1, [r3, #0]
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	1809      	adds	r1, r1, r0
 80069da:	6021      	str	r1, [r4, #0]
 80069dc:	6063      	str	r3, [r4, #4]
 80069de:	6054      	str	r4, [r2, #4]
 80069e0:	e7ca      	b.n	8006978 <_free_r+0x24>
 80069e2:	46c0      	nop			@ (mov r8, r8)
 80069e4:	20000410 	.word	0x20000410

080069e8 <malloc>:
 80069e8:	b510      	push	{r4, lr}
 80069ea:	4b03      	ldr	r3, [pc, #12]	@ (80069f8 <malloc+0x10>)
 80069ec:	0001      	movs	r1, r0
 80069ee:	6818      	ldr	r0, [r3, #0]
 80069f0:	f000 f826 	bl	8006a40 <_malloc_r>
 80069f4:	bd10      	pop	{r4, pc}
 80069f6:	46c0      	nop			@ (mov r8, r8)
 80069f8:	2000001c 	.word	0x2000001c

080069fc <sbrk_aligned>:
 80069fc:	b570      	push	{r4, r5, r6, lr}
 80069fe:	4e0f      	ldr	r6, [pc, #60]	@ (8006a3c <sbrk_aligned+0x40>)
 8006a00:	000d      	movs	r5, r1
 8006a02:	6831      	ldr	r1, [r6, #0]
 8006a04:	0004      	movs	r4, r0
 8006a06:	2900      	cmp	r1, #0
 8006a08:	d102      	bne.n	8006a10 <sbrk_aligned+0x14>
 8006a0a:	f000 fe6f 	bl	80076ec <_sbrk_r>
 8006a0e:	6030      	str	r0, [r6, #0]
 8006a10:	0029      	movs	r1, r5
 8006a12:	0020      	movs	r0, r4
 8006a14:	f000 fe6a 	bl	80076ec <_sbrk_r>
 8006a18:	1c43      	adds	r3, r0, #1
 8006a1a:	d103      	bne.n	8006a24 <sbrk_aligned+0x28>
 8006a1c:	2501      	movs	r5, #1
 8006a1e:	426d      	negs	r5, r5
 8006a20:	0028      	movs	r0, r5
 8006a22:	bd70      	pop	{r4, r5, r6, pc}
 8006a24:	2303      	movs	r3, #3
 8006a26:	1cc5      	adds	r5, r0, #3
 8006a28:	439d      	bics	r5, r3
 8006a2a:	42a8      	cmp	r0, r5
 8006a2c:	d0f8      	beq.n	8006a20 <sbrk_aligned+0x24>
 8006a2e:	1a29      	subs	r1, r5, r0
 8006a30:	0020      	movs	r0, r4
 8006a32:	f000 fe5b 	bl	80076ec <_sbrk_r>
 8006a36:	3001      	adds	r0, #1
 8006a38:	d1f2      	bne.n	8006a20 <sbrk_aligned+0x24>
 8006a3a:	e7ef      	b.n	8006a1c <sbrk_aligned+0x20>
 8006a3c:	2000040c 	.word	0x2000040c

08006a40 <_malloc_r>:
 8006a40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a42:	2203      	movs	r2, #3
 8006a44:	1ccb      	adds	r3, r1, #3
 8006a46:	4393      	bics	r3, r2
 8006a48:	3308      	adds	r3, #8
 8006a4a:	0005      	movs	r5, r0
 8006a4c:	001f      	movs	r7, r3
 8006a4e:	2b0c      	cmp	r3, #12
 8006a50:	d234      	bcs.n	8006abc <_malloc_r+0x7c>
 8006a52:	270c      	movs	r7, #12
 8006a54:	42b9      	cmp	r1, r7
 8006a56:	d833      	bhi.n	8006ac0 <_malloc_r+0x80>
 8006a58:	0028      	movs	r0, r5
 8006a5a:	f000 f871 	bl	8006b40 <__malloc_lock>
 8006a5e:	4e37      	ldr	r6, [pc, #220]	@ (8006b3c <_malloc_r+0xfc>)
 8006a60:	6833      	ldr	r3, [r6, #0]
 8006a62:	001c      	movs	r4, r3
 8006a64:	2c00      	cmp	r4, #0
 8006a66:	d12f      	bne.n	8006ac8 <_malloc_r+0x88>
 8006a68:	0039      	movs	r1, r7
 8006a6a:	0028      	movs	r0, r5
 8006a6c:	f7ff ffc6 	bl	80069fc <sbrk_aligned>
 8006a70:	0004      	movs	r4, r0
 8006a72:	1c43      	adds	r3, r0, #1
 8006a74:	d15f      	bne.n	8006b36 <_malloc_r+0xf6>
 8006a76:	6834      	ldr	r4, [r6, #0]
 8006a78:	9400      	str	r4, [sp, #0]
 8006a7a:	9b00      	ldr	r3, [sp, #0]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d14a      	bne.n	8006b16 <_malloc_r+0xd6>
 8006a80:	2c00      	cmp	r4, #0
 8006a82:	d052      	beq.n	8006b2a <_malloc_r+0xea>
 8006a84:	6823      	ldr	r3, [r4, #0]
 8006a86:	0028      	movs	r0, r5
 8006a88:	18e3      	adds	r3, r4, r3
 8006a8a:	9900      	ldr	r1, [sp, #0]
 8006a8c:	9301      	str	r3, [sp, #4]
 8006a8e:	f000 fe2d 	bl	80076ec <_sbrk_r>
 8006a92:	9b01      	ldr	r3, [sp, #4]
 8006a94:	4283      	cmp	r3, r0
 8006a96:	d148      	bne.n	8006b2a <_malloc_r+0xea>
 8006a98:	6823      	ldr	r3, [r4, #0]
 8006a9a:	0028      	movs	r0, r5
 8006a9c:	1aff      	subs	r7, r7, r3
 8006a9e:	0039      	movs	r1, r7
 8006aa0:	f7ff ffac 	bl	80069fc <sbrk_aligned>
 8006aa4:	3001      	adds	r0, #1
 8006aa6:	d040      	beq.n	8006b2a <_malloc_r+0xea>
 8006aa8:	6823      	ldr	r3, [r4, #0]
 8006aaa:	19db      	adds	r3, r3, r7
 8006aac:	6023      	str	r3, [r4, #0]
 8006aae:	6833      	ldr	r3, [r6, #0]
 8006ab0:	685a      	ldr	r2, [r3, #4]
 8006ab2:	2a00      	cmp	r2, #0
 8006ab4:	d133      	bne.n	8006b1e <_malloc_r+0xde>
 8006ab6:	9b00      	ldr	r3, [sp, #0]
 8006ab8:	6033      	str	r3, [r6, #0]
 8006aba:	e019      	b.n	8006af0 <_malloc_r+0xb0>
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	dac9      	bge.n	8006a54 <_malloc_r+0x14>
 8006ac0:	230c      	movs	r3, #12
 8006ac2:	602b      	str	r3, [r5, #0]
 8006ac4:	2000      	movs	r0, #0
 8006ac6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006ac8:	6821      	ldr	r1, [r4, #0]
 8006aca:	1bc9      	subs	r1, r1, r7
 8006acc:	d420      	bmi.n	8006b10 <_malloc_r+0xd0>
 8006ace:	290b      	cmp	r1, #11
 8006ad0:	d90a      	bls.n	8006ae8 <_malloc_r+0xa8>
 8006ad2:	19e2      	adds	r2, r4, r7
 8006ad4:	6027      	str	r7, [r4, #0]
 8006ad6:	42a3      	cmp	r3, r4
 8006ad8:	d104      	bne.n	8006ae4 <_malloc_r+0xa4>
 8006ada:	6032      	str	r2, [r6, #0]
 8006adc:	6863      	ldr	r3, [r4, #4]
 8006ade:	6011      	str	r1, [r2, #0]
 8006ae0:	6053      	str	r3, [r2, #4]
 8006ae2:	e005      	b.n	8006af0 <_malloc_r+0xb0>
 8006ae4:	605a      	str	r2, [r3, #4]
 8006ae6:	e7f9      	b.n	8006adc <_malloc_r+0x9c>
 8006ae8:	6862      	ldr	r2, [r4, #4]
 8006aea:	42a3      	cmp	r3, r4
 8006aec:	d10e      	bne.n	8006b0c <_malloc_r+0xcc>
 8006aee:	6032      	str	r2, [r6, #0]
 8006af0:	0028      	movs	r0, r5
 8006af2:	f000 f82d 	bl	8006b50 <__malloc_unlock>
 8006af6:	0020      	movs	r0, r4
 8006af8:	2207      	movs	r2, #7
 8006afa:	300b      	adds	r0, #11
 8006afc:	1d23      	adds	r3, r4, #4
 8006afe:	4390      	bics	r0, r2
 8006b00:	1ac2      	subs	r2, r0, r3
 8006b02:	4298      	cmp	r0, r3
 8006b04:	d0df      	beq.n	8006ac6 <_malloc_r+0x86>
 8006b06:	1a1b      	subs	r3, r3, r0
 8006b08:	50a3      	str	r3, [r4, r2]
 8006b0a:	e7dc      	b.n	8006ac6 <_malloc_r+0x86>
 8006b0c:	605a      	str	r2, [r3, #4]
 8006b0e:	e7ef      	b.n	8006af0 <_malloc_r+0xb0>
 8006b10:	0023      	movs	r3, r4
 8006b12:	6864      	ldr	r4, [r4, #4]
 8006b14:	e7a6      	b.n	8006a64 <_malloc_r+0x24>
 8006b16:	9c00      	ldr	r4, [sp, #0]
 8006b18:	6863      	ldr	r3, [r4, #4]
 8006b1a:	9300      	str	r3, [sp, #0]
 8006b1c:	e7ad      	b.n	8006a7a <_malloc_r+0x3a>
 8006b1e:	001a      	movs	r2, r3
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	42a3      	cmp	r3, r4
 8006b24:	d1fb      	bne.n	8006b1e <_malloc_r+0xde>
 8006b26:	2300      	movs	r3, #0
 8006b28:	e7da      	b.n	8006ae0 <_malloc_r+0xa0>
 8006b2a:	230c      	movs	r3, #12
 8006b2c:	0028      	movs	r0, r5
 8006b2e:	602b      	str	r3, [r5, #0]
 8006b30:	f000 f80e 	bl	8006b50 <__malloc_unlock>
 8006b34:	e7c6      	b.n	8006ac4 <_malloc_r+0x84>
 8006b36:	6007      	str	r7, [r0, #0]
 8006b38:	e7da      	b.n	8006af0 <_malloc_r+0xb0>
 8006b3a:	46c0      	nop			@ (mov r8, r8)
 8006b3c:	20000410 	.word	0x20000410

08006b40 <__malloc_lock>:
 8006b40:	b510      	push	{r4, lr}
 8006b42:	4802      	ldr	r0, [pc, #8]	@ (8006b4c <__malloc_lock+0xc>)
 8006b44:	f7ff f877 	bl	8005c36 <__retarget_lock_acquire_recursive>
 8006b48:	bd10      	pop	{r4, pc}
 8006b4a:	46c0      	nop			@ (mov r8, r8)
 8006b4c:	20000408 	.word	0x20000408

08006b50 <__malloc_unlock>:
 8006b50:	b510      	push	{r4, lr}
 8006b52:	4802      	ldr	r0, [pc, #8]	@ (8006b5c <__malloc_unlock+0xc>)
 8006b54:	f7ff f870 	bl	8005c38 <__retarget_lock_release_recursive>
 8006b58:	bd10      	pop	{r4, pc}
 8006b5a:	46c0      	nop			@ (mov r8, r8)
 8006b5c:	20000408 	.word	0x20000408

08006b60 <_Balloc>:
 8006b60:	b570      	push	{r4, r5, r6, lr}
 8006b62:	69c5      	ldr	r5, [r0, #28]
 8006b64:	0006      	movs	r6, r0
 8006b66:	000c      	movs	r4, r1
 8006b68:	2d00      	cmp	r5, #0
 8006b6a:	d10e      	bne.n	8006b8a <_Balloc+0x2a>
 8006b6c:	2010      	movs	r0, #16
 8006b6e:	f7ff ff3b 	bl	80069e8 <malloc>
 8006b72:	1e02      	subs	r2, r0, #0
 8006b74:	61f0      	str	r0, [r6, #28]
 8006b76:	d104      	bne.n	8006b82 <_Balloc+0x22>
 8006b78:	216b      	movs	r1, #107	@ 0x6b
 8006b7a:	4b19      	ldr	r3, [pc, #100]	@ (8006be0 <_Balloc+0x80>)
 8006b7c:	4819      	ldr	r0, [pc, #100]	@ (8006be4 <_Balloc+0x84>)
 8006b7e:	f000 fdd1 	bl	8007724 <__assert_func>
 8006b82:	6045      	str	r5, [r0, #4]
 8006b84:	6085      	str	r5, [r0, #8]
 8006b86:	6005      	str	r5, [r0, #0]
 8006b88:	60c5      	str	r5, [r0, #12]
 8006b8a:	69f5      	ldr	r5, [r6, #28]
 8006b8c:	68eb      	ldr	r3, [r5, #12]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d013      	beq.n	8006bba <_Balloc+0x5a>
 8006b92:	69f3      	ldr	r3, [r6, #28]
 8006b94:	00a2      	lsls	r2, r4, #2
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	189b      	adds	r3, r3, r2
 8006b9a:	6818      	ldr	r0, [r3, #0]
 8006b9c:	2800      	cmp	r0, #0
 8006b9e:	d118      	bne.n	8006bd2 <_Balloc+0x72>
 8006ba0:	2101      	movs	r1, #1
 8006ba2:	000d      	movs	r5, r1
 8006ba4:	40a5      	lsls	r5, r4
 8006ba6:	1d6a      	adds	r2, r5, #5
 8006ba8:	0030      	movs	r0, r6
 8006baa:	0092      	lsls	r2, r2, #2
 8006bac:	f000 fdd8 	bl	8007760 <_calloc_r>
 8006bb0:	2800      	cmp	r0, #0
 8006bb2:	d00c      	beq.n	8006bce <_Balloc+0x6e>
 8006bb4:	6044      	str	r4, [r0, #4]
 8006bb6:	6085      	str	r5, [r0, #8]
 8006bb8:	e00d      	b.n	8006bd6 <_Balloc+0x76>
 8006bba:	2221      	movs	r2, #33	@ 0x21
 8006bbc:	2104      	movs	r1, #4
 8006bbe:	0030      	movs	r0, r6
 8006bc0:	f000 fdce 	bl	8007760 <_calloc_r>
 8006bc4:	69f3      	ldr	r3, [r6, #28]
 8006bc6:	60e8      	str	r0, [r5, #12]
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d1e1      	bne.n	8006b92 <_Balloc+0x32>
 8006bce:	2000      	movs	r0, #0
 8006bd0:	bd70      	pop	{r4, r5, r6, pc}
 8006bd2:	6802      	ldr	r2, [r0, #0]
 8006bd4:	601a      	str	r2, [r3, #0]
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	6103      	str	r3, [r0, #16]
 8006bda:	60c3      	str	r3, [r0, #12]
 8006bdc:	e7f8      	b.n	8006bd0 <_Balloc+0x70>
 8006bde:	46c0      	nop			@ (mov r8, r8)
 8006be0:	08007f41 	.word	0x08007f41
 8006be4:	08007fc1 	.word	0x08007fc1

08006be8 <_Bfree>:
 8006be8:	b570      	push	{r4, r5, r6, lr}
 8006bea:	69c6      	ldr	r6, [r0, #28]
 8006bec:	0005      	movs	r5, r0
 8006bee:	000c      	movs	r4, r1
 8006bf0:	2e00      	cmp	r6, #0
 8006bf2:	d10e      	bne.n	8006c12 <_Bfree+0x2a>
 8006bf4:	2010      	movs	r0, #16
 8006bf6:	f7ff fef7 	bl	80069e8 <malloc>
 8006bfa:	1e02      	subs	r2, r0, #0
 8006bfc:	61e8      	str	r0, [r5, #28]
 8006bfe:	d104      	bne.n	8006c0a <_Bfree+0x22>
 8006c00:	218f      	movs	r1, #143	@ 0x8f
 8006c02:	4b09      	ldr	r3, [pc, #36]	@ (8006c28 <_Bfree+0x40>)
 8006c04:	4809      	ldr	r0, [pc, #36]	@ (8006c2c <_Bfree+0x44>)
 8006c06:	f000 fd8d 	bl	8007724 <__assert_func>
 8006c0a:	6046      	str	r6, [r0, #4]
 8006c0c:	6086      	str	r6, [r0, #8]
 8006c0e:	6006      	str	r6, [r0, #0]
 8006c10:	60c6      	str	r6, [r0, #12]
 8006c12:	2c00      	cmp	r4, #0
 8006c14:	d007      	beq.n	8006c26 <_Bfree+0x3e>
 8006c16:	69eb      	ldr	r3, [r5, #28]
 8006c18:	6862      	ldr	r2, [r4, #4]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	0092      	lsls	r2, r2, #2
 8006c1e:	189b      	adds	r3, r3, r2
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	6022      	str	r2, [r4, #0]
 8006c24:	601c      	str	r4, [r3, #0]
 8006c26:	bd70      	pop	{r4, r5, r6, pc}
 8006c28:	08007f41 	.word	0x08007f41
 8006c2c:	08007fc1 	.word	0x08007fc1

08006c30 <__multadd>:
 8006c30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c32:	000f      	movs	r7, r1
 8006c34:	9001      	str	r0, [sp, #4]
 8006c36:	000c      	movs	r4, r1
 8006c38:	001e      	movs	r6, r3
 8006c3a:	2000      	movs	r0, #0
 8006c3c:	690d      	ldr	r5, [r1, #16]
 8006c3e:	3714      	adds	r7, #20
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	3001      	adds	r0, #1
 8006c44:	b299      	uxth	r1, r3
 8006c46:	4351      	muls	r1, r2
 8006c48:	0c1b      	lsrs	r3, r3, #16
 8006c4a:	4353      	muls	r3, r2
 8006c4c:	1989      	adds	r1, r1, r6
 8006c4e:	0c0e      	lsrs	r6, r1, #16
 8006c50:	199b      	adds	r3, r3, r6
 8006c52:	0c1e      	lsrs	r6, r3, #16
 8006c54:	b289      	uxth	r1, r1
 8006c56:	041b      	lsls	r3, r3, #16
 8006c58:	185b      	adds	r3, r3, r1
 8006c5a:	c708      	stmia	r7!, {r3}
 8006c5c:	4285      	cmp	r5, r0
 8006c5e:	dcef      	bgt.n	8006c40 <__multadd+0x10>
 8006c60:	2e00      	cmp	r6, #0
 8006c62:	d022      	beq.n	8006caa <__multadd+0x7a>
 8006c64:	68a3      	ldr	r3, [r4, #8]
 8006c66:	42ab      	cmp	r3, r5
 8006c68:	dc19      	bgt.n	8006c9e <__multadd+0x6e>
 8006c6a:	6861      	ldr	r1, [r4, #4]
 8006c6c:	9801      	ldr	r0, [sp, #4]
 8006c6e:	3101      	adds	r1, #1
 8006c70:	f7ff ff76 	bl	8006b60 <_Balloc>
 8006c74:	1e07      	subs	r7, r0, #0
 8006c76:	d105      	bne.n	8006c84 <__multadd+0x54>
 8006c78:	003a      	movs	r2, r7
 8006c7a:	21ba      	movs	r1, #186	@ 0xba
 8006c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8006cb0 <__multadd+0x80>)
 8006c7e:	480d      	ldr	r0, [pc, #52]	@ (8006cb4 <__multadd+0x84>)
 8006c80:	f000 fd50 	bl	8007724 <__assert_func>
 8006c84:	0021      	movs	r1, r4
 8006c86:	6922      	ldr	r2, [r4, #16]
 8006c88:	310c      	adds	r1, #12
 8006c8a:	3202      	adds	r2, #2
 8006c8c:	0092      	lsls	r2, r2, #2
 8006c8e:	300c      	adds	r0, #12
 8006c90:	f000 fd3e 	bl	8007710 <memcpy>
 8006c94:	0021      	movs	r1, r4
 8006c96:	9801      	ldr	r0, [sp, #4]
 8006c98:	f7ff ffa6 	bl	8006be8 <_Bfree>
 8006c9c:	003c      	movs	r4, r7
 8006c9e:	1d2b      	adds	r3, r5, #4
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	18e3      	adds	r3, r4, r3
 8006ca4:	3501      	adds	r5, #1
 8006ca6:	605e      	str	r6, [r3, #4]
 8006ca8:	6125      	str	r5, [r4, #16]
 8006caa:	0020      	movs	r0, r4
 8006cac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006cae:	46c0      	nop			@ (mov r8, r8)
 8006cb0:	08007fb0 	.word	0x08007fb0
 8006cb4:	08007fc1 	.word	0x08007fc1

08006cb8 <__hi0bits>:
 8006cb8:	2280      	movs	r2, #128	@ 0x80
 8006cba:	0003      	movs	r3, r0
 8006cbc:	0252      	lsls	r2, r2, #9
 8006cbe:	2000      	movs	r0, #0
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d201      	bcs.n	8006cc8 <__hi0bits+0x10>
 8006cc4:	041b      	lsls	r3, r3, #16
 8006cc6:	3010      	adds	r0, #16
 8006cc8:	2280      	movs	r2, #128	@ 0x80
 8006cca:	0452      	lsls	r2, r2, #17
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d201      	bcs.n	8006cd4 <__hi0bits+0x1c>
 8006cd0:	3008      	adds	r0, #8
 8006cd2:	021b      	lsls	r3, r3, #8
 8006cd4:	2280      	movs	r2, #128	@ 0x80
 8006cd6:	0552      	lsls	r2, r2, #21
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d201      	bcs.n	8006ce0 <__hi0bits+0x28>
 8006cdc:	3004      	adds	r0, #4
 8006cde:	011b      	lsls	r3, r3, #4
 8006ce0:	2280      	movs	r2, #128	@ 0x80
 8006ce2:	05d2      	lsls	r2, r2, #23
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d201      	bcs.n	8006cec <__hi0bits+0x34>
 8006ce8:	3002      	adds	r0, #2
 8006cea:	009b      	lsls	r3, r3, #2
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	db03      	blt.n	8006cf8 <__hi0bits+0x40>
 8006cf0:	3001      	adds	r0, #1
 8006cf2:	4213      	tst	r3, r2
 8006cf4:	d100      	bne.n	8006cf8 <__hi0bits+0x40>
 8006cf6:	2020      	movs	r0, #32
 8006cf8:	4770      	bx	lr

08006cfa <__lo0bits>:
 8006cfa:	6803      	ldr	r3, [r0, #0]
 8006cfc:	0001      	movs	r1, r0
 8006cfe:	2207      	movs	r2, #7
 8006d00:	0018      	movs	r0, r3
 8006d02:	4010      	ands	r0, r2
 8006d04:	4213      	tst	r3, r2
 8006d06:	d00d      	beq.n	8006d24 <__lo0bits+0x2a>
 8006d08:	3a06      	subs	r2, #6
 8006d0a:	2000      	movs	r0, #0
 8006d0c:	4213      	tst	r3, r2
 8006d0e:	d105      	bne.n	8006d1c <__lo0bits+0x22>
 8006d10:	3002      	adds	r0, #2
 8006d12:	4203      	tst	r3, r0
 8006d14:	d003      	beq.n	8006d1e <__lo0bits+0x24>
 8006d16:	40d3      	lsrs	r3, r2
 8006d18:	0010      	movs	r0, r2
 8006d1a:	600b      	str	r3, [r1, #0]
 8006d1c:	4770      	bx	lr
 8006d1e:	089b      	lsrs	r3, r3, #2
 8006d20:	600b      	str	r3, [r1, #0]
 8006d22:	e7fb      	b.n	8006d1c <__lo0bits+0x22>
 8006d24:	b29a      	uxth	r2, r3
 8006d26:	2a00      	cmp	r2, #0
 8006d28:	d101      	bne.n	8006d2e <__lo0bits+0x34>
 8006d2a:	2010      	movs	r0, #16
 8006d2c:	0c1b      	lsrs	r3, r3, #16
 8006d2e:	b2da      	uxtb	r2, r3
 8006d30:	2a00      	cmp	r2, #0
 8006d32:	d101      	bne.n	8006d38 <__lo0bits+0x3e>
 8006d34:	3008      	adds	r0, #8
 8006d36:	0a1b      	lsrs	r3, r3, #8
 8006d38:	071a      	lsls	r2, r3, #28
 8006d3a:	d101      	bne.n	8006d40 <__lo0bits+0x46>
 8006d3c:	3004      	adds	r0, #4
 8006d3e:	091b      	lsrs	r3, r3, #4
 8006d40:	079a      	lsls	r2, r3, #30
 8006d42:	d101      	bne.n	8006d48 <__lo0bits+0x4e>
 8006d44:	3002      	adds	r0, #2
 8006d46:	089b      	lsrs	r3, r3, #2
 8006d48:	07da      	lsls	r2, r3, #31
 8006d4a:	d4e9      	bmi.n	8006d20 <__lo0bits+0x26>
 8006d4c:	3001      	adds	r0, #1
 8006d4e:	085b      	lsrs	r3, r3, #1
 8006d50:	d1e6      	bne.n	8006d20 <__lo0bits+0x26>
 8006d52:	2020      	movs	r0, #32
 8006d54:	e7e2      	b.n	8006d1c <__lo0bits+0x22>
	...

08006d58 <__i2b>:
 8006d58:	b510      	push	{r4, lr}
 8006d5a:	000c      	movs	r4, r1
 8006d5c:	2101      	movs	r1, #1
 8006d5e:	f7ff feff 	bl	8006b60 <_Balloc>
 8006d62:	2800      	cmp	r0, #0
 8006d64:	d107      	bne.n	8006d76 <__i2b+0x1e>
 8006d66:	2146      	movs	r1, #70	@ 0x46
 8006d68:	4c05      	ldr	r4, [pc, #20]	@ (8006d80 <__i2b+0x28>)
 8006d6a:	0002      	movs	r2, r0
 8006d6c:	4b05      	ldr	r3, [pc, #20]	@ (8006d84 <__i2b+0x2c>)
 8006d6e:	0020      	movs	r0, r4
 8006d70:	31ff      	adds	r1, #255	@ 0xff
 8006d72:	f000 fcd7 	bl	8007724 <__assert_func>
 8006d76:	2301      	movs	r3, #1
 8006d78:	6144      	str	r4, [r0, #20]
 8006d7a:	6103      	str	r3, [r0, #16]
 8006d7c:	bd10      	pop	{r4, pc}
 8006d7e:	46c0      	nop			@ (mov r8, r8)
 8006d80:	08007fc1 	.word	0x08007fc1
 8006d84:	08007fb0 	.word	0x08007fb0

08006d88 <__multiply>:
 8006d88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d8a:	0014      	movs	r4, r2
 8006d8c:	690a      	ldr	r2, [r1, #16]
 8006d8e:	6923      	ldr	r3, [r4, #16]
 8006d90:	000d      	movs	r5, r1
 8006d92:	b08b      	sub	sp, #44	@ 0x2c
 8006d94:	429a      	cmp	r2, r3
 8006d96:	db02      	blt.n	8006d9e <__multiply+0x16>
 8006d98:	0023      	movs	r3, r4
 8006d9a:	000c      	movs	r4, r1
 8006d9c:	001d      	movs	r5, r3
 8006d9e:	6927      	ldr	r7, [r4, #16]
 8006da0:	692e      	ldr	r6, [r5, #16]
 8006da2:	6861      	ldr	r1, [r4, #4]
 8006da4:	19bb      	adds	r3, r7, r6
 8006da6:	9303      	str	r3, [sp, #12]
 8006da8:	68a3      	ldr	r3, [r4, #8]
 8006daa:	19ba      	adds	r2, r7, r6
 8006dac:	4293      	cmp	r3, r2
 8006dae:	da00      	bge.n	8006db2 <__multiply+0x2a>
 8006db0:	3101      	adds	r1, #1
 8006db2:	f7ff fed5 	bl	8006b60 <_Balloc>
 8006db6:	9002      	str	r0, [sp, #8]
 8006db8:	2800      	cmp	r0, #0
 8006dba:	d106      	bne.n	8006dca <__multiply+0x42>
 8006dbc:	21b1      	movs	r1, #177	@ 0xb1
 8006dbe:	4b49      	ldr	r3, [pc, #292]	@ (8006ee4 <__multiply+0x15c>)
 8006dc0:	4849      	ldr	r0, [pc, #292]	@ (8006ee8 <__multiply+0x160>)
 8006dc2:	9a02      	ldr	r2, [sp, #8]
 8006dc4:	0049      	lsls	r1, r1, #1
 8006dc6:	f000 fcad 	bl	8007724 <__assert_func>
 8006dca:	9b02      	ldr	r3, [sp, #8]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	3314      	adds	r3, #20
 8006dd0:	469c      	mov	ip, r3
 8006dd2:	19bb      	adds	r3, r7, r6
 8006dd4:	009b      	lsls	r3, r3, #2
 8006dd6:	4463      	add	r3, ip
 8006dd8:	9304      	str	r3, [sp, #16]
 8006dda:	4663      	mov	r3, ip
 8006ddc:	9904      	ldr	r1, [sp, #16]
 8006dde:	428b      	cmp	r3, r1
 8006de0:	d32a      	bcc.n	8006e38 <__multiply+0xb0>
 8006de2:	0023      	movs	r3, r4
 8006de4:	00bf      	lsls	r7, r7, #2
 8006de6:	3314      	adds	r3, #20
 8006de8:	3514      	adds	r5, #20
 8006dea:	9308      	str	r3, [sp, #32]
 8006dec:	00b6      	lsls	r6, r6, #2
 8006dee:	19db      	adds	r3, r3, r7
 8006df0:	9305      	str	r3, [sp, #20]
 8006df2:	19ab      	adds	r3, r5, r6
 8006df4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006df6:	2304      	movs	r3, #4
 8006df8:	9306      	str	r3, [sp, #24]
 8006dfa:	0023      	movs	r3, r4
 8006dfc:	9a05      	ldr	r2, [sp, #20]
 8006dfe:	3315      	adds	r3, #21
 8006e00:	9501      	str	r5, [sp, #4]
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d305      	bcc.n	8006e12 <__multiply+0x8a>
 8006e06:	1b13      	subs	r3, r2, r4
 8006e08:	3b15      	subs	r3, #21
 8006e0a:	089b      	lsrs	r3, r3, #2
 8006e0c:	3301      	adds	r3, #1
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	9306      	str	r3, [sp, #24]
 8006e12:	9b01      	ldr	r3, [sp, #4]
 8006e14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d310      	bcc.n	8006e3c <__multiply+0xb4>
 8006e1a:	9b03      	ldr	r3, [sp, #12]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	dd05      	ble.n	8006e2c <__multiply+0xa4>
 8006e20:	9b04      	ldr	r3, [sp, #16]
 8006e22:	3b04      	subs	r3, #4
 8006e24:	9304      	str	r3, [sp, #16]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d056      	beq.n	8006eda <__multiply+0x152>
 8006e2c:	9b02      	ldr	r3, [sp, #8]
 8006e2e:	9a03      	ldr	r2, [sp, #12]
 8006e30:	0018      	movs	r0, r3
 8006e32:	611a      	str	r2, [r3, #16]
 8006e34:	b00b      	add	sp, #44	@ 0x2c
 8006e36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e38:	c304      	stmia	r3!, {r2}
 8006e3a:	e7cf      	b.n	8006ddc <__multiply+0x54>
 8006e3c:	9b01      	ldr	r3, [sp, #4]
 8006e3e:	6818      	ldr	r0, [r3, #0]
 8006e40:	b280      	uxth	r0, r0
 8006e42:	2800      	cmp	r0, #0
 8006e44:	d01e      	beq.n	8006e84 <__multiply+0xfc>
 8006e46:	4667      	mov	r7, ip
 8006e48:	2500      	movs	r5, #0
 8006e4a:	9e08      	ldr	r6, [sp, #32]
 8006e4c:	ce02      	ldmia	r6!, {r1}
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	9307      	str	r3, [sp, #28]
 8006e52:	b28b      	uxth	r3, r1
 8006e54:	4343      	muls	r3, r0
 8006e56:	001a      	movs	r2, r3
 8006e58:	466b      	mov	r3, sp
 8006e5a:	0c09      	lsrs	r1, r1, #16
 8006e5c:	8b9b      	ldrh	r3, [r3, #28]
 8006e5e:	4341      	muls	r1, r0
 8006e60:	18d3      	adds	r3, r2, r3
 8006e62:	9a07      	ldr	r2, [sp, #28]
 8006e64:	195b      	adds	r3, r3, r5
 8006e66:	0c12      	lsrs	r2, r2, #16
 8006e68:	1889      	adds	r1, r1, r2
 8006e6a:	0c1a      	lsrs	r2, r3, #16
 8006e6c:	188a      	adds	r2, r1, r2
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	0c15      	lsrs	r5, r2, #16
 8006e72:	0412      	lsls	r2, r2, #16
 8006e74:	431a      	orrs	r2, r3
 8006e76:	9b05      	ldr	r3, [sp, #20]
 8006e78:	c704      	stmia	r7!, {r2}
 8006e7a:	42b3      	cmp	r3, r6
 8006e7c:	d8e6      	bhi.n	8006e4c <__multiply+0xc4>
 8006e7e:	4663      	mov	r3, ip
 8006e80:	9a06      	ldr	r2, [sp, #24]
 8006e82:	509d      	str	r5, [r3, r2]
 8006e84:	9b01      	ldr	r3, [sp, #4]
 8006e86:	6818      	ldr	r0, [r3, #0]
 8006e88:	0c00      	lsrs	r0, r0, #16
 8006e8a:	d020      	beq.n	8006ece <__multiply+0x146>
 8006e8c:	4663      	mov	r3, ip
 8006e8e:	0025      	movs	r5, r4
 8006e90:	4661      	mov	r1, ip
 8006e92:	2700      	movs	r7, #0
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	3514      	adds	r5, #20
 8006e98:	682a      	ldr	r2, [r5, #0]
 8006e9a:	680e      	ldr	r6, [r1, #0]
 8006e9c:	b292      	uxth	r2, r2
 8006e9e:	4342      	muls	r2, r0
 8006ea0:	0c36      	lsrs	r6, r6, #16
 8006ea2:	1992      	adds	r2, r2, r6
 8006ea4:	19d2      	adds	r2, r2, r7
 8006ea6:	0416      	lsls	r6, r2, #16
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	431e      	orrs	r6, r3
 8006eac:	600e      	str	r6, [r1, #0]
 8006eae:	cd40      	ldmia	r5!, {r6}
 8006eb0:	684b      	ldr	r3, [r1, #4]
 8006eb2:	0c36      	lsrs	r6, r6, #16
 8006eb4:	4346      	muls	r6, r0
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	0c12      	lsrs	r2, r2, #16
 8006eba:	18f3      	adds	r3, r6, r3
 8006ebc:	189b      	adds	r3, r3, r2
 8006ebe:	9a05      	ldr	r2, [sp, #20]
 8006ec0:	0c1f      	lsrs	r7, r3, #16
 8006ec2:	3104      	adds	r1, #4
 8006ec4:	42aa      	cmp	r2, r5
 8006ec6:	d8e7      	bhi.n	8006e98 <__multiply+0x110>
 8006ec8:	4662      	mov	r2, ip
 8006eca:	9906      	ldr	r1, [sp, #24]
 8006ecc:	5053      	str	r3, [r2, r1]
 8006ece:	9b01      	ldr	r3, [sp, #4]
 8006ed0:	3304      	adds	r3, #4
 8006ed2:	9301      	str	r3, [sp, #4]
 8006ed4:	2304      	movs	r3, #4
 8006ed6:	449c      	add	ip, r3
 8006ed8:	e79b      	b.n	8006e12 <__multiply+0x8a>
 8006eda:	9b03      	ldr	r3, [sp, #12]
 8006edc:	3b01      	subs	r3, #1
 8006ede:	9303      	str	r3, [sp, #12]
 8006ee0:	e79b      	b.n	8006e1a <__multiply+0x92>
 8006ee2:	46c0      	nop			@ (mov r8, r8)
 8006ee4:	08007fb0 	.word	0x08007fb0
 8006ee8:	08007fc1 	.word	0x08007fc1

08006eec <__pow5mult>:
 8006eec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006eee:	2303      	movs	r3, #3
 8006ef0:	0015      	movs	r5, r2
 8006ef2:	0007      	movs	r7, r0
 8006ef4:	000e      	movs	r6, r1
 8006ef6:	401a      	ands	r2, r3
 8006ef8:	421d      	tst	r5, r3
 8006efa:	d008      	beq.n	8006f0e <__pow5mult+0x22>
 8006efc:	4925      	ldr	r1, [pc, #148]	@ (8006f94 <__pow5mult+0xa8>)
 8006efe:	3a01      	subs	r2, #1
 8006f00:	0092      	lsls	r2, r2, #2
 8006f02:	5852      	ldr	r2, [r2, r1]
 8006f04:	2300      	movs	r3, #0
 8006f06:	0031      	movs	r1, r6
 8006f08:	f7ff fe92 	bl	8006c30 <__multadd>
 8006f0c:	0006      	movs	r6, r0
 8006f0e:	10ad      	asrs	r5, r5, #2
 8006f10:	d03d      	beq.n	8006f8e <__pow5mult+0xa2>
 8006f12:	69fc      	ldr	r4, [r7, #28]
 8006f14:	2c00      	cmp	r4, #0
 8006f16:	d10f      	bne.n	8006f38 <__pow5mult+0x4c>
 8006f18:	2010      	movs	r0, #16
 8006f1a:	f7ff fd65 	bl	80069e8 <malloc>
 8006f1e:	1e02      	subs	r2, r0, #0
 8006f20:	61f8      	str	r0, [r7, #28]
 8006f22:	d105      	bne.n	8006f30 <__pow5mult+0x44>
 8006f24:	21b4      	movs	r1, #180	@ 0xb4
 8006f26:	4b1c      	ldr	r3, [pc, #112]	@ (8006f98 <__pow5mult+0xac>)
 8006f28:	481c      	ldr	r0, [pc, #112]	@ (8006f9c <__pow5mult+0xb0>)
 8006f2a:	31ff      	adds	r1, #255	@ 0xff
 8006f2c:	f000 fbfa 	bl	8007724 <__assert_func>
 8006f30:	6044      	str	r4, [r0, #4]
 8006f32:	6084      	str	r4, [r0, #8]
 8006f34:	6004      	str	r4, [r0, #0]
 8006f36:	60c4      	str	r4, [r0, #12]
 8006f38:	69fb      	ldr	r3, [r7, #28]
 8006f3a:	689c      	ldr	r4, [r3, #8]
 8006f3c:	9301      	str	r3, [sp, #4]
 8006f3e:	2c00      	cmp	r4, #0
 8006f40:	d108      	bne.n	8006f54 <__pow5mult+0x68>
 8006f42:	0038      	movs	r0, r7
 8006f44:	4916      	ldr	r1, [pc, #88]	@ (8006fa0 <__pow5mult+0xb4>)
 8006f46:	f7ff ff07 	bl	8006d58 <__i2b>
 8006f4a:	9b01      	ldr	r3, [sp, #4]
 8006f4c:	0004      	movs	r4, r0
 8006f4e:	6098      	str	r0, [r3, #8]
 8006f50:	2300      	movs	r3, #0
 8006f52:	6003      	str	r3, [r0, #0]
 8006f54:	2301      	movs	r3, #1
 8006f56:	421d      	tst	r5, r3
 8006f58:	d00a      	beq.n	8006f70 <__pow5mult+0x84>
 8006f5a:	0031      	movs	r1, r6
 8006f5c:	0022      	movs	r2, r4
 8006f5e:	0038      	movs	r0, r7
 8006f60:	f7ff ff12 	bl	8006d88 <__multiply>
 8006f64:	0031      	movs	r1, r6
 8006f66:	9001      	str	r0, [sp, #4]
 8006f68:	0038      	movs	r0, r7
 8006f6a:	f7ff fe3d 	bl	8006be8 <_Bfree>
 8006f6e:	9e01      	ldr	r6, [sp, #4]
 8006f70:	106d      	asrs	r5, r5, #1
 8006f72:	d00c      	beq.n	8006f8e <__pow5mult+0xa2>
 8006f74:	6820      	ldr	r0, [r4, #0]
 8006f76:	2800      	cmp	r0, #0
 8006f78:	d107      	bne.n	8006f8a <__pow5mult+0x9e>
 8006f7a:	0022      	movs	r2, r4
 8006f7c:	0021      	movs	r1, r4
 8006f7e:	0038      	movs	r0, r7
 8006f80:	f7ff ff02 	bl	8006d88 <__multiply>
 8006f84:	2300      	movs	r3, #0
 8006f86:	6020      	str	r0, [r4, #0]
 8006f88:	6003      	str	r3, [r0, #0]
 8006f8a:	0004      	movs	r4, r0
 8006f8c:	e7e2      	b.n	8006f54 <__pow5mult+0x68>
 8006f8e:	0030      	movs	r0, r6
 8006f90:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006f92:	46c0      	nop			@ (mov r8, r8)
 8006f94:	0800801c 	.word	0x0800801c
 8006f98:	08007f41 	.word	0x08007f41
 8006f9c:	08007fc1 	.word	0x08007fc1
 8006fa0:	00000271 	.word	0x00000271

08006fa4 <__lshift>:
 8006fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fa6:	000c      	movs	r4, r1
 8006fa8:	0016      	movs	r6, r2
 8006faa:	6923      	ldr	r3, [r4, #16]
 8006fac:	1157      	asrs	r7, r2, #5
 8006fae:	b085      	sub	sp, #20
 8006fb0:	18fb      	adds	r3, r7, r3
 8006fb2:	9301      	str	r3, [sp, #4]
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	9300      	str	r3, [sp, #0]
 8006fb8:	6849      	ldr	r1, [r1, #4]
 8006fba:	68a3      	ldr	r3, [r4, #8]
 8006fbc:	9002      	str	r0, [sp, #8]
 8006fbe:	9a00      	ldr	r2, [sp, #0]
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	db10      	blt.n	8006fe6 <__lshift+0x42>
 8006fc4:	9802      	ldr	r0, [sp, #8]
 8006fc6:	f7ff fdcb 	bl	8006b60 <_Balloc>
 8006fca:	2300      	movs	r3, #0
 8006fcc:	0001      	movs	r1, r0
 8006fce:	0005      	movs	r5, r0
 8006fd0:	001a      	movs	r2, r3
 8006fd2:	3114      	adds	r1, #20
 8006fd4:	4298      	cmp	r0, r3
 8006fd6:	d10c      	bne.n	8006ff2 <__lshift+0x4e>
 8006fd8:	21ef      	movs	r1, #239	@ 0xef
 8006fda:	002a      	movs	r2, r5
 8006fdc:	4b25      	ldr	r3, [pc, #148]	@ (8007074 <__lshift+0xd0>)
 8006fde:	4826      	ldr	r0, [pc, #152]	@ (8007078 <__lshift+0xd4>)
 8006fe0:	0049      	lsls	r1, r1, #1
 8006fe2:	f000 fb9f 	bl	8007724 <__assert_func>
 8006fe6:	3101      	adds	r1, #1
 8006fe8:	005b      	lsls	r3, r3, #1
 8006fea:	e7e8      	b.n	8006fbe <__lshift+0x1a>
 8006fec:	0098      	lsls	r0, r3, #2
 8006fee:	500a      	str	r2, [r1, r0]
 8006ff0:	3301      	adds	r3, #1
 8006ff2:	42bb      	cmp	r3, r7
 8006ff4:	dbfa      	blt.n	8006fec <__lshift+0x48>
 8006ff6:	43fb      	mvns	r3, r7
 8006ff8:	17db      	asrs	r3, r3, #31
 8006ffa:	401f      	ands	r7, r3
 8006ffc:	00bf      	lsls	r7, r7, #2
 8006ffe:	0023      	movs	r3, r4
 8007000:	201f      	movs	r0, #31
 8007002:	19c9      	adds	r1, r1, r7
 8007004:	0037      	movs	r7, r6
 8007006:	6922      	ldr	r2, [r4, #16]
 8007008:	3314      	adds	r3, #20
 800700a:	0092      	lsls	r2, r2, #2
 800700c:	189a      	adds	r2, r3, r2
 800700e:	4007      	ands	r7, r0
 8007010:	4206      	tst	r6, r0
 8007012:	d029      	beq.n	8007068 <__lshift+0xc4>
 8007014:	3001      	adds	r0, #1
 8007016:	1bc0      	subs	r0, r0, r7
 8007018:	9003      	str	r0, [sp, #12]
 800701a:	468c      	mov	ip, r1
 800701c:	2000      	movs	r0, #0
 800701e:	681e      	ldr	r6, [r3, #0]
 8007020:	40be      	lsls	r6, r7
 8007022:	4306      	orrs	r6, r0
 8007024:	4660      	mov	r0, ip
 8007026:	c040      	stmia	r0!, {r6}
 8007028:	4684      	mov	ip, r0
 800702a:	9e03      	ldr	r6, [sp, #12]
 800702c:	cb01      	ldmia	r3!, {r0}
 800702e:	40f0      	lsrs	r0, r6
 8007030:	429a      	cmp	r2, r3
 8007032:	d8f4      	bhi.n	800701e <__lshift+0x7a>
 8007034:	0026      	movs	r6, r4
 8007036:	3615      	adds	r6, #21
 8007038:	2304      	movs	r3, #4
 800703a:	42b2      	cmp	r2, r6
 800703c:	d304      	bcc.n	8007048 <__lshift+0xa4>
 800703e:	1b13      	subs	r3, r2, r4
 8007040:	3b15      	subs	r3, #21
 8007042:	089b      	lsrs	r3, r3, #2
 8007044:	3301      	adds	r3, #1
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	50c8      	str	r0, [r1, r3]
 800704a:	2800      	cmp	r0, #0
 800704c:	d002      	beq.n	8007054 <__lshift+0xb0>
 800704e:	9b01      	ldr	r3, [sp, #4]
 8007050:	3302      	adds	r3, #2
 8007052:	9300      	str	r3, [sp, #0]
 8007054:	9b00      	ldr	r3, [sp, #0]
 8007056:	9802      	ldr	r0, [sp, #8]
 8007058:	3b01      	subs	r3, #1
 800705a:	0021      	movs	r1, r4
 800705c:	612b      	str	r3, [r5, #16]
 800705e:	f7ff fdc3 	bl	8006be8 <_Bfree>
 8007062:	0028      	movs	r0, r5
 8007064:	b005      	add	sp, #20
 8007066:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007068:	cb01      	ldmia	r3!, {r0}
 800706a:	c101      	stmia	r1!, {r0}
 800706c:	429a      	cmp	r2, r3
 800706e:	d8fb      	bhi.n	8007068 <__lshift+0xc4>
 8007070:	e7f0      	b.n	8007054 <__lshift+0xb0>
 8007072:	46c0      	nop			@ (mov r8, r8)
 8007074:	08007fb0 	.word	0x08007fb0
 8007078:	08007fc1 	.word	0x08007fc1

0800707c <__mcmp>:
 800707c:	b530      	push	{r4, r5, lr}
 800707e:	690b      	ldr	r3, [r1, #16]
 8007080:	6904      	ldr	r4, [r0, #16]
 8007082:	0002      	movs	r2, r0
 8007084:	1ae0      	subs	r0, r4, r3
 8007086:	429c      	cmp	r4, r3
 8007088:	d10f      	bne.n	80070aa <__mcmp+0x2e>
 800708a:	3214      	adds	r2, #20
 800708c:	009b      	lsls	r3, r3, #2
 800708e:	3114      	adds	r1, #20
 8007090:	0014      	movs	r4, r2
 8007092:	18c9      	adds	r1, r1, r3
 8007094:	18d2      	adds	r2, r2, r3
 8007096:	3a04      	subs	r2, #4
 8007098:	3904      	subs	r1, #4
 800709a:	6815      	ldr	r5, [r2, #0]
 800709c:	680b      	ldr	r3, [r1, #0]
 800709e:	429d      	cmp	r5, r3
 80070a0:	d004      	beq.n	80070ac <__mcmp+0x30>
 80070a2:	2001      	movs	r0, #1
 80070a4:	429d      	cmp	r5, r3
 80070a6:	d200      	bcs.n	80070aa <__mcmp+0x2e>
 80070a8:	3802      	subs	r0, #2
 80070aa:	bd30      	pop	{r4, r5, pc}
 80070ac:	4294      	cmp	r4, r2
 80070ae:	d3f2      	bcc.n	8007096 <__mcmp+0x1a>
 80070b0:	e7fb      	b.n	80070aa <__mcmp+0x2e>
	...

080070b4 <__mdiff>:
 80070b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070b6:	000c      	movs	r4, r1
 80070b8:	b087      	sub	sp, #28
 80070ba:	9000      	str	r0, [sp, #0]
 80070bc:	0011      	movs	r1, r2
 80070be:	0020      	movs	r0, r4
 80070c0:	0017      	movs	r7, r2
 80070c2:	f7ff ffdb 	bl	800707c <__mcmp>
 80070c6:	1e05      	subs	r5, r0, #0
 80070c8:	d110      	bne.n	80070ec <__mdiff+0x38>
 80070ca:	0001      	movs	r1, r0
 80070cc:	9800      	ldr	r0, [sp, #0]
 80070ce:	f7ff fd47 	bl	8006b60 <_Balloc>
 80070d2:	1e02      	subs	r2, r0, #0
 80070d4:	d104      	bne.n	80070e0 <__mdiff+0x2c>
 80070d6:	4b40      	ldr	r3, [pc, #256]	@ (80071d8 <__mdiff+0x124>)
 80070d8:	4840      	ldr	r0, [pc, #256]	@ (80071dc <__mdiff+0x128>)
 80070da:	4941      	ldr	r1, [pc, #260]	@ (80071e0 <__mdiff+0x12c>)
 80070dc:	f000 fb22 	bl	8007724 <__assert_func>
 80070e0:	2301      	movs	r3, #1
 80070e2:	6145      	str	r5, [r0, #20]
 80070e4:	6103      	str	r3, [r0, #16]
 80070e6:	0010      	movs	r0, r2
 80070e8:	b007      	add	sp, #28
 80070ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070ec:	2600      	movs	r6, #0
 80070ee:	42b0      	cmp	r0, r6
 80070f0:	da03      	bge.n	80070fa <__mdiff+0x46>
 80070f2:	0023      	movs	r3, r4
 80070f4:	003c      	movs	r4, r7
 80070f6:	001f      	movs	r7, r3
 80070f8:	3601      	adds	r6, #1
 80070fa:	6861      	ldr	r1, [r4, #4]
 80070fc:	9800      	ldr	r0, [sp, #0]
 80070fe:	f7ff fd2f 	bl	8006b60 <_Balloc>
 8007102:	1e02      	subs	r2, r0, #0
 8007104:	d103      	bne.n	800710e <__mdiff+0x5a>
 8007106:	4b34      	ldr	r3, [pc, #208]	@ (80071d8 <__mdiff+0x124>)
 8007108:	4834      	ldr	r0, [pc, #208]	@ (80071dc <__mdiff+0x128>)
 800710a:	4936      	ldr	r1, [pc, #216]	@ (80071e4 <__mdiff+0x130>)
 800710c:	e7e6      	b.n	80070dc <__mdiff+0x28>
 800710e:	6923      	ldr	r3, [r4, #16]
 8007110:	3414      	adds	r4, #20
 8007112:	9300      	str	r3, [sp, #0]
 8007114:	009b      	lsls	r3, r3, #2
 8007116:	18e3      	adds	r3, r4, r3
 8007118:	0021      	movs	r1, r4
 800711a:	9401      	str	r4, [sp, #4]
 800711c:	003c      	movs	r4, r7
 800711e:	9302      	str	r3, [sp, #8]
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	3414      	adds	r4, #20
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	18e3      	adds	r3, r4, r3
 8007128:	9303      	str	r3, [sp, #12]
 800712a:	0003      	movs	r3, r0
 800712c:	60c6      	str	r6, [r0, #12]
 800712e:	468c      	mov	ip, r1
 8007130:	2000      	movs	r0, #0
 8007132:	3314      	adds	r3, #20
 8007134:	9304      	str	r3, [sp, #16]
 8007136:	9305      	str	r3, [sp, #20]
 8007138:	4663      	mov	r3, ip
 800713a:	cb20      	ldmia	r3!, {r5}
 800713c:	b2a9      	uxth	r1, r5
 800713e:	000e      	movs	r6, r1
 8007140:	469c      	mov	ip, r3
 8007142:	cc08      	ldmia	r4!, {r3}
 8007144:	0c2d      	lsrs	r5, r5, #16
 8007146:	b299      	uxth	r1, r3
 8007148:	1a71      	subs	r1, r6, r1
 800714a:	1809      	adds	r1, r1, r0
 800714c:	0c1b      	lsrs	r3, r3, #16
 800714e:	1408      	asrs	r0, r1, #16
 8007150:	1aeb      	subs	r3, r5, r3
 8007152:	181b      	adds	r3, r3, r0
 8007154:	1418      	asrs	r0, r3, #16
 8007156:	b289      	uxth	r1, r1
 8007158:	041b      	lsls	r3, r3, #16
 800715a:	4319      	orrs	r1, r3
 800715c:	9b05      	ldr	r3, [sp, #20]
 800715e:	c302      	stmia	r3!, {r1}
 8007160:	9305      	str	r3, [sp, #20]
 8007162:	9b03      	ldr	r3, [sp, #12]
 8007164:	42a3      	cmp	r3, r4
 8007166:	d8e7      	bhi.n	8007138 <__mdiff+0x84>
 8007168:	0039      	movs	r1, r7
 800716a:	9c03      	ldr	r4, [sp, #12]
 800716c:	3115      	adds	r1, #21
 800716e:	2304      	movs	r3, #4
 8007170:	428c      	cmp	r4, r1
 8007172:	d304      	bcc.n	800717e <__mdiff+0xca>
 8007174:	1be3      	subs	r3, r4, r7
 8007176:	3b15      	subs	r3, #21
 8007178:	089b      	lsrs	r3, r3, #2
 800717a:	3301      	adds	r3, #1
 800717c:	009b      	lsls	r3, r3, #2
 800717e:	9901      	ldr	r1, [sp, #4]
 8007180:	18cd      	adds	r5, r1, r3
 8007182:	9904      	ldr	r1, [sp, #16]
 8007184:	002e      	movs	r6, r5
 8007186:	18cb      	adds	r3, r1, r3
 8007188:	001f      	movs	r7, r3
 800718a:	9902      	ldr	r1, [sp, #8]
 800718c:	428e      	cmp	r6, r1
 800718e:	d311      	bcc.n	80071b4 <__mdiff+0x100>
 8007190:	9c02      	ldr	r4, [sp, #8]
 8007192:	1ee9      	subs	r1, r5, #3
 8007194:	2000      	movs	r0, #0
 8007196:	428c      	cmp	r4, r1
 8007198:	d304      	bcc.n	80071a4 <__mdiff+0xf0>
 800719a:	0021      	movs	r1, r4
 800719c:	3103      	adds	r1, #3
 800719e:	1b49      	subs	r1, r1, r5
 80071a0:	0889      	lsrs	r1, r1, #2
 80071a2:	0088      	lsls	r0, r1, #2
 80071a4:	181b      	adds	r3, r3, r0
 80071a6:	3b04      	subs	r3, #4
 80071a8:	6819      	ldr	r1, [r3, #0]
 80071aa:	2900      	cmp	r1, #0
 80071ac:	d010      	beq.n	80071d0 <__mdiff+0x11c>
 80071ae:	9b00      	ldr	r3, [sp, #0]
 80071b0:	6113      	str	r3, [r2, #16]
 80071b2:	e798      	b.n	80070e6 <__mdiff+0x32>
 80071b4:	4684      	mov	ip, r0
 80071b6:	ce02      	ldmia	r6!, {r1}
 80071b8:	b288      	uxth	r0, r1
 80071ba:	4460      	add	r0, ip
 80071bc:	1400      	asrs	r0, r0, #16
 80071be:	0c0c      	lsrs	r4, r1, #16
 80071c0:	1904      	adds	r4, r0, r4
 80071c2:	4461      	add	r1, ip
 80071c4:	1420      	asrs	r0, r4, #16
 80071c6:	b289      	uxth	r1, r1
 80071c8:	0424      	lsls	r4, r4, #16
 80071ca:	4321      	orrs	r1, r4
 80071cc:	c702      	stmia	r7!, {r1}
 80071ce:	e7dc      	b.n	800718a <__mdiff+0xd6>
 80071d0:	9900      	ldr	r1, [sp, #0]
 80071d2:	3901      	subs	r1, #1
 80071d4:	9100      	str	r1, [sp, #0]
 80071d6:	e7e6      	b.n	80071a6 <__mdiff+0xf2>
 80071d8:	08007fb0 	.word	0x08007fb0
 80071dc:	08007fc1 	.word	0x08007fc1
 80071e0:	00000237 	.word	0x00000237
 80071e4:	00000245 	.word	0x00000245

080071e8 <__d2b>:
 80071e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071ea:	2101      	movs	r1, #1
 80071ec:	0016      	movs	r6, r2
 80071ee:	001f      	movs	r7, r3
 80071f0:	f7ff fcb6 	bl	8006b60 <_Balloc>
 80071f4:	1e04      	subs	r4, r0, #0
 80071f6:	d105      	bne.n	8007204 <__d2b+0x1c>
 80071f8:	0022      	movs	r2, r4
 80071fa:	4b25      	ldr	r3, [pc, #148]	@ (8007290 <__d2b+0xa8>)
 80071fc:	4825      	ldr	r0, [pc, #148]	@ (8007294 <__d2b+0xac>)
 80071fe:	4926      	ldr	r1, [pc, #152]	@ (8007298 <__d2b+0xb0>)
 8007200:	f000 fa90 	bl	8007724 <__assert_func>
 8007204:	033b      	lsls	r3, r7, #12
 8007206:	007d      	lsls	r5, r7, #1
 8007208:	0b1b      	lsrs	r3, r3, #12
 800720a:	0d6d      	lsrs	r5, r5, #21
 800720c:	d002      	beq.n	8007214 <__d2b+0x2c>
 800720e:	2280      	movs	r2, #128	@ 0x80
 8007210:	0352      	lsls	r2, r2, #13
 8007212:	4313      	orrs	r3, r2
 8007214:	9301      	str	r3, [sp, #4]
 8007216:	2e00      	cmp	r6, #0
 8007218:	d025      	beq.n	8007266 <__d2b+0x7e>
 800721a:	4668      	mov	r0, sp
 800721c:	9600      	str	r6, [sp, #0]
 800721e:	f7ff fd6c 	bl	8006cfa <__lo0bits>
 8007222:	9b01      	ldr	r3, [sp, #4]
 8007224:	9900      	ldr	r1, [sp, #0]
 8007226:	2800      	cmp	r0, #0
 8007228:	d01b      	beq.n	8007262 <__d2b+0x7a>
 800722a:	2220      	movs	r2, #32
 800722c:	001e      	movs	r6, r3
 800722e:	1a12      	subs	r2, r2, r0
 8007230:	4096      	lsls	r6, r2
 8007232:	0032      	movs	r2, r6
 8007234:	40c3      	lsrs	r3, r0
 8007236:	430a      	orrs	r2, r1
 8007238:	6162      	str	r2, [r4, #20]
 800723a:	9301      	str	r3, [sp, #4]
 800723c:	9e01      	ldr	r6, [sp, #4]
 800723e:	61a6      	str	r6, [r4, #24]
 8007240:	1e73      	subs	r3, r6, #1
 8007242:	419e      	sbcs	r6, r3
 8007244:	3601      	adds	r6, #1
 8007246:	6126      	str	r6, [r4, #16]
 8007248:	2d00      	cmp	r5, #0
 800724a:	d014      	beq.n	8007276 <__d2b+0x8e>
 800724c:	2635      	movs	r6, #53	@ 0x35
 800724e:	4b13      	ldr	r3, [pc, #76]	@ (800729c <__d2b+0xb4>)
 8007250:	18ed      	adds	r5, r5, r3
 8007252:	9b08      	ldr	r3, [sp, #32]
 8007254:	182d      	adds	r5, r5, r0
 8007256:	601d      	str	r5, [r3, #0]
 8007258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800725a:	1a36      	subs	r6, r6, r0
 800725c:	601e      	str	r6, [r3, #0]
 800725e:	0020      	movs	r0, r4
 8007260:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007262:	6161      	str	r1, [r4, #20]
 8007264:	e7ea      	b.n	800723c <__d2b+0x54>
 8007266:	a801      	add	r0, sp, #4
 8007268:	f7ff fd47 	bl	8006cfa <__lo0bits>
 800726c:	9b01      	ldr	r3, [sp, #4]
 800726e:	2601      	movs	r6, #1
 8007270:	6163      	str	r3, [r4, #20]
 8007272:	3020      	adds	r0, #32
 8007274:	e7e7      	b.n	8007246 <__d2b+0x5e>
 8007276:	4b0a      	ldr	r3, [pc, #40]	@ (80072a0 <__d2b+0xb8>)
 8007278:	18c0      	adds	r0, r0, r3
 800727a:	9b08      	ldr	r3, [sp, #32]
 800727c:	6018      	str	r0, [r3, #0]
 800727e:	4b09      	ldr	r3, [pc, #36]	@ (80072a4 <__d2b+0xbc>)
 8007280:	18f3      	adds	r3, r6, r3
 8007282:	009b      	lsls	r3, r3, #2
 8007284:	18e3      	adds	r3, r4, r3
 8007286:	6958      	ldr	r0, [r3, #20]
 8007288:	f7ff fd16 	bl	8006cb8 <__hi0bits>
 800728c:	0176      	lsls	r6, r6, #5
 800728e:	e7e3      	b.n	8007258 <__d2b+0x70>
 8007290:	08007fb0 	.word	0x08007fb0
 8007294:	08007fc1 	.word	0x08007fc1
 8007298:	0000030f 	.word	0x0000030f
 800729c:	fffffbcd 	.word	0xfffffbcd
 80072a0:	fffffbce 	.word	0xfffffbce
 80072a4:	3fffffff 	.word	0x3fffffff

080072a8 <__ssputs_r>:
 80072a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072aa:	688e      	ldr	r6, [r1, #8]
 80072ac:	b085      	sub	sp, #20
 80072ae:	001f      	movs	r7, r3
 80072b0:	000c      	movs	r4, r1
 80072b2:	680b      	ldr	r3, [r1, #0]
 80072b4:	9002      	str	r0, [sp, #8]
 80072b6:	9203      	str	r2, [sp, #12]
 80072b8:	42be      	cmp	r6, r7
 80072ba:	d830      	bhi.n	800731e <__ssputs_r+0x76>
 80072bc:	210c      	movs	r1, #12
 80072be:	5e62      	ldrsh	r2, [r4, r1]
 80072c0:	2190      	movs	r1, #144	@ 0x90
 80072c2:	00c9      	lsls	r1, r1, #3
 80072c4:	420a      	tst	r2, r1
 80072c6:	d028      	beq.n	800731a <__ssputs_r+0x72>
 80072c8:	2003      	movs	r0, #3
 80072ca:	6921      	ldr	r1, [r4, #16]
 80072cc:	1a5b      	subs	r3, r3, r1
 80072ce:	9301      	str	r3, [sp, #4]
 80072d0:	6963      	ldr	r3, [r4, #20]
 80072d2:	4343      	muls	r3, r0
 80072d4:	9801      	ldr	r0, [sp, #4]
 80072d6:	0fdd      	lsrs	r5, r3, #31
 80072d8:	18ed      	adds	r5, r5, r3
 80072da:	1c7b      	adds	r3, r7, #1
 80072dc:	181b      	adds	r3, r3, r0
 80072de:	106d      	asrs	r5, r5, #1
 80072e0:	42ab      	cmp	r3, r5
 80072e2:	d900      	bls.n	80072e6 <__ssputs_r+0x3e>
 80072e4:	001d      	movs	r5, r3
 80072e6:	0552      	lsls	r2, r2, #21
 80072e8:	d528      	bpl.n	800733c <__ssputs_r+0x94>
 80072ea:	0029      	movs	r1, r5
 80072ec:	9802      	ldr	r0, [sp, #8]
 80072ee:	f7ff fba7 	bl	8006a40 <_malloc_r>
 80072f2:	1e06      	subs	r6, r0, #0
 80072f4:	d02c      	beq.n	8007350 <__ssputs_r+0xa8>
 80072f6:	9a01      	ldr	r2, [sp, #4]
 80072f8:	6921      	ldr	r1, [r4, #16]
 80072fa:	f000 fa09 	bl	8007710 <memcpy>
 80072fe:	89a2      	ldrh	r2, [r4, #12]
 8007300:	4b18      	ldr	r3, [pc, #96]	@ (8007364 <__ssputs_r+0xbc>)
 8007302:	401a      	ands	r2, r3
 8007304:	2380      	movs	r3, #128	@ 0x80
 8007306:	4313      	orrs	r3, r2
 8007308:	81a3      	strh	r3, [r4, #12]
 800730a:	9b01      	ldr	r3, [sp, #4]
 800730c:	6126      	str	r6, [r4, #16]
 800730e:	18f6      	adds	r6, r6, r3
 8007310:	6026      	str	r6, [r4, #0]
 8007312:	003e      	movs	r6, r7
 8007314:	6165      	str	r5, [r4, #20]
 8007316:	1aed      	subs	r5, r5, r3
 8007318:	60a5      	str	r5, [r4, #8]
 800731a:	42be      	cmp	r6, r7
 800731c:	d900      	bls.n	8007320 <__ssputs_r+0x78>
 800731e:	003e      	movs	r6, r7
 8007320:	0032      	movs	r2, r6
 8007322:	9903      	ldr	r1, [sp, #12]
 8007324:	6820      	ldr	r0, [r4, #0]
 8007326:	f000 f9ce 	bl	80076c6 <memmove>
 800732a:	2000      	movs	r0, #0
 800732c:	68a3      	ldr	r3, [r4, #8]
 800732e:	1b9b      	subs	r3, r3, r6
 8007330:	60a3      	str	r3, [r4, #8]
 8007332:	6823      	ldr	r3, [r4, #0]
 8007334:	199b      	adds	r3, r3, r6
 8007336:	6023      	str	r3, [r4, #0]
 8007338:	b005      	add	sp, #20
 800733a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800733c:	002a      	movs	r2, r5
 800733e:	9802      	ldr	r0, [sp, #8]
 8007340:	f000 fa4d 	bl	80077de <_realloc_r>
 8007344:	1e06      	subs	r6, r0, #0
 8007346:	d1e0      	bne.n	800730a <__ssputs_r+0x62>
 8007348:	6921      	ldr	r1, [r4, #16]
 800734a:	9802      	ldr	r0, [sp, #8]
 800734c:	f7ff fb02 	bl	8006954 <_free_r>
 8007350:	230c      	movs	r3, #12
 8007352:	2001      	movs	r0, #1
 8007354:	9a02      	ldr	r2, [sp, #8]
 8007356:	4240      	negs	r0, r0
 8007358:	6013      	str	r3, [r2, #0]
 800735a:	89a2      	ldrh	r2, [r4, #12]
 800735c:	3334      	adds	r3, #52	@ 0x34
 800735e:	4313      	orrs	r3, r2
 8007360:	81a3      	strh	r3, [r4, #12]
 8007362:	e7e9      	b.n	8007338 <__ssputs_r+0x90>
 8007364:	fffffb7f 	.word	0xfffffb7f

08007368 <_svfiprintf_r>:
 8007368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800736a:	b0a1      	sub	sp, #132	@ 0x84
 800736c:	9003      	str	r0, [sp, #12]
 800736e:	001d      	movs	r5, r3
 8007370:	898b      	ldrh	r3, [r1, #12]
 8007372:	000f      	movs	r7, r1
 8007374:	0016      	movs	r6, r2
 8007376:	061b      	lsls	r3, r3, #24
 8007378:	d511      	bpl.n	800739e <_svfiprintf_r+0x36>
 800737a:	690b      	ldr	r3, [r1, #16]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d10e      	bne.n	800739e <_svfiprintf_r+0x36>
 8007380:	2140      	movs	r1, #64	@ 0x40
 8007382:	f7ff fb5d 	bl	8006a40 <_malloc_r>
 8007386:	6038      	str	r0, [r7, #0]
 8007388:	6138      	str	r0, [r7, #16]
 800738a:	2800      	cmp	r0, #0
 800738c:	d105      	bne.n	800739a <_svfiprintf_r+0x32>
 800738e:	230c      	movs	r3, #12
 8007390:	9a03      	ldr	r2, [sp, #12]
 8007392:	6013      	str	r3, [r2, #0]
 8007394:	2001      	movs	r0, #1
 8007396:	4240      	negs	r0, r0
 8007398:	e0cf      	b.n	800753a <_svfiprintf_r+0x1d2>
 800739a:	2340      	movs	r3, #64	@ 0x40
 800739c:	617b      	str	r3, [r7, #20]
 800739e:	2300      	movs	r3, #0
 80073a0:	ac08      	add	r4, sp, #32
 80073a2:	6163      	str	r3, [r4, #20]
 80073a4:	3320      	adds	r3, #32
 80073a6:	7663      	strb	r3, [r4, #25]
 80073a8:	3310      	adds	r3, #16
 80073aa:	76a3      	strb	r3, [r4, #26]
 80073ac:	9507      	str	r5, [sp, #28]
 80073ae:	0035      	movs	r5, r6
 80073b0:	782b      	ldrb	r3, [r5, #0]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d001      	beq.n	80073ba <_svfiprintf_r+0x52>
 80073b6:	2b25      	cmp	r3, #37	@ 0x25
 80073b8:	d148      	bne.n	800744c <_svfiprintf_r+0xe4>
 80073ba:	1bab      	subs	r3, r5, r6
 80073bc:	9305      	str	r3, [sp, #20]
 80073be:	42b5      	cmp	r5, r6
 80073c0:	d00b      	beq.n	80073da <_svfiprintf_r+0x72>
 80073c2:	0032      	movs	r2, r6
 80073c4:	0039      	movs	r1, r7
 80073c6:	9803      	ldr	r0, [sp, #12]
 80073c8:	f7ff ff6e 	bl	80072a8 <__ssputs_r>
 80073cc:	3001      	adds	r0, #1
 80073ce:	d100      	bne.n	80073d2 <_svfiprintf_r+0x6a>
 80073d0:	e0ae      	b.n	8007530 <_svfiprintf_r+0x1c8>
 80073d2:	6963      	ldr	r3, [r4, #20]
 80073d4:	9a05      	ldr	r2, [sp, #20]
 80073d6:	189b      	adds	r3, r3, r2
 80073d8:	6163      	str	r3, [r4, #20]
 80073da:	782b      	ldrb	r3, [r5, #0]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d100      	bne.n	80073e2 <_svfiprintf_r+0x7a>
 80073e0:	e0a6      	b.n	8007530 <_svfiprintf_r+0x1c8>
 80073e2:	2201      	movs	r2, #1
 80073e4:	2300      	movs	r3, #0
 80073e6:	4252      	negs	r2, r2
 80073e8:	6062      	str	r2, [r4, #4]
 80073ea:	a904      	add	r1, sp, #16
 80073ec:	3254      	adds	r2, #84	@ 0x54
 80073ee:	1852      	adds	r2, r2, r1
 80073f0:	1c6e      	adds	r6, r5, #1
 80073f2:	6023      	str	r3, [r4, #0]
 80073f4:	60e3      	str	r3, [r4, #12]
 80073f6:	60a3      	str	r3, [r4, #8]
 80073f8:	7013      	strb	r3, [r2, #0]
 80073fa:	65a3      	str	r3, [r4, #88]	@ 0x58
 80073fc:	4b54      	ldr	r3, [pc, #336]	@ (8007550 <_svfiprintf_r+0x1e8>)
 80073fe:	2205      	movs	r2, #5
 8007400:	0018      	movs	r0, r3
 8007402:	7831      	ldrb	r1, [r6, #0]
 8007404:	9305      	str	r3, [sp, #20]
 8007406:	f7fe fc18 	bl	8005c3a <memchr>
 800740a:	1c75      	adds	r5, r6, #1
 800740c:	2800      	cmp	r0, #0
 800740e:	d11f      	bne.n	8007450 <_svfiprintf_r+0xe8>
 8007410:	6822      	ldr	r2, [r4, #0]
 8007412:	06d3      	lsls	r3, r2, #27
 8007414:	d504      	bpl.n	8007420 <_svfiprintf_r+0xb8>
 8007416:	2353      	movs	r3, #83	@ 0x53
 8007418:	a904      	add	r1, sp, #16
 800741a:	185b      	adds	r3, r3, r1
 800741c:	2120      	movs	r1, #32
 800741e:	7019      	strb	r1, [r3, #0]
 8007420:	0713      	lsls	r3, r2, #28
 8007422:	d504      	bpl.n	800742e <_svfiprintf_r+0xc6>
 8007424:	2353      	movs	r3, #83	@ 0x53
 8007426:	a904      	add	r1, sp, #16
 8007428:	185b      	adds	r3, r3, r1
 800742a:	212b      	movs	r1, #43	@ 0x2b
 800742c:	7019      	strb	r1, [r3, #0]
 800742e:	7833      	ldrb	r3, [r6, #0]
 8007430:	2b2a      	cmp	r3, #42	@ 0x2a
 8007432:	d016      	beq.n	8007462 <_svfiprintf_r+0xfa>
 8007434:	0035      	movs	r5, r6
 8007436:	2100      	movs	r1, #0
 8007438:	200a      	movs	r0, #10
 800743a:	68e3      	ldr	r3, [r4, #12]
 800743c:	782a      	ldrb	r2, [r5, #0]
 800743e:	1c6e      	adds	r6, r5, #1
 8007440:	3a30      	subs	r2, #48	@ 0x30
 8007442:	2a09      	cmp	r2, #9
 8007444:	d950      	bls.n	80074e8 <_svfiprintf_r+0x180>
 8007446:	2900      	cmp	r1, #0
 8007448:	d111      	bne.n	800746e <_svfiprintf_r+0x106>
 800744a:	e017      	b.n	800747c <_svfiprintf_r+0x114>
 800744c:	3501      	adds	r5, #1
 800744e:	e7af      	b.n	80073b0 <_svfiprintf_r+0x48>
 8007450:	9b05      	ldr	r3, [sp, #20]
 8007452:	6822      	ldr	r2, [r4, #0]
 8007454:	1ac0      	subs	r0, r0, r3
 8007456:	2301      	movs	r3, #1
 8007458:	4083      	lsls	r3, r0
 800745a:	4313      	orrs	r3, r2
 800745c:	002e      	movs	r6, r5
 800745e:	6023      	str	r3, [r4, #0]
 8007460:	e7cc      	b.n	80073fc <_svfiprintf_r+0x94>
 8007462:	9b07      	ldr	r3, [sp, #28]
 8007464:	1d19      	adds	r1, r3, #4
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	9107      	str	r1, [sp, #28]
 800746a:	2b00      	cmp	r3, #0
 800746c:	db01      	blt.n	8007472 <_svfiprintf_r+0x10a>
 800746e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007470:	e004      	b.n	800747c <_svfiprintf_r+0x114>
 8007472:	425b      	negs	r3, r3
 8007474:	60e3      	str	r3, [r4, #12]
 8007476:	2302      	movs	r3, #2
 8007478:	4313      	orrs	r3, r2
 800747a:	6023      	str	r3, [r4, #0]
 800747c:	782b      	ldrb	r3, [r5, #0]
 800747e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007480:	d10c      	bne.n	800749c <_svfiprintf_r+0x134>
 8007482:	786b      	ldrb	r3, [r5, #1]
 8007484:	2b2a      	cmp	r3, #42	@ 0x2a
 8007486:	d134      	bne.n	80074f2 <_svfiprintf_r+0x18a>
 8007488:	9b07      	ldr	r3, [sp, #28]
 800748a:	3502      	adds	r5, #2
 800748c:	1d1a      	adds	r2, r3, #4
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	9207      	str	r2, [sp, #28]
 8007492:	2b00      	cmp	r3, #0
 8007494:	da01      	bge.n	800749a <_svfiprintf_r+0x132>
 8007496:	2301      	movs	r3, #1
 8007498:	425b      	negs	r3, r3
 800749a:	9309      	str	r3, [sp, #36]	@ 0x24
 800749c:	4e2d      	ldr	r6, [pc, #180]	@ (8007554 <_svfiprintf_r+0x1ec>)
 800749e:	2203      	movs	r2, #3
 80074a0:	0030      	movs	r0, r6
 80074a2:	7829      	ldrb	r1, [r5, #0]
 80074a4:	f7fe fbc9 	bl	8005c3a <memchr>
 80074a8:	2800      	cmp	r0, #0
 80074aa:	d006      	beq.n	80074ba <_svfiprintf_r+0x152>
 80074ac:	2340      	movs	r3, #64	@ 0x40
 80074ae:	1b80      	subs	r0, r0, r6
 80074b0:	4083      	lsls	r3, r0
 80074b2:	6822      	ldr	r2, [r4, #0]
 80074b4:	3501      	adds	r5, #1
 80074b6:	4313      	orrs	r3, r2
 80074b8:	6023      	str	r3, [r4, #0]
 80074ba:	7829      	ldrb	r1, [r5, #0]
 80074bc:	2206      	movs	r2, #6
 80074be:	4826      	ldr	r0, [pc, #152]	@ (8007558 <_svfiprintf_r+0x1f0>)
 80074c0:	1c6e      	adds	r6, r5, #1
 80074c2:	7621      	strb	r1, [r4, #24]
 80074c4:	f7fe fbb9 	bl	8005c3a <memchr>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	d038      	beq.n	800753e <_svfiprintf_r+0x1d6>
 80074cc:	4b23      	ldr	r3, [pc, #140]	@ (800755c <_svfiprintf_r+0x1f4>)
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d122      	bne.n	8007518 <_svfiprintf_r+0x1b0>
 80074d2:	2207      	movs	r2, #7
 80074d4:	9b07      	ldr	r3, [sp, #28]
 80074d6:	3307      	adds	r3, #7
 80074d8:	4393      	bics	r3, r2
 80074da:	3308      	adds	r3, #8
 80074dc:	9307      	str	r3, [sp, #28]
 80074de:	6963      	ldr	r3, [r4, #20]
 80074e0:	9a04      	ldr	r2, [sp, #16]
 80074e2:	189b      	adds	r3, r3, r2
 80074e4:	6163      	str	r3, [r4, #20]
 80074e6:	e762      	b.n	80073ae <_svfiprintf_r+0x46>
 80074e8:	4343      	muls	r3, r0
 80074ea:	0035      	movs	r5, r6
 80074ec:	2101      	movs	r1, #1
 80074ee:	189b      	adds	r3, r3, r2
 80074f0:	e7a4      	b.n	800743c <_svfiprintf_r+0xd4>
 80074f2:	2300      	movs	r3, #0
 80074f4:	200a      	movs	r0, #10
 80074f6:	0019      	movs	r1, r3
 80074f8:	3501      	adds	r5, #1
 80074fa:	6063      	str	r3, [r4, #4]
 80074fc:	782a      	ldrb	r2, [r5, #0]
 80074fe:	1c6e      	adds	r6, r5, #1
 8007500:	3a30      	subs	r2, #48	@ 0x30
 8007502:	2a09      	cmp	r2, #9
 8007504:	d903      	bls.n	800750e <_svfiprintf_r+0x1a6>
 8007506:	2b00      	cmp	r3, #0
 8007508:	d0c8      	beq.n	800749c <_svfiprintf_r+0x134>
 800750a:	9109      	str	r1, [sp, #36]	@ 0x24
 800750c:	e7c6      	b.n	800749c <_svfiprintf_r+0x134>
 800750e:	4341      	muls	r1, r0
 8007510:	0035      	movs	r5, r6
 8007512:	2301      	movs	r3, #1
 8007514:	1889      	adds	r1, r1, r2
 8007516:	e7f1      	b.n	80074fc <_svfiprintf_r+0x194>
 8007518:	aa07      	add	r2, sp, #28
 800751a:	9200      	str	r2, [sp, #0]
 800751c:	0021      	movs	r1, r4
 800751e:	003a      	movs	r2, r7
 8007520:	4b0f      	ldr	r3, [pc, #60]	@ (8007560 <_svfiprintf_r+0x1f8>)
 8007522:	9803      	ldr	r0, [sp, #12]
 8007524:	f7fd fde2 	bl	80050ec <_printf_float>
 8007528:	9004      	str	r0, [sp, #16]
 800752a:	9b04      	ldr	r3, [sp, #16]
 800752c:	3301      	adds	r3, #1
 800752e:	d1d6      	bne.n	80074de <_svfiprintf_r+0x176>
 8007530:	89bb      	ldrh	r3, [r7, #12]
 8007532:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007534:	065b      	lsls	r3, r3, #25
 8007536:	d500      	bpl.n	800753a <_svfiprintf_r+0x1d2>
 8007538:	e72c      	b.n	8007394 <_svfiprintf_r+0x2c>
 800753a:	b021      	add	sp, #132	@ 0x84
 800753c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800753e:	aa07      	add	r2, sp, #28
 8007540:	9200      	str	r2, [sp, #0]
 8007542:	0021      	movs	r1, r4
 8007544:	003a      	movs	r2, r7
 8007546:	4b06      	ldr	r3, [pc, #24]	@ (8007560 <_svfiprintf_r+0x1f8>)
 8007548:	9803      	ldr	r0, [sp, #12]
 800754a:	f7fe f87d 	bl	8005648 <_printf_i>
 800754e:	e7eb      	b.n	8007528 <_svfiprintf_r+0x1c0>
 8007550:	08008118 	.word	0x08008118
 8007554:	0800811e 	.word	0x0800811e
 8007558:	08008122 	.word	0x08008122
 800755c:	080050ed 	.word	0x080050ed
 8007560:	080072a9 	.word	0x080072a9

08007564 <__sflush_r>:
 8007564:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007566:	220c      	movs	r2, #12
 8007568:	5e8b      	ldrsh	r3, [r1, r2]
 800756a:	0005      	movs	r5, r0
 800756c:	000c      	movs	r4, r1
 800756e:	071a      	lsls	r2, r3, #28
 8007570:	d456      	bmi.n	8007620 <__sflush_r+0xbc>
 8007572:	684a      	ldr	r2, [r1, #4]
 8007574:	2a00      	cmp	r2, #0
 8007576:	dc02      	bgt.n	800757e <__sflush_r+0x1a>
 8007578:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800757a:	2a00      	cmp	r2, #0
 800757c:	dd4e      	ble.n	800761c <__sflush_r+0xb8>
 800757e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8007580:	2f00      	cmp	r7, #0
 8007582:	d04b      	beq.n	800761c <__sflush_r+0xb8>
 8007584:	2200      	movs	r2, #0
 8007586:	2080      	movs	r0, #128	@ 0x80
 8007588:	682e      	ldr	r6, [r5, #0]
 800758a:	602a      	str	r2, [r5, #0]
 800758c:	001a      	movs	r2, r3
 800758e:	0140      	lsls	r0, r0, #5
 8007590:	6a21      	ldr	r1, [r4, #32]
 8007592:	4002      	ands	r2, r0
 8007594:	4203      	tst	r3, r0
 8007596:	d033      	beq.n	8007600 <__sflush_r+0x9c>
 8007598:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800759a:	89a3      	ldrh	r3, [r4, #12]
 800759c:	075b      	lsls	r3, r3, #29
 800759e:	d506      	bpl.n	80075ae <__sflush_r+0x4a>
 80075a0:	6863      	ldr	r3, [r4, #4]
 80075a2:	1ad2      	subs	r2, r2, r3
 80075a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d001      	beq.n	80075ae <__sflush_r+0x4a>
 80075aa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80075ac:	1ad2      	subs	r2, r2, r3
 80075ae:	2300      	movs	r3, #0
 80075b0:	0028      	movs	r0, r5
 80075b2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80075b4:	6a21      	ldr	r1, [r4, #32]
 80075b6:	47b8      	blx	r7
 80075b8:	89a2      	ldrh	r2, [r4, #12]
 80075ba:	1c43      	adds	r3, r0, #1
 80075bc:	d106      	bne.n	80075cc <__sflush_r+0x68>
 80075be:	6829      	ldr	r1, [r5, #0]
 80075c0:	291d      	cmp	r1, #29
 80075c2:	d846      	bhi.n	8007652 <__sflush_r+0xee>
 80075c4:	4b29      	ldr	r3, [pc, #164]	@ (800766c <__sflush_r+0x108>)
 80075c6:	410b      	asrs	r3, r1
 80075c8:	07db      	lsls	r3, r3, #31
 80075ca:	d442      	bmi.n	8007652 <__sflush_r+0xee>
 80075cc:	2300      	movs	r3, #0
 80075ce:	6063      	str	r3, [r4, #4]
 80075d0:	6923      	ldr	r3, [r4, #16]
 80075d2:	6023      	str	r3, [r4, #0]
 80075d4:	04d2      	lsls	r2, r2, #19
 80075d6:	d505      	bpl.n	80075e4 <__sflush_r+0x80>
 80075d8:	1c43      	adds	r3, r0, #1
 80075da:	d102      	bne.n	80075e2 <__sflush_r+0x7e>
 80075dc:	682b      	ldr	r3, [r5, #0]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d100      	bne.n	80075e4 <__sflush_r+0x80>
 80075e2:	6560      	str	r0, [r4, #84]	@ 0x54
 80075e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80075e6:	602e      	str	r6, [r5, #0]
 80075e8:	2900      	cmp	r1, #0
 80075ea:	d017      	beq.n	800761c <__sflush_r+0xb8>
 80075ec:	0023      	movs	r3, r4
 80075ee:	3344      	adds	r3, #68	@ 0x44
 80075f0:	4299      	cmp	r1, r3
 80075f2:	d002      	beq.n	80075fa <__sflush_r+0x96>
 80075f4:	0028      	movs	r0, r5
 80075f6:	f7ff f9ad 	bl	8006954 <_free_r>
 80075fa:	2300      	movs	r3, #0
 80075fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80075fe:	e00d      	b.n	800761c <__sflush_r+0xb8>
 8007600:	2301      	movs	r3, #1
 8007602:	0028      	movs	r0, r5
 8007604:	47b8      	blx	r7
 8007606:	0002      	movs	r2, r0
 8007608:	1c43      	adds	r3, r0, #1
 800760a:	d1c6      	bne.n	800759a <__sflush_r+0x36>
 800760c:	682b      	ldr	r3, [r5, #0]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d0c3      	beq.n	800759a <__sflush_r+0x36>
 8007612:	2b1d      	cmp	r3, #29
 8007614:	d001      	beq.n	800761a <__sflush_r+0xb6>
 8007616:	2b16      	cmp	r3, #22
 8007618:	d11a      	bne.n	8007650 <__sflush_r+0xec>
 800761a:	602e      	str	r6, [r5, #0]
 800761c:	2000      	movs	r0, #0
 800761e:	e01e      	b.n	800765e <__sflush_r+0xfa>
 8007620:	690e      	ldr	r6, [r1, #16]
 8007622:	2e00      	cmp	r6, #0
 8007624:	d0fa      	beq.n	800761c <__sflush_r+0xb8>
 8007626:	680f      	ldr	r7, [r1, #0]
 8007628:	600e      	str	r6, [r1, #0]
 800762a:	1bba      	subs	r2, r7, r6
 800762c:	9201      	str	r2, [sp, #4]
 800762e:	2200      	movs	r2, #0
 8007630:	079b      	lsls	r3, r3, #30
 8007632:	d100      	bne.n	8007636 <__sflush_r+0xd2>
 8007634:	694a      	ldr	r2, [r1, #20]
 8007636:	60a2      	str	r2, [r4, #8]
 8007638:	9b01      	ldr	r3, [sp, #4]
 800763a:	2b00      	cmp	r3, #0
 800763c:	ddee      	ble.n	800761c <__sflush_r+0xb8>
 800763e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007640:	0032      	movs	r2, r6
 8007642:	001f      	movs	r7, r3
 8007644:	0028      	movs	r0, r5
 8007646:	9b01      	ldr	r3, [sp, #4]
 8007648:	6a21      	ldr	r1, [r4, #32]
 800764a:	47b8      	blx	r7
 800764c:	2800      	cmp	r0, #0
 800764e:	dc07      	bgt.n	8007660 <__sflush_r+0xfc>
 8007650:	89a2      	ldrh	r2, [r4, #12]
 8007652:	2340      	movs	r3, #64	@ 0x40
 8007654:	2001      	movs	r0, #1
 8007656:	4313      	orrs	r3, r2
 8007658:	b21b      	sxth	r3, r3
 800765a:	81a3      	strh	r3, [r4, #12]
 800765c:	4240      	negs	r0, r0
 800765e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007660:	9b01      	ldr	r3, [sp, #4]
 8007662:	1836      	adds	r6, r6, r0
 8007664:	1a1b      	subs	r3, r3, r0
 8007666:	9301      	str	r3, [sp, #4]
 8007668:	e7e6      	b.n	8007638 <__sflush_r+0xd4>
 800766a:	46c0      	nop			@ (mov r8, r8)
 800766c:	dfbffffe 	.word	0xdfbffffe

08007670 <_fflush_r>:
 8007670:	690b      	ldr	r3, [r1, #16]
 8007672:	b570      	push	{r4, r5, r6, lr}
 8007674:	0005      	movs	r5, r0
 8007676:	000c      	movs	r4, r1
 8007678:	2b00      	cmp	r3, #0
 800767a:	d102      	bne.n	8007682 <_fflush_r+0x12>
 800767c:	2500      	movs	r5, #0
 800767e:	0028      	movs	r0, r5
 8007680:	bd70      	pop	{r4, r5, r6, pc}
 8007682:	2800      	cmp	r0, #0
 8007684:	d004      	beq.n	8007690 <_fflush_r+0x20>
 8007686:	6a03      	ldr	r3, [r0, #32]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d101      	bne.n	8007690 <_fflush_r+0x20>
 800768c:	f7fe f97a 	bl	8005984 <__sinit>
 8007690:	220c      	movs	r2, #12
 8007692:	5ea3      	ldrsh	r3, [r4, r2]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d0f1      	beq.n	800767c <_fflush_r+0xc>
 8007698:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800769a:	07d2      	lsls	r2, r2, #31
 800769c:	d404      	bmi.n	80076a8 <_fflush_r+0x38>
 800769e:	059b      	lsls	r3, r3, #22
 80076a0:	d402      	bmi.n	80076a8 <_fflush_r+0x38>
 80076a2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076a4:	f7fe fac7 	bl	8005c36 <__retarget_lock_acquire_recursive>
 80076a8:	0028      	movs	r0, r5
 80076aa:	0021      	movs	r1, r4
 80076ac:	f7ff ff5a 	bl	8007564 <__sflush_r>
 80076b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80076b2:	0005      	movs	r5, r0
 80076b4:	07db      	lsls	r3, r3, #31
 80076b6:	d4e2      	bmi.n	800767e <_fflush_r+0xe>
 80076b8:	89a3      	ldrh	r3, [r4, #12]
 80076ba:	059b      	lsls	r3, r3, #22
 80076bc:	d4df      	bmi.n	800767e <_fflush_r+0xe>
 80076be:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076c0:	f7fe faba 	bl	8005c38 <__retarget_lock_release_recursive>
 80076c4:	e7db      	b.n	800767e <_fflush_r+0xe>

080076c6 <memmove>:
 80076c6:	b510      	push	{r4, lr}
 80076c8:	4288      	cmp	r0, r1
 80076ca:	d806      	bhi.n	80076da <memmove+0x14>
 80076cc:	2300      	movs	r3, #0
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d008      	beq.n	80076e4 <memmove+0x1e>
 80076d2:	5ccc      	ldrb	r4, [r1, r3]
 80076d4:	54c4      	strb	r4, [r0, r3]
 80076d6:	3301      	adds	r3, #1
 80076d8:	e7f9      	b.n	80076ce <memmove+0x8>
 80076da:	188b      	adds	r3, r1, r2
 80076dc:	4298      	cmp	r0, r3
 80076de:	d2f5      	bcs.n	80076cc <memmove+0x6>
 80076e0:	3a01      	subs	r2, #1
 80076e2:	d200      	bcs.n	80076e6 <memmove+0x20>
 80076e4:	bd10      	pop	{r4, pc}
 80076e6:	5c8b      	ldrb	r3, [r1, r2]
 80076e8:	5483      	strb	r3, [r0, r2]
 80076ea:	e7f9      	b.n	80076e0 <memmove+0x1a>

080076ec <_sbrk_r>:
 80076ec:	2300      	movs	r3, #0
 80076ee:	b570      	push	{r4, r5, r6, lr}
 80076f0:	4d06      	ldr	r5, [pc, #24]	@ (800770c <_sbrk_r+0x20>)
 80076f2:	0004      	movs	r4, r0
 80076f4:	0008      	movs	r0, r1
 80076f6:	602b      	str	r3, [r5, #0]
 80076f8:	f7fb fce4 	bl	80030c4 <_sbrk>
 80076fc:	1c43      	adds	r3, r0, #1
 80076fe:	d103      	bne.n	8007708 <_sbrk_r+0x1c>
 8007700:	682b      	ldr	r3, [r5, #0]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d000      	beq.n	8007708 <_sbrk_r+0x1c>
 8007706:	6023      	str	r3, [r4, #0]
 8007708:	bd70      	pop	{r4, r5, r6, pc}
 800770a:	46c0      	nop			@ (mov r8, r8)
 800770c:	20000404 	.word	0x20000404

08007710 <memcpy>:
 8007710:	2300      	movs	r3, #0
 8007712:	b510      	push	{r4, lr}
 8007714:	429a      	cmp	r2, r3
 8007716:	d100      	bne.n	800771a <memcpy+0xa>
 8007718:	bd10      	pop	{r4, pc}
 800771a:	5ccc      	ldrb	r4, [r1, r3]
 800771c:	54c4      	strb	r4, [r0, r3]
 800771e:	3301      	adds	r3, #1
 8007720:	e7f8      	b.n	8007714 <memcpy+0x4>
	...

08007724 <__assert_func>:
 8007724:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8007726:	0014      	movs	r4, r2
 8007728:	001a      	movs	r2, r3
 800772a:	4b09      	ldr	r3, [pc, #36]	@ (8007750 <__assert_func+0x2c>)
 800772c:	0005      	movs	r5, r0
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	000e      	movs	r6, r1
 8007732:	68d8      	ldr	r0, [r3, #12]
 8007734:	4b07      	ldr	r3, [pc, #28]	@ (8007754 <__assert_func+0x30>)
 8007736:	2c00      	cmp	r4, #0
 8007738:	d101      	bne.n	800773e <__assert_func+0x1a>
 800773a:	4b07      	ldr	r3, [pc, #28]	@ (8007758 <__assert_func+0x34>)
 800773c:	001c      	movs	r4, r3
 800773e:	4907      	ldr	r1, [pc, #28]	@ (800775c <__assert_func+0x38>)
 8007740:	9301      	str	r3, [sp, #4]
 8007742:	9402      	str	r4, [sp, #8]
 8007744:	002b      	movs	r3, r5
 8007746:	9600      	str	r6, [sp, #0]
 8007748:	f000 f886 	bl	8007858 <fiprintf>
 800774c:	f000 f894 	bl	8007878 <abort>
 8007750:	2000001c 	.word	0x2000001c
 8007754:	08008133 	.word	0x08008133
 8007758:	0800816e 	.word	0x0800816e
 800775c:	08008140 	.word	0x08008140

08007760 <_calloc_r>:
 8007760:	b570      	push	{r4, r5, r6, lr}
 8007762:	0c0b      	lsrs	r3, r1, #16
 8007764:	0c15      	lsrs	r5, r2, #16
 8007766:	2b00      	cmp	r3, #0
 8007768:	d11e      	bne.n	80077a8 <_calloc_r+0x48>
 800776a:	2d00      	cmp	r5, #0
 800776c:	d10c      	bne.n	8007788 <_calloc_r+0x28>
 800776e:	b289      	uxth	r1, r1
 8007770:	b294      	uxth	r4, r2
 8007772:	434c      	muls	r4, r1
 8007774:	0021      	movs	r1, r4
 8007776:	f7ff f963 	bl	8006a40 <_malloc_r>
 800777a:	1e05      	subs	r5, r0, #0
 800777c:	d01a      	beq.n	80077b4 <_calloc_r+0x54>
 800777e:	0022      	movs	r2, r4
 8007780:	2100      	movs	r1, #0
 8007782:	f7fe f9d3 	bl	8005b2c <memset>
 8007786:	e016      	b.n	80077b6 <_calloc_r+0x56>
 8007788:	1c2b      	adds	r3, r5, #0
 800778a:	1c0c      	adds	r4, r1, #0
 800778c:	b289      	uxth	r1, r1
 800778e:	b292      	uxth	r2, r2
 8007790:	434a      	muls	r2, r1
 8007792:	b29b      	uxth	r3, r3
 8007794:	b2a1      	uxth	r1, r4
 8007796:	4359      	muls	r1, r3
 8007798:	0c14      	lsrs	r4, r2, #16
 800779a:	190c      	adds	r4, r1, r4
 800779c:	0c23      	lsrs	r3, r4, #16
 800779e:	d107      	bne.n	80077b0 <_calloc_r+0x50>
 80077a0:	0424      	lsls	r4, r4, #16
 80077a2:	b292      	uxth	r2, r2
 80077a4:	4314      	orrs	r4, r2
 80077a6:	e7e5      	b.n	8007774 <_calloc_r+0x14>
 80077a8:	2d00      	cmp	r5, #0
 80077aa:	d101      	bne.n	80077b0 <_calloc_r+0x50>
 80077ac:	1c14      	adds	r4, r2, #0
 80077ae:	e7ed      	b.n	800778c <_calloc_r+0x2c>
 80077b0:	230c      	movs	r3, #12
 80077b2:	6003      	str	r3, [r0, #0]
 80077b4:	2500      	movs	r5, #0
 80077b6:	0028      	movs	r0, r5
 80077b8:	bd70      	pop	{r4, r5, r6, pc}

080077ba <__ascii_mbtowc>:
 80077ba:	b082      	sub	sp, #8
 80077bc:	2900      	cmp	r1, #0
 80077be:	d100      	bne.n	80077c2 <__ascii_mbtowc+0x8>
 80077c0:	a901      	add	r1, sp, #4
 80077c2:	1e10      	subs	r0, r2, #0
 80077c4:	d006      	beq.n	80077d4 <__ascii_mbtowc+0x1a>
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d006      	beq.n	80077d8 <__ascii_mbtowc+0x1e>
 80077ca:	7813      	ldrb	r3, [r2, #0]
 80077cc:	600b      	str	r3, [r1, #0]
 80077ce:	7810      	ldrb	r0, [r2, #0]
 80077d0:	1e43      	subs	r3, r0, #1
 80077d2:	4198      	sbcs	r0, r3
 80077d4:	b002      	add	sp, #8
 80077d6:	4770      	bx	lr
 80077d8:	2002      	movs	r0, #2
 80077da:	4240      	negs	r0, r0
 80077dc:	e7fa      	b.n	80077d4 <__ascii_mbtowc+0x1a>

080077de <_realloc_r>:
 80077de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077e0:	0006      	movs	r6, r0
 80077e2:	000c      	movs	r4, r1
 80077e4:	0015      	movs	r5, r2
 80077e6:	2900      	cmp	r1, #0
 80077e8:	d105      	bne.n	80077f6 <_realloc_r+0x18>
 80077ea:	0011      	movs	r1, r2
 80077ec:	f7ff f928 	bl	8006a40 <_malloc_r>
 80077f0:	0004      	movs	r4, r0
 80077f2:	0020      	movs	r0, r4
 80077f4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80077f6:	2a00      	cmp	r2, #0
 80077f8:	d103      	bne.n	8007802 <_realloc_r+0x24>
 80077fa:	f7ff f8ab 	bl	8006954 <_free_r>
 80077fe:	2400      	movs	r4, #0
 8007800:	e7f7      	b.n	80077f2 <_realloc_r+0x14>
 8007802:	f000 f840 	bl	8007886 <_malloc_usable_size_r>
 8007806:	0007      	movs	r7, r0
 8007808:	4285      	cmp	r5, r0
 800780a:	d802      	bhi.n	8007812 <_realloc_r+0x34>
 800780c:	0843      	lsrs	r3, r0, #1
 800780e:	42ab      	cmp	r3, r5
 8007810:	d3ef      	bcc.n	80077f2 <_realloc_r+0x14>
 8007812:	0029      	movs	r1, r5
 8007814:	0030      	movs	r0, r6
 8007816:	f7ff f913 	bl	8006a40 <_malloc_r>
 800781a:	9001      	str	r0, [sp, #4]
 800781c:	2800      	cmp	r0, #0
 800781e:	d0ee      	beq.n	80077fe <_realloc_r+0x20>
 8007820:	002a      	movs	r2, r5
 8007822:	42bd      	cmp	r5, r7
 8007824:	d900      	bls.n	8007828 <_realloc_r+0x4a>
 8007826:	003a      	movs	r2, r7
 8007828:	0021      	movs	r1, r4
 800782a:	9801      	ldr	r0, [sp, #4]
 800782c:	f7ff ff70 	bl	8007710 <memcpy>
 8007830:	0021      	movs	r1, r4
 8007832:	0030      	movs	r0, r6
 8007834:	f7ff f88e 	bl	8006954 <_free_r>
 8007838:	9c01      	ldr	r4, [sp, #4]
 800783a:	e7da      	b.n	80077f2 <_realloc_r+0x14>

0800783c <__ascii_wctomb>:
 800783c:	0003      	movs	r3, r0
 800783e:	1e08      	subs	r0, r1, #0
 8007840:	d005      	beq.n	800784e <__ascii_wctomb+0x12>
 8007842:	2aff      	cmp	r2, #255	@ 0xff
 8007844:	d904      	bls.n	8007850 <__ascii_wctomb+0x14>
 8007846:	228a      	movs	r2, #138	@ 0x8a
 8007848:	2001      	movs	r0, #1
 800784a:	601a      	str	r2, [r3, #0]
 800784c:	4240      	negs	r0, r0
 800784e:	4770      	bx	lr
 8007850:	2001      	movs	r0, #1
 8007852:	700a      	strb	r2, [r1, #0]
 8007854:	e7fb      	b.n	800784e <__ascii_wctomb+0x12>
	...

08007858 <fiprintf>:
 8007858:	b40e      	push	{r1, r2, r3}
 800785a:	b517      	push	{r0, r1, r2, r4, lr}
 800785c:	4c05      	ldr	r4, [pc, #20]	@ (8007874 <fiprintf+0x1c>)
 800785e:	ab05      	add	r3, sp, #20
 8007860:	cb04      	ldmia	r3!, {r2}
 8007862:	0001      	movs	r1, r0
 8007864:	6820      	ldr	r0, [r4, #0]
 8007866:	9301      	str	r3, [sp, #4]
 8007868:	f000 f83c 	bl	80078e4 <_vfiprintf_r>
 800786c:	bc1e      	pop	{r1, r2, r3, r4}
 800786e:	bc08      	pop	{r3}
 8007870:	b003      	add	sp, #12
 8007872:	4718      	bx	r3
 8007874:	2000001c 	.word	0x2000001c

08007878 <abort>:
 8007878:	2006      	movs	r0, #6
 800787a:	b510      	push	{r4, lr}
 800787c:	f000 fa18 	bl	8007cb0 <raise>
 8007880:	2001      	movs	r0, #1
 8007882:	f7fb fbac 	bl	8002fde <_exit>

08007886 <_malloc_usable_size_r>:
 8007886:	1f0b      	subs	r3, r1, #4
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	1f18      	subs	r0, r3, #4
 800788c:	2b00      	cmp	r3, #0
 800788e:	da01      	bge.n	8007894 <_malloc_usable_size_r+0xe>
 8007890:	580b      	ldr	r3, [r1, r0]
 8007892:	18c0      	adds	r0, r0, r3
 8007894:	4770      	bx	lr

08007896 <__sfputc_r>:
 8007896:	6893      	ldr	r3, [r2, #8]
 8007898:	b510      	push	{r4, lr}
 800789a:	3b01      	subs	r3, #1
 800789c:	6093      	str	r3, [r2, #8]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	da04      	bge.n	80078ac <__sfputc_r+0x16>
 80078a2:	6994      	ldr	r4, [r2, #24]
 80078a4:	42a3      	cmp	r3, r4
 80078a6:	db07      	blt.n	80078b8 <__sfputc_r+0x22>
 80078a8:	290a      	cmp	r1, #10
 80078aa:	d005      	beq.n	80078b8 <__sfputc_r+0x22>
 80078ac:	6813      	ldr	r3, [r2, #0]
 80078ae:	1c58      	adds	r0, r3, #1
 80078b0:	6010      	str	r0, [r2, #0]
 80078b2:	7019      	strb	r1, [r3, #0]
 80078b4:	0008      	movs	r0, r1
 80078b6:	bd10      	pop	{r4, pc}
 80078b8:	f000 f930 	bl	8007b1c <__swbuf_r>
 80078bc:	0001      	movs	r1, r0
 80078be:	e7f9      	b.n	80078b4 <__sfputc_r+0x1e>

080078c0 <__sfputs_r>:
 80078c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078c2:	0006      	movs	r6, r0
 80078c4:	000f      	movs	r7, r1
 80078c6:	0014      	movs	r4, r2
 80078c8:	18d5      	adds	r5, r2, r3
 80078ca:	42ac      	cmp	r4, r5
 80078cc:	d101      	bne.n	80078d2 <__sfputs_r+0x12>
 80078ce:	2000      	movs	r0, #0
 80078d0:	e007      	b.n	80078e2 <__sfputs_r+0x22>
 80078d2:	7821      	ldrb	r1, [r4, #0]
 80078d4:	003a      	movs	r2, r7
 80078d6:	0030      	movs	r0, r6
 80078d8:	f7ff ffdd 	bl	8007896 <__sfputc_r>
 80078dc:	3401      	adds	r4, #1
 80078de:	1c43      	adds	r3, r0, #1
 80078e0:	d1f3      	bne.n	80078ca <__sfputs_r+0xa>
 80078e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080078e4 <_vfiprintf_r>:
 80078e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078e6:	b0a1      	sub	sp, #132	@ 0x84
 80078e8:	000f      	movs	r7, r1
 80078ea:	0015      	movs	r5, r2
 80078ec:	001e      	movs	r6, r3
 80078ee:	9003      	str	r0, [sp, #12]
 80078f0:	2800      	cmp	r0, #0
 80078f2:	d004      	beq.n	80078fe <_vfiprintf_r+0x1a>
 80078f4:	6a03      	ldr	r3, [r0, #32]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d101      	bne.n	80078fe <_vfiprintf_r+0x1a>
 80078fa:	f7fe f843 	bl	8005984 <__sinit>
 80078fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007900:	07db      	lsls	r3, r3, #31
 8007902:	d405      	bmi.n	8007910 <_vfiprintf_r+0x2c>
 8007904:	89bb      	ldrh	r3, [r7, #12]
 8007906:	059b      	lsls	r3, r3, #22
 8007908:	d402      	bmi.n	8007910 <_vfiprintf_r+0x2c>
 800790a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800790c:	f7fe f993 	bl	8005c36 <__retarget_lock_acquire_recursive>
 8007910:	89bb      	ldrh	r3, [r7, #12]
 8007912:	071b      	lsls	r3, r3, #28
 8007914:	d502      	bpl.n	800791c <_vfiprintf_r+0x38>
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d113      	bne.n	8007944 <_vfiprintf_r+0x60>
 800791c:	0039      	movs	r1, r7
 800791e:	9803      	ldr	r0, [sp, #12]
 8007920:	f000 f93e 	bl	8007ba0 <__swsetup_r>
 8007924:	2800      	cmp	r0, #0
 8007926:	d00d      	beq.n	8007944 <_vfiprintf_r+0x60>
 8007928:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800792a:	07db      	lsls	r3, r3, #31
 800792c:	d503      	bpl.n	8007936 <_vfiprintf_r+0x52>
 800792e:	2001      	movs	r0, #1
 8007930:	4240      	negs	r0, r0
 8007932:	b021      	add	sp, #132	@ 0x84
 8007934:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007936:	89bb      	ldrh	r3, [r7, #12]
 8007938:	059b      	lsls	r3, r3, #22
 800793a:	d4f8      	bmi.n	800792e <_vfiprintf_r+0x4a>
 800793c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800793e:	f7fe f97b 	bl	8005c38 <__retarget_lock_release_recursive>
 8007942:	e7f4      	b.n	800792e <_vfiprintf_r+0x4a>
 8007944:	2300      	movs	r3, #0
 8007946:	ac08      	add	r4, sp, #32
 8007948:	6163      	str	r3, [r4, #20]
 800794a:	3320      	adds	r3, #32
 800794c:	7663      	strb	r3, [r4, #25]
 800794e:	3310      	adds	r3, #16
 8007950:	76a3      	strb	r3, [r4, #26]
 8007952:	9607      	str	r6, [sp, #28]
 8007954:	002e      	movs	r6, r5
 8007956:	7833      	ldrb	r3, [r6, #0]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d001      	beq.n	8007960 <_vfiprintf_r+0x7c>
 800795c:	2b25      	cmp	r3, #37	@ 0x25
 800795e:	d148      	bne.n	80079f2 <_vfiprintf_r+0x10e>
 8007960:	1b73      	subs	r3, r6, r5
 8007962:	9305      	str	r3, [sp, #20]
 8007964:	42ae      	cmp	r6, r5
 8007966:	d00b      	beq.n	8007980 <_vfiprintf_r+0x9c>
 8007968:	002a      	movs	r2, r5
 800796a:	0039      	movs	r1, r7
 800796c:	9803      	ldr	r0, [sp, #12]
 800796e:	f7ff ffa7 	bl	80078c0 <__sfputs_r>
 8007972:	3001      	adds	r0, #1
 8007974:	d100      	bne.n	8007978 <_vfiprintf_r+0x94>
 8007976:	e0ae      	b.n	8007ad6 <_vfiprintf_r+0x1f2>
 8007978:	6963      	ldr	r3, [r4, #20]
 800797a:	9a05      	ldr	r2, [sp, #20]
 800797c:	189b      	adds	r3, r3, r2
 800797e:	6163      	str	r3, [r4, #20]
 8007980:	7833      	ldrb	r3, [r6, #0]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d100      	bne.n	8007988 <_vfiprintf_r+0xa4>
 8007986:	e0a6      	b.n	8007ad6 <_vfiprintf_r+0x1f2>
 8007988:	2201      	movs	r2, #1
 800798a:	2300      	movs	r3, #0
 800798c:	4252      	negs	r2, r2
 800798e:	6062      	str	r2, [r4, #4]
 8007990:	a904      	add	r1, sp, #16
 8007992:	3254      	adds	r2, #84	@ 0x54
 8007994:	1852      	adds	r2, r2, r1
 8007996:	1c75      	adds	r5, r6, #1
 8007998:	6023      	str	r3, [r4, #0]
 800799a:	60e3      	str	r3, [r4, #12]
 800799c:	60a3      	str	r3, [r4, #8]
 800799e:	7013      	strb	r3, [r2, #0]
 80079a0:	65a3      	str	r3, [r4, #88]	@ 0x58
 80079a2:	4b59      	ldr	r3, [pc, #356]	@ (8007b08 <_vfiprintf_r+0x224>)
 80079a4:	2205      	movs	r2, #5
 80079a6:	0018      	movs	r0, r3
 80079a8:	7829      	ldrb	r1, [r5, #0]
 80079aa:	9305      	str	r3, [sp, #20]
 80079ac:	f7fe f945 	bl	8005c3a <memchr>
 80079b0:	1c6e      	adds	r6, r5, #1
 80079b2:	2800      	cmp	r0, #0
 80079b4:	d11f      	bne.n	80079f6 <_vfiprintf_r+0x112>
 80079b6:	6822      	ldr	r2, [r4, #0]
 80079b8:	06d3      	lsls	r3, r2, #27
 80079ba:	d504      	bpl.n	80079c6 <_vfiprintf_r+0xe2>
 80079bc:	2353      	movs	r3, #83	@ 0x53
 80079be:	a904      	add	r1, sp, #16
 80079c0:	185b      	adds	r3, r3, r1
 80079c2:	2120      	movs	r1, #32
 80079c4:	7019      	strb	r1, [r3, #0]
 80079c6:	0713      	lsls	r3, r2, #28
 80079c8:	d504      	bpl.n	80079d4 <_vfiprintf_r+0xf0>
 80079ca:	2353      	movs	r3, #83	@ 0x53
 80079cc:	a904      	add	r1, sp, #16
 80079ce:	185b      	adds	r3, r3, r1
 80079d0:	212b      	movs	r1, #43	@ 0x2b
 80079d2:	7019      	strb	r1, [r3, #0]
 80079d4:	782b      	ldrb	r3, [r5, #0]
 80079d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80079d8:	d016      	beq.n	8007a08 <_vfiprintf_r+0x124>
 80079da:	002e      	movs	r6, r5
 80079dc:	2100      	movs	r1, #0
 80079de:	200a      	movs	r0, #10
 80079e0:	68e3      	ldr	r3, [r4, #12]
 80079e2:	7832      	ldrb	r2, [r6, #0]
 80079e4:	1c75      	adds	r5, r6, #1
 80079e6:	3a30      	subs	r2, #48	@ 0x30
 80079e8:	2a09      	cmp	r2, #9
 80079ea:	d950      	bls.n	8007a8e <_vfiprintf_r+0x1aa>
 80079ec:	2900      	cmp	r1, #0
 80079ee:	d111      	bne.n	8007a14 <_vfiprintf_r+0x130>
 80079f0:	e017      	b.n	8007a22 <_vfiprintf_r+0x13e>
 80079f2:	3601      	adds	r6, #1
 80079f4:	e7af      	b.n	8007956 <_vfiprintf_r+0x72>
 80079f6:	9b05      	ldr	r3, [sp, #20]
 80079f8:	6822      	ldr	r2, [r4, #0]
 80079fa:	1ac0      	subs	r0, r0, r3
 80079fc:	2301      	movs	r3, #1
 80079fe:	4083      	lsls	r3, r0
 8007a00:	4313      	orrs	r3, r2
 8007a02:	0035      	movs	r5, r6
 8007a04:	6023      	str	r3, [r4, #0]
 8007a06:	e7cc      	b.n	80079a2 <_vfiprintf_r+0xbe>
 8007a08:	9b07      	ldr	r3, [sp, #28]
 8007a0a:	1d19      	adds	r1, r3, #4
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	9107      	str	r1, [sp, #28]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	db01      	blt.n	8007a18 <_vfiprintf_r+0x134>
 8007a14:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a16:	e004      	b.n	8007a22 <_vfiprintf_r+0x13e>
 8007a18:	425b      	negs	r3, r3
 8007a1a:	60e3      	str	r3, [r4, #12]
 8007a1c:	2302      	movs	r3, #2
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	6023      	str	r3, [r4, #0]
 8007a22:	7833      	ldrb	r3, [r6, #0]
 8007a24:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a26:	d10c      	bne.n	8007a42 <_vfiprintf_r+0x15e>
 8007a28:	7873      	ldrb	r3, [r6, #1]
 8007a2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a2c:	d134      	bne.n	8007a98 <_vfiprintf_r+0x1b4>
 8007a2e:	9b07      	ldr	r3, [sp, #28]
 8007a30:	3602      	adds	r6, #2
 8007a32:	1d1a      	adds	r2, r3, #4
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	9207      	str	r2, [sp, #28]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	da01      	bge.n	8007a40 <_vfiprintf_r+0x15c>
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	425b      	negs	r3, r3
 8007a40:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a42:	4d32      	ldr	r5, [pc, #200]	@ (8007b0c <_vfiprintf_r+0x228>)
 8007a44:	2203      	movs	r2, #3
 8007a46:	0028      	movs	r0, r5
 8007a48:	7831      	ldrb	r1, [r6, #0]
 8007a4a:	f7fe f8f6 	bl	8005c3a <memchr>
 8007a4e:	2800      	cmp	r0, #0
 8007a50:	d006      	beq.n	8007a60 <_vfiprintf_r+0x17c>
 8007a52:	2340      	movs	r3, #64	@ 0x40
 8007a54:	1b40      	subs	r0, r0, r5
 8007a56:	4083      	lsls	r3, r0
 8007a58:	6822      	ldr	r2, [r4, #0]
 8007a5a:	3601      	adds	r6, #1
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	6023      	str	r3, [r4, #0]
 8007a60:	7831      	ldrb	r1, [r6, #0]
 8007a62:	2206      	movs	r2, #6
 8007a64:	482a      	ldr	r0, [pc, #168]	@ (8007b10 <_vfiprintf_r+0x22c>)
 8007a66:	1c75      	adds	r5, r6, #1
 8007a68:	7621      	strb	r1, [r4, #24]
 8007a6a:	f7fe f8e6 	bl	8005c3a <memchr>
 8007a6e:	2800      	cmp	r0, #0
 8007a70:	d040      	beq.n	8007af4 <_vfiprintf_r+0x210>
 8007a72:	4b28      	ldr	r3, [pc, #160]	@ (8007b14 <_vfiprintf_r+0x230>)
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d122      	bne.n	8007abe <_vfiprintf_r+0x1da>
 8007a78:	2207      	movs	r2, #7
 8007a7a:	9b07      	ldr	r3, [sp, #28]
 8007a7c:	3307      	adds	r3, #7
 8007a7e:	4393      	bics	r3, r2
 8007a80:	3308      	adds	r3, #8
 8007a82:	9307      	str	r3, [sp, #28]
 8007a84:	6963      	ldr	r3, [r4, #20]
 8007a86:	9a04      	ldr	r2, [sp, #16]
 8007a88:	189b      	adds	r3, r3, r2
 8007a8a:	6163      	str	r3, [r4, #20]
 8007a8c:	e762      	b.n	8007954 <_vfiprintf_r+0x70>
 8007a8e:	4343      	muls	r3, r0
 8007a90:	002e      	movs	r6, r5
 8007a92:	2101      	movs	r1, #1
 8007a94:	189b      	adds	r3, r3, r2
 8007a96:	e7a4      	b.n	80079e2 <_vfiprintf_r+0xfe>
 8007a98:	2300      	movs	r3, #0
 8007a9a:	200a      	movs	r0, #10
 8007a9c:	0019      	movs	r1, r3
 8007a9e:	3601      	adds	r6, #1
 8007aa0:	6063      	str	r3, [r4, #4]
 8007aa2:	7832      	ldrb	r2, [r6, #0]
 8007aa4:	1c75      	adds	r5, r6, #1
 8007aa6:	3a30      	subs	r2, #48	@ 0x30
 8007aa8:	2a09      	cmp	r2, #9
 8007aaa:	d903      	bls.n	8007ab4 <_vfiprintf_r+0x1d0>
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d0c8      	beq.n	8007a42 <_vfiprintf_r+0x15e>
 8007ab0:	9109      	str	r1, [sp, #36]	@ 0x24
 8007ab2:	e7c6      	b.n	8007a42 <_vfiprintf_r+0x15e>
 8007ab4:	4341      	muls	r1, r0
 8007ab6:	002e      	movs	r6, r5
 8007ab8:	2301      	movs	r3, #1
 8007aba:	1889      	adds	r1, r1, r2
 8007abc:	e7f1      	b.n	8007aa2 <_vfiprintf_r+0x1be>
 8007abe:	aa07      	add	r2, sp, #28
 8007ac0:	9200      	str	r2, [sp, #0]
 8007ac2:	0021      	movs	r1, r4
 8007ac4:	003a      	movs	r2, r7
 8007ac6:	4b14      	ldr	r3, [pc, #80]	@ (8007b18 <_vfiprintf_r+0x234>)
 8007ac8:	9803      	ldr	r0, [sp, #12]
 8007aca:	f7fd fb0f 	bl	80050ec <_printf_float>
 8007ace:	9004      	str	r0, [sp, #16]
 8007ad0:	9b04      	ldr	r3, [sp, #16]
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	d1d6      	bne.n	8007a84 <_vfiprintf_r+0x1a0>
 8007ad6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ad8:	07db      	lsls	r3, r3, #31
 8007ada:	d405      	bmi.n	8007ae8 <_vfiprintf_r+0x204>
 8007adc:	89bb      	ldrh	r3, [r7, #12]
 8007ade:	059b      	lsls	r3, r3, #22
 8007ae0:	d402      	bmi.n	8007ae8 <_vfiprintf_r+0x204>
 8007ae2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007ae4:	f7fe f8a8 	bl	8005c38 <__retarget_lock_release_recursive>
 8007ae8:	89bb      	ldrh	r3, [r7, #12]
 8007aea:	065b      	lsls	r3, r3, #25
 8007aec:	d500      	bpl.n	8007af0 <_vfiprintf_r+0x20c>
 8007aee:	e71e      	b.n	800792e <_vfiprintf_r+0x4a>
 8007af0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007af2:	e71e      	b.n	8007932 <_vfiprintf_r+0x4e>
 8007af4:	aa07      	add	r2, sp, #28
 8007af6:	9200      	str	r2, [sp, #0]
 8007af8:	0021      	movs	r1, r4
 8007afa:	003a      	movs	r2, r7
 8007afc:	4b06      	ldr	r3, [pc, #24]	@ (8007b18 <_vfiprintf_r+0x234>)
 8007afe:	9803      	ldr	r0, [sp, #12]
 8007b00:	f7fd fda2 	bl	8005648 <_printf_i>
 8007b04:	e7e3      	b.n	8007ace <_vfiprintf_r+0x1ea>
 8007b06:	46c0      	nop			@ (mov r8, r8)
 8007b08:	08008118 	.word	0x08008118
 8007b0c:	0800811e 	.word	0x0800811e
 8007b10:	08008122 	.word	0x08008122
 8007b14:	080050ed 	.word	0x080050ed
 8007b18:	080078c1 	.word	0x080078c1

08007b1c <__swbuf_r>:
 8007b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b1e:	0006      	movs	r6, r0
 8007b20:	000d      	movs	r5, r1
 8007b22:	0014      	movs	r4, r2
 8007b24:	2800      	cmp	r0, #0
 8007b26:	d004      	beq.n	8007b32 <__swbuf_r+0x16>
 8007b28:	6a03      	ldr	r3, [r0, #32]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d101      	bne.n	8007b32 <__swbuf_r+0x16>
 8007b2e:	f7fd ff29 	bl	8005984 <__sinit>
 8007b32:	69a3      	ldr	r3, [r4, #24]
 8007b34:	60a3      	str	r3, [r4, #8]
 8007b36:	89a3      	ldrh	r3, [r4, #12]
 8007b38:	071b      	lsls	r3, r3, #28
 8007b3a:	d502      	bpl.n	8007b42 <__swbuf_r+0x26>
 8007b3c:	6923      	ldr	r3, [r4, #16]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d109      	bne.n	8007b56 <__swbuf_r+0x3a>
 8007b42:	0021      	movs	r1, r4
 8007b44:	0030      	movs	r0, r6
 8007b46:	f000 f82b 	bl	8007ba0 <__swsetup_r>
 8007b4a:	2800      	cmp	r0, #0
 8007b4c:	d003      	beq.n	8007b56 <__swbuf_r+0x3a>
 8007b4e:	2501      	movs	r5, #1
 8007b50:	426d      	negs	r5, r5
 8007b52:	0028      	movs	r0, r5
 8007b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b56:	6923      	ldr	r3, [r4, #16]
 8007b58:	6820      	ldr	r0, [r4, #0]
 8007b5a:	b2ef      	uxtb	r7, r5
 8007b5c:	1ac0      	subs	r0, r0, r3
 8007b5e:	6963      	ldr	r3, [r4, #20]
 8007b60:	b2ed      	uxtb	r5, r5
 8007b62:	4283      	cmp	r3, r0
 8007b64:	dc05      	bgt.n	8007b72 <__swbuf_r+0x56>
 8007b66:	0021      	movs	r1, r4
 8007b68:	0030      	movs	r0, r6
 8007b6a:	f7ff fd81 	bl	8007670 <_fflush_r>
 8007b6e:	2800      	cmp	r0, #0
 8007b70:	d1ed      	bne.n	8007b4e <__swbuf_r+0x32>
 8007b72:	68a3      	ldr	r3, [r4, #8]
 8007b74:	3001      	adds	r0, #1
 8007b76:	3b01      	subs	r3, #1
 8007b78:	60a3      	str	r3, [r4, #8]
 8007b7a:	6823      	ldr	r3, [r4, #0]
 8007b7c:	1c5a      	adds	r2, r3, #1
 8007b7e:	6022      	str	r2, [r4, #0]
 8007b80:	701f      	strb	r7, [r3, #0]
 8007b82:	6963      	ldr	r3, [r4, #20]
 8007b84:	4283      	cmp	r3, r0
 8007b86:	d004      	beq.n	8007b92 <__swbuf_r+0x76>
 8007b88:	89a3      	ldrh	r3, [r4, #12]
 8007b8a:	07db      	lsls	r3, r3, #31
 8007b8c:	d5e1      	bpl.n	8007b52 <__swbuf_r+0x36>
 8007b8e:	2d0a      	cmp	r5, #10
 8007b90:	d1df      	bne.n	8007b52 <__swbuf_r+0x36>
 8007b92:	0021      	movs	r1, r4
 8007b94:	0030      	movs	r0, r6
 8007b96:	f7ff fd6b 	bl	8007670 <_fflush_r>
 8007b9a:	2800      	cmp	r0, #0
 8007b9c:	d0d9      	beq.n	8007b52 <__swbuf_r+0x36>
 8007b9e:	e7d6      	b.n	8007b4e <__swbuf_r+0x32>

08007ba0 <__swsetup_r>:
 8007ba0:	4b2d      	ldr	r3, [pc, #180]	@ (8007c58 <__swsetup_r+0xb8>)
 8007ba2:	b570      	push	{r4, r5, r6, lr}
 8007ba4:	0005      	movs	r5, r0
 8007ba6:	6818      	ldr	r0, [r3, #0]
 8007ba8:	000c      	movs	r4, r1
 8007baa:	2800      	cmp	r0, #0
 8007bac:	d004      	beq.n	8007bb8 <__swsetup_r+0x18>
 8007bae:	6a03      	ldr	r3, [r0, #32]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d101      	bne.n	8007bb8 <__swsetup_r+0x18>
 8007bb4:	f7fd fee6 	bl	8005984 <__sinit>
 8007bb8:	230c      	movs	r3, #12
 8007bba:	5ee2      	ldrsh	r2, [r4, r3]
 8007bbc:	0713      	lsls	r3, r2, #28
 8007bbe:	d423      	bmi.n	8007c08 <__swsetup_r+0x68>
 8007bc0:	06d3      	lsls	r3, r2, #27
 8007bc2:	d407      	bmi.n	8007bd4 <__swsetup_r+0x34>
 8007bc4:	2309      	movs	r3, #9
 8007bc6:	602b      	str	r3, [r5, #0]
 8007bc8:	2340      	movs	r3, #64	@ 0x40
 8007bca:	2001      	movs	r0, #1
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	81a3      	strh	r3, [r4, #12]
 8007bd0:	4240      	negs	r0, r0
 8007bd2:	e03a      	b.n	8007c4a <__swsetup_r+0xaa>
 8007bd4:	0752      	lsls	r2, r2, #29
 8007bd6:	d513      	bpl.n	8007c00 <__swsetup_r+0x60>
 8007bd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007bda:	2900      	cmp	r1, #0
 8007bdc:	d008      	beq.n	8007bf0 <__swsetup_r+0x50>
 8007bde:	0023      	movs	r3, r4
 8007be0:	3344      	adds	r3, #68	@ 0x44
 8007be2:	4299      	cmp	r1, r3
 8007be4:	d002      	beq.n	8007bec <__swsetup_r+0x4c>
 8007be6:	0028      	movs	r0, r5
 8007be8:	f7fe feb4 	bl	8006954 <_free_r>
 8007bec:	2300      	movs	r3, #0
 8007bee:	6363      	str	r3, [r4, #52]	@ 0x34
 8007bf0:	2224      	movs	r2, #36	@ 0x24
 8007bf2:	89a3      	ldrh	r3, [r4, #12]
 8007bf4:	4393      	bics	r3, r2
 8007bf6:	81a3      	strh	r3, [r4, #12]
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	6063      	str	r3, [r4, #4]
 8007bfc:	6923      	ldr	r3, [r4, #16]
 8007bfe:	6023      	str	r3, [r4, #0]
 8007c00:	2308      	movs	r3, #8
 8007c02:	89a2      	ldrh	r2, [r4, #12]
 8007c04:	4313      	orrs	r3, r2
 8007c06:	81a3      	strh	r3, [r4, #12]
 8007c08:	6923      	ldr	r3, [r4, #16]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d10b      	bne.n	8007c26 <__swsetup_r+0x86>
 8007c0e:	21a0      	movs	r1, #160	@ 0xa0
 8007c10:	2280      	movs	r2, #128	@ 0x80
 8007c12:	89a3      	ldrh	r3, [r4, #12]
 8007c14:	0089      	lsls	r1, r1, #2
 8007c16:	0092      	lsls	r2, r2, #2
 8007c18:	400b      	ands	r3, r1
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d003      	beq.n	8007c26 <__swsetup_r+0x86>
 8007c1e:	0021      	movs	r1, r4
 8007c20:	0028      	movs	r0, r5
 8007c22:	f000 f88f 	bl	8007d44 <__smakebuf_r>
 8007c26:	230c      	movs	r3, #12
 8007c28:	5ee2      	ldrsh	r2, [r4, r3]
 8007c2a:	2101      	movs	r1, #1
 8007c2c:	0013      	movs	r3, r2
 8007c2e:	400b      	ands	r3, r1
 8007c30:	420a      	tst	r2, r1
 8007c32:	d00b      	beq.n	8007c4c <__swsetup_r+0xac>
 8007c34:	2300      	movs	r3, #0
 8007c36:	60a3      	str	r3, [r4, #8]
 8007c38:	6963      	ldr	r3, [r4, #20]
 8007c3a:	425b      	negs	r3, r3
 8007c3c:	61a3      	str	r3, [r4, #24]
 8007c3e:	2000      	movs	r0, #0
 8007c40:	6923      	ldr	r3, [r4, #16]
 8007c42:	4283      	cmp	r3, r0
 8007c44:	d101      	bne.n	8007c4a <__swsetup_r+0xaa>
 8007c46:	0613      	lsls	r3, r2, #24
 8007c48:	d4be      	bmi.n	8007bc8 <__swsetup_r+0x28>
 8007c4a:	bd70      	pop	{r4, r5, r6, pc}
 8007c4c:	0791      	lsls	r1, r2, #30
 8007c4e:	d400      	bmi.n	8007c52 <__swsetup_r+0xb2>
 8007c50:	6963      	ldr	r3, [r4, #20]
 8007c52:	60a3      	str	r3, [r4, #8]
 8007c54:	e7f3      	b.n	8007c3e <__swsetup_r+0x9e>
 8007c56:	46c0      	nop			@ (mov r8, r8)
 8007c58:	2000001c 	.word	0x2000001c

08007c5c <_raise_r>:
 8007c5c:	b570      	push	{r4, r5, r6, lr}
 8007c5e:	0004      	movs	r4, r0
 8007c60:	000d      	movs	r5, r1
 8007c62:	291f      	cmp	r1, #31
 8007c64:	d904      	bls.n	8007c70 <_raise_r+0x14>
 8007c66:	2316      	movs	r3, #22
 8007c68:	6003      	str	r3, [r0, #0]
 8007c6a:	2001      	movs	r0, #1
 8007c6c:	4240      	negs	r0, r0
 8007c6e:	bd70      	pop	{r4, r5, r6, pc}
 8007c70:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d004      	beq.n	8007c80 <_raise_r+0x24>
 8007c76:	008a      	lsls	r2, r1, #2
 8007c78:	189b      	adds	r3, r3, r2
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	2a00      	cmp	r2, #0
 8007c7e:	d108      	bne.n	8007c92 <_raise_r+0x36>
 8007c80:	0020      	movs	r0, r4
 8007c82:	f000 f831 	bl	8007ce8 <_getpid_r>
 8007c86:	002a      	movs	r2, r5
 8007c88:	0001      	movs	r1, r0
 8007c8a:	0020      	movs	r0, r4
 8007c8c:	f000 f81a 	bl	8007cc4 <_kill_r>
 8007c90:	e7ed      	b.n	8007c6e <_raise_r+0x12>
 8007c92:	2a01      	cmp	r2, #1
 8007c94:	d009      	beq.n	8007caa <_raise_r+0x4e>
 8007c96:	1c51      	adds	r1, r2, #1
 8007c98:	d103      	bne.n	8007ca2 <_raise_r+0x46>
 8007c9a:	2316      	movs	r3, #22
 8007c9c:	6003      	str	r3, [r0, #0]
 8007c9e:	2001      	movs	r0, #1
 8007ca0:	e7e5      	b.n	8007c6e <_raise_r+0x12>
 8007ca2:	2100      	movs	r1, #0
 8007ca4:	0028      	movs	r0, r5
 8007ca6:	6019      	str	r1, [r3, #0]
 8007ca8:	4790      	blx	r2
 8007caa:	2000      	movs	r0, #0
 8007cac:	e7df      	b.n	8007c6e <_raise_r+0x12>
	...

08007cb0 <raise>:
 8007cb0:	b510      	push	{r4, lr}
 8007cb2:	4b03      	ldr	r3, [pc, #12]	@ (8007cc0 <raise+0x10>)
 8007cb4:	0001      	movs	r1, r0
 8007cb6:	6818      	ldr	r0, [r3, #0]
 8007cb8:	f7ff ffd0 	bl	8007c5c <_raise_r>
 8007cbc:	bd10      	pop	{r4, pc}
 8007cbe:	46c0      	nop			@ (mov r8, r8)
 8007cc0:	2000001c 	.word	0x2000001c

08007cc4 <_kill_r>:
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	b570      	push	{r4, r5, r6, lr}
 8007cc8:	4d06      	ldr	r5, [pc, #24]	@ (8007ce4 <_kill_r+0x20>)
 8007cca:	0004      	movs	r4, r0
 8007ccc:	0008      	movs	r0, r1
 8007cce:	0011      	movs	r1, r2
 8007cd0:	602b      	str	r3, [r5, #0]
 8007cd2:	f7fb f974 	bl	8002fbe <_kill>
 8007cd6:	1c43      	adds	r3, r0, #1
 8007cd8:	d103      	bne.n	8007ce2 <_kill_r+0x1e>
 8007cda:	682b      	ldr	r3, [r5, #0]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d000      	beq.n	8007ce2 <_kill_r+0x1e>
 8007ce0:	6023      	str	r3, [r4, #0]
 8007ce2:	bd70      	pop	{r4, r5, r6, pc}
 8007ce4:	20000404 	.word	0x20000404

08007ce8 <_getpid_r>:
 8007ce8:	b510      	push	{r4, lr}
 8007cea:	f7fb f962 	bl	8002fb2 <_getpid>
 8007cee:	bd10      	pop	{r4, pc}

08007cf0 <__swhatbuf_r>:
 8007cf0:	b570      	push	{r4, r5, r6, lr}
 8007cf2:	000e      	movs	r6, r1
 8007cf4:	001d      	movs	r5, r3
 8007cf6:	230e      	movs	r3, #14
 8007cf8:	5ec9      	ldrsh	r1, [r1, r3]
 8007cfa:	0014      	movs	r4, r2
 8007cfc:	b096      	sub	sp, #88	@ 0x58
 8007cfe:	2900      	cmp	r1, #0
 8007d00:	da0c      	bge.n	8007d1c <__swhatbuf_r+0x2c>
 8007d02:	89b2      	ldrh	r2, [r6, #12]
 8007d04:	2380      	movs	r3, #128	@ 0x80
 8007d06:	0011      	movs	r1, r2
 8007d08:	4019      	ands	r1, r3
 8007d0a:	421a      	tst	r2, r3
 8007d0c:	d114      	bne.n	8007d38 <__swhatbuf_r+0x48>
 8007d0e:	2380      	movs	r3, #128	@ 0x80
 8007d10:	00db      	lsls	r3, r3, #3
 8007d12:	2000      	movs	r0, #0
 8007d14:	6029      	str	r1, [r5, #0]
 8007d16:	6023      	str	r3, [r4, #0]
 8007d18:	b016      	add	sp, #88	@ 0x58
 8007d1a:	bd70      	pop	{r4, r5, r6, pc}
 8007d1c:	466a      	mov	r2, sp
 8007d1e:	f000 f853 	bl	8007dc8 <_fstat_r>
 8007d22:	2800      	cmp	r0, #0
 8007d24:	dbed      	blt.n	8007d02 <__swhatbuf_r+0x12>
 8007d26:	23f0      	movs	r3, #240	@ 0xf0
 8007d28:	9901      	ldr	r1, [sp, #4]
 8007d2a:	021b      	lsls	r3, r3, #8
 8007d2c:	4019      	ands	r1, r3
 8007d2e:	4b04      	ldr	r3, [pc, #16]	@ (8007d40 <__swhatbuf_r+0x50>)
 8007d30:	18c9      	adds	r1, r1, r3
 8007d32:	424b      	negs	r3, r1
 8007d34:	4159      	adcs	r1, r3
 8007d36:	e7ea      	b.n	8007d0e <__swhatbuf_r+0x1e>
 8007d38:	2100      	movs	r1, #0
 8007d3a:	2340      	movs	r3, #64	@ 0x40
 8007d3c:	e7e9      	b.n	8007d12 <__swhatbuf_r+0x22>
 8007d3e:	46c0      	nop			@ (mov r8, r8)
 8007d40:	ffffe000 	.word	0xffffe000

08007d44 <__smakebuf_r>:
 8007d44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d46:	2602      	movs	r6, #2
 8007d48:	898b      	ldrh	r3, [r1, #12]
 8007d4a:	0005      	movs	r5, r0
 8007d4c:	000c      	movs	r4, r1
 8007d4e:	b085      	sub	sp, #20
 8007d50:	4233      	tst	r3, r6
 8007d52:	d007      	beq.n	8007d64 <__smakebuf_r+0x20>
 8007d54:	0023      	movs	r3, r4
 8007d56:	3347      	adds	r3, #71	@ 0x47
 8007d58:	6023      	str	r3, [r4, #0]
 8007d5a:	6123      	str	r3, [r4, #16]
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	6163      	str	r3, [r4, #20]
 8007d60:	b005      	add	sp, #20
 8007d62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d64:	ab03      	add	r3, sp, #12
 8007d66:	aa02      	add	r2, sp, #8
 8007d68:	f7ff ffc2 	bl	8007cf0 <__swhatbuf_r>
 8007d6c:	9f02      	ldr	r7, [sp, #8]
 8007d6e:	9001      	str	r0, [sp, #4]
 8007d70:	0039      	movs	r1, r7
 8007d72:	0028      	movs	r0, r5
 8007d74:	f7fe fe64 	bl	8006a40 <_malloc_r>
 8007d78:	2800      	cmp	r0, #0
 8007d7a:	d108      	bne.n	8007d8e <__smakebuf_r+0x4a>
 8007d7c:	220c      	movs	r2, #12
 8007d7e:	5ea3      	ldrsh	r3, [r4, r2]
 8007d80:	059a      	lsls	r2, r3, #22
 8007d82:	d4ed      	bmi.n	8007d60 <__smakebuf_r+0x1c>
 8007d84:	2203      	movs	r2, #3
 8007d86:	4393      	bics	r3, r2
 8007d88:	431e      	orrs	r6, r3
 8007d8a:	81a6      	strh	r6, [r4, #12]
 8007d8c:	e7e2      	b.n	8007d54 <__smakebuf_r+0x10>
 8007d8e:	2380      	movs	r3, #128	@ 0x80
 8007d90:	89a2      	ldrh	r2, [r4, #12]
 8007d92:	6020      	str	r0, [r4, #0]
 8007d94:	4313      	orrs	r3, r2
 8007d96:	81a3      	strh	r3, [r4, #12]
 8007d98:	9b03      	ldr	r3, [sp, #12]
 8007d9a:	6120      	str	r0, [r4, #16]
 8007d9c:	6167      	str	r7, [r4, #20]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d00c      	beq.n	8007dbc <__smakebuf_r+0x78>
 8007da2:	0028      	movs	r0, r5
 8007da4:	230e      	movs	r3, #14
 8007da6:	5ee1      	ldrsh	r1, [r4, r3]
 8007da8:	f000 f820 	bl	8007dec <_isatty_r>
 8007dac:	2800      	cmp	r0, #0
 8007dae:	d005      	beq.n	8007dbc <__smakebuf_r+0x78>
 8007db0:	2303      	movs	r3, #3
 8007db2:	89a2      	ldrh	r2, [r4, #12]
 8007db4:	439a      	bics	r2, r3
 8007db6:	3b02      	subs	r3, #2
 8007db8:	4313      	orrs	r3, r2
 8007dba:	81a3      	strh	r3, [r4, #12]
 8007dbc:	89a3      	ldrh	r3, [r4, #12]
 8007dbe:	9a01      	ldr	r2, [sp, #4]
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	81a3      	strh	r3, [r4, #12]
 8007dc4:	e7cc      	b.n	8007d60 <__smakebuf_r+0x1c>
	...

08007dc8 <_fstat_r>:
 8007dc8:	2300      	movs	r3, #0
 8007dca:	b570      	push	{r4, r5, r6, lr}
 8007dcc:	4d06      	ldr	r5, [pc, #24]	@ (8007de8 <_fstat_r+0x20>)
 8007dce:	0004      	movs	r4, r0
 8007dd0:	0008      	movs	r0, r1
 8007dd2:	0011      	movs	r1, r2
 8007dd4:	602b      	str	r3, [r5, #0]
 8007dd6:	f7fb f952 	bl	800307e <_fstat>
 8007dda:	1c43      	adds	r3, r0, #1
 8007ddc:	d103      	bne.n	8007de6 <_fstat_r+0x1e>
 8007dde:	682b      	ldr	r3, [r5, #0]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d000      	beq.n	8007de6 <_fstat_r+0x1e>
 8007de4:	6023      	str	r3, [r4, #0]
 8007de6:	bd70      	pop	{r4, r5, r6, pc}
 8007de8:	20000404 	.word	0x20000404

08007dec <_isatty_r>:
 8007dec:	2300      	movs	r3, #0
 8007dee:	b570      	push	{r4, r5, r6, lr}
 8007df0:	4d06      	ldr	r5, [pc, #24]	@ (8007e0c <_isatty_r+0x20>)
 8007df2:	0004      	movs	r4, r0
 8007df4:	0008      	movs	r0, r1
 8007df6:	602b      	str	r3, [r5, #0]
 8007df8:	f7fb f94f 	bl	800309a <_isatty>
 8007dfc:	1c43      	adds	r3, r0, #1
 8007dfe:	d103      	bne.n	8007e08 <_isatty_r+0x1c>
 8007e00:	682b      	ldr	r3, [r5, #0]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d000      	beq.n	8007e08 <_isatty_r+0x1c>
 8007e06:	6023      	str	r3, [r4, #0]
 8007e08:	bd70      	pop	{r4, r5, r6, pc}
 8007e0a:	46c0      	nop			@ (mov r8, r8)
 8007e0c:	20000404 	.word	0x20000404

08007e10 <_init>:
 8007e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e12:	46c0      	nop			@ (mov r8, r8)
 8007e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e16:	bc08      	pop	{r3}
 8007e18:	469e      	mov	lr, r3
 8007e1a:	4770      	bx	lr

08007e1c <_fini>:
 8007e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e1e:	46c0      	nop			@ (mov r8, r8)
 8007e20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e22:	bc08      	pop	{r3}
 8007e24:	469e      	mov	lr, r3
 8007e26:	4770      	bx	lr
