// Seed: 2161901038
`timescale 1 ps / 1ps
module module_0;
  always @(1 or negedge id_0) begin
    id_0 <= id_0;
    if (1'b0) id_0 <= 1;
    else begin
      id_0 = 1;
    end
  end
endmodule
