{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568695301691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568695301691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 22:41:41 2019 " "Processing started: Mon Sep 16 22:41:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568695301691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1568695301691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu_module --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu_module --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1568695301691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1568695302425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1568695302425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segments.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segments.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Found entity 1: seven_segments" {  } { { "seven_segments.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/seven_segments.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568695313604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1568695313604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/Shifter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568695313609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1568695313609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftBit " "Found entity 1: ShiftBit" {  } { { "ShiftBit.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/ShiftBit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568695313613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1568695313613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift " "Found entity 1: Shift" {  } { { "Shift.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/Shift.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568695313617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1568695313617 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register.sv(12) " "Verilog HDL information at register.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "register.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/register.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1568695313621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568695313622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1568695313622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_module_tb " "Found entity 1: alu_module_tb" {  } { { "alu_module_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568695313627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1568695313627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BIT_ADDER " "Found entity 1: N_BIT_ADDER" {  } { { "N_BIT_ADDER.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/N_BIT_ADDER.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568695313633 ""} { "Info" "ISGN_ENTITY_NAME" "2 HALF_ADDER " "Found entity 2: HALF_ADDER" {  } { { "N_BIT_ADDER.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/N_BIT_ADDER.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568695313633 ""} { "Info" "ISGN_ENTITY_NAME" "3 FULL_ADDER " "Found entity 3: FULL_ADDER" {  } { { "N_BIT_ADDER.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/N_BIT_ADDER.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568695313633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1568695313633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_module " "Found entity 1: alu_module" {  } { { "alu_module.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568695313637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1568695313637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TEST " "Found entity 1: ALU_TEST" {  } { { "ALU_TEST.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/ALU_TEST.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568695313642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1568695313642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2_complement.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2_complement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2_complement " "Found entity 1: A2_complement" {  } { { "A2_complement.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/A2_complement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568695313646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1568695313646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2_complement_aux.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2_complement_aux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2_complement_aux " "Found entity 1: A2_complement_aux" {  } { { "A2_complement_aux.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/A2_complement_aux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568695313651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1568695313651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_results.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_results.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_results " "Found entity 1: display_results" {  } { { "display_results.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/display_results.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568695313656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1568695313656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_module_tb " "Elaborating entity \"alu_module_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1568695313712 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*ERROR IN 1ST ADDER TEST* alu_module_tb.sv(38) " "Verilog HDL Display System Task info at alu_module_tb.sv(38): *ERROR IN 1ST ADDER TEST*" {  } { { "alu_module_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module_tb.sv" 38 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1568695313713 "|alu_module_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*ERROR IN 2ND ADDER TEST* alu_module_tb.sv(45) " "Verilog HDL Display System Task info at alu_module_tb.sv(45): *ERROR IN 2ND ADDER TEST*" {  } { { "alu_module_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module_tb.sv" 45 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1568695313713 "|alu_module_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*ERROR IN 1ST SUBS TEST* alu_module_tb.sv(53) " "Verilog HDL Display System Task info at alu_module_tb.sv(53): *ERROR IN 1ST SUBS TEST*" {  } { { "alu_module_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module_tb.sv" 53 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1568695313713 "|alu_module_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*ERROR IN 2ND SUBS TEST* alu_module_tb.sv(60) " "Verilog HDL Display System Task info at alu_module_tb.sv(60): *ERROR IN 2ND SUBS TEST*" {  } { { "alu_module_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module_tb.sv" 60 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1568695313714 "|alu_module_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*ERROR IN 1ST AND TEST* alu_module_tb.sv(68) " "Verilog HDL Display System Task info at alu_module_tb.sv(68): *ERROR IN 1ST AND TEST*" {  } { { "alu_module_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module_tb.sv" 68 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1568695313714 "|alu_module_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*ERROR IN 2ND AND TEST* alu_module_tb.sv(75) " "Verilog HDL Display System Task info at alu_module_tb.sv(75): *ERROR IN 2ND AND TEST*" {  } { { "alu_module_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module_tb.sv" 75 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1568695313714 "|alu_module_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*ERROR IN 1ST NOT TEST* alu_module_tb.sv(83) " "Verilog HDL Display System Task info at alu_module_tb.sv(83): *ERROR IN 1ST NOT TEST*" {  } { { "alu_module_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module_tb.sv" 83 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1568695313714 "|alu_module_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*ERROR IN 2ND NOT TEST* alu_module_tb.sv(90) " "Verilog HDL Display System Task info at alu_module_tb.sv(90): *ERROR IN 2ND NOT TEST*" {  } { { "alu_module_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module_tb.sv" 90 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1568695313714 "|alu_module_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*ERROR IN 1ST OR TEST* alu_module_tb.sv(98) " "Verilog HDL Display System Task info at alu_module_tb.sv(98): *ERROR IN 1ST OR TEST*" {  } { { "alu_module_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module_tb.sv" 98 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1568695313714 "|alu_module_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*ERROR IN 2ND OR TEST* alu_module_tb.sv(105) " "Verilog HDL Display System Task info at alu_module_tb.sv(105): *ERROR IN 2ND OR TEST*" {  } { { "alu_module_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module_tb.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1568695313714 "|alu_module_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*ERROR IN 1ST XOR TEST* alu_module_tb.sv(113) " "Verilog HDL Display System Task info at alu_module_tb.sv(113): *ERROR IN 1ST XOR TEST*" {  } { { "alu_module_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module_tb.sv" 113 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1568695313714 "|alu_module_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*ERROR IN 2ND XOR TEST* alu_module_tb.sv(120) " "Verilog HDL Display System Task info at alu_module_tb.sv(120): *ERROR IN 2ND XOR TEST*" {  } { { "alu_module_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module_tb.sv" 120 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1568695313714 "|alu_module_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_module alu_module:DUT " "Elaborating entity \"alu_module\" for hierarchy \"alu_module:DUT\"" {  } { { "alu_module_tb.sv" "DUT" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module_tb.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1568695313715 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_module.sv(24) " "Verilog HDL Case Statement warning at alu_module.sv(24): incomplete case statement has no default case item" {  } { { "alu_module.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1568695313716 "|alu_module_tb|alu_module:DUT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Alu_Out alu_module.sv(24) " "Verilog HDL Always Construct warning at alu_module.sv(24): inferring latch(es) for variable \"Alu_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_module.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1568695313716 "|alu_module_tb|alu_module:DUT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adder_flag alu_module.sv(24) " "Verilog HDL Always Construct warning at alu_module.sv(24): inferring latch(es) for variable \"adder_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_module.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1568695313716 "|alu_module_tb|alu_module:DUT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shifter_flag alu_module.sv(24) " "Verilog HDL Always Construct warning at alu_module.sv(24): inferring latch(es) for variable \"shifter_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_module.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1568695313717 "|alu_module_tb|alu_module:DUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z_flag alu_module.sv(8) " "Output port \"Z_flag\" at alu_module.sv(8) has no driver" {  } { { "alu_module.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1568695313717 "|alu_module_tb|alu_module:DUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "N_flag alu_module.sv(9) " "Output port \"N_flag\" at alu_module.sv(9) has no driver" {  } { { "alu_module.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1568695313717 "|alu_module_tb|alu_module:DUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "V_flag alu_module.sv(11) " "Output port \"V_flag\" at alu_module.sv(11) has no driver" {  } { { "alu_module.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1568695313717 "|alu_module_tb|alu_module:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter_flag\[0\] alu_module.sv(24) " "Inferred latch for \"shifter_flag\[0\]\" at alu_module.sv(24)" {  } { { "alu_module.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1568695313717 "|alu_module_tb|alu_module:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter_flag\[1\] alu_module.sv(24) " "Inferred latch for \"shifter_flag\[1\]\" at alu_module.sv(24)" {  } { { "alu_module.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1568695313717 "|alu_module_tb|alu_module:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_flag alu_module.sv(24) " "Inferred latch for \"adder_flag\" at alu_module.sv(24)" {  } { { "alu_module.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1568695313717 "|alu_module_tb|alu_module:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_Out\[0\] alu_module.sv(24) " "Inferred latch for \"Alu_Out\[0\]\" at alu_module.sv(24)" {  } { { "alu_module.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1568695313717 "|alu_module_tb|alu_module:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_Out\[1\] alu_module.sv(24) " "Inferred latch for \"Alu_Out\[1\]\" at alu_module.sv(24)" {  } { { "alu_module.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1568695313718 "|alu_module_tb|alu_module:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_Out\[2\] alu_module.sv(24) " "Inferred latch for \"Alu_Out\[2\]\" at alu_module.sv(24)" {  } { { "alu_module.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1568695313718 "|alu_module_tb|alu_module:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter alu_module:DUT\|Shifter:sll " "Elaborating entity \"Shifter\" for hierarchy \"alu_module:DUT\|Shifter:sll\"" {  } { { "alu_module.sv" "sll" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1568695313733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift alu_module:DUT\|Shifter:sll\|Shift:generate_shift_registers\[1\].sb " "Elaborating entity \"Shift\" for hierarchy \"alu_module:DUT\|Shifter:sll\|Shift:generate_shift_registers\[1\].sb\"" {  } { { "Shifter.sv" "generate_shift_registers\[1\].sb" { Text "C:/intelFPGA_lite/18.1/ALU/Shifter.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1568695313736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shift.sv(23) " "Verilog HDL assignment warning at Shift.sv(23): truncated value with size 32 to match size of target (3)" {  } { { "Shift.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/Shift.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568695313737 "|alu_module|Shifter:sll|Shift:generate_shift_registers[1].sb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftBit alu_module:DUT\|Shifter:sll\|Shift:generate_shift_registers\[1\].sb\|ShiftBit:generate_shift_registers\[1\].sb " "Elaborating entity \"ShiftBit\" for hierarchy \"alu_module:DUT\|Shifter:sll\|Shift:generate_shift_registers\[1\].sb\|ShiftBit:generate_shift_registers\[1\].sb\"" {  } { { "Shift.sv" "generate_shift_registers\[1\].sb" { Text "C:/intelFPGA_lite/18.1/ALU/Shift.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1568695313738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_BIT_ADDER alu_module:DUT\|N_BIT_ADDER:adder " "Elaborating entity \"N_BIT_ADDER\" for hierarchy \"alu_module:DUT\|N_BIT_ADDER:adder\"" {  } { { "alu_module.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1568695313747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2_complement alu_module:DUT\|N_BIT_ADDER:adder\|A2_complement:a2_c " "Elaborating entity \"A2_complement\" for hierarchy \"alu_module:DUT\|N_BIT_ADDER:adder\|A2_complement:a2_c\"" {  } { { "N_BIT_ADDER.sv" "a2_c" { Text "C:/intelFPGA_lite/18.1/ALU/N_BIT_ADDER.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1568695313750 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_o\[2\] A2_complement.sv(3) " "Output port \"data_o\[2\]\" at A2_complement.sv(3) has no driver" {  } { { "A2_complement.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/A2_complement.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1568695313751 "|alu_module_tb|alu_module:DUT|N_BIT_ADDER:adder|A2_complement:a2_c"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry_o A2_complement.sv(4) " "Output port \"carry_o\" at A2_complement.sv(4) has no driver" {  } { { "A2_complement.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/A2_complement.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1568695313751 "|alu_module_tb|alu_module:DUT|N_BIT_ADDER:adder|A2_complement:a2_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2_complement_aux alu_module:DUT\|N_BIT_ADDER:adder\|A2_complement:a2_c\|A2_complement_aux:generate_A2_auxs\[1\].a2_aux1 " "Elaborating entity \"A2_complement_aux\" for hierarchy \"alu_module:DUT\|N_BIT_ADDER:adder\|A2_complement:a2_c\|A2_complement_aux:generate_A2_auxs\[1\].a2_aux1\"" {  } { { "A2_complement.sv" "generate_A2_auxs\[1\].a2_aux1" { Text "C:/intelFPGA_lite/18.1/ALU/A2_complement.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1568695313752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER alu_module:DUT\|N_BIT_ADDER:adder\|HALF_ADDER:GENERATE_N_BIT_ADDER\[0\].half_adder1 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"alu_module:DUT\|N_BIT_ADDER:adder\|HALF_ADDER:GENERATE_N_BIT_ADDER\[0\].half_adder1\"" {  } { { "N_BIT_ADDER.sv" "GENERATE_N_BIT_ADDER\[0\].half_adder1" { Text "C:/intelFPGA_lite/18.1/ALU/N_BIT_ADDER.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1568695313756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER alu_module:DUT\|N_BIT_ADDER:adder\|FULL_ADDER:GENERATE_N_BIT_ADDER\[1\].full_adder1 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"alu_module:DUT\|N_BIT_ADDER:adder\|FULL_ADDER:GENERATE_N_BIT_ADDER\[1\].full_adder1\"" {  } { { "N_BIT_ADDER.sv" "GENERATE_N_BIT_ADDER\[1\].full_adder1" { Text "C:/intelFPGA_lite/18.1/ALU/N_BIT_ADDER.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1568695313758 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1568695313841 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ALU/output_files/alu_module.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ALU/output_files/alu_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1568695313878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568695313910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 22:41:53 2019 " "Processing ended: Mon Sep 16 22:41:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568695313910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568695313910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568695313910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1568695313910 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 12 s " "Quartus Prime Flow was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1568695314538 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568695315182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568695315207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 22:41:54 2019 " "Processing started: Mon Sep 16 22:41:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568695315207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1568695315207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim alu alu_module " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim alu alu_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1568695315207 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim alu alu_module " "Quartus(args): --rtl_sim alu alu_module" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1568695315207 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1568695315473 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1568695315635 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1568695315636 ""}
{ "Warning" "0" "" "Warning: File alu_module_run_msim_rtl_verilog.do already exists - backing up current file as alu_module_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File alu_module_run_msim_rtl_verilog.do already exists - backing up current file as alu_module_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1568695315710 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/intelFPGA_lite/18.1/ALU/simulation/modelsim/alu_module_run_msim_rtl_verilog.do" {  } { { "C:/intelFPGA_lite/18.1/ALU/simulation/modelsim/alu_module_run_msim_rtl_verilog.do" "0" { Text "C:/intelFPGA_lite/18.1/ALU/simulation/modelsim/alu_module_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/intelFPGA_lite/18.1/ALU/simulation/modelsim/alu_module_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1568695315751 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1568695315752 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1568695315757 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1568695315757 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/intelFPGA_lite/18.1/ALU/alu_module_nativelink_simulation.rpt" {  } { { "C:/intelFPGA_lite/18.1/ALU/alu_module_nativelink_simulation.rpt" "0" { Text "C:/intelFPGA_lite/18.1/ALU/alu_module_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/intelFPGA_lite/18.1/ALU/alu_module_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1568695315757 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1568695315758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568695315758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 22:41:55 2019 " "Processing ended: Mon Sep 16 22:41:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568695315758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568695315758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568695315758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1568695315758 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 13 s " "Quartus Prime Flow was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1568695350233 ""}
