<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-passed">
description: casex statement with unique0
should_fail: 0
tags: 12.5.3
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/generated/uniquecase
top_module: 
files: <a href="../../../../tests/generated/uniquecase/12.5.3--unique0_casex.sv.html" target="file-frame">tests/generated/uniquecase/12.5.3--unique0_casex.sv</a>
time_elapsed: 0.010s
</pre>
<pre class="log">
user_time: 0.005724
system_time: 0.0038629999999999997
ram_usage: 10188


-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../tests/generated/uniquecase/12.5.3--unique0_casex.sv.html" target="file-frame">tests/generated/uniquecase/12.5.3--unique0_casex.sv</a>
Parsing SystemVerilog input from `<a href="../../../../tests/generated/uniquecase/12.5.3--unique0_casex.sv.html" target="file-frame">tests/generated/uniquecase/12.5.3--unique0_casex.sv</a>&#39; to AST representation.
Generating RTLIL representation for module `\top&#39;.
Successfully finished Verilog frontend.

</pre>
</body>