
*** Running vivado
    with args -log design_1_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lmb_bram_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 342.500 ; gain = 128.531
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [h:/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (11#1) [h:/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 542.211 ; gain = 328.242
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:01:15 . Memory (MB): peak = 542.211 ; gain = 328.242
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 686.418 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:01:27 . Memory (MB): peak = 686.418 ; gain = 472.449
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:01:27 . Memory (MB): peak = 686.418 ; gain = 472.449
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:27 . Memory (MB): peak = 686.418 ; gain = 472.449
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:01:27 . Memory (MB): peak = 686.418 ; gain = 472.449
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:28 . Memory (MB): peak = 686.418 ; gain = 472.449
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:34 . Memory (MB): peak = 686.418 ; gain = 472.449
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:34 . Memory (MB): peak = 686.418 ; gain = 472.449
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:01:34 . Memory (MB): peak = 686.418 ; gain = 472.449
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:01:35 . Memory (MB): peak = 686.418 ; gain = 472.449
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:01:35 . Memory (MB): peak = 686.418 ; gain = 472.449
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:01:35 . Memory (MB): peak = 686.418 ; gain = 472.449
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:01:35 . Memory (MB): peak = 686.418 ; gain = 472.449
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:01:35 . Memory (MB): peak = 686.418 ; gain = 472.449
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:01:35 . Memory (MB): peak = 686.418 ; gain = 472.449

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |    32|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:01:35 . Memory (MB): peak = 686.418 ; gain = 472.449
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:22 . Memory (MB): peak = 690.375 ; gain = 427.867
