# do Mux2to1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/hextex/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/hextex/Documents/GitHub/DDCamp/Day_1/Exercises/Mux2to1/hdl/Mux2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:07:21 on Nov 05,2025
# vcom -reportprogress 300 -93 -work work /home/hextex/Documents/GitHub/DDCamp/Day_1/Exercises/Mux2to1/hdl/Mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2to1
# -- Compiling architecture rtl of Mux2to1
# End time: 02:07:21 on Nov 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
