
AVR64DD32-MAIN-Controller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000464  00806000  00001630  000016c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001630  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000014  00806464  00806464  00001b28  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001b28  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001b84  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000288  00000000  00000000  00001bc0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005f5f  00000000  00000000  00001e48  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003010  00000000  00000000  00007da7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001a88  00000000  00000000  0000adb7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006c8  00000000  00000000  0000c840  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000026ee  00000000  00000000  0000cf08  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001dc7  00000000  00000000  0000f5f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000200  00000000  00000000  000113bd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 48 00 	jmp	0x90	; 0x90 <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      8c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

00000090 <__ctors_end>:
      90:	11 24       	eor	r1, r1
      92:	1f be       	out	0x3f, r1	; 63
      94:	cf ef       	ldi	r28, 0xFF	; 255
      96:	cd bf       	out	0x3d, r28	; 61
      98:	df e7       	ldi	r29, 0x7F	; 127
      9a:	de bf       	out	0x3e, r29	; 62

0000009c <__do_copy_data>:
      9c:	14 e6       	ldi	r17, 0x64	; 100
      9e:	a0 e0       	ldi	r26, 0x00	; 0
      a0:	b0 e6       	ldi	r27, 0x60	; 96
      a2:	e0 e3       	ldi	r30, 0x30	; 48
      a4:	f6 e1       	ldi	r31, 0x16	; 22
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x10>
      a8:	05 90       	lpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a4 36       	cpi	r26, 0x64	; 100
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0xc>

000000b2 <__do_clear_bss>:
      b2:	24 e6       	ldi	r18, 0x64	; 100
      b4:	a4 e6       	ldi	r26, 0x64	; 100
      b6:	b4 e6       	ldi	r27, 0x64	; 100
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a8 37       	cpi	r26, 0x78	; 120
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 87 03 	call	0x70e	; 0x70e <main>
      c6:	0c 94 16 0b 	jmp	0x162c	; 0x162c <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <ADC0_init>:
 * - Prescaler: Division by 4
 * - Resolution: 12-bit
 * - Enables the ADC.
 */
void ADC0_init() {
    ADC0.CTRLB = ADC_SAMPNUM_ACC128_gc; // 1 measurements
      ce:	e0 e0       	ldi	r30, 0x00	; 0
      d0:	f6 e0       	ldi	r31, 0x06	; 6
      d2:	87 e0       	ldi	r24, 0x07	; 7
      d4:	81 83       	std	Z+1, r24	; 0x01
    ADC0.CTRLC = ADC_PRESC_DIV4_gc; // 24Mhz / 16 ADC speed
      d6:	81 e0       	ldi	r24, 0x01	; 1
      d8:	82 83       	std	Z+2, r24	; 0x02
    ADC0.CTRLA = ADC_ENABLE_bm | ADC_RESSEL_12BIT_gc; // 12-bit resolution
      da:	80 83       	st	Z, r24
      dc:	08 95       	ret

000000de <CLOCK_XOSCHF_clock_init>:
#include "Settings.h"

void CLOCK_XOSCHF_clock_init()
{
	/* Enable external (32 MHz) clock input */
	ccp_write_io((uint8_t *) &CLKCTRL.XOSCHFCTRLA, CLKCTRL_SELHF_EXTCLOCK_gc | CLKCTRL_FRQRANGE_24M_gc | CLKCTRL_ENABLE_bm);
      de:	6b e0       	ldi	r22, 0x0B	; 11
      e0:	80 e8       	ldi	r24, 0x80	; 128
      e2:	90 e0       	ldi	r25, 0x00	; 0
      e4:	0e 94 c4 0a 	call	0x1588	; 0x1588 <ccp_write_io>

	/* Set the main clock to use external clock as source */
	ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLA, CLKCTRL_CLKSEL_EXTCLK_gc);
      e8:	63 e0       	ldi	r22, 0x03	; 3
      ea:	80 e6       	ldi	r24, 0x60	; 96
      ec:	90 e0       	ldi	r25, 0x00	; 0
      ee:	0e 94 c4 0a 	call	0x1588	; 0x1588 <ccp_write_io>

	/* Wait for system oscillator change to complete */
	while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm)
      f2:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7f0065>
      f6:	80 fd       	sbrc	r24, 0
      f8:	fc cf       	rjmp	.-8      	; 0xf2 <CLOCK_XOSCHF_clock_init+0x14>
	{};
	/* Configuration complete;*/
}
      fa:	08 95       	ret

000000fc <crc8_cdma2000>:
 * of the input data. The result is returned as a single byte (CRC value).
 * 
 * @param data The input data to calculate the CRC for.
 * @return The CRC-8 checksum value for the data.
 */
uint8_t crc8_cdma2000(uint64_t data) {
      fc:	2f 92       	push	r2
      fe:	3f 92       	push	r3
     100:	4f 92       	push	r4
     102:	5f 92       	push	r5
     104:	6f 92       	push	r6
     106:	7f 92       	push	r7
     108:	8f 92       	push	r8
     10a:	9f 92       	push	r9
     10c:	af 92       	push	r10
     10e:	bf 92       	push	r11
     110:	cf 92       	push	r12
     112:	df 92       	push	r13
     114:	ef 92       	push	r14
     116:	ff 92       	push	r15
     118:	0f 93       	push	r16
     11a:	1f 93       	push	r17
     11c:	cf 93       	push	r28
     11e:	df 93       	push	r29
     120:	cd b7       	in	r28, 0x3d	; 61
     122:	de b7       	in	r29, 0x3e	; 62
     124:	2b 97       	sbiw	r28, 0x0b	; 11
     126:	cd bf       	out	0x3d, r28	; 61
     128:	de bf       	out	0x3e, r29	; 62
     12a:	c2 2e       	mov	r12, r18
     12c:	b3 2e       	mov	r11, r19
     12e:	a4 2e       	mov	r10, r20
     130:	95 2e       	mov	r9, r21
     132:	86 2e       	mov	r8, r22
     134:	77 2e       	mov	r7, r23
     136:	68 2e       	mov	r6, r24
     138:	59 2e       	mov	r5, r25
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
    uint64_t temp = data;
     13a:	f2 2e       	mov	r15, r18
     13c:	03 2f       	mov	r16, r19
     13e:	14 2f       	mov	r17, r20
     140:	5a 87       	std	Y+10, r21	; 0x0a
     142:	69 83       	std	Y+1, r22	; 0x01
     144:	b7 2f       	mov	r27, r23
     146:	d8 2e       	mov	r13, r24
     148:	e9 2e       	mov	r14, r25
 * @param data The input data to calculate the CRC for.
 * @return The CRC-8 checksum value for the data.
 */
uint8_t crc8_cdma2000(uint64_t data) {
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
     14a:	e0 e0       	ldi	r30, 0x00	; 0
     14c:	f0 e0       	ldi	r31, 0x00	; 0
    uint64_t temp = data;

    // Calculate the number of bytes in the data.
    while (temp) {
     14e:	14 c0       	rjmp	.+40     	; 0x178 <__EEPROM_REGION_LENGTH__+0x78>
        length++;
     150:	31 96       	adiw	r30, 0x01	; 1
        temp >>= 8;
     152:	2f 2d       	mov	r18, r15
     154:	30 2f       	mov	r19, r16
     156:	41 2f       	mov	r20, r17
     158:	5a 85       	ldd	r21, Y+10	; 0x0a
     15a:	69 81       	ldd	r22, Y+1	; 0x01
     15c:	7b 2f       	mov	r23, r27
     15e:	8d 2d       	mov	r24, r13
     160:	9e 2d       	mov	r25, r14
     162:	08 e0       	ldi	r16, 0x08	; 8
     164:	0e 94 91 06 	call	0xd22	; 0xd22 <__lshrdi3>
     168:	f2 2e       	mov	r15, r18
     16a:	03 2f       	mov	r16, r19
     16c:	14 2f       	mov	r17, r20
     16e:	5a 87       	std	Y+10, r21	; 0x0a
     170:	69 83       	std	Y+1, r22	; 0x01
     172:	b7 2f       	mov	r27, r23
     174:	d8 2e       	mov	r13, r24
     176:	e9 2e       	mov	r14, r25
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
    uint64_t temp = data;

    // Calculate the number of bytes in the data.
    while (temp) {
     178:	2f 2d       	mov	r18, r15
     17a:	30 2f       	mov	r19, r16
     17c:	41 2f       	mov	r20, r17
     17e:	5a 85       	ldd	r21, Y+10	; 0x0a
     180:	69 81       	ldd	r22, Y+1	; 0x01
     182:	7b 2f       	mov	r23, r27
     184:	8d 2d       	mov	r24, r13
     186:	9e 2d       	mov	r25, r14
     188:	a0 e0       	ldi	r26, 0x00	; 0
     18a:	0e 94 ad 06 	call	0xd5a	; 0xd5a <__cmpdi2_s8>
     18e:	01 f7       	brne	.-64     	; 0x150 <__EEPROM_REGION_LENGTH__+0x50>
     190:	8f ef       	ldi	r24, 0xFF	; 255
     192:	8a 87       	std	Y+10, r24	; 0x0a
     194:	cb 86       	std	Y+11, r12	; 0x0b
     196:	b9 82       	std	Y+1, r11	; 0x01
     198:	4a 2c       	mov	r4, r10
     19a:	39 2c       	mov	r3, r9
     19c:	28 2c       	mov	r2, r8
     19e:	1a c0       	rjmp	.+52     	; 0x1d4 <__EEPROM_REGION_LENGTH__+0xd4>
        temp >>= 8;
    }

    // Process each byte in the data.
    while (length--) {
        crc = crc8_table[crc ^ ((data >> (length * 8)) & 0xFF)];
     1a0:	8d 01       	movw	r16, r26
     1a2:	00 0f       	add	r16, r16
     1a4:	11 1f       	adc	r17, r17
     1a6:	00 0f       	add	r16, r16
     1a8:	11 1f       	adc	r17, r17
     1aa:	00 0f       	add	r16, r16
     1ac:	11 1f       	adc	r17, r17
     1ae:	2b 85       	ldd	r18, Y+11	; 0x0b
     1b0:	39 81       	ldd	r19, Y+1	; 0x01
     1b2:	44 2d       	mov	r20, r4
     1b4:	53 2d       	mov	r21, r3
     1b6:	62 2d       	mov	r22, r2
     1b8:	77 2d       	mov	r23, r7
     1ba:	86 2d       	mov	r24, r6
     1bc:	95 2d       	mov	r25, r5
     1be:	0e 94 91 06 	call	0xd22	; 0xd22 <__lshrdi3>
     1c2:	8a 84       	ldd	r8, Y+10	; 0x0a
     1c4:	82 26       	eor	r8, r18
     1c6:	91 2c       	mov	r9, r1
     1c8:	f4 01       	movw	r30, r8
     1ca:	e3 5a       	subi	r30, 0xA3	; 163
     1cc:	fc 49       	sbci	r31, 0x9C	; 156
     1ce:	80 81       	ld	r24, Z
     1d0:	8a 87       	std	Y+10, r24	; 0x0a
        length++;
        temp >>= 8;
    }

    // Process each byte in the data.
    while (length--) {
     1d2:	fd 01       	movw	r30, r26
     1d4:	df 01       	movw	r26, r30
     1d6:	11 97       	sbiw	r26, 0x01	; 1
     1d8:	ef 2b       	or	r30, r31
     1da:	11 f7       	brne	.-60     	; 0x1a0 <__EEPROM_REGION_LENGTH__+0xa0>
     1dc:	8a 85       	ldd	r24, Y+10	; 0x0a
        crc = crc8_table[crc ^ ((data >> (length * 8)) & 0xFF)];
    }
    return crc;  ///< Return the calculated CRC.
}
     1de:	2b 96       	adiw	r28, 0x0b	; 11
     1e0:	cd bf       	out	0x3d, r28	; 61
     1e2:	de bf       	out	0x3e, r29	; 62
     1e4:	df 91       	pop	r29
     1e6:	cf 91       	pop	r28
     1e8:	1f 91       	pop	r17
     1ea:	0f 91       	pop	r16
     1ec:	ff 90       	pop	r15
     1ee:	ef 90       	pop	r14
     1f0:	df 90       	pop	r13
     1f2:	cf 90       	pop	r12
     1f4:	bf 90       	pop	r11
     1f6:	af 90       	pop	r10
     1f8:	9f 90       	pop	r9
     1fa:	8f 90       	pop	r8
     1fc:	7f 90       	pop	r7
     1fe:	6f 90       	pop	r6
     200:	5f 90       	pop	r5
     202:	4f 90       	pop	r4
     204:	3f 90       	pop	r3
     206:	2f 90       	pop	r2
     208:	08 95       	ret

0000020a <verify_crc8_cdma2000>:
 * without the CRC byte. Otherwise, it returns 0 to indicate a mismatch.
 * 
 * @param data_with_crc The input data with the CRC byte appended.
 * @return The data without the CRC byte if the checksum is valid, or 0 if invalid.
 */
uint8_t verify_crc8_cdma2000(uint64_t data_without_crc, uint8_t crc) {
     20a:	0f 93       	push	r16
     20c:	cf 93       	push	r28
     20e:	c2 2f       	mov	r28, r18

	return crc8_cdma2000(data_without_crc) == crc ?  data_without_crc : 0;
     210:	0e 94 7e 00 	call	0xfc	; 0xfc <crc8_cdma2000>
     214:	80 13       	cpse	r24, r16
     216:	02 c0       	rjmp	.+4      	; 0x21c <verify_crc8_cdma2000+0x12>
     218:	8c 2f       	mov	r24, r28
     21a:	01 c0       	rjmp	.+2      	; 0x21e <verify_crc8_cdma2000+0x14>
     21c:	80 e0       	ldi	r24, 0x00	; 0

     21e:	cf 91       	pop	r28
     220:	0f 91       	pop	r16
     222:	08 95       	ret

00000224 <hexToUint64>:
 *  Author: Saulius
 */ 
#include "Settings.h"
#include "FOUSARTVar.h"

uint64_t hexToUint64(const char *str) {
     224:	0f 93       	push	r16
     226:	cf 93       	push	r28
     228:	df 93       	push	r29
     22a:	fc 01       	movw	r30, r24
	uint64_t result = 0;
     22c:	20 e0       	ldi	r18, 0x00	; 0
     22e:	30 e0       	ldi	r19, 0x00	; 0
     230:	40 e0       	ldi	r20, 0x00	; 0
     232:	50 e0       	ldi	r21, 0x00	; 0
     234:	60 e0       	ldi	r22, 0x00	; 0
     236:	70 e0       	ldi	r23, 0x00	; 0
     238:	80 e0       	ldi	r24, 0x00	; 0
     23a:	90 e0       	ldi	r25, 0x00	; 0
	char c;

	while ((c = *str++)) {
     23c:	3a c0       	rjmp	.+116    	; 0x2b2 <hexToUint64+0x8e>
		result <<= 4; // kiekvienas hex simbolis = 4 bitai
     23e:	04 e0       	ldi	r16, 0x04	; 4
     240:	0e 94 76 06 	call	0xcec	; 0xcec <__ashldi3>

		if (c >= '0' && c <= '9') {
     244:	e0 ed       	ldi	r30, 0xD0	; 208
     246:	ec 0f       	add	r30, r28
     248:	ea 30       	cpi	r30, 0x0A	; 10
     24a:	70 f4       	brcc	.+28     	; 0x268 <hexToUint64+0x44>
			result |= (uint64_t)(c - '0');
     24c:	d0 e0       	ldi	r29, 0x00	; 0
     24e:	e0 97       	sbiw	r28, 0x30	; 48
     250:	ed 2f       	mov	r30, r29
     252:	ee 0f       	add	r30, r30
     254:	ee 0b       	sbc	r30, r30
     256:	2c 2b       	or	r18, r28
     258:	3d 2b       	or	r19, r29
     25a:	4e 2b       	or	r20, r30
     25c:	5e 2b       	or	r21, r30
     25e:	6e 2b       	or	r22, r30
     260:	7e 2b       	or	r23, r30
     262:	8e 2b       	or	r24, r30
     264:	9e 2b       	or	r25, r30
     266:	24 c0       	rjmp	.+72     	; 0x2b0 <hexToUint64+0x8c>
			} else if (c >= 'A' && c <= 'F') {
     268:	ef eb       	ldi	r30, 0xBF	; 191
     26a:	ec 0f       	add	r30, r28
     26c:	e6 30       	cpi	r30, 0x06	; 6
     26e:	70 f4       	brcc	.+28     	; 0x28c <hexToUint64+0x68>
			result |= (uint64_t)(c - 'A' + 10);
     270:	d0 e0       	ldi	r29, 0x00	; 0
     272:	e7 97       	sbiw	r28, 0x37	; 55
     274:	ed 2f       	mov	r30, r29
     276:	ee 0f       	add	r30, r30
     278:	ee 0b       	sbc	r30, r30
     27a:	2c 2b       	or	r18, r28
     27c:	3d 2b       	or	r19, r29
     27e:	4e 2b       	or	r20, r30
     280:	5e 2b       	or	r21, r30
     282:	6e 2b       	or	r22, r30
     284:	7e 2b       	or	r23, r30
     286:	8e 2b       	or	r24, r30
     288:	9e 2b       	or	r25, r30
     28a:	12 c0       	rjmp	.+36     	; 0x2b0 <hexToUint64+0x8c>
			} else if (c >= 'a' && c <= 'f') {
     28c:	ef e9       	ldi	r30, 0x9F	; 159
     28e:	ec 0f       	add	r30, r28
     290:	e6 30       	cpi	r30, 0x06	; 6
     292:	a8 f4       	brcc	.+42     	; 0x2be <hexToUint64+0x9a>
			result |= (uint64_t)(c - 'a' + 10);
     294:	d0 e0       	ldi	r29, 0x00	; 0
     296:	c7 55       	subi	r28, 0x57	; 87
     298:	d1 09       	sbc	r29, r1
     29a:	ed 2f       	mov	r30, r29
     29c:	ee 0f       	add	r30, r30
     29e:	ee 0b       	sbc	r30, r30
     2a0:	2c 2b       	or	r18, r28
     2a2:	3d 2b       	or	r19, r29
     2a4:	4e 2b       	or	r20, r30
     2a6:	5e 2b       	or	r21, r30
     2a8:	6e 2b       	or	r22, r30
     2aa:	7e 2b       	or	r23, r30
     2ac:	8e 2b       	or	r24, r30
     2ae:	9e 2b       	or	r25, r30
     2b0:	fd 01       	movw	r30, r26

uint64_t hexToUint64(const char *str) {
	uint64_t result = 0;
	char c;

	while ((c = *str++)) {
     2b2:	df 01       	movw	r26, r30
     2b4:	11 96       	adiw	r26, 0x01	; 1
     2b6:	c0 81       	ld	r28, Z
     2b8:	c1 11       	cpse	r28, r1
     2ba:	c1 cf       	rjmp	.-126    	; 0x23e <hexToUint64+0x1a>
     2bc:	08 c0       	rjmp	.+16     	; 0x2ce <hexToUint64+0xaa>
			result |= (uint64_t)(c - 'A' + 10);
			} else if (c >= 'a' && c <= 'f') {
			result |= (uint64_t)(c - 'a' + 10);
			} else {
			// netinkamas simbolis
			return 0;
     2be:	20 e0       	ldi	r18, 0x00	; 0
     2c0:	30 e0       	ldi	r19, 0x00	; 0
     2c2:	40 e0       	ldi	r20, 0x00	; 0
     2c4:	50 e0       	ldi	r21, 0x00	; 0
     2c6:	60 e0       	ldi	r22, 0x00	; 0
     2c8:	70 e0       	ldi	r23, 0x00	; 0
     2ca:	80 e0       	ldi	r24, 0x00	; 0
     2cc:	90 e0       	ldi	r25, 0x00	; 0
		}
	}
	return result;
}
     2ce:	df 91       	pop	r29
     2d0:	cf 91       	pop	r28
     2d2:	0f 91       	pop	r16
     2d4:	08 95       	ret

000002d6 <FODataSplitter>:

void FODataSplitter(char *command) {
     2d6:	7f 92       	push	r7
     2d8:	8f 92       	push	r8
     2da:	9f 92       	push	r9
     2dc:	af 92       	push	r10
     2de:	bf 92       	push	r11
     2e0:	cf 92       	push	r12
     2e2:	df 92       	push	r13
     2e4:	ef 92       	push	r14
     2e6:	ff 92       	push	r15
     2e8:	0f 93       	push	r16
     2ea:	1f 93       	push	r17
     2ec:	cf 93       	push	r28
     2ee:	df 93       	push	r29
     2f0:	cd b7       	in	r28, 0x3d	; 61
     2f2:	de b7       	in	r29, 0x3e	; 62
     2f4:	a0 97       	sbiw	r28, 0x20	; 32
     2f6:	cd bf       	out	0x3d, r28	; 61
     2f8:	de bf       	out	0x3e, r29	; 62
     2fa:	6c 01       	movw	r12, r24
	const uint8_t lengths[] = {4, 4, 3, 3, 1, 2};
     2fc:	86 e0       	ldi	r24, 0x06	; 6
     2fe:	ef e3       	ldi	r30, 0x3F	; 63
     300:	f3 e6       	ldi	r31, 0x63	; 99
     302:	de 01       	movw	r26, r28
     304:	11 96       	adiw	r26, 0x01	; 1
     306:	01 90       	ld	r0, Z+
     308:	0d 92       	st	X+, r0
     30a:	8a 95       	dec	r24
     30c:	e1 f7       	brne	.-8      	; 0x306 <FODataSplitter+0x30>
	const uint8_t count = sizeof(lengths) / sizeof(lengths[0]);
	char temp[16];

	strncpy(temp, command, 15);
     30e:	4f e0       	ldi	r20, 0x0F	; 15
     310:	50 e0       	ldi	r21, 0x00	; 0
     312:	b6 01       	movw	r22, r12
     314:	ce 01       	movw	r24, r28
     316:	07 96       	adiw	r24, 0x07	; 7
     318:	0e 94 f5 07 	call	0xfea	; 0xfea <strncpy>
	temp[15] = '\0';
     31c:	1e 8a       	std	Y+22, r1	; 0x16
	uint64_t datatocheck = hexToUint64(temp);
     31e:	ce 01       	movw	r24, r28
     320:	07 96       	adiw	r24, 0x07	; 7
     322:	0e 94 12 01 	call	0x224	; 0x224 <hexToUint64>
     326:	72 2e       	mov	r7, r18
     328:	83 2e       	mov	r8, r19
     32a:	94 2e       	mov	r9, r20
     32c:	a5 2e       	mov	r10, r21
     32e:	b6 2e       	mov	r11, r22
     330:	e7 2e       	mov	r14, r23
     332:	f8 2e       	mov	r15, r24
     334:	19 2f       	mov	r17, r25
	strncpy(temp, command + 15, 2); 
     336:	b6 01       	movw	r22, r12
     338:	61 5f       	subi	r22, 0xF1	; 241
     33a:	7f 4f       	sbci	r23, 0xFF	; 255
     33c:	42 e0       	ldi	r20, 0x02	; 2
     33e:	50 e0       	ldi	r21, 0x00	; 0
     340:	ce 01       	movw	r24, r28
     342:	07 96       	adiw	r24, 0x07	; 7
     344:	0e 94 f5 07 	call	0xfea	; 0xfea <strncpy>
	temp[2] = '\0';
     348:	19 86       	std	Y+9, r1	; 0x09
	uint8_t crctocheck = (uint8_t)strtol(temp, NULL, 16);
     34a:	40 e1       	ldi	r20, 0x10	; 16
     34c:	50 e0       	ldi	r21, 0x00	; 0
     34e:	60 e0       	ldi	r22, 0x00	; 0
     350:	70 e0       	ldi	r23, 0x00	; 0
     352:	ce 01       	movw	r24, r28
     354:	07 96       	adiw	r24, 0x07	; 7
     356:	0e 94 cd 06 	call	0xd9a	; 0xd9a <strtol>

	if(verify_crc8_cdma2000(datatocheck, crctocheck)){ //if data valid update it
     35a:	06 2f       	mov	r16, r22
     35c:	27 2d       	mov	r18, r7
     35e:	38 2d       	mov	r19, r8
     360:	49 2d       	mov	r20, r9
     362:	5a 2d       	mov	r21, r10
     364:	6b 2d       	mov	r22, r11
     366:	7e 2d       	mov	r23, r14
     368:	8f 2d       	mov	r24, r15
     36a:	91 2f       	mov	r25, r17
     36c:	0e 94 05 01 	call	0x20a	; 0x20a <verify_crc8_cdma2000>
     370:	81 11       	cpse	r24, r1
     372:	69 c0       	rjmp	.+210    	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
     374:	7e c0       	rjmp	.+252    	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
		//screen_write_formatted_text("data is correct", 1, ALIGN_CENTER);//uncomment if nedded// crc ok
		const char *p = command;
		uint8_t EndSwitchesValue = 0;

		for (uint8_t i = 0; i < count; i++) {
			char token[10] = {0};
     376:	5e 01       	movw	r10, r28
     378:	87 e1       	ldi	r24, 0x17	; 23
     37a:	a8 0e       	add	r10, r24
     37c:	b1 1c       	adc	r11, r1
     37e:	8a e0       	ldi	r24, 0x0A	; 10
     380:	f5 01       	movw	r30, r10
     382:	11 92       	st	Z+, r1
     384:	8a 95       	dec	r24
     386:	e9 f7       	brne	.-6      	; 0x382 <FODataSplitter+0xac>

			memcpy(token, p, lengths[i]);
     388:	e1 e0       	ldi	r30, 0x01	; 1
     38a:	f0 e0       	ldi	r31, 0x00	; 0
     38c:	ec 0f       	add	r30, r28
     38e:	fd 1f       	adc	r31, r29
     390:	e1 0f       	add	r30, r17
     392:	f1 1d       	adc	r31, r1
     394:	e0 80       	ld	r14, Z
     396:	f1 2c       	mov	r15, r1
     398:	a7 01       	movw	r20, r14
     39a:	b6 01       	movw	r22, r12
     39c:	c5 01       	movw	r24, r10
     39e:	0e 94 ec 07 	call	0xfd8	; 0xfd8 <memcpy>
			token[lengths[i]] = '\0';
     3a2:	f5 01       	movw	r30, r10
     3a4:	ee 0d       	add	r30, r14
     3a6:	ff 1d       	adc	r31, r15
     3a8:	10 82       	st	Z, r1

			switch (i) {
     3aa:	12 30       	cpi	r17, 0x02	; 2
     3ac:	29 f1       	breq	.+74     	; 0x3f8 <FODataSplitter+0x122>
     3ae:	28 f4       	brcc	.+10     	; 0x3ba <FODataSplitter+0xe4>
     3b0:	11 23       	and	r17, r17
     3b2:	41 f0       	breq	.+16     	; 0x3c4 <FODataSplitter+0xee>
     3b4:	11 30       	cpi	r17, 0x01	; 1
     3b6:	99 f0       	breq	.+38     	; 0x3de <FODataSplitter+0x108>
     3b8:	42 c0       	rjmp	.+132    	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     3ba:	13 30       	cpi	r17, 0x03	; 3
     3bc:	51 f1       	breq	.+84     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     3be:	14 30       	cpi	r17, 0x04	; 4
     3c0:	a9 f1       	breq	.+106    	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
     3c2:	3d c0       	rjmp	.+122    	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
				case 0: SensorData.Elevation   = (uint16_t)strtol(token, NULL, 16); break;
     3c4:	40 e1       	ldi	r20, 0x10	; 16
     3c6:	50 e0       	ldi	r21, 0x00	; 0
     3c8:	60 e0       	ldi	r22, 0x00	; 0
     3ca:	70 e0       	ldi	r23, 0x00	; 0
     3cc:	ce 01       	movw	r24, r28
     3ce:	47 96       	adiw	r24, 0x17	; 23
     3d0:	0e 94 cd 06 	call	0xd9a	; 0xd9a <strtol>
     3d4:	60 93 64 64 	sts	0x6464, r22	; 0x806464 <__data_end>
     3d8:	70 93 65 64 	sts	0x6465, r23	; 0x806465 <__data_end+0x1>
     3dc:	30 c0       	rjmp	.+96     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
				case 1: SensorData.Azimuth     = (uint16_t)strtol(token, NULL, 16); break;
     3de:	40 e1       	ldi	r20, 0x10	; 16
     3e0:	50 e0       	ldi	r21, 0x00	; 0
     3e2:	60 e0       	ldi	r22, 0x00	; 0
     3e4:	70 e0       	ldi	r23, 0x00	; 0
     3e6:	ce 01       	movw	r24, r28
     3e8:	47 96       	adiw	r24, 0x17	; 23
     3ea:	0e 94 cd 06 	call	0xd9a	; 0xd9a <strtol>
     3ee:	60 93 66 64 	sts	0x6466, r22	; 0x806466 <__data_end+0x2>
     3f2:	70 93 67 64 	sts	0x6467, r23	; 0x806467 <__data_end+0x3>
     3f6:	23 c0       	rjmp	.+70     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
				case 2: SensorData.PVU         = (uint16_t)strtol(token, NULL, 16); break;
     3f8:	40 e1       	ldi	r20, 0x10	; 16
     3fa:	50 e0       	ldi	r21, 0x00	; 0
     3fc:	60 e0       	ldi	r22, 0x00	; 0
     3fe:	70 e0       	ldi	r23, 0x00	; 0
     400:	ce 01       	movw	r24, r28
     402:	47 96       	adiw	r24, 0x17	; 23
     404:	0e 94 cd 06 	call	0xd9a	; 0xd9a <strtol>
     408:	60 93 68 64 	sts	0x6468, r22	; 0x806468 <__data_end+0x4>
     40c:	70 93 69 64 	sts	0x6469, r23	; 0x806469 <__data_end+0x5>
     410:	16 c0       	rjmp	.+44     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
				case 3: SensorData.PVI         = (uint16_t)strtol(token, NULL, 16); break;
     412:	40 e1       	ldi	r20, 0x10	; 16
     414:	50 e0       	ldi	r21, 0x00	; 0
     416:	60 e0       	ldi	r22, 0x00	; 0
     418:	70 e0       	ldi	r23, 0x00	; 0
     41a:	ce 01       	movw	r24, r28
     41c:	47 96       	adiw	r24, 0x17	; 23
     41e:	0e 94 cd 06 	call	0xd9a	; 0xd9a <strtol>
     422:	60 93 6a 64 	sts	0x646A, r22	; 0x80646a <__data_end+0x6>
     426:	70 93 6b 64 	sts	0x646B, r23	; 0x80646b <__data_end+0x7>
     42a:	09 c0       	rjmp	.+18     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
				case 4: EndSwitchesValue       = (uint8_t)strtol(token, NULL, 16); break; //common end switches value
     42c:	40 e1       	ldi	r20, 0x10	; 16
     42e:	50 e0       	ldi	r21, 0x00	; 0
     430:	60 e0       	ldi	r22, 0x00	; 0
     432:	70 e0       	ldi	r23, 0x00	; 0
     434:	ce 01       	movw	r24, r28
     436:	47 96       	adiw	r24, 0x17	; 23
     438:	0e 94 cd 06 	call	0xd9a	; 0xd9a <strtol>
     43c:	06 2f       	mov	r16, r22
			}

			p += lengths[i];
     43e:	ce 0c       	add	r12, r14
     440:	df 1c       	adc	r13, r15
	if(verify_crc8_cdma2000(datatocheck, crctocheck)){ //if data valid update it
		//screen_write_formatted_text("data is correct", 1, ALIGN_CENTER);//uncomment if nedded// crc ok
		const char *p = command;
		uint8_t EndSwitchesValue = 0;

		for (uint8_t i = 0; i < count; i++) {
     442:	1f 5f       	subi	r17, 0xFF	; 255
     444:	02 c0       	rjmp	.+4      	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
     446:	10 e0       	ldi	r17, 0x00	; 0
     448:	00 e0       	ldi	r16, 0x00	; 0
     44a:	16 30       	cpi	r17, 0x06	; 6
     44c:	08 f4       	brcc	.+2      	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
     44e:	93 cf       	rjmp	.-218    	; 0x376 <FODataSplitter+0xa0>
			}

			p += lengths[i];
		}
		//spliting end switch value to separate end switch value according to axis
		SensorData.ElMin = (EndSwitchesValue & 0x01) ? 1 : 0;
     450:	80 2f       	mov	r24, r16
     452:	81 70       	andi	r24, 0x01	; 1
     454:	e4 e6       	ldi	r30, 0x64	; 100
     456:	f4 e6       	ldi	r31, 0x64	; 100
     458:	80 87       	std	Z+8, r24	; 0x08
		SensorData.ElMax = (EndSwitchesValue & 0x02) ? 1 : 0;
     45a:	01 fb       	bst	r16, 1
     45c:	88 27       	eor	r24, r24
     45e:	80 f9       	bld	r24, 0
     460:	81 87       	std	Z+9, r24	; 0x09
		SensorData.AzMin = (EndSwitchesValue & 0x04) ? 1 : 0;
     462:	02 fb       	bst	r16, 2
     464:	88 27       	eor	r24, r24
     466:	80 f9       	bld	r24, 0
     468:	82 87       	std	Z+10, r24	; 0x0a
		SensorData.AzMax = (EndSwitchesValue & 0x08) ? 1 : 0;
     46a:	03 fb       	bst	r16, 3
     46c:	00 27       	eor	r16, r16
     46e:	00 f9       	bld	r16, 0
     470:	03 87       	std	Z+11, r16	; 0x0b
	}
	else{
		//uncomment if nedded
		//screen_write_formatted_text("data is corupted!", 1, ALIGN_CENTER); // bad crc
	}	
}
     472:	a0 96       	adiw	r28, 0x20	; 32
     474:	cd bf       	out	0x3d, r28	; 61
     476:	de bf       	out	0x3e, r29	; 62
     478:	df 91       	pop	r29
     47a:	cf 91       	pop	r28
     47c:	1f 91       	pop	r17
     47e:	0f 91       	pop	r16
     480:	ff 90       	pop	r15
     482:	ef 90       	pop	r14
     484:	df 90       	pop	r13
     486:	cf 90       	pop	r12
     488:	bf 90       	pop	r11
     48a:	af 90       	pop	r10
     48c:	9f 90       	pop	r9
     48e:	8f 90       	pop	r8
     490:	7f 90       	pop	r7
     492:	08 95       	ret

00000494 <FOReceiver>:
 * This function continuously reads incoming data via USART, processes the data, 
 * and executes the appropriate command. If an error occurs or a warning is set, 
 * it handles the corresponding state. The function handles both normal command 
 * processing and error recovery.
 */
void FOReceiver() {
     494:	0f 93       	push	r16
     496:	1f 93       	push	r17
     498:	cf 93       	push	r28
     49a:	df 93       	push	r29
     49c:	cd b7       	in	r28, 0x3d	; 61
     49e:	de b7       	in	r29, 0x3e	; 62
     4a0:	61 97       	sbiw	r28, 0x11	; 17
     4a2:	cd bf       	out	0x3d, r28	; 61
     4a4:	de bf       	out	0x3e, r29	; 62
    uint8_t index = 0;
    char command[MESSAGE_LENGTH_FO] = {0}; // Empty command array
     4a6:	fe 01       	movw	r30, r28
     4a8:	31 96       	adiw	r30, 0x01	; 1
     4aa:	81 e1       	ldi	r24, 0x11	; 17
     4ac:	df 01       	movw	r26, r30
     4ae:	1d 92       	st	X+, r1
     4b0:	8a 95       	dec	r24
     4b2:	e9 f7       	brne	.-6      	; 0x4ae <FOReceiver+0x1a>
    uint8_t start = 0;
     4b4:	00 e0       	ldi	r16, 0x00	; 0
 * and executes the appropriate command. If an error occurs or a warning is set, 
 * it handles the corresponding state. The function handles both normal command 
 * processing and error recovery.
 */
void FOReceiver() {
    uint8_t index = 0;
     4b6:	10 e0       	ldi	r17, 0x00	; 0
    char command[MESSAGE_LENGTH_FO] = {0}; // Empty command array
    uint8_t start = 0;

    while (1) {
        char c = USART1_readChar(); // Reading a character from USART
     4b8:	0e 94 ff 05 	call	0xbfe	; 0xbfe <USART1_readChar>

        if (Status_FO.error) { // If an error is active
     4bc:	90 91 70 64 	lds	r25, 0x6470	; 0x806470 <Status_FO>
     4c0:	99 23       	and	r25, r25
     4c2:	29 f0       	breq	.+10     	; 0x4ce <FOReceiver+0x3a>
            //FODataSplitter("0"); // Execute command 0 for error handling
            Status_FO.error = 0; // Reset error value
     4c4:	e0 e7       	ldi	r30, 0x70	; 112
     4c6:	f4 e6       	ldi	r31, 0x64	; 100
     4c8:	10 82       	st	Z, r1
            Status_FO.errorCounter = 0;
     4ca:	11 82       	std	Z+1, r1	; 0x01
            break;
     4cc:	34 c0       	rjmp	.+104    	; 0x536 <FOReceiver+0xa2>
        }

        if (start) {
     4ce:	00 23       	and	r16, r16
     4d0:	c1 f0       	breq	.+48     	; 0x502 <FOReceiver+0x6e>
            if (c == '>') { // If received data end symbol
     4d2:	8e 33       	cpi	r24, 0x3E	; 62
     4d4:	61 f4       	brne	.+24     	; 0x4ee <FOReceiver+0x5a>
               start = 0;
			   command[index] = '\0';
     4d6:	e1 e0       	ldi	r30, 0x01	; 1
     4d8:	f0 e0       	ldi	r31, 0x00	; 0
     4da:	ec 0f       	add	r30, r28
     4dc:	fd 1f       	adc	r31, r29
     4de:	e1 0f       	add	r30, r17
     4e0:	f1 1d       	adc	r31, r1
     4e2:	10 82       	st	Z, r1
               index = 0;
               FODataSplitter(command); // Execute the received command //comment when testing lines below
     4e4:	ce 01       	movw	r24, r28
     4e6:	01 96       	adiw	r24, 0x01	; 1
     4e8:	0e 94 6b 01 	call	0x2d6	; 0x2d6 <FODataSplitter>
				//screen_write_formatted_text("FO data:", 0, ALIGN_LEFT); //uncomment to testing purposes only
				//screen_write_formatted_text("%s", 3, ALIGN_RIGHT, command);
                break;
     4ec:	24 c0       	rjmp	.+72     	; 0x536 <FOReceiver+0xa2>
            } else if (index < MESSAGE_LENGTH_FO) {
     4ee:	11 31       	cpi	r17, 0x11	; 17
     4f0:	40 f4       	brcc	.+16     	; 0x502 <FOReceiver+0x6e>
                command[index++] = c; // Store received character in command array
     4f2:	e1 e0       	ldi	r30, 0x01	; 1
     4f4:	f0 e0       	ldi	r31, 0x00	; 0
     4f6:	ec 0f       	add	r30, r28
     4f8:	fd 1f       	adc	r31, r29
     4fa:	e1 0f       	add	r30, r17
     4fc:	f1 1d       	adc	r31, r1
     4fe:	80 83       	st	Z, r24
     500:	1f 5f       	subi	r17, 0xFF	; 255
            }
        }

        if (c == '<') { // If received data start symbol
     502:	8c 33       	cpi	r24, 0x3C	; 60
     504:	31 f4       	brne	.+12     	; 0x512 <FOReceiver+0x7e>
            start = 1;
            index = 0;
            Status_FO.error = 0; // Reset error state
     506:	e0 e7       	ldi	r30, 0x70	; 112
     508:	f4 e6       	ldi	r31, 0x64	; 100
     50a:	10 82       	st	Z, r1
            Status_FO.errorCounter = 0; // Reset error counter
     50c:	11 82       	std	Z+1, r1	; 0x01
                command[index++] = c; // Store received character in command array
            }
        }

        if (c == '<') { // If received data start symbol
            start = 1;
     50e:	01 e0       	ldi	r16, 0x01	; 1
            index = 0;
     510:	10 e0       	ldi	r17, 0x00	; 0
            Status_FO.error = 0; // Reset error state
            Status_FO.errorCounter = 0; // Reset error counter
        }

        if (Status_FO.warning) {
     512:	80 91 72 64 	lds	r24, 0x6472	; 0x806472 <Status_FO+0x2>
     516:	88 23       	and	r24, r24
     518:	79 f2       	breq	.-98     	; 0x4b8 <FOReceiver+0x24>
            Status_FO.warning = 0;
     51a:	e0 e7       	ldi	r30, 0x70	; 112
     51c:	f4 e6       	ldi	r31, 0x64	; 100
     51e:	12 82       	std	Z+2, r1	; 0x02
            if (Status_FO.errorCounter < CountForError_FO) {
     520:	81 81       	ldd	r24, Z+1	; 0x01
     522:	8a 30       	cpi	r24, 0x0A	; 10
     524:	20 f4       	brcc	.+8      	; 0x52e <FOReceiver+0x9a>
                Status_FO.errorCounter++;
     526:	8f 5f       	subi	r24, 0xFF	; 255
     528:	80 93 71 64 	sts	0x6471, r24	; 0x806471 <Status_FO+0x1>
     52c:	c5 cf       	rjmp	.-118    	; 0x4b8 <FOReceiver+0x24>
            } else {
                Status_FO.error = 1; // Set error flag if too many warnings
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	80 93 70 64 	sts	0x6470, r24	; 0x806470 <Status_FO>
     534:	c1 cf       	rjmp	.-126    	; 0x4b8 <FOReceiver+0x24>
            }
        }
    }
     536:	61 96       	adiw	r28, 0x11	; 17
     538:	cd bf       	out	0x3d, r28	; 61
     53a:	de bf       	out	0x3e, r29	; 62
     53c:	df 91       	pop	r29
     53e:	cf 91       	pop	r28
     540:	1f 91       	pop	r17
     542:	0f 91       	pop	r16
     544:	08 95       	ret

00000546 <GPIO_init>:

#include "Settings.h"

void GPIO_init(){
    // Configure USART0 and USART1 pin routing
    PORTMUX.USARTROUTEA = PORTMUX_USART0_ALT1_gc | PORTMUX_USART1_ALT2_gc; // Set USART0 to alternative pins set 1, USART1 to alternative pins set 2
     546:	e0 ee       	ldi	r30, 0xE0	; 224
     548:	f5 e0       	ldi	r31, 0x05	; 5
     54a:	81 e1       	ldi	r24, 0x11	; 17
     54c:	82 83       	std	Z+2, r24	; 0x02
    PORTMUX.TWIROUTEA = PORTMUX_TWI0_DEFAULT_gc; // Set TWI0 to default pins
     54e:	16 82       	std	Z+6, r1	; 0x06
	PORTMUX.TCAROUTEA = PORTMUX_TCA0_PORTD_gc;
     550:	83 e0       	ldi	r24, 0x03	; 3
     552:	87 83       	std	Z+7, r24	; 0x07

    // Configure Port A (PA) for RX LED, I2C SDA, SCL, USART0 TX, TX LED and XDIR
    PORTA.DIRSET = PIN2_bm | PIN3_bm | PIN4_bm | PIN6_bm | PIN7_bm; // Set PA2, PA3, PA4, PA7 as output (RX LED, I2C SDA, SCL, USART0 TX, TX LED, XDIR)
     554:	e0 e0       	ldi	r30, 0x00	; 0
     556:	f4 e0       	ldi	r31, 0x04	; 4
     558:	8c ed       	ldi	r24, 0xDC	; 220
     55a:	81 83       	std	Z+1, r24	; 0x01
    PORTA.DIRCLR = PIN1_bm | PIN5_bm; // Set  PA1 as Joystick button,  PA5 as input (USART0 RX)
     55c:	82 e2       	ldi	r24, 0x22	; 34
     55e:	82 83       	std	Z+2, r24	; 0x02
	PORTA.PIN1CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PA1 (Joystick button)
     560:	88 e0       	ldi	r24, 0x08	; 8
     562:	81 8b       	std	Z+17, r24	; 0x11
    PORTA.PIN4CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PA4 (I2C SCL)
     564:	84 8b       	std	Z+20, r24	; 0x14
    PORTA.PIN5CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PA5 (USART0 RX)
     566:	85 8b       	std	Z+21, r24	; 0x15

    // Configure ADC pins for Joystick x and y axis
    PORTC.PIN1CTRL &= ~PORT_ISC_gm; // Disable interrupt sense for PC1 (X axis)
     568:	e0 e4       	ldi	r30, 0x40	; 64
     56a:	f4 e0       	ldi	r31, 0x04	; 4
     56c:	81 89       	ldd	r24, Z+17	; 0x11
     56e:	88 7f       	andi	r24, 0xF8	; 248
     570:	81 8b       	std	Z+17, r24	; 0x11
    PORTC.PIN1CTRL |= PORT_ISC_INPUT_DISABLE_gc; // Disable input sense for PC1
     572:	81 89       	ldd	r24, Z+17	; 0x11
     574:	84 60       	ori	r24, 0x04	; 4
     576:	81 8b       	std	Z+17, r24	; 0x11
    //PORTC.PIN1CTRL &= ~PORT_PULLUPEN_bm; // Disable pull-up for PC1

    PORTC.PIN2CTRL &= ~PORT_ISC_gm; // Disable interrupt sense for PC2 (Y axis)
     578:	82 89       	ldd	r24, Z+18	; 0x12
     57a:	88 7f       	andi	r24, 0xF8	; 248
     57c:	82 8b       	std	Z+18, r24	; 0x12
    PORTC.PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc; // Disable input sense for PC2
     57e:	82 89       	ldd	r24, Z+18	; 0x12
     580:	84 60       	ori	r24, 0x04	; 4
     582:	82 8b       	std	Z+18, r24	; 0x12
    //PORTC.PIN2CTRL &= ~PORT_PULLUPEN_bm; // Disable pull-up for PC2

	PORTC.DIRSET = PIN0_bm; //Set PC0 as RX LED
     584:	81 e0       	ldi	r24, 0x01	; 1
     586:	81 83       	std	Z+1, r24	; 0x01

    // Configure Port D (PD) for USART1 TX and RX
    PORTD.DIRSET = PIN2_bm | PIN3_bm | PIN5_bm; //Set PD2 as linear motor disable pin, PD3 as PWM, PD5 as direction
     588:	e0 e6       	ldi	r30, 0x60	; 96
     58a:	f4 e0       	ldi	r31, 0x04	; 4
     58c:	8c e2       	ldi	r24, 0x2C	; 44
     58e:	81 83       	std	Z+1, r24	; 0x01
	PORTD.DIRCLR = PIN4_bm; //Linear motor driver TLE9201SG error flag pin
     590:	80 e1       	ldi	r24, 0x10	; 16
     592:	82 83       	std	Z+2, r24	; 0x02
	PORTD.OUTSET = PIN2_bm; //set output disabled for TLE9201SG
     594:	84 e0       	ldi	r24, 0x04	; 4
     596:	85 83       	std	Z+5, r24	; 0x05
     598:	08 95       	ret

0000059a <I2C_init>:
        }
    }

    TWI0.MCTRLB |= TWI_MCMD_STOP_gc; // Send STOP signal to release the bus
    return data;
}
     59a:	e0 e0       	ldi	r30, 0x00	; 0
     59c:	f9 e0       	ldi	r31, 0x09	; 9
     59e:	82 e0       	ldi	r24, 0x02	; 2
     5a0:	80 83       	st	Z, r24
     5a2:	85 e0       	ldi	r24, 0x05	; 5
     5a4:	86 83       	std	Z+6, r24	; 0x06
     5a6:	81 e0       	ldi	r24, 0x01	; 1
     5a8:	83 83       	std	Z+3, r24	; 0x03
     5aa:	85 83       	std	Z+5, r24	; 0x05
     5ac:	08 95       	ret

000005ae <TransmitAdd>:
     5ae:	90 e0       	ldi	r25, 0x00	; 0
     5b0:	88 0f       	add	r24, r24
     5b2:	99 1f       	adc	r25, r25
     5b4:	86 2b       	or	r24, r22
     5b6:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7f0907>
     5ba:	48 e8       	ldi	r20, 0x88	; 136
     5bc:	53 e1       	ldi	r21, 0x13	; 19
     5be:	60 e0       	ldi	r22, 0x00	; 0
     5c0:	70 e0       	ldi	r23, 0x00	; 0
     5c2:	09 c0       	rjmp	.+18     	; 0x5d6 <TransmitAdd+0x28>
     5c4:	41 50       	subi	r20, 0x01	; 1
     5c6:	51 09       	sbc	r21, r1
     5c8:	61 09       	sbc	r22, r1
     5ca:	71 09       	sbc	r23, r1
     5cc:	21 f4       	brne	.+8      	; 0x5d6 <TransmitAdd+0x28>
     5ce:	83 e0       	ldi	r24, 0x03	; 3
     5d0:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     5d4:	05 c0       	rjmp	.+10     	; 0x5e0 <TransmitAdd+0x32>
     5d6:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     5da:	80 7c       	andi	r24, 0xC0	; 192
     5dc:	99 f3       	breq	.-26     	; 0x5c4 <TransmitAdd+0x16>
     5de:	80 e0       	ldi	r24, 0x00	; 0
     5e0:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     5e4:	94 fd       	sbrc	r25, 4
     5e6:	81 e0       	ldi	r24, 0x01	; 1
     5e8:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     5ec:	9c 70       	andi	r25, 0x0C	; 12
     5ee:	09 f0       	breq	.+2      	; 0x5f2 <TransmitAdd+0x44>
     5f0:	82 e0       	ldi	r24, 0x02	; 2
     5f2:	88 23       	and	r24, r24
     5f4:	19 f0       	breq	.+6      	; 0x5fc <TransmitAdd+0x4e>
     5f6:	93 e0       	ldi	r25, 0x03	; 3
     5f8:	90 93 04 09 	sts	0x0904, r25	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     5fc:	80 93 73 64 	sts	0x6473, r24	; 0x806473 <I2C>
     600:	08 95       	ret

00000602 <TransmitByte>:
     602:	28 2f       	mov	r18, r24
     604:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     608:	94 fd       	sbrc	r25, 4
     60a:	02 c0       	rjmp	.+4      	; 0x610 <TransmitByte+0xe>
     60c:	80 e0       	ldi	r24, 0x00	; 0
     60e:	01 c0       	rjmp	.+2      	; 0x612 <TransmitByte+0x10>
     610:	81 e0       	ldi	r24, 0x01	; 1
     612:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     616:	9c 70       	andi	r25, 0x0C	; 12
     618:	09 f0       	breq	.+2      	; 0x61c <TransmitByte+0x1a>
     61a:	82 e0       	ldi	r24, 0x02	; 2
     61c:	88 23       	and	r24, r24
     61e:	19 f0       	breq	.+6      	; 0x626 <TransmitByte+0x24>
     620:	93 e0       	ldi	r25, 0x03	; 3
     622:	90 93 04 09 	sts	0x0904, r25	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     626:	81 11       	cpse	r24, r1
     628:	14 c0       	rjmp	.+40     	; 0x652 <TransmitByte+0x50>
     62a:	20 93 08 09 	sts	0x0908, r18	; 0x800908 <__TEXT_REGION_LENGTH__+0x7f0908>
     62e:	48 e8       	ldi	r20, 0x88	; 136
     630:	53 e1       	ldi	r21, 0x13	; 19
     632:	60 e0       	ldi	r22, 0x00	; 0
     634:	70 e0       	ldi	r23, 0x00	; 0
     636:	09 c0       	rjmp	.+18     	; 0x64a <TransmitByte+0x48>
     638:	41 50       	subi	r20, 0x01	; 1
     63a:	51 09       	sbc	r21, r1
     63c:	61 09       	sbc	r22, r1
     63e:	71 09       	sbc	r23, r1
     640:	21 f4       	brne	.+8      	; 0x64a <TransmitByte+0x48>
     642:	83 e0       	ldi	r24, 0x03	; 3
     644:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     648:	04 c0       	rjmp	.+8      	; 0x652 <TransmitByte+0x50>
     64a:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     64e:	96 ff       	sbrs	r25, 6
     650:	f3 cf       	rjmp	.-26     	; 0x638 <TransmitByte+0x36>
     652:	80 93 73 64 	sts	0x6473, r24	; 0x806473 <I2C>
     656:	08 95       	ret

00000658 <WriteToReg>:
 * @param reg Register address to write to.
 * @param data Data to write to the register.
 * 
 * This function writes the data to a specific register of an I2C device.
 */
void WriteToReg(uint8_t addr, uint8_t reg, uint8_t data) {
     658:	cf 93       	push	r28
     65a:	df 93       	push	r29
     65c:	c6 2f       	mov	r28, r22
     65e:	d4 2f       	mov	r29, r20
    if (!TransmitAdd(addr, WRITE)) { // Transmit address for write
     660:	60 e0       	ldi	r22, 0x00	; 0
     662:	0e 94 d7 02 	call	0x5ae	; 0x5ae <TransmitAdd>
     666:	81 11       	cpse	r24, r1
     668:	08 c0       	rjmp	.+16     	; 0x67a <WriteToReg+0x22>
        if (!TransmitByte(reg)) { // Write register address
     66a:	8c 2f       	mov	r24, r28
     66c:	0e 94 01 03 	call	0x602	; 0x602 <TransmitByte>
     670:	81 11       	cpse	r24, r1
     672:	03 c0       	rjmp	.+6      	; 0x67a <WriteToReg+0x22>
            TransmitByte(data); // Write the data with STOP
     674:	8d 2f       	mov	r24, r29
     676:	0e 94 01 03 	call	0x602	; 0x602 <TransmitByte>
        }
    }

    TWI0.MCTRLB |= TWI_MCMD_STOP_gc; // Send STOP signal
     67a:	e0 e0       	ldi	r30, 0x00	; 0
     67c:	f9 e0       	ldi	r31, 0x09	; 9
     67e:	84 81       	ldd	r24, Z+4	; 0x04
     680:	83 60       	ori	r24, 0x03	; 3
     682:	84 83       	std	Z+4, r24	; 0x04
}
     684:	df 91       	pop	r29
     686:	cf 91       	pop	r28
     688:	08 95       	ret

0000068a <Motor_SetDirection>:
#include "Settings.h"
#include "LinearMotorVar.h"

void Motor_SetDirection()
{
    if (LinearMotor.newDirection != LinearMotor.lastDirection)  // if direction change (single time per cycle)
     68a:	e4 e7       	ldi	r30, 0x74	; 116
     68c:	f4 e6       	ldi	r31, 0x64	; 100
     68e:	91 81       	ldd	r25, Z+1	; 0x01
     690:	80 81       	ld	r24, Z
     692:	98 17       	cp	r25, r24
     694:	d9 f1       	breq	.+118    	; 0x70c <Motor_SetDirection+0x82>
    {
	   TCA0.SPLIT.CTRLB &= ~(TCA_SPLIT_HCMP0EN_bm); //disconecting TCA from PD3
     696:	e0 e0       	ldi	r30, 0x00	; 0
     698:	fa e0       	ldi	r31, 0x0A	; 10
     69a:	81 81       	ldd	r24, Z+1	; 0x01
     69c:	8f 7e       	andi	r24, 0xEF	; 239
     69e:	81 83       	std	Z+1, r24	; 0x01
       TCA0.SPLIT.CTRLA &= ~TCA_SPLIT_ENABLE_bm;  // turn off TCA
     6a0:	80 81       	ld	r24, Z
     6a2:	8e 7f       	andi	r24, 0xFE	; 254
     6a4:	80 83       	st	Z, r24
	   PORTD.OUTCLR = PIN3_bm; //ensure PWM low level
     6a6:	e0 e6       	ldi	r30, 0x60	; 96
     6a8:	f4 e0       	ldi	r31, 0x04	; 4
     6aa:	88 e0       	ldi	r24, 0x08	; 8
     6ac:	86 83       	std	Z+6, r24	; 0x06
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6ae:	2f ef       	ldi	r18, 0xFF	; 255
     6b0:	8e e9       	ldi	r24, 0x9E	; 158
     6b2:	94 e2       	ldi	r25, 0x24	; 36
     6b4:	21 50       	subi	r18, 0x01	; 1
     6b6:	80 40       	sbci	r24, 0x00	; 0
     6b8:	90 40       	sbci	r25, 0x00	; 0
     6ba:	e1 f7       	brne	.-8      	; 0x6b4 <Motor_SetDirection+0x2a>
     6bc:	00 c0       	rjmp	.+0      	; 0x6be <Motor_SetDirection+0x34>
     6be:	00 00       	nop
	   _delay_ms(500); //preventing from error flag- 500mS of free spinning
       PORTD.OUTSET = PIN2_bm;  // DIS=1
     6c0:	84 e0       	ldi	r24, 0x04	; 4
     6c2:	85 83       	std	Z+5, r24	; 0x05
     6c4:	8f e5       	ldi	r24, 0x5F	; 95
     6c6:	9a ee       	ldi	r25, 0xEA	; 234
     6c8:	01 97       	sbiw	r24, 0x01	; 1
     6ca:	f1 f7       	brne	.-4      	; 0x6c8 <Motor_SetDirection+0x3e>
     6cc:	00 c0       	rjmp	.+0      	; 0x6ce <Motor_SetDirection+0x44>
     6ce:	00 00       	nop
	   _delay_ms(10);
        if (LinearMotor.newDirection) {
     6d0:	80 91 75 64 	lds	r24, 0x6475	; 0x806475 <LinearMotor+0x1>
     6d4:	88 23       	and	r24, r24
     6d6:	21 f0       	breq	.+8      	; 0x6e0 <Motor_SetDirection+0x56>
            PORTD.OUTSET = PIN5_bm;   // UP
     6d8:	90 e2       	ldi	r25, 0x20	; 32
     6da:	90 93 65 04 	sts	0x0465, r25	; 0x800465 <__TEXT_REGION_LENGTH__+0x7f0465>
     6de:	03 c0       	rjmp	.+6      	; 0x6e6 <Motor_SetDirection+0x5c>
        } else {
            PORTD.OUTCLR = PIN5_bm;   // DOWN
     6e0:	90 e2       	ldi	r25, 0x20	; 32
     6e2:	90 93 66 04 	sts	0x0466, r25	; 0x800466 <__TEXT_REGION_LENGTH__+0x7f0466>
        }
        LinearMotor.lastDirection = LinearMotor.newDirection;
     6e6:	80 93 74 64 	sts	0x6474, r24	; 0x806474 <LinearMotor>
        PORTD.OUTCLR = PIN2_bm;  // DIS=0
     6ea:	84 e0       	ldi	r24, 0x04	; 4
     6ec:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7f0466>
     6f0:	8f e5       	ldi	r24, 0x5F	; 95
     6f2:	9a ee       	ldi	r25, 0xEA	; 234
     6f4:	01 97       	sbiw	r24, 0x01	; 1
     6f6:	f1 f7       	brne	.-4      	; 0x6f4 <Motor_SetDirection+0x6a>
     6f8:	00 c0       	rjmp	.+0      	; 0x6fa <Motor_SetDirection+0x70>
     6fa:	00 00       	nop
		_delay_ms(10);
		TCA0.SPLIT.CTRLB |= TCA_SPLIT_HCMP0EN_bm; //connecting TCA to PD3
     6fc:	e0 e0       	ldi	r30, 0x00	; 0
     6fe:	fa e0       	ldi	r31, 0x0A	; 10
     700:	81 81       	ldd	r24, Z+1	; 0x01
     702:	80 61       	ori	r24, 0x10	; 16
     704:	81 83       	std	Z+1, r24	; 0x01
        TCA0.SPLIT.CTRLA |= TCA_SPLIT_ENABLE_bm; //turn on TCA back
     706:	80 81       	ld	r24, Z
     708:	81 60       	ori	r24, 0x01	; 1
     70a:	80 83       	st	Z, r24
     70c:	08 95       	ret

0000070e <main>:
#include "Settings.h"

int main(void)
{
    // Initialize system clock, GPIO, I2C, ADC, USART, and screen
    CLOCK_XOSCHF_clock_init();
     70e:	0e 94 6f 00 	call	0xde	; 0xde <CLOCK_XOSCHF_clock_init>
    GPIO_init();
     712:	0e 94 a3 02 	call	0x546	; 0x546 <GPIO_init>
    I2C_init();
     716:	0e 94 cd 02 	call	0x59a	; 0x59a <I2C_init>
    ADC0_init();
     71a:	0e 94 67 00 	call	0xce	; 0xce <ADC0_init>
    USART0_init();
     71e:	0e 94 e7 05 	call	0xbce	; 0xbce <USART0_init>
    USART1_init();
     722:	0e 94 f4 05 	call	0xbe8	; 0xbe8 <USART1_init>
    screen_init();
     726:	0e 94 4a 04 	call	0x894	; 0x894 <screen_init>
    screen_clear(); // Clear the screen
     72a:	0e 94 91 04 	call	0x922	; 0x922 <screen_clear>

	//screen_write_formatted_text("Screen test:", 0, ALIGN_LEFT); //simple  screen test
	TCA0_init_WO3_PWM(20000, 50);
     72e:	62 e3       	ldi	r22, 0x32	; 50
     730:	80 e2       	ldi	r24, 0x20	; 32
     732:	9e e4       	ldi	r25, 0x4E	; 78
     734:	0e 94 50 05 	call	0xaa0	; 0xaa0 <TCA0_init_WO3_PWM>
		RS485_Led(RX_LED_OFF);
		_delay_ms(100);
		RS485_Led(TX_LED_OFF);
		_delay_ms(100);*/

		FOReceiver(); // Received Fiber optic test
     738:	0e 94 4a 02 	call	0x494	; 0x494 <FOReceiver>
		screen_write_formatted_text("%3d", 0, ALIGN_CENTER, SensorData.Elevation/100);
     73c:	c4 e6       	ldi	r28, 0x64	; 100
     73e:	d4 e6       	ldi	r29, 0x64	; 100
     740:	28 81       	ld	r18, Y
     742:	39 81       	ldd	r19, Y+1	; 0x01
     744:	36 95       	lsr	r19
     746:	27 95       	ror	r18
     748:	36 95       	lsr	r19
     74a:	27 95       	ror	r18
     74c:	ab e7       	ldi	r26, 0x7B	; 123
     74e:	b4 e1       	ldi	r27, 0x14	; 20
     750:	0e 94 67 06 	call	0xcce	; 0xcce <__umulhisi3>
     754:	96 95       	lsr	r25
     756:	87 95       	ror	r24
     758:	9f 93       	push	r25
     75a:	8f 93       	push	r24
     75c:	ff 24       	eor	r15, r15
     75e:	f3 94       	inc	r15
     760:	ff 92       	push	r15
     762:	1f 92       	push	r1
     764:	0d e5       	ldi	r16, 0x5D	; 93
     766:	14 e6       	ldi	r17, 0x64	; 100
     768:	1f 93       	push	r17
     76a:	0f 93       	push	r16
     76c:	0e 94 32 05 	call	0xa64	; 0xa64 <screen_write_formatted_text>
		screen_write_formatted_text("%3d", 1, ALIGN_CENTER, SensorData.Azimuth/100);
     770:	2a 81       	ldd	r18, Y+2	; 0x02
     772:	3b 81       	ldd	r19, Y+3	; 0x03
     774:	36 95       	lsr	r19
     776:	27 95       	ror	r18
     778:	36 95       	lsr	r19
     77a:	27 95       	ror	r18
     77c:	ab e7       	ldi	r26, 0x7B	; 123
     77e:	b4 e1       	ldi	r27, 0x14	; 20
     780:	0e 94 67 06 	call	0xcce	; 0xcce <__umulhisi3>
     784:	96 95       	lsr	r25
     786:	87 95       	ror	r24
     788:	9f 93       	push	r25
     78a:	8f 93       	push	r24
     78c:	ff 92       	push	r15
     78e:	ff 92       	push	r15
     790:	1f 93       	push	r17
     792:	0f 93       	push	r16
     794:	0e 94 32 05 	call	0xa64	; 0xa64 <screen_write_formatted_text>
		screen_write_formatted_text("%3d", 2, ALIGN_LEFT, SensorData.PVU/10);
     798:	2c 81       	ldd	r18, Y+4	; 0x04
     79a:	3d 81       	ldd	r19, Y+5	; 0x05
     79c:	ad ec       	ldi	r26, 0xCD	; 205
     79e:	bc ec       	ldi	r27, 0xCC	; 204
     7a0:	0e 94 67 06 	call	0xcce	; 0xcce <__umulhisi3>
     7a4:	96 95       	lsr	r25
     7a6:	87 95       	ror	r24
     7a8:	96 95       	lsr	r25
     7aa:	87 95       	ror	r24
     7ac:	96 95       	lsr	r25
     7ae:	87 95       	ror	r24
     7b0:	9f 93       	push	r25
     7b2:	8f 93       	push	r24
     7b4:	1f 92       	push	r1
     7b6:	68 94       	set
     7b8:	ff 24       	eor	r15, r15
     7ba:	f1 f8       	bld	r15, 1
     7bc:	ff 92       	push	r15
     7be:	1f 93       	push	r17
     7c0:	0f 93       	push	r16
     7c2:	0e 94 32 05 	call	0xa64	; 0xa64 <screen_write_formatted_text>
		screen_write_formatted_text("%3d", 2, ALIGN_RIGHT, SensorData.PVI/10);
     7c6:	2e 81       	ldd	r18, Y+6	; 0x06
     7c8:	3f 81       	ldd	r19, Y+7	; 0x07
     7ca:	ad ec       	ldi	r26, 0xCD	; 205
     7cc:	bc ec       	ldi	r27, 0xCC	; 204
     7ce:	0e 94 67 06 	call	0xcce	; 0xcce <__umulhisi3>
     7d2:	96 95       	lsr	r25
     7d4:	87 95       	ror	r24
     7d6:	96 95       	lsr	r25
     7d8:	87 95       	ror	r24
     7da:	96 95       	lsr	r25
     7dc:	87 95       	ror	r24
     7de:	9f 93       	push	r25
     7e0:	8f 93       	push	r24
     7e2:	ff 92       	push	r15
     7e4:	ff 92       	push	r15
     7e6:	1f 93       	push	r17
     7e8:	0f 93       	push	r16
     7ea:	0e 94 32 05 	call	0xa64	; 0xa64 <screen_write_formatted_text>
		screen_write_formatted_text("%d", 3, ALIGN_LEFT, SensorData.ElMin);
     7ee:	88 85       	ldd	r24, Y+8	; 0x08
     7f0:	1f 92       	push	r1
     7f2:	8f 93       	push	r24
     7f4:	1f 92       	push	r1
     7f6:	0f 2e       	mov	r0, r31
     7f8:	f3 e0       	ldi	r31, 0x03	; 3
     7fa:	ef 2e       	mov	r14, r31
     7fc:	f0 2d       	mov	r31, r0
     7fe:	ef 92       	push	r14
     800:	01 e6       	ldi	r16, 0x61	; 97
     802:	14 e6       	ldi	r17, 0x64	; 100
     804:	1f 93       	push	r17
     806:	0f 93       	push	r16
     808:	0e 94 32 05 	call	0xa64	; 0xa64 <screen_write_formatted_text>
		screen_write_formatted_text("%d", 3, ALIGN_RIGHT, SensorData.ElMax);
     80c:	89 85       	ldd	r24, Y+9	; 0x09
     80e:	1f 92       	push	r1
     810:	8f 93       	push	r24
     812:	ff 92       	push	r15
     814:	ef 92       	push	r14
     816:	1f 93       	push	r17
     818:	0f 93       	push	r16
     81a:	0e 94 32 05 	call	0xa64	; 0xa64 <screen_write_formatted_text>
		screen_write_formatted_text("%d", 4, ALIGN_LEFT, SensorData.AzMin);
     81e:	8a 85       	ldd	r24, Y+10	; 0x0a
     820:	2d b7       	in	r18, 0x3d	; 61
     822:	3e b7       	in	r19, 0x3e	; 62
     824:	2c 5d       	subi	r18, 0xDC	; 220
     826:	3f 4f       	sbci	r19, 0xFF	; 255
     828:	2d bf       	out	0x3d, r18	; 61
     82a:	3e bf       	out	0x3e, r19	; 62
     82c:	1f 92       	push	r1
     82e:	8f 93       	push	r24
     830:	1f 92       	push	r1
     832:	68 94       	set
     834:	ee 24       	eor	r14, r14
     836:	e2 f8       	bld	r14, 2
     838:	ef 92       	push	r14
     83a:	1f 93       	push	r17
     83c:	0f 93       	push	r16
     83e:	0e 94 32 05 	call	0xa64	; 0xa64 <screen_write_formatted_text>
		screen_write_formatted_text("%d", 4, ALIGN_RIGHT, SensorData.AzMax);
     842:	8b 85       	ldd	r24, Y+11	; 0x0b
     844:	1f 92       	push	r1
     846:	8f 93       	push	r24
     848:	ff 92       	push	r15
     84a:	ef 92       	push	r14
     84c:	1f 93       	push	r17
     84e:	0f 93       	push	r16
     850:	0e 94 32 05 	call	0xa64	; 0xa64 <screen_write_formatted_text>

		/*RS485Receiver(); //RS485 communication test
		screen_write_formatted_text("%d %d %d %d %d %d", 0, ALIGN_CENTER, WSData.azimuth, WSData.elevation, WSData.topelevation, WSData.windspeed, WSData.winddirection, WSData.lightlevel);*/


		if (SensorData.Elevation/100 > 180) {
     854:	88 81       	ld	r24, Y
     856:	99 81       	ldd	r25, Y+1	; 0x01
     858:	2d b7       	in	r18, 0x3d	; 61
     85a:	3e b7       	in	r19, 0x3e	; 62
     85c:	24 5f       	subi	r18, 0xF4	; 244
     85e:	3f 4f       	sbci	r19, 0xFF	; 255
     860:	2d bf       	out	0x3d, r18	; 61
     862:	3e bf       	out	0x3e, r19	; 62
     864:	84 3b       	cpi	r24, 0xB4	; 180
     866:	96 44       	sbci	r25, 0x46	; 70
     868:	20 f0       	brcs	.+8      	; 0x872 <main+0x164>
			LinearMotor.newDirection = true;		
     86a:	81 e0       	ldi	r24, 0x01	; 1
     86c:	80 93 75 64 	sts	0x6475, r24	; 0x806475 <LinearMotor+0x1>
     870:	02 c0       	rjmp	.+4      	; 0x876 <main+0x168>
			} else {
			LinearMotor.newDirection = false;	
     872:	10 92 75 64 	sts	0x6475, r1	; 0x806475 <LinearMotor+0x1>
		}

		Motor_SetDirection();
     876:	0e 94 45 03 	call	0x68a	; 0x68a <Motor_SetDirection>
    }
     87a:	5e cf       	rjmp	.-324    	; 0x738 <main+0x2a>

0000087c <screen_command>:
    if (contrast > 0x3f) {
        contrast = 0x3f;  ///< Ensure contrast does not exceed maximum
    }
    screen_command(0x81);  ///< Send command to set contrast
    screen_command(contrast);  ///< Set the contrast value
}
     87c:	48 2f       	mov	r20, r24
     87e:	60 e0       	ldi	r22, 0x00	; 0
     880:	8c e3       	ldi	r24, 0x3C	; 60
     882:	0e 94 2c 03 	call	0x658	; 0x658 <WriteToReg>
     886:	08 95       	ret

00000888 <screen_data>:
     888:	48 2f       	mov	r20, r24
     88a:	60 e4       	ldi	r22, 0x40	; 64
     88c:	8c e3       	ldi	r24, 0x3C	; 60
     88e:	0e 94 2c 03 	call	0x658	; 0x658 <WriteToReg>
     892:	08 95       	ret

00000894 <screen_init>:
     894:	cf 93       	push	r28
     896:	60 e0       	ldi	r22, 0x00	; 0
     898:	8c e3       	ldi	r24, 0x3C	; 60
     89a:	0e 94 d7 02 	call	0x5ae	; 0x5ae <TransmitAdd>
     89e:	c0 e0       	ldi	r28, 0x00	; 0
     8a0:	08 c0       	rjmp	.+16     	; 0x8b2 <screen_init+0x1e>
     8a2:	ec 2f       	mov	r30, r28
     8a4:	f0 e0       	ldi	r31, 0x00	; 0
     8a6:	eb 5d       	subi	r30, 0xDB	; 219
     8a8:	fc 49       	sbci	r31, 0x9C	; 156
     8aa:	80 81       	ld	r24, Z
     8ac:	0e 94 01 03 	call	0x602	; 0x602 <TransmitByte>
     8b0:	cf 5f       	subi	r28, 0xFF	; 255
     8b2:	ca 31       	cpi	r28, 0x1A	; 26
     8b4:	b0 f3       	brcs	.-20     	; 0x8a2 <screen_init+0xe>
     8b6:	cf 91       	pop	r28
     8b8:	08 95       	ret

000008ba <screen_draw_char>:
     8ba:	1f 93       	push	r17
     8bc:	cf 93       	push	r28
     8be:	df 93       	push	r29
     8c0:	d8 2f       	mov	r29, r24
     8c2:	80 ee       	ldi	r24, 0xE0	; 224
     8c4:	8d 0f       	add	r24, r29
     8c6:	80 36       	cpi	r24, 0x60	; 96
     8c8:	28 f0       	brcs	.+10     	; 0x8d4 <screen_draw_char+0x1a>
     8ca:	d0 3b       	cpi	r29, 0xB0	; 176
     8cc:	19 f0       	breq	.+6      	; 0x8d4 <screen_draw_char+0x1a>
     8ce:	d0 3c       	cpi	r29, 0xC0	; 192
     8d0:	08 f4       	brcc	.+2      	; 0x8d4 <screen_draw_char+0x1a>
     8d2:	d0 e2       	ldi	r29, 0x20	; 32
     8d4:	d0 3b       	cpi	r29, 0xB0	; 176
     8d6:	21 f0       	breq	.+8      	; 0x8e0 <screen_draw_char+0x26>
     8d8:	d0 3c       	cpi	r29, 0xC0	; 192
     8da:	20 f4       	brcc	.+8      	; 0x8e4 <screen_draw_char+0x2a>
     8dc:	10 e2       	ldi	r17, 0x20	; 32
     8de:	03 c0       	rjmp	.+6      	; 0x8e6 <screen_draw_char+0x2c>
     8e0:	10 e5       	ldi	r17, 0x50	; 80
     8e2:	01 c0       	rjmp	.+2      	; 0x8e6 <screen_draw_char+0x2c>
     8e4:	1f e5       	ldi	r17, 0x5F	; 95
     8e6:	c0 e0       	ldi	r28, 0x00	; 0
     8e8:	13 c0       	rjmp	.+38     	; 0x910 <screen_draw_char+0x56>
     8ea:	8d 2f       	mov	r24, r29
     8ec:	90 e0       	ldi	r25, 0x00	; 0
     8ee:	81 1b       	sub	r24, r17
     8f0:	91 09       	sbc	r25, r1
     8f2:	fc 01       	movw	r30, r24
     8f4:	ee 0f       	add	r30, r30
     8f6:	ff 1f       	adc	r31, r31
     8f8:	ee 0f       	add	r30, r30
     8fa:	ff 1f       	adc	r31, r31
     8fc:	e8 0f       	add	r30, r24
     8fe:	f9 1f       	adc	r31, r25
     900:	e0 50       	subi	r30, 0x00	; 0
     902:	f0 4a       	sbci	r31, 0xA0	; 160
     904:	ec 0f       	add	r30, r28
     906:	f1 1d       	adc	r31, r1
     908:	80 81       	ld	r24, Z
     90a:	0e 94 44 04 	call	0x888	; 0x888 <screen_data>
     90e:	cf 5f       	subi	r28, 0xFF	; 255
     910:	c5 30       	cpi	r28, 0x05	; 5
     912:	58 f3       	brcs	.-42     	; 0x8ea <screen_draw_char+0x30>
     914:	80 e0       	ldi	r24, 0x00	; 0
     916:	0e 94 44 04 	call	0x888	; 0x888 <screen_data>
     91a:	df 91       	pop	r29
     91c:	cf 91       	pop	r28
     91e:	1f 91       	pop	r17
     920:	08 95       	ret

00000922 <screen_clear>:
 * @brief Clears the ST7567S display.
 * 
 * This function clears the entire display by setting all pixels to 0 and restoring 
 * the default contrast.
 */
void screen_clear() {
     922:	0f 93       	push	r16
     924:	1f 93       	push	r17
     926:	cf 93       	push	r28
     928:	df 93       	push	r29
    for (int page = 0; page < 8; page++) {
     92a:	00 e0       	ldi	r16, 0x00	; 0
     92c:	10 e0       	ldi	r17, 0x00	; 0
     92e:	16 c0       	rjmp	.+44     	; 0x95c <screen_clear+0x3a>
        screen_command(0xB0 + page);  ///< Select page
     930:	80 eb       	ldi	r24, 0xB0	; 176
     932:	80 0f       	add	r24, r16
     934:	0e 94 3e 04 	call	0x87c	; 0x87c <screen_command>
        screen_command(0x00);  ///< Set column address
     938:	80 e0       	ldi	r24, 0x00	; 0
     93a:	0e 94 3e 04 	call	0x87c	; 0x87c <screen_command>
        screen_command(0x10);  ///< Set column address
     93e:	80 e1       	ldi	r24, 0x10	; 16
     940:	0e 94 3e 04 	call	0x87c	; 0x87c <screen_command>

        for (int column = 0; column < 128; column++) {
     944:	c0 e0       	ldi	r28, 0x00	; 0
     946:	d0 e0       	ldi	r29, 0x00	; 0
     948:	04 c0       	rjmp	.+8      	; 0x952 <screen_clear+0x30>
            screen_data(0x00);  ///< Clear each column
     94a:	80 e0       	ldi	r24, 0x00	; 0
     94c:	0e 94 44 04 	call	0x888	; 0x888 <screen_data>
    for (int page = 0; page < 8; page++) {
        screen_command(0xB0 + page);  ///< Select page
        screen_command(0x00);  ///< Set column address
        screen_command(0x10);  ///< Set column address

        for (int column = 0; column < 128; column++) {
     950:	21 96       	adiw	r28, 0x01	; 1
     952:	c0 38       	cpi	r28, 0x80	; 128
     954:	d1 05       	cpc	r29, r1
     956:	cc f3       	brlt	.-14     	; 0x94a <screen_clear+0x28>
 * 
 * This function clears the entire display by setting all pixels to 0 and restoring 
 * the default contrast.
 */
void screen_clear() {
    for (int page = 0; page < 8; page++) {
     958:	0f 5f       	subi	r16, 0xFF	; 255
     95a:	1f 4f       	sbci	r17, 0xFF	; 255
     95c:	08 30       	cpi	r16, 0x08	; 8
     95e:	11 05       	cpc	r17, r1
     960:	3c f3       	brlt	.-50     	; 0x930 <screen_clear+0xe>
        for (int column = 0; column < 128; column++) {
            screen_data(0x00);  ///< Clear each column
        }
    }
    //screen_contrast(SSD1306_CONTRAST);  ///< Restore contrast
}
     962:	df 91       	pop	r29
     964:	cf 91       	pop	r28
     966:	1f 91       	pop	r17
     968:	0f 91       	pop	r16
     96a:	08 95       	ret

0000096c <screen_draw_text>:
 * the maximum allowed characters are displayed.
 * 
 * @param text A pointer to the text string to draw.
 * @param max_length The maximum number of characters to display.
 */
void screen_draw_text(char *text, uint8_t max_length) {
     96c:	0f 93       	push	r16
     96e:	1f 93       	push	r17
     970:	cf 93       	push	r28
     972:	df 93       	push	r29
     974:	8c 01       	movw	r16, r24
     976:	d6 2f       	mov	r29, r22
    uint8_t length = 0;
     978:	c0 e0       	ldi	r28, 0x00	; 0
    while (*text && length < max_length) {
     97a:	05 c0       	rjmp	.+10     	; 0x986 <screen_draw_text+0x1a>
        screen_draw_char(*text);  ///< Draw each character in the string
     97c:	0e 94 5d 04 	call	0x8ba	; 0x8ba <screen_draw_char>
        text++;
     980:	0f 5f       	subi	r16, 0xFF	; 255
     982:	1f 4f       	sbci	r17, 0xFF	; 255
        length++;
     984:	cf 5f       	subi	r28, 0xFF	; 255
 * @param text A pointer to the text string to draw.
 * @param max_length The maximum number of characters to display.
 */
void screen_draw_text(char *text, uint8_t max_length) {
    uint8_t length = 0;
    while (*text && length < max_length) {
     986:	f8 01       	movw	r30, r16
     988:	80 81       	ld	r24, Z
     98a:	88 23       	and	r24, r24
     98c:	39 f0       	breq	.+14     	; 0x99c <screen_draw_text+0x30>
     98e:	cd 17       	cp	r28, r29
     990:	a8 f3       	brcs	.-22     	; 0x97c <screen_draw_text+0x10>
     992:	04 c0       	rjmp	.+8      	; 0x99c <screen_draw_text+0x30>
        screen_draw_char(*text);  ///< Draw each character in the string
        text++;
        length++;
    }
    while (length < max_length) {
        screen_draw_char(' ');  ///< Fill remaining space with spaces
     994:	80 e2       	ldi	r24, 0x20	; 32
     996:	0e 94 5d 04 	call	0x8ba	; 0x8ba <screen_draw_char>
        length++;
     99a:	cf 5f       	subi	r28, 0xFF	; 255
    while (*text && length < max_length) {
        screen_draw_char(*text);  ///< Draw each character in the string
        text++;
        length++;
    }
    while (length < max_length) {
     99c:	cd 17       	cp	r28, r29
     99e:	d0 f3       	brcs	.-12     	; 0x994 <screen_draw_text+0x28>
        screen_draw_char(' ');  ///< Fill remaining space with spaces
        length++;
    }
}
     9a0:	df 91       	pop	r29
     9a2:	cf 91       	pop	r28
     9a4:	1f 91       	pop	r17
     9a6:	0f 91       	pop	r16
     9a8:	08 95       	ret

000009aa <screen_write_text>:
 * 
 * @param text A pointer to the text string to write.
 * @param line The line (page) where the text will be written.
 * @param start_pixel The starting pixel column for the text.
 */
void screen_write_text(char *text, uint8_t line, uint8_t start_pixel) {
     9aa:	0f 93       	push	r16
     9ac:	1f 93       	push	r17
     9ae:	cf 93       	push	r28
     9b0:	df 93       	push	r29
     9b2:	8c 01       	movw	r16, r24
     9b4:	26 2f       	mov	r18, r22
     9b6:	c4 2f       	mov	r28, r20
    uint8_t max_chars = (128 - start_pixel) / 6;  ///< Calculate max characters per line
     9b8:	80 e8       	ldi	r24, 0x80	; 128
     9ba:	90 e0       	ldi	r25, 0x00	; 0
     9bc:	84 1b       	sub	r24, r20
     9be:	91 09       	sbc	r25, r1
     9c0:	66 e0       	ldi	r22, 0x06	; 6
     9c2:	70 e0       	ldi	r23, 0x00	; 0
     9c4:	0e 94 12 06 	call	0xc24	; 0xc24 <__divmodhi4>
     9c8:	d6 2f       	mov	r29, r22
    screen_command(0xB0 | line);  ///< Set the page (line)
     9ca:	82 2f       	mov	r24, r18
     9cc:	80 6b       	ori	r24, 0xB0	; 176
     9ce:	0e 94 3e 04 	call	0x87c	; 0x87c <screen_command>
    screen_command(0x10 | (start_pixel >> 4));  ///< Set high byte of column address
     9d2:	8c 2f       	mov	r24, r28
     9d4:	82 95       	swap	r24
     9d6:	8f 70       	andi	r24, 0x0F	; 15
     9d8:	80 61       	ori	r24, 0x10	; 16
     9da:	0e 94 3e 04 	call	0x87c	; 0x87c <screen_command>
    screen_command(0x00 | (start_pixel & 0x0F));  ///< Set low byte of column address
     9de:	8c 2f       	mov	r24, r28
     9e0:	8f 70       	andi	r24, 0x0F	; 15
     9e2:	0e 94 3e 04 	call	0x87c	; 0x87c <screen_command>
    screen_draw_text(text, max_chars);  ///< Draw the text
     9e6:	6d 2f       	mov	r22, r29
     9e8:	c8 01       	movw	r24, r16
     9ea:	0e 94 b6 04 	call	0x96c	; 0x96c <screen_draw_text>
}
     9ee:	df 91       	pop	r29
     9f0:	cf 91       	pop	r28
     9f2:	1f 91       	pop	r17
     9f4:	0f 91       	pop	r16
     9f6:	08 95       	ret

000009f8 <calculate_start_pixel>:
 * @param max_length The maximum number of characters.
 * @param alignment The desired text alignment (left, center, right).
 * 
 * @return The starting pixel for the text.
 */
uint8_t calculate_start_pixel(char *text, /*uint8_t max_length,*/ alignment_t alignment) {
     9f8:	ac 01       	movw	r20, r24
    uint8_t text_length = 0;
     9fa:	90 e0       	ldi	r25, 0x00	; 0
    while (text[text_length] != '\0' /*&& text_length < max_length*/) {
     9fc:	01 c0       	rjmp	.+2      	; 0xa00 <calculate_start_pixel+0x8>
        text_length++;
     9fe:	9f 5f       	subi	r25, 0xFF	; 255
 * 
 * @return The starting pixel for the text.
 */
uint8_t calculate_start_pixel(char *text, /*uint8_t max_length,*/ alignment_t alignment) {
    uint8_t text_length = 0;
    while (text[text_length] != '\0' /*&& text_length < max_length*/) {
     a00:	fa 01       	movw	r30, r20
     a02:	e9 0f       	add	r30, r25
     a04:	f1 1d       	adc	r31, r1
     a06:	20 81       	ld	r18, Z
     a08:	21 11       	cpse	r18, r1
     a0a:	f9 cf       	rjmp	.-14     	; 0x9fe <calculate_start_pixel+0x6>
        text_length++;
    }

    uint8_t text_width = text_length * 6;  ///< Calculate the width of the text in pixels
     a0c:	89 2f       	mov	r24, r25
     a0e:	88 0f       	add	r24, r24
     a10:	98 0f       	add	r25, r24
     a12:	29 2f       	mov	r18, r25
     a14:	22 0f       	add	r18, r18
    switch (alignment) {
     a16:	61 30       	cpi	r22, 0x01	; 1
     a18:	19 f0       	breq	.+6      	; 0xa20 <calculate_start_pixel+0x28>
     a1a:	62 30       	cpi	r22, 0x02	; 2
     a1c:	69 f0       	breq	.+26     	; 0xa38 <calculate_start_pixel+0x40>
     a1e:	0f c0       	rjmp	.+30     	; 0xa3e <calculate_start_pixel+0x46>
        case ALIGN_CENTER:
            return (128 - text_width) / 2;  ///< Center the text
     a20:	80 e8       	ldi	r24, 0x80	; 128
     a22:	90 e0       	ldi	r25, 0x00	; 0
     a24:	ac 01       	movw	r20, r24
     a26:	42 1b       	sub	r20, r18
     a28:	51 09       	sbc	r21, r1
     a2a:	ca 01       	movw	r24, r20
     a2c:	99 23       	and	r25, r25
     a2e:	0c f4       	brge	.+2      	; 0xa32 <calculate_start_pixel+0x3a>
     a30:	01 96       	adiw	r24, 0x01	; 1
     a32:	95 95       	asr	r25
     a34:	87 95       	ror	r24
     a36:	08 95       	ret
        case ALIGN_RIGHT:
            return (128 - text_width);  ///< Right-align the text
     a38:	80 e8       	ldi	r24, 0x80	; 128
     a3a:	82 1b       	sub	r24, r18
     a3c:	08 95       	ret
        case ALIGN_LEFT:
        default:
            return 0;  ///< Left-align the text
     a3e:	80 e0       	ldi	r24, 0x00	; 0
    }
}
     a40:	08 95       	ret

00000a42 <screen_write_text_aligned>:
 * 
 * @param text A pointer to the text string to write.
 * @param line The line (page) where the text will be written.
 * @param alignment The desired text alignment (left, center, right).
 */
void screen_write_text_aligned(char *text, uint8_t line, alignment_t alignment) {
     a42:	1f 93       	push	r17
     a44:	cf 93       	push	r28
     a46:	df 93       	push	r29
     a48:	ec 01       	movw	r28, r24
     a4a:	16 2f       	mov	r17, r22
    uint8_t start_pixel = calculate_start_pixel(text, alignment);  ///< Calculate start pixel
     a4c:	64 2f       	mov	r22, r20
     a4e:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <calculate_start_pixel>
   screen_write_text(text, line, start_pixel);
     a52:	48 2f       	mov	r20, r24
     a54:	61 2f       	mov	r22, r17
     a56:	ce 01       	movw	r24, r28
     a58:	0e 94 d5 04 	call	0x9aa	; 0x9aa <screen_write_text>
}
     a5c:	df 91       	pop	r29
     a5e:	cf 91       	pop	r28
     a60:	1f 91       	pop	r17
     a62:	08 95       	ret

00000a64 <screen_write_formatted_text>:
 * 
 * @param format The format string for the text.
 * @param line The line (page) where the text will be written.
 * @param alignment The desired text alignment (left, center, right).
 */
void screen_write_formatted_text(const char *format, uint8_t line, alignment_t alignment, ...) {
     a64:	cf 93       	push	r28
     a66:	df 93       	push	r29
     a68:	cd b7       	in	r28, 0x3d	; 61
     a6a:	de b7       	in	r29, 0x3e	; 62
     a6c:	e2 97       	sbiw	r28, 0x32	; 50
     a6e:	cd bf       	out	0x3d, r28	; 61
     a70:	de bf       	out	0x3e, r29	; 62
    char textStorage[MAX_TEXT_LENGTH];  ///< Buffer for storing formatted text
    va_list args;  ///< Variable argument list

    va_start(args, alignment);  ///< Start reading variable arguments
    vsnprintf(textStorage, MAX_TEXT_LENGTH, format, args);  ///< Format the text
     a72:	9e 01       	movw	r18, r28
     a74:	25 5c       	subi	r18, 0xC5	; 197
     a76:	3f 4f       	sbci	r19, 0xFF	; 255
     a78:	4f a9       	ldd	r20, Y+55	; 0x37
     a7a:	58 ad       	ldd	r21, Y+56	; 0x38
     a7c:	62 e3       	ldi	r22, 0x32	; 50
     a7e:	70 e0       	ldi	r23, 0x00	; 0
     a80:	ce 01       	movw	r24, r28
     a82:	01 96       	adiw	r24, 0x01	; 1
     a84:	0e 94 04 08 	call	0x1008	; 0x1008 <vsnprintf>
    va_end(args);  ///< End reading variable arguments

    screen_write_text_aligned(textStorage, line, alignment);  ///< Write formatted text to display
     a88:	4a ad       	ldd	r20, Y+58	; 0x3a
     a8a:	69 ad       	ldd	r22, Y+57	; 0x39
     a8c:	ce 01       	movw	r24, r28
     a8e:	01 96       	adiw	r24, 0x01	; 1
     a90:	0e 94 21 05 	call	0xa42	; 0xa42 <screen_write_text_aligned>
}
     a94:	e2 96       	adiw	r28, 0x32	; 50
     a96:	cd bf       	out	0x3d, r28	; 61
     a98:	de bf       	out	0x3e, r29	; 62
     a9a:	df 91       	pop	r29
     a9c:	cf 91       	pop	r28
     a9e:	08 95       	ret

00000aa0 <TCA0_init_WO3_PWM>:
 *  Author: Saulius
 */ 
#include "Settings.h"

void TCA0_init_WO3_PWM(uint16_t freq_hz, uint8_t duty_percent) //Auto TCA prescaler selection, that give us Frequency range: ~366Hz - ~93kHz. TLE9201SG max 20kHz
{
     aa0:	8f 92       	push	r8
     aa2:	9f 92       	push	r9
     aa4:	af 92       	push	r10
     aa6:	bf 92       	push	r11
     aa8:	cf 92       	push	r12
     aaa:	df 92       	push	r13
     aac:	ef 92       	push	r14
     aae:	ff 92       	push	r15
     ab0:	0f 93       	push	r16
     ab2:	1f 93       	push	r17
     ab4:	cf 93       	push	r28
     ab6:	df 93       	push	r29
     ab8:	cd b7       	in	r28, 0x3d	; 61
     aba:	de b7       	in	r29, 0x3e	; 62
     abc:	68 97       	sbiw	r28, 0x18	; 24
     abe:	cd bf       	out	0x3d, r28	; 61
     ac0:	de bf       	out	0x3e, r29	; 62
     ac2:	8c 01       	movw	r16, r24
     ac4:	c6 2e       	mov	r12, r22
	if (freq_hz == 0 || duty_percent > 100) return;
     ac6:	89 2b       	or	r24, r25
     ac8:	09 f4       	brne	.+2      	; 0xacc <TCA0_init_WO3_PWM+0x2c>
     aca:	71 c0       	rjmp	.+226    	; 0xbae <TCA0_init_WO3_PWM+0x10e>
     acc:	84 e6       	ldi	r24, 0x64	; 100
     ace:	86 17       	cp	r24, r22
     ad0:	08 f4       	brcc	.+2      	; 0xad4 <TCA0_init_WO3_PWM+0x34>
     ad2:	6d c0       	rjmp	.+218    	; 0xbae <TCA0_init_WO3_PWM+0x10e>

	const uint16_t prescalers[] = {1, 2, 4, 8, 16, 64, 256, 1024};
     ad4:	80 e1       	ldi	r24, 0x10	; 16
     ad6:	e5 e4       	ldi	r30, 0x45	; 69
     ad8:	f3 e6       	ldi	r31, 0x63	; 99
     ada:	de 01       	movw	r26, r28
     adc:	11 96       	adiw	r26, 0x01	; 1
     ade:	01 90       	ld	r0, Z+
     ae0:	0d 92       	st	X+, r0
     ae2:	8a 95       	dec	r24
     ae4:	e1 f7       	brne	.-8      	; 0xade <TCA0_init_WO3_PWM+0x3e>
	const uint8_t clk_select[] = {
     ae6:	88 e0       	ldi	r24, 0x08	; 8
     ae8:	e5 e5       	ldi	r30, 0x55	; 85
     aea:	f3 e6       	ldi	r31, 0x63	; 99
     aec:	de 01       	movw	r26, r28
     aee:	51 96       	adiw	r26, 0x11	; 17
     af0:	01 90       	ld	r0, Z+
     af2:	0d 92       	st	X+, r0
     af4:	8a 95       	dec	r24
     af6:	e1 f7       	brne	.-8      	; 0xaf0 <TCA0_init_WO3_PWM+0x50>

	uint8_t chosen_clk = 0;
	uint8_t period = 0;

	// surandam tinkam prescaler
	for (uint8_t i = 0; i < 8; i++) {
     af8:	d1 2c       	mov	r13, r1
     afa:	38 c0       	rjmp	.+112    	; 0xb6c <TCA0_init_WO3_PWM+0xcc>
		uint32_t f_timer = F_CPU / prescalers[i];
     afc:	ed 2c       	mov	r14, r13
     afe:	f1 2c       	mov	r15, r1
     b00:	f7 01       	movw	r30, r14
     b02:	ee 0f       	add	r30, r30
     b04:	ff 1f       	adc	r31, r31
     b06:	81 e0       	ldi	r24, 0x01	; 1
     b08:	90 e0       	ldi	r25, 0x00	; 0
     b0a:	8c 0f       	add	r24, r28
     b0c:	9d 1f       	adc	r25, r29
     b0e:	e8 0f       	add	r30, r24
     b10:	f9 1f       	adc	r31, r25
     b12:	20 81       	ld	r18, Z
     b14:	31 81       	ldd	r19, Z+1	; 0x01
     b16:	40 e0       	ldi	r20, 0x00	; 0
     b18:	50 e0       	ldi	r21, 0x00	; 0
     b1a:	60 e0       	ldi	r22, 0x00	; 0
     b1c:	76 e3       	ldi	r23, 0x36	; 54
     b1e:	8e e6       	ldi	r24, 0x6E	; 110
     b20:	91 e0       	ldi	r25, 0x01	; 1
     b22:	0e 94 48 06 	call	0xc90	; 0xc90 <__divmodsi4>
		uint32_t tmp_period = (f_timer / freq_hz) - 1;
     b26:	48 01       	movw	r8, r16
     b28:	a1 2c       	mov	r10, r1
     b2a:	b1 2c       	mov	r11, r1
     b2c:	ca 01       	movw	r24, r20
     b2e:	b9 01       	movw	r22, r18
     b30:	a5 01       	movw	r20, r10
     b32:	94 01       	movw	r18, r8
     b34:	0e 94 26 06 	call	0xc4c	; 0xc4c <__udivmodsi4>
     b38:	da 01       	movw	r26, r20
     b3a:	c9 01       	movw	r24, r18
     b3c:	01 97       	sbiw	r24, 0x01	; 1
     b3e:	a1 09       	sbc	r26, r1
     b40:	b1 09       	sbc	r27, r1

		if (tmp_period <= 255 && tmp_period >= 1) {
     b42:	ba 01       	movw	r22, r20
     b44:	a9 01       	movw	r20, r18
     b46:	42 50       	subi	r20, 0x02	; 2
     b48:	51 09       	sbc	r21, r1
     b4a:	61 09       	sbc	r22, r1
     b4c:	71 09       	sbc	r23, r1
     b4e:	4f 3f       	cpi	r20, 0xFF	; 255
     b50:	51 05       	cpc	r21, r1
     b52:	61 05       	cpc	r22, r1
     b54:	71 05       	cpc	r23, r1
     b56:	48 f4       	brcc	.+18     	; 0xb6a <TCA0_init_WO3_PWM+0xca>
			period = (uint8_t)tmp_period;
     b58:	18 2f       	mov	r17, r24
			chosen_clk = clk_select[i];
     b5a:	e1 e1       	ldi	r30, 0x11	; 17
     b5c:	f0 e0       	ldi	r31, 0x00	; 0
     b5e:	ec 0f       	add	r30, r28
     b60:	fd 1f       	adc	r31, r29
     b62:	ee 0d       	add	r30, r14
     b64:	ff 1d       	adc	r31, r15
     b66:	00 81       	ld	r16, Z
			break; // radom maiausi tinkam prescaler
     b68:	06 c0       	rjmp	.+12     	; 0xb76 <TCA0_init_WO3_PWM+0xd6>

	uint8_t chosen_clk = 0;
	uint8_t period = 0;

	// surandam tinkam prescaler
	for (uint8_t i = 0; i < 8; i++) {
     b6a:	d3 94       	inc	r13
     b6c:	97 e0       	ldi	r25, 0x07	; 7
     b6e:	9d 15       	cp	r25, r13
     b70:	28 f6       	brcc	.-118    	; 0xafc <TCA0_init_WO3_PWM+0x5c>
		TCA_SINGLE_CLKSEL_DIV256_gc,
		TCA_SINGLE_CLKSEL_DIV1024_gc
	};

	uint8_t chosen_clk = 0;
	uint8_t period = 0;
     b72:	10 e0       	ldi	r17, 0x00	; 0
		TCA_SINGLE_CLKSEL_DIV64_gc,
		TCA_SINGLE_CLKSEL_DIV256_gc,
		TCA_SINGLE_CLKSEL_DIV1024_gc
	};

	uint8_t chosen_clk = 0;
     b74:	00 e0       	ldi	r16, 0x00	; 0
			break; // radom maiausi tinkam prescaler
		}
	}

	// duty skaiiavimas
	uint8_t duty = (uint32_t)period * duty_percent / 100;
     b76:	21 2f       	mov	r18, r17
     b78:	30 e0       	ldi	r19, 0x00	; 0
     b7a:	ac 2d       	mov	r26, r12
     b7c:	b0 e0       	ldi	r27, 0x00	; 0
     b7e:	0e 94 67 06 	call	0xcce	; 0xcce <__umulhisi3>
     b82:	24 e6       	ldi	r18, 0x64	; 100
     b84:	30 e0       	ldi	r19, 0x00	; 0
     b86:	40 e0       	ldi	r20, 0x00	; 0
     b88:	50 e0       	ldi	r21, 0x00	; 0
     b8a:	0e 94 26 06 	call	0xc4c	; 0xc4c <__udivmodsi4>
	if (duty > period) duty = period;
     b8e:	12 17       	cp	r17, r18
     b90:	08 f4       	brcc	.+2      	; 0xb94 <TCA0_init_WO3_PWM+0xf4>
     b92:	21 2f       	mov	r18, r17

	// konfigracija
	PORTMUX.TCAROUTEA = PORTMUX_TCA0_PORTD_gc;  // WOx ant PORTD
     b94:	83 e0       	ldi	r24, 0x03	; 3
     b96:	80 93 e7 05 	sts	0x05E7, r24	; 0x8005e7 <__TEXT_REGION_LENGTH__+0x7f05e7>

	TCA0.SPLIT.CTRLD = TCA_SPLIT_SPLITM_bm;   // Split mode
     b9a:	e0 e0       	ldi	r30, 0x00	; 0
     b9c:	fa e0       	ldi	r31, 0x0A	; 10
     b9e:	81 e0       	ldi	r24, 0x01	; 1
     ba0:	83 83       	std	Z+3, r24	; 0x03
	TCA0.SPLIT.CTRLB = TCA_SPLIT_HCMP0EN_bm;    // enable WO3 (HCMP0 ? PD3)
     ba2:	80 e1       	ldi	r24, 0x10	; 16
     ba4:	81 83       	std	Z+1, r24	; 0x01

	TCA0.SPLIT.HPER  = period;
     ba6:	17 a3       	std	Z+39, r17	; 0x27
	TCA0.SPLIT.HCMP0 = duty;
     ba8:	21 a7       	std	Z+41, r18	; 0x29

	TCA0.SPLIT.CTRLA = chosen_clk | TCA_SPLIT_ENABLE_bm; // paleidiam su pasirinktu prescaler
     baa:	01 60       	ori	r16, 0x01	; 1
     bac:	00 83       	st	Z, r16
}
     bae:	68 96       	adiw	r28, 0x18	; 24
     bb0:	cd bf       	out	0x3d, r28	; 61
     bb2:	de bf       	out	0x3e, r29	; 62
     bb4:	df 91       	pop	r29
     bb6:	cf 91       	pop	r28
     bb8:	1f 91       	pop	r17
     bba:	0f 91       	pop	r16
     bbc:	ff 90       	pop	r15
     bbe:	ef 90       	pop	r14
     bc0:	df 90       	pop	r13
     bc2:	cf 90       	pop	r12
     bc4:	bf 90       	pop	r11
     bc6:	af 90       	pop	r10
     bc8:	9f 90       	pop	r9
     bca:	8f 90       	pop	r8
     bcc:	08 95       	ret

00000bce <USART0_init>:
 * @return 0 on success.
 */
int USART1_printChar(char c, FILE *stream) {
	USART1_sendChar(c); // Send character
	return 0;
}
     bce:	e0 e0       	ldi	r30, 0x00	; 0
     bd0:	f8 e0       	ldi	r31, 0x08	; 8
     bd2:	83 e8       	ldi	r24, 0x83	; 131
     bd4:	96 e0       	ldi	r25, 0x06	; 6
     bd6:	80 87       	std	Z+8, r24	; 0x08
     bd8:	91 87       	std	Z+9, r25	; 0x09
     bda:	81 e0       	ldi	r24, 0x01	; 1
     bdc:	85 83       	std	Z+5, r24	; 0x05
     bde:	82 ec       	ldi	r24, 0xC2	; 194
     be0:	86 83       	std	Z+6, r24	; 0x06
     be2:	83 e0       	ldi	r24, 0x03	; 3
     be4:	87 83       	std	Z+7, r24	; 0x07
     be6:	08 95       	ret

00000be8 <USART1_init>:
     be8:	e0 e2       	ldi	r30, 0x20	; 32
     bea:	f8 e0       	ldi	r31, 0x08	; 8
     bec:	81 ea       	ldi	r24, 0xA1	; 161
     bee:	91 e0       	ldi	r25, 0x01	; 1
     bf0:	80 87       	std	Z+8, r24	; 0x08
     bf2:	91 87       	std	Z+9, r25	; 0x09
     bf4:	82 e8       	ldi	r24, 0x82	; 130
     bf6:	86 83       	std	Z+6, r24	; 0x06
     bf8:	83 e0       	ldi	r24, 0x03	; 3
     bfa:	87 83       	std	Z+7, r24	; 0x07
     bfc:	08 95       	ret

00000bfe <USART1_readChar>:
 * If a timeout occurs, it returns a predefined warning.
 * 
 * @return The received character.
 */
char USART1_readChar() {
	USART1.STATUS = USART_RXCIF_bm; // Clear buffer before reading
     bfe:	80 e8       	ldi	r24, 0x80	; 128
     c00:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f0824>
	uint32_t timeout_counter = TIMEOUT_COUNTER; // Set a timeout counter
     c04:	88 e8       	ldi	r24, 0x88	; 136
     c06:	93 e1       	ldi	r25, 0x13	; 19
     c08:	a0 e0       	ldi	r26, 0x00	; 0
     c0a:	b0 e0       	ldi	r27, 0x00	; 0
	while (!(USART1.STATUS & USART_RXCIF_bm)) { // Wait for data to be received
     c0c:	04 c0       	rjmp	.+8      	; 0xc16 <USART1_readChar+0x18>
		if (--timeout_counter == 0) { // Timeout condition
     c0e:	01 97       	sbiw	r24, 0x01	; 1
     c10:	a1 09       	sbc	r26, r1
     c12:	b1 09       	sbc	r27, r1
     c14:	21 f0       	breq	.+8      	; 0xc1e <USART1_readChar+0x20>
 * @return The received character.
 */
char USART1_readChar() {
	USART1.STATUS = USART_RXCIF_bm; // Clear buffer before reading
	uint32_t timeout_counter = TIMEOUT_COUNTER; // Set a timeout counter
	while (!(USART1.STATUS & USART_RXCIF_bm)) { // Wait for data to be received
     c16:	20 91 24 08 	lds	r18, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f0824>
     c1a:	22 23       	and	r18, r18
     c1c:	c4 f7       	brge	.-16     	; 0xc0e <USART1_readChar+0x10>
		if (--timeout_counter == 0) { // Timeout condition
			//Date_Clock.warning = 3; // Set warning if timeout occurs
			break;
		}
	}
	return USART1.RXDATAL; // Return received character
     c1e:	80 91 20 08 	lds	r24, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x7f0820>
}
     c22:	08 95       	ret

00000c24 <__divmodhi4>:
     c24:	97 fb       	bst	r25, 7
     c26:	07 2e       	mov	r0, r23
     c28:	16 f4       	brtc	.+4      	; 0xc2e <__divmodhi4+0xa>
     c2a:	00 94       	com	r0
     c2c:	07 d0       	rcall	.+14     	; 0xc3c <__divmodhi4_neg1>
     c2e:	77 fd       	sbrc	r23, 7
     c30:	09 d0       	rcall	.+18     	; 0xc44 <__divmodhi4_neg2>
     c32:	0e 94 b9 06 	call	0xd72	; 0xd72 <__udivmodhi4>
     c36:	07 fc       	sbrc	r0, 7
     c38:	05 d0       	rcall	.+10     	; 0xc44 <__divmodhi4_neg2>
     c3a:	3e f4       	brtc	.+14     	; 0xc4a <__divmodhi4_exit>

00000c3c <__divmodhi4_neg1>:
     c3c:	90 95       	com	r25
     c3e:	81 95       	neg	r24
     c40:	9f 4f       	sbci	r25, 0xFF	; 255
     c42:	08 95       	ret

00000c44 <__divmodhi4_neg2>:
     c44:	70 95       	com	r23
     c46:	61 95       	neg	r22
     c48:	7f 4f       	sbci	r23, 0xFF	; 255

00000c4a <__divmodhi4_exit>:
     c4a:	08 95       	ret

00000c4c <__udivmodsi4>:
     c4c:	a1 e2       	ldi	r26, 0x21	; 33
     c4e:	1a 2e       	mov	r1, r26
     c50:	aa 1b       	sub	r26, r26
     c52:	bb 1b       	sub	r27, r27
     c54:	fd 01       	movw	r30, r26
     c56:	0d c0       	rjmp	.+26     	; 0xc72 <__udivmodsi4_ep>

00000c58 <__udivmodsi4_loop>:
     c58:	aa 1f       	adc	r26, r26
     c5a:	bb 1f       	adc	r27, r27
     c5c:	ee 1f       	adc	r30, r30
     c5e:	ff 1f       	adc	r31, r31
     c60:	a2 17       	cp	r26, r18
     c62:	b3 07       	cpc	r27, r19
     c64:	e4 07       	cpc	r30, r20
     c66:	f5 07       	cpc	r31, r21
     c68:	20 f0       	brcs	.+8      	; 0xc72 <__udivmodsi4_ep>
     c6a:	a2 1b       	sub	r26, r18
     c6c:	b3 0b       	sbc	r27, r19
     c6e:	e4 0b       	sbc	r30, r20
     c70:	f5 0b       	sbc	r31, r21

00000c72 <__udivmodsi4_ep>:
     c72:	66 1f       	adc	r22, r22
     c74:	77 1f       	adc	r23, r23
     c76:	88 1f       	adc	r24, r24
     c78:	99 1f       	adc	r25, r25
     c7a:	1a 94       	dec	r1
     c7c:	69 f7       	brne	.-38     	; 0xc58 <__udivmodsi4_loop>
     c7e:	60 95       	com	r22
     c80:	70 95       	com	r23
     c82:	80 95       	com	r24
     c84:	90 95       	com	r25
     c86:	9b 01       	movw	r18, r22
     c88:	ac 01       	movw	r20, r24
     c8a:	bd 01       	movw	r22, r26
     c8c:	cf 01       	movw	r24, r30
     c8e:	08 95       	ret

00000c90 <__divmodsi4>:
     c90:	05 2e       	mov	r0, r21
     c92:	97 fb       	bst	r25, 7
     c94:	1e f4       	brtc	.+6      	; 0xc9c <__divmodsi4+0xc>
     c96:	00 94       	com	r0
     c98:	0e 94 5f 06 	call	0xcbe	; 0xcbe <__negsi2>
     c9c:	57 fd       	sbrc	r21, 7
     c9e:	07 d0       	rcall	.+14     	; 0xcae <__divmodsi4_neg2>
     ca0:	0e 94 26 06 	call	0xc4c	; 0xc4c <__udivmodsi4>
     ca4:	07 fc       	sbrc	r0, 7
     ca6:	03 d0       	rcall	.+6      	; 0xcae <__divmodsi4_neg2>
     ca8:	4e f4       	brtc	.+18     	; 0xcbc <__divmodsi4_exit>
     caa:	0c 94 5f 06 	jmp	0xcbe	; 0xcbe <__negsi2>

00000cae <__divmodsi4_neg2>:
     cae:	50 95       	com	r21
     cb0:	40 95       	com	r20
     cb2:	30 95       	com	r19
     cb4:	21 95       	neg	r18
     cb6:	3f 4f       	sbci	r19, 0xFF	; 255
     cb8:	4f 4f       	sbci	r20, 0xFF	; 255
     cba:	5f 4f       	sbci	r21, 0xFF	; 255

00000cbc <__divmodsi4_exit>:
     cbc:	08 95       	ret

00000cbe <__negsi2>:
     cbe:	90 95       	com	r25
     cc0:	80 95       	com	r24
     cc2:	70 95       	com	r23
     cc4:	61 95       	neg	r22
     cc6:	7f 4f       	sbci	r23, 0xFF	; 255
     cc8:	8f 4f       	sbci	r24, 0xFF	; 255
     cca:	9f 4f       	sbci	r25, 0xFF	; 255
     ccc:	08 95       	ret

00000cce <__umulhisi3>:
     cce:	a2 9f       	mul	r26, r18
     cd0:	b0 01       	movw	r22, r0
     cd2:	b3 9f       	mul	r27, r19
     cd4:	c0 01       	movw	r24, r0
     cd6:	a3 9f       	mul	r26, r19
     cd8:	70 0d       	add	r23, r0
     cda:	81 1d       	adc	r24, r1
     cdc:	11 24       	eor	r1, r1
     cde:	91 1d       	adc	r25, r1
     ce0:	b2 9f       	mul	r27, r18
     ce2:	70 0d       	add	r23, r0
     ce4:	81 1d       	adc	r24, r1
     ce6:	11 24       	eor	r1, r1
     ce8:	91 1d       	adc	r25, r1
     cea:	08 95       	ret

00000cec <__ashldi3>:
     cec:	0f 93       	push	r16
     cee:	08 30       	cpi	r16, 0x08	; 8
     cf0:	90 f0       	brcs	.+36     	; 0xd16 <__ashldi3+0x2a>
     cf2:	98 2f       	mov	r25, r24
     cf4:	87 2f       	mov	r24, r23
     cf6:	76 2f       	mov	r23, r22
     cf8:	65 2f       	mov	r22, r21
     cfa:	54 2f       	mov	r21, r20
     cfc:	43 2f       	mov	r20, r19
     cfe:	32 2f       	mov	r19, r18
     d00:	22 27       	eor	r18, r18
     d02:	08 50       	subi	r16, 0x08	; 8
     d04:	f4 cf       	rjmp	.-24     	; 0xcee <__ashldi3+0x2>
     d06:	22 0f       	add	r18, r18
     d08:	33 1f       	adc	r19, r19
     d0a:	44 1f       	adc	r20, r20
     d0c:	55 1f       	adc	r21, r21
     d0e:	66 1f       	adc	r22, r22
     d10:	77 1f       	adc	r23, r23
     d12:	88 1f       	adc	r24, r24
     d14:	99 1f       	adc	r25, r25
     d16:	0a 95       	dec	r16
     d18:	b2 f7       	brpl	.-20     	; 0xd06 <__ashldi3+0x1a>
     d1a:	0f 91       	pop	r16
     d1c:	08 95       	ret

00000d1e <__ashrdi3>:
     d1e:	97 fb       	bst	r25, 7
     d20:	10 f8       	bld	r1, 0

00000d22 <__lshrdi3>:
     d22:	16 94       	lsr	r1
     d24:	00 08       	sbc	r0, r0
     d26:	0f 93       	push	r16
     d28:	08 30       	cpi	r16, 0x08	; 8
     d2a:	98 f0       	brcs	.+38     	; 0xd52 <__lshrdi3+0x30>
     d2c:	08 50       	subi	r16, 0x08	; 8
     d2e:	23 2f       	mov	r18, r19
     d30:	34 2f       	mov	r19, r20
     d32:	45 2f       	mov	r20, r21
     d34:	56 2f       	mov	r21, r22
     d36:	67 2f       	mov	r22, r23
     d38:	78 2f       	mov	r23, r24
     d3a:	89 2f       	mov	r24, r25
     d3c:	90 2d       	mov	r25, r0
     d3e:	f4 cf       	rjmp	.-24     	; 0xd28 <__lshrdi3+0x6>
     d40:	05 94       	asr	r0
     d42:	97 95       	ror	r25
     d44:	87 95       	ror	r24
     d46:	77 95       	ror	r23
     d48:	67 95       	ror	r22
     d4a:	57 95       	ror	r21
     d4c:	47 95       	ror	r20
     d4e:	37 95       	ror	r19
     d50:	27 95       	ror	r18
     d52:	0a 95       	dec	r16
     d54:	aa f7       	brpl	.-22     	; 0xd40 <__lshrdi3+0x1e>
     d56:	0f 91       	pop	r16
     d58:	08 95       	ret

00000d5a <__cmpdi2_s8>:
     d5a:	00 24       	eor	r0, r0
     d5c:	a7 fd       	sbrc	r26, 7
     d5e:	00 94       	com	r0
     d60:	2a 17       	cp	r18, r26
     d62:	30 05       	cpc	r19, r0
     d64:	40 05       	cpc	r20, r0
     d66:	50 05       	cpc	r21, r0
     d68:	60 05       	cpc	r22, r0
     d6a:	70 05       	cpc	r23, r0
     d6c:	80 05       	cpc	r24, r0
     d6e:	90 05       	cpc	r25, r0
     d70:	08 95       	ret

00000d72 <__udivmodhi4>:
     d72:	aa 1b       	sub	r26, r26
     d74:	bb 1b       	sub	r27, r27
     d76:	51 e1       	ldi	r21, 0x11	; 17
     d78:	07 c0       	rjmp	.+14     	; 0xd88 <__udivmodhi4_ep>

00000d7a <__udivmodhi4_loop>:
     d7a:	aa 1f       	adc	r26, r26
     d7c:	bb 1f       	adc	r27, r27
     d7e:	a6 17       	cp	r26, r22
     d80:	b7 07       	cpc	r27, r23
     d82:	10 f0       	brcs	.+4      	; 0xd88 <__udivmodhi4_ep>
     d84:	a6 1b       	sub	r26, r22
     d86:	b7 0b       	sbc	r27, r23

00000d88 <__udivmodhi4_ep>:
     d88:	88 1f       	adc	r24, r24
     d8a:	99 1f       	adc	r25, r25
     d8c:	5a 95       	dec	r21
     d8e:	a9 f7       	brne	.-22     	; 0xd7a <__udivmodhi4_loop>
     d90:	80 95       	com	r24
     d92:	90 95       	com	r25
     d94:	bc 01       	movw	r22, r24
     d96:	cd 01       	movw	r24, r26
     d98:	08 95       	ret

00000d9a <strtol>:
     d9a:	a0 e0       	ldi	r26, 0x00	; 0
     d9c:	b0 e0       	ldi	r27, 0x00	; 0
     d9e:	e3 ed       	ldi	r30, 0xD3	; 211
     da0:	f6 e0       	ldi	r31, 0x06	; 6
     da2:	0c 94 e6 0a 	jmp	0x15cc	; 0x15cc <__prologue_saves__+0x2>
     da6:	5c 01       	movw	r10, r24
     da8:	6b 01       	movw	r12, r22
     daa:	7a 01       	movw	r14, r20
     dac:	61 15       	cp	r22, r1
     dae:	71 05       	cpc	r23, r1
     db0:	19 f0       	breq	.+6      	; 0xdb8 <strtol+0x1e>
     db2:	fb 01       	movw	r30, r22
     db4:	80 83       	st	Z, r24
     db6:	91 83       	std	Z+1, r25	; 0x01
     db8:	e1 14       	cp	r14, r1
     dba:	f1 04       	cpc	r15, r1
     dbc:	29 f0       	breq	.+10     	; 0xdc8 <strtol+0x2e>
     dbe:	c7 01       	movw	r24, r14
     dc0:	02 97       	sbiw	r24, 0x02	; 2
     dc2:	83 97       	sbiw	r24, 0x23	; 35
     dc4:	08 f0       	brcs	.+2      	; 0xdc8 <strtol+0x2e>
     dc6:	e5 c0       	rjmp	.+458    	; 0xf92 <strtol+0x1f8>
     dc8:	e5 01       	movw	r28, r10
     dca:	21 96       	adiw	r28, 0x01	; 1
     dcc:	f5 01       	movw	r30, r10
     dce:	10 81       	ld	r17, Z
     dd0:	81 2f       	mov	r24, r17
     dd2:	90 e0       	ldi	r25, 0x00	; 0
     dd4:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <isspace>
     dd8:	89 2b       	or	r24, r25
     dda:	11 f0       	breq	.+4      	; 0xde0 <strtol+0x46>
     ddc:	5e 01       	movw	r10, r28
     dde:	f4 cf       	rjmp	.-24     	; 0xdc8 <strtol+0x2e>
     de0:	1d 32       	cpi	r17, 0x2D	; 45
     de2:	29 f4       	brne	.+10     	; 0xdee <strtol+0x54>
     de4:	21 96       	adiw	r28, 0x01	; 1
     de6:	f5 01       	movw	r30, r10
     de8:	11 81       	ldd	r17, Z+1	; 0x01
     dea:	01 e0       	ldi	r16, 0x01	; 1
     dec:	07 c0       	rjmp	.+14     	; 0xdfc <strtol+0x62>
     dee:	1b 32       	cpi	r17, 0x2B	; 43
     df0:	21 f4       	brne	.+8      	; 0xdfa <strtol+0x60>
     df2:	e5 01       	movw	r28, r10
     df4:	22 96       	adiw	r28, 0x02	; 2
     df6:	f5 01       	movw	r30, r10
     df8:	11 81       	ldd	r17, Z+1	; 0x01
     dfa:	00 e0       	ldi	r16, 0x00	; 0
     dfc:	e1 14       	cp	r14, r1
     dfe:	f1 04       	cpc	r15, r1
     e00:	09 f1       	breq	.+66     	; 0xe44 <strtol+0xaa>
     e02:	f0 e1       	ldi	r31, 0x10	; 16
     e04:	ef 16       	cp	r14, r31
     e06:	f1 04       	cpc	r15, r1
     e08:	29 f4       	brne	.+10     	; 0xe14 <strtol+0x7a>
     e0a:	3f c0       	rjmp	.+126    	; 0xe8a <strtol+0xf0>
     e0c:	10 e3       	ldi	r17, 0x30	; 48
     e0e:	e1 14       	cp	r14, r1
     e10:	f1 04       	cpc	r15, r1
     e12:	21 f1       	breq	.+72     	; 0xe5c <strtol+0xc2>
     e14:	28 e0       	ldi	r18, 0x08	; 8
     e16:	e2 16       	cp	r14, r18
     e18:	f1 04       	cpc	r15, r1
     e1a:	01 f1       	breq	.+64     	; 0xe5c <strtol+0xc2>
     e1c:	54 f4       	brge	.+20     	; 0xe32 <strtol+0x98>
     e1e:	e2 e0       	ldi	r30, 0x02	; 2
     e20:	ee 16       	cp	r14, r30
     e22:	f1 04       	cpc	r15, r1
     e24:	21 f5       	brne	.+72     	; 0xe6e <strtol+0xd4>
     e26:	81 2c       	mov	r8, r1
     e28:	91 2c       	mov	r9, r1
     e2a:	a1 2c       	mov	r10, r1
     e2c:	b0 e4       	ldi	r27, 0x40	; 64
     e2e:	bb 2e       	mov	r11, r27
     e30:	3e c0       	rjmp	.+124    	; 0xeae <strtol+0x114>
     e32:	fa e0       	ldi	r31, 0x0A	; 10
     e34:	ef 16       	cp	r14, r31
     e36:	f1 04       	cpc	r15, r1
     e38:	39 f0       	breq	.+14     	; 0xe48 <strtol+0xae>
     e3a:	20 e1       	ldi	r18, 0x10	; 16
     e3c:	e2 16       	cp	r14, r18
     e3e:	f1 04       	cpc	r15, r1
     e40:	b1 f4       	brne	.+44     	; 0xe6e <strtol+0xd4>
     e42:	30 c0       	rjmp	.+96     	; 0xea4 <strtol+0x10a>
     e44:	10 33       	cpi	r17, 0x30	; 48
     e46:	19 f1       	breq	.+70     	; 0xe8e <strtol+0xf4>
     e48:	fa e0       	ldi	r31, 0x0A	; 10
     e4a:	ef 2e       	mov	r14, r31
     e4c:	f1 2c       	mov	r15, r1
     e4e:	ac ec       	ldi	r26, 0xCC	; 204
     e50:	8a 2e       	mov	r8, r26
     e52:	98 2c       	mov	r9, r8
     e54:	a8 2c       	mov	r10, r8
     e56:	ac e0       	ldi	r26, 0x0C	; 12
     e58:	ba 2e       	mov	r11, r26
     e5a:	29 c0       	rjmp	.+82     	; 0xeae <strtol+0x114>
     e5c:	78 e0       	ldi	r23, 0x08	; 8
     e5e:	e7 2e       	mov	r14, r23
     e60:	f1 2c       	mov	r15, r1
     e62:	81 2c       	mov	r8, r1
     e64:	91 2c       	mov	r9, r1
     e66:	a1 2c       	mov	r10, r1
     e68:	e0 e1       	ldi	r30, 0x10	; 16
     e6a:	be 2e       	mov	r11, r30
     e6c:	20 c0       	rjmp	.+64     	; 0xeae <strtol+0x114>
     e6e:	60 e0       	ldi	r22, 0x00	; 0
     e70:	70 e0       	ldi	r23, 0x00	; 0
     e72:	80 e0       	ldi	r24, 0x00	; 0
     e74:	90 e8       	ldi	r25, 0x80	; 128
     e76:	97 01       	movw	r18, r14
     e78:	0f 2c       	mov	r0, r15
     e7a:	00 0c       	add	r0, r0
     e7c:	44 0b       	sbc	r20, r20
     e7e:	55 0b       	sbc	r21, r21
     e80:	0e 94 26 06 	call	0xc4c	; 0xc4c <__udivmodsi4>
     e84:	49 01       	movw	r8, r18
     e86:	5a 01       	movw	r10, r20
     e88:	12 c0       	rjmp	.+36     	; 0xeae <strtol+0x114>
     e8a:	10 33       	cpi	r17, 0x30	; 48
     e8c:	59 f4       	brne	.+22     	; 0xea4 <strtol+0x10a>
     e8e:	88 81       	ld	r24, Y
     e90:	8f 7d       	andi	r24, 0xDF	; 223
     e92:	88 35       	cpi	r24, 0x58	; 88
     e94:	09 f0       	breq	.+2      	; 0xe98 <strtol+0xfe>
     e96:	ba cf       	rjmp	.-140    	; 0xe0c <strtol+0x72>
     e98:	19 81       	ldd	r17, Y+1	; 0x01
     e9a:	22 96       	adiw	r28, 0x02	; 2
     e9c:	02 60       	ori	r16, 0x02	; 2
     e9e:	80 e1       	ldi	r24, 0x10	; 16
     ea0:	e8 2e       	mov	r14, r24
     ea2:	f1 2c       	mov	r15, r1
     ea4:	81 2c       	mov	r8, r1
     ea6:	91 2c       	mov	r9, r1
     ea8:	a1 2c       	mov	r10, r1
     eaa:	68 e0       	ldi	r22, 0x08	; 8
     eac:	b6 2e       	mov	r11, r22
     eae:	40 e0       	ldi	r20, 0x00	; 0
     eb0:	60 e0       	ldi	r22, 0x00	; 0
     eb2:	70 e0       	ldi	r23, 0x00	; 0
     eb4:	cb 01       	movw	r24, r22
     eb6:	27 01       	movw	r4, r14
     eb8:	0f 2c       	mov	r0, r15
     eba:	00 0c       	add	r0, r0
     ebc:	66 08       	sbc	r6, r6
     ebe:	77 08       	sbc	r7, r7
     ec0:	fe 01       	movw	r30, r28
     ec2:	50 ed       	ldi	r21, 0xD0	; 208
     ec4:	35 2e       	mov	r3, r21
     ec6:	31 0e       	add	r3, r17
     ec8:	29 e0       	ldi	r18, 0x09	; 9
     eca:	23 15       	cp	r18, r3
     ecc:	70 f4       	brcc	.+28     	; 0xeea <strtol+0x150>
     ece:	2f eb       	ldi	r18, 0xBF	; 191
     ed0:	21 0f       	add	r18, r17
     ed2:	2a 31       	cpi	r18, 0x1A	; 26
     ed4:	18 f4       	brcc	.+6      	; 0xedc <strtol+0x142>
     ed6:	39 ec       	ldi	r19, 0xC9	; 201
     ed8:	33 2e       	mov	r3, r19
     eda:	06 c0       	rjmp	.+12     	; 0xee8 <strtol+0x14e>
     edc:	2f e9       	ldi	r18, 0x9F	; 159
     ede:	21 0f       	add	r18, r17
     ee0:	2a 31       	cpi	r18, 0x1A	; 26
     ee2:	18 f5       	brcc	.+70     	; 0xf2a <strtol+0x190>
     ee4:	29 ea       	ldi	r18, 0xA9	; 169
     ee6:	32 2e       	mov	r3, r18
     ee8:	31 0e       	add	r3, r17
     eea:	23 2d       	mov	r18, r3
     eec:	30 e0       	ldi	r19, 0x00	; 0
     eee:	2e 15       	cp	r18, r14
     ef0:	3f 05       	cpc	r19, r15
     ef2:	dc f4       	brge	.+54     	; 0xf2a <strtol+0x190>
     ef4:	47 fd       	sbrc	r20, 7
     ef6:	16 c0       	rjmp	.+44     	; 0xf24 <strtol+0x18a>
     ef8:	86 16       	cp	r8, r22
     efa:	97 06       	cpc	r9, r23
     efc:	a8 06       	cpc	r10, r24
     efe:	b9 06       	cpc	r11, r25
     f00:	70 f0       	brcs	.+28     	; 0xf1e <strtol+0x184>
     f02:	a3 01       	movw	r20, r6
     f04:	92 01       	movw	r18, r4
     f06:	0e 94 ca 0a 	call	0x1594	; 0x1594 <__mulsi3>
     f0a:	63 0d       	add	r22, r3
     f0c:	71 1d       	adc	r23, r1
     f0e:	81 1d       	adc	r24, r1
     f10:	91 1d       	adc	r25, r1
     f12:	61 30       	cpi	r22, 0x01	; 1
     f14:	71 05       	cpc	r23, r1
     f16:	81 05       	cpc	r24, r1
     f18:	20 e8       	ldi	r18, 0x80	; 128
     f1a:	92 07       	cpc	r25, r18
     f1c:	10 f0       	brcs	.+4      	; 0xf22 <strtol+0x188>
     f1e:	4f ef       	ldi	r20, 0xFF	; 255
     f20:	01 c0       	rjmp	.+2      	; 0xf24 <strtol+0x18a>
     f22:	41 e0       	ldi	r20, 0x01	; 1
     f24:	21 96       	adiw	r28, 0x01	; 1
     f26:	10 81       	ld	r17, Z
     f28:	cb cf       	rjmp	.-106    	; 0xec0 <strtol+0x126>
     f2a:	20 2f       	mov	r18, r16
     f2c:	21 70       	andi	r18, 0x01	; 1
     f2e:	c1 14       	cp	r12, r1
     f30:	d1 04       	cpc	r13, r1
     f32:	71 f0       	breq	.+28     	; 0xf50 <strtol+0x1b6>
     f34:	44 23       	and	r20, r20
     f36:	29 f0       	breq	.+10     	; 0xf42 <strtol+0x1a8>
     f38:	21 97       	sbiw	r28, 0x01	; 1
     f3a:	f6 01       	movw	r30, r12
     f3c:	c0 83       	st	Z, r28
     f3e:	d1 83       	std	Z+1, r29	; 0x01
     f40:	07 c0       	rjmp	.+14     	; 0xf50 <strtol+0x1b6>
     f42:	01 ff       	sbrs	r16, 1
     f44:	19 c0       	rjmp	.+50     	; 0xf78 <strtol+0x1de>
     f46:	22 97       	sbiw	r28, 0x02	; 2
     f48:	f6 01       	movw	r30, r12
     f4a:	c0 83       	st	Z, r28
     f4c:	d1 83       	std	Z+1, r29	; 0x01
     f4e:	14 c0       	rjmp	.+40     	; 0xf78 <strtol+0x1de>
     f50:	47 ff       	sbrs	r20, 7
     f52:	12 c0       	rjmp	.+36     	; 0xf78 <strtol+0x1de>
     f54:	22 23       	and	r18, r18
     f56:	29 f0       	breq	.+10     	; 0xf62 <strtol+0x1c8>
     f58:	60 e0       	ldi	r22, 0x00	; 0
     f5a:	70 e0       	ldi	r23, 0x00	; 0
     f5c:	80 e0       	ldi	r24, 0x00	; 0
     f5e:	90 e8       	ldi	r25, 0x80	; 128
     f60:	04 c0       	rjmp	.+8      	; 0xf6a <strtol+0x1d0>
     f62:	6f ef       	ldi	r22, 0xFF	; 255
     f64:	7f ef       	ldi	r23, 0xFF	; 255
     f66:	8f ef       	ldi	r24, 0xFF	; 255
     f68:	9f e7       	ldi	r25, 0x7F	; 127
     f6a:	22 e2       	ldi	r18, 0x22	; 34
     f6c:	30 e0       	ldi	r19, 0x00	; 0
     f6e:	20 93 76 64 	sts	0x6476, r18	; 0x806476 <errno>
     f72:	30 93 77 64 	sts	0x6477, r19	; 0x806477 <errno+0x1>
     f76:	09 c0       	rjmp	.+18     	; 0xf8a <strtol+0x1f0>
     f78:	22 23       	and	r18, r18
     f7a:	81 f0       	breq	.+32     	; 0xf9c <strtol+0x202>
     f7c:	90 95       	com	r25
     f7e:	80 95       	com	r24
     f80:	70 95       	com	r23
     f82:	61 95       	neg	r22
     f84:	7f 4f       	sbci	r23, 0xFF	; 255
     f86:	8f 4f       	sbci	r24, 0xFF	; 255
     f88:	9f 4f       	sbci	r25, 0xFF	; 255
     f8a:	46 2f       	mov	r20, r22
     f8c:	37 2f       	mov	r19, r23
     f8e:	28 2f       	mov	r18, r24
     f90:	12 c0       	rjmp	.+36     	; 0xfb6 <strtol+0x21c>
     f92:	40 e0       	ldi	r20, 0x00	; 0
     f94:	30 e0       	ldi	r19, 0x00	; 0
     f96:	20 e0       	ldi	r18, 0x00	; 0
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	0d c0       	rjmp	.+26     	; 0xfb6 <strtol+0x21c>
     f9c:	97 ff       	sbrs	r25, 7
     f9e:	f5 cf       	rjmp	.-22     	; 0xf8a <strtol+0x1f0>
     fa0:	82 e2       	ldi	r24, 0x22	; 34
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	80 93 76 64 	sts	0x6476, r24	; 0x806476 <errno>
     fa8:	90 93 77 64 	sts	0x6477, r25	; 0x806477 <errno+0x1>
     fac:	6f ef       	ldi	r22, 0xFF	; 255
     fae:	7f ef       	ldi	r23, 0xFF	; 255
     fb0:	8f ef       	ldi	r24, 0xFF	; 255
     fb2:	9f e7       	ldi	r25, 0x7F	; 127
     fb4:	ea cf       	rjmp	.-44     	; 0xf8a <strtol+0x1f0>
     fb6:	64 2f       	mov	r22, r20
     fb8:	73 2f       	mov	r23, r19
     fba:	82 2f       	mov	r24, r18
     fbc:	cd b7       	in	r28, 0x3d	; 61
     fbe:	de b7       	in	r29, 0x3e	; 62
     fc0:	e1 e1       	ldi	r30, 0x11	; 17
     fc2:	0c 94 ff 0a 	jmp	0x15fe	; 0x15fe <__epilogue_restores__+0x2>

00000fc6 <isspace>:
     fc6:	91 11       	cpse	r25, r1
     fc8:	0c 94 11 0a 	jmp	0x1422	; 0x1422 <__ctype_isfalse>
     fcc:	80 32       	cpi	r24, 0x20	; 32
     fce:	19 f0       	breq	.+6      	; 0xfd6 <isspace+0x10>
     fd0:	89 50       	subi	r24, 0x09	; 9
     fd2:	85 50       	subi	r24, 0x05	; 5
     fd4:	c8 f7       	brcc	.-14     	; 0xfc8 <isspace+0x2>
     fd6:	08 95       	ret

00000fd8 <memcpy>:
     fd8:	fb 01       	movw	r30, r22
     fda:	dc 01       	movw	r26, r24
     fdc:	02 c0       	rjmp	.+4      	; 0xfe2 <memcpy+0xa>
     fde:	01 90       	ld	r0, Z+
     fe0:	0d 92       	st	X+, r0
     fe2:	41 50       	subi	r20, 0x01	; 1
     fe4:	50 40       	sbci	r21, 0x00	; 0
     fe6:	d8 f7       	brcc	.-10     	; 0xfde <memcpy+0x6>
     fe8:	08 95       	ret

00000fea <strncpy>:
     fea:	fb 01       	movw	r30, r22
     fec:	dc 01       	movw	r26, r24
     fee:	41 50       	subi	r20, 0x01	; 1
     ff0:	50 40       	sbci	r21, 0x00	; 0
     ff2:	48 f0       	brcs	.+18     	; 0x1006 <strncpy+0x1c>
     ff4:	01 90       	ld	r0, Z+
     ff6:	0d 92       	st	X+, r0
     ff8:	00 20       	and	r0, r0
     ffa:	c9 f7       	brne	.-14     	; 0xfee <strncpy+0x4>
     ffc:	01 c0       	rjmp	.+2      	; 0x1000 <strncpy+0x16>
     ffe:	1d 92       	st	X+, r1
    1000:	41 50       	subi	r20, 0x01	; 1
    1002:	50 40       	sbci	r21, 0x00	; 0
    1004:	e0 f7       	brcc	.-8      	; 0xffe <strncpy+0x14>
    1006:	08 95       	ret

00001008 <vsnprintf>:
    1008:	ae e0       	ldi	r26, 0x0E	; 14
    100a:	b0 e0       	ldi	r27, 0x00	; 0
    100c:	ea e0       	ldi	r30, 0x0A	; 10
    100e:	f8 e0       	ldi	r31, 0x08	; 8
    1010:	0c 94 f3 0a 	jmp	0x15e6	; 0x15e6 <__prologue_saves__+0x1c>
    1014:	8c 01       	movw	r16, r24
    1016:	fa 01       	movw	r30, r20
    1018:	86 e0       	ldi	r24, 0x06	; 6
    101a:	8c 83       	std	Y+4, r24	; 0x04
    101c:	09 83       	std	Y+1, r16	; 0x01
    101e:	1a 83       	std	Y+2, r17	; 0x02
    1020:	77 ff       	sbrs	r23, 7
    1022:	02 c0       	rjmp	.+4      	; 0x1028 <vsnprintf+0x20>
    1024:	60 e0       	ldi	r22, 0x00	; 0
    1026:	70 e8       	ldi	r23, 0x80	; 128
    1028:	cb 01       	movw	r24, r22
    102a:	01 97       	sbiw	r24, 0x01	; 1
    102c:	8d 83       	std	Y+5, r24	; 0x05
    102e:	9e 83       	std	Y+6, r25	; 0x06
    1030:	a9 01       	movw	r20, r18
    1032:	bf 01       	movw	r22, r30
    1034:	ce 01       	movw	r24, r28
    1036:	01 96       	adiw	r24, 0x01	; 1
    1038:	0e 94 30 08 	call	0x1060	; 0x1060 <vfprintf>
    103c:	4d 81       	ldd	r20, Y+5	; 0x05
    103e:	5e 81       	ldd	r21, Y+6	; 0x06
    1040:	57 fd       	sbrc	r21, 7
    1042:	0a c0       	rjmp	.+20     	; 0x1058 <vsnprintf+0x50>
    1044:	2f 81       	ldd	r18, Y+7	; 0x07
    1046:	38 85       	ldd	r19, Y+8	; 0x08
    1048:	42 17       	cp	r20, r18
    104a:	53 07       	cpc	r21, r19
    104c:	0c f4       	brge	.+2      	; 0x1050 <vsnprintf+0x48>
    104e:	9a 01       	movw	r18, r20
    1050:	f8 01       	movw	r30, r16
    1052:	e2 0f       	add	r30, r18
    1054:	f3 1f       	adc	r31, r19
    1056:	10 82       	st	Z, r1
    1058:	2e 96       	adiw	r28, 0x0e	; 14
    105a:	e4 e0       	ldi	r30, 0x04	; 4
    105c:	0c 94 0c 0b 	jmp	0x1618	; 0x1618 <__epilogue_restores__+0x1c>

00001060 <vfprintf>:
    1060:	ab e0       	ldi	r26, 0x0B	; 11
    1062:	b0 e0       	ldi	r27, 0x00	; 0
    1064:	e6 e3       	ldi	r30, 0x36	; 54
    1066:	f8 e0       	ldi	r31, 0x08	; 8
    1068:	0c 94 e5 0a 	jmp	0x15ca	; 0x15ca <__prologue_saves__>
    106c:	6c 01       	movw	r12, r24
    106e:	7b 01       	movw	r14, r22
    1070:	8a 01       	movw	r16, r20
    1072:	fc 01       	movw	r30, r24
    1074:	16 82       	std	Z+6, r1	; 0x06
    1076:	17 82       	std	Z+7, r1	; 0x07
    1078:	83 81       	ldd	r24, Z+3	; 0x03
    107a:	81 ff       	sbrs	r24, 1
    107c:	cc c1       	rjmp	.+920    	; 0x1416 <vfprintf+0x3b6>
    107e:	ce 01       	movw	r24, r28
    1080:	01 96       	adiw	r24, 0x01	; 1
    1082:	3c 01       	movw	r6, r24
    1084:	f6 01       	movw	r30, r12
    1086:	93 81       	ldd	r25, Z+3	; 0x03
    1088:	f7 01       	movw	r30, r14
    108a:	93 fd       	sbrc	r25, 3
    108c:	85 91       	lpm	r24, Z+
    108e:	93 ff       	sbrs	r25, 3
    1090:	81 91       	ld	r24, Z+
    1092:	7f 01       	movw	r14, r30
    1094:	88 23       	and	r24, r24
    1096:	09 f4       	brne	.+2      	; 0x109a <vfprintf+0x3a>
    1098:	ba c1       	rjmp	.+884    	; 0x140e <vfprintf+0x3ae>
    109a:	85 32       	cpi	r24, 0x25	; 37
    109c:	39 f4       	brne	.+14     	; 0x10ac <vfprintf+0x4c>
    109e:	93 fd       	sbrc	r25, 3
    10a0:	85 91       	lpm	r24, Z+
    10a2:	93 ff       	sbrs	r25, 3
    10a4:	81 91       	ld	r24, Z+
    10a6:	7f 01       	movw	r14, r30
    10a8:	85 32       	cpi	r24, 0x25	; 37
    10aa:	29 f4       	brne	.+10     	; 0x10b6 <vfprintf+0x56>
    10ac:	b6 01       	movw	r22, r12
    10ae:	90 e0       	ldi	r25, 0x00	; 0
    10b0:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    10b4:	e7 cf       	rjmp	.-50     	; 0x1084 <vfprintf+0x24>
    10b6:	91 2c       	mov	r9, r1
    10b8:	21 2c       	mov	r2, r1
    10ba:	31 2c       	mov	r3, r1
    10bc:	ff e1       	ldi	r31, 0x1F	; 31
    10be:	f3 15       	cp	r31, r3
    10c0:	d8 f0       	brcs	.+54     	; 0x10f8 <vfprintf+0x98>
    10c2:	8b 32       	cpi	r24, 0x2B	; 43
    10c4:	79 f0       	breq	.+30     	; 0x10e4 <vfprintf+0x84>
    10c6:	38 f4       	brcc	.+14     	; 0x10d6 <vfprintf+0x76>
    10c8:	80 32       	cpi	r24, 0x20	; 32
    10ca:	79 f0       	breq	.+30     	; 0x10ea <vfprintf+0x8a>
    10cc:	83 32       	cpi	r24, 0x23	; 35
    10ce:	a1 f4       	brne	.+40     	; 0x10f8 <vfprintf+0x98>
    10d0:	23 2d       	mov	r18, r3
    10d2:	20 61       	ori	r18, 0x10	; 16
    10d4:	1d c0       	rjmp	.+58     	; 0x1110 <vfprintf+0xb0>
    10d6:	8d 32       	cpi	r24, 0x2D	; 45
    10d8:	61 f0       	breq	.+24     	; 0x10f2 <vfprintf+0x92>
    10da:	80 33       	cpi	r24, 0x30	; 48
    10dc:	69 f4       	brne	.+26     	; 0x10f8 <vfprintf+0x98>
    10de:	23 2d       	mov	r18, r3
    10e0:	21 60       	ori	r18, 0x01	; 1
    10e2:	16 c0       	rjmp	.+44     	; 0x1110 <vfprintf+0xb0>
    10e4:	83 2d       	mov	r24, r3
    10e6:	82 60       	ori	r24, 0x02	; 2
    10e8:	38 2e       	mov	r3, r24
    10ea:	e3 2d       	mov	r30, r3
    10ec:	e4 60       	ori	r30, 0x04	; 4
    10ee:	3e 2e       	mov	r3, r30
    10f0:	2a c0       	rjmp	.+84     	; 0x1146 <vfprintf+0xe6>
    10f2:	f3 2d       	mov	r31, r3
    10f4:	f8 60       	ori	r31, 0x08	; 8
    10f6:	1d c0       	rjmp	.+58     	; 0x1132 <vfprintf+0xd2>
    10f8:	37 fc       	sbrc	r3, 7
    10fa:	2d c0       	rjmp	.+90     	; 0x1156 <vfprintf+0xf6>
    10fc:	20 ed       	ldi	r18, 0xD0	; 208
    10fe:	28 0f       	add	r18, r24
    1100:	2a 30       	cpi	r18, 0x0A	; 10
    1102:	40 f0       	brcs	.+16     	; 0x1114 <vfprintf+0xb4>
    1104:	8e 32       	cpi	r24, 0x2E	; 46
    1106:	b9 f4       	brne	.+46     	; 0x1136 <vfprintf+0xd6>
    1108:	36 fc       	sbrc	r3, 6
    110a:	81 c1       	rjmp	.+770    	; 0x140e <vfprintf+0x3ae>
    110c:	23 2d       	mov	r18, r3
    110e:	20 64       	ori	r18, 0x40	; 64
    1110:	32 2e       	mov	r3, r18
    1112:	19 c0       	rjmp	.+50     	; 0x1146 <vfprintf+0xe6>
    1114:	36 fe       	sbrs	r3, 6
    1116:	06 c0       	rjmp	.+12     	; 0x1124 <vfprintf+0xc4>
    1118:	8a e0       	ldi	r24, 0x0A	; 10
    111a:	98 9e       	mul	r9, r24
    111c:	20 0d       	add	r18, r0
    111e:	11 24       	eor	r1, r1
    1120:	92 2e       	mov	r9, r18
    1122:	11 c0       	rjmp	.+34     	; 0x1146 <vfprintf+0xe6>
    1124:	ea e0       	ldi	r30, 0x0A	; 10
    1126:	2e 9e       	mul	r2, r30
    1128:	20 0d       	add	r18, r0
    112a:	11 24       	eor	r1, r1
    112c:	22 2e       	mov	r2, r18
    112e:	f3 2d       	mov	r31, r3
    1130:	f0 62       	ori	r31, 0x20	; 32
    1132:	3f 2e       	mov	r3, r31
    1134:	08 c0       	rjmp	.+16     	; 0x1146 <vfprintf+0xe6>
    1136:	8c 36       	cpi	r24, 0x6C	; 108
    1138:	21 f4       	brne	.+8      	; 0x1142 <vfprintf+0xe2>
    113a:	83 2d       	mov	r24, r3
    113c:	80 68       	ori	r24, 0x80	; 128
    113e:	38 2e       	mov	r3, r24
    1140:	02 c0       	rjmp	.+4      	; 0x1146 <vfprintf+0xe6>
    1142:	88 36       	cpi	r24, 0x68	; 104
    1144:	41 f4       	brne	.+16     	; 0x1156 <vfprintf+0xf6>
    1146:	f7 01       	movw	r30, r14
    1148:	93 fd       	sbrc	r25, 3
    114a:	85 91       	lpm	r24, Z+
    114c:	93 ff       	sbrs	r25, 3
    114e:	81 91       	ld	r24, Z+
    1150:	7f 01       	movw	r14, r30
    1152:	81 11       	cpse	r24, r1
    1154:	b3 cf       	rjmp	.-154    	; 0x10bc <vfprintf+0x5c>
    1156:	98 2f       	mov	r25, r24
    1158:	9f 7d       	andi	r25, 0xDF	; 223
    115a:	95 54       	subi	r25, 0x45	; 69
    115c:	93 30       	cpi	r25, 0x03	; 3
    115e:	28 f4       	brcc	.+10     	; 0x116a <vfprintf+0x10a>
    1160:	0c 5f       	subi	r16, 0xFC	; 252
    1162:	1f 4f       	sbci	r17, 0xFF	; 255
    1164:	9f e3       	ldi	r25, 0x3F	; 63
    1166:	99 83       	std	Y+1, r25	; 0x01
    1168:	0d c0       	rjmp	.+26     	; 0x1184 <vfprintf+0x124>
    116a:	83 36       	cpi	r24, 0x63	; 99
    116c:	31 f0       	breq	.+12     	; 0x117a <vfprintf+0x11a>
    116e:	83 37       	cpi	r24, 0x73	; 115
    1170:	71 f0       	breq	.+28     	; 0x118e <vfprintf+0x12e>
    1172:	83 35       	cpi	r24, 0x53	; 83
    1174:	09 f0       	breq	.+2      	; 0x1178 <vfprintf+0x118>
    1176:	59 c0       	rjmp	.+178    	; 0x122a <vfprintf+0x1ca>
    1178:	21 c0       	rjmp	.+66     	; 0x11bc <vfprintf+0x15c>
    117a:	f8 01       	movw	r30, r16
    117c:	80 81       	ld	r24, Z
    117e:	89 83       	std	Y+1, r24	; 0x01
    1180:	0e 5f       	subi	r16, 0xFE	; 254
    1182:	1f 4f       	sbci	r17, 0xFF	; 255
    1184:	88 24       	eor	r8, r8
    1186:	83 94       	inc	r8
    1188:	91 2c       	mov	r9, r1
    118a:	53 01       	movw	r10, r6
    118c:	13 c0       	rjmp	.+38     	; 0x11b4 <vfprintf+0x154>
    118e:	28 01       	movw	r4, r16
    1190:	f2 e0       	ldi	r31, 0x02	; 2
    1192:	4f 0e       	add	r4, r31
    1194:	51 1c       	adc	r5, r1
    1196:	f8 01       	movw	r30, r16
    1198:	a0 80       	ld	r10, Z
    119a:	b1 80       	ldd	r11, Z+1	; 0x01
    119c:	36 fe       	sbrs	r3, 6
    119e:	03 c0       	rjmp	.+6      	; 0x11a6 <vfprintf+0x146>
    11a0:	69 2d       	mov	r22, r9
    11a2:	70 e0       	ldi	r23, 0x00	; 0
    11a4:	02 c0       	rjmp	.+4      	; 0x11aa <vfprintf+0x14a>
    11a6:	6f ef       	ldi	r22, 0xFF	; 255
    11a8:	7f ef       	ldi	r23, 0xFF	; 255
    11aa:	c5 01       	movw	r24, r10
    11ac:	0e 94 1f 0a 	call	0x143e	; 0x143e <strnlen>
    11b0:	4c 01       	movw	r8, r24
    11b2:	82 01       	movw	r16, r4
    11b4:	f3 2d       	mov	r31, r3
    11b6:	ff 77       	andi	r31, 0x7F	; 127
    11b8:	3f 2e       	mov	r3, r31
    11ba:	16 c0       	rjmp	.+44     	; 0x11e8 <vfprintf+0x188>
    11bc:	28 01       	movw	r4, r16
    11be:	22 e0       	ldi	r18, 0x02	; 2
    11c0:	42 0e       	add	r4, r18
    11c2:	51 1c       	adc	r5, r1
    11c4:	f8 01       	movw	r30, r16
    11c6:	a0 80       	ld	r10, Z
    11c8:	b1 80       	ldd	r11, Z+1	; 0x01
    11ca:	36 fe       	sbrs	r3, 6
    11cc:	03 c0       	rjmp	.+6      	; 0x11d4 <vfprintf+0x174>
    11ce:	69 2d       	mov	r22, r9
    11d0:	70 e0       	ldi	r23, 0x00	; 0
    11d2:	02 c0       	rjmp	.+4      	; 0x11d8 <vfprintf+0x178>
    11d4:	6f ef       	ldi	r22, 0xFF	; 255
    11d6:	7f ef       	ldi	r23, 0xFF	; 255
    11d8:	c5 01       	movw	r24, r10
    11da:	0e 94 14 0a 	call	0x1428	; 0x1428 <strnlen_P>
    11de:	4c 01       	movw	r8, r24
    11e0:	f3 2d       	mov	r31, r3
    11e2:	f0 68       	ori	r31, 0x80	; 128
    11e4:	3f 2e       	mov	r3, r31
    11e6:	82 01       	movw	r16, r4
    11e8:	33 fc       	sbrc	r3, 3
    11ea:	1b c0       	rjmp	.+54     	; 0x1222 <vfprintf+0x1c2>
    11ec:	82 2d       	mov	r24, r2
    11ee:	90 e0       	ldi	r25, 0x00	; 0
    11f0:	88 16       	cp	r8, r24
    11f2:	99 06       	cpc	r9, r25
    11f4:	b0 f4       	brcc	.+44     	; 0x1222 <vfprintf+0x1c2>
    11f6:	b6 01       	movw	r22, r12
    11f8:	80 e2       	ldi	r24, 0x20	; 32
    11fa:	90 e0       	ldi	r25, 0x00	; 0
    11fc:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    1200:	2a 94       	dec	r2
    1202:	f4 cf       	rjmp	.-24     	; 0x11ec <vfprintf+0x18c>
    1204:	f5 01       	movw	r30, r10
    1206:	37 fc       	sbrc	r3, 7
    1208:	85 91       	lpm	r24, Z+
    120a:	37 fe       	sbrs	r3, 7
    120c:	81 91       	ld	r24, Z+
    120e:	5f 01       	movw	r10, r30
    1210:	b6 01       	movw	r22, r12
    1212:	90 e0       	ldi	r25, 0x00	; 0
    1214:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    1218:	21 10       	cpse	r2, r1
    121a:	2a 94       	dec	r2
    121c:	21 e0       	ldi	r18, 0x01	; 1
    121e:	82 1a       	sub	r8, r18
    1220:	91 08       	sbc	r9, r1
    1222:	81 14       	cp	r8, r1
    1224:	91 04       	cpc	r9, r1
    1226:	71 f7       	brne	.-36     	; 0x1204 <vfprintf+0x1a4>
    1228:	e8 c0       	rjmp	.+464    	; 0x13fa <vfprintf+0x39a>
    122a:	84 36       	cpi	r24, 0x64	; 100
    122c:	11 f0       	breq	.+4      	; 0x1232 <vfprintf+0x1d2>
    122e:	89 36       	cpi	r24, 0x69	; 105
    1230:	41 f5       	brne	.+80     	; 0x1282 <vfprintf+0x222>
    1232:	f8 01       	movw	r30, r16
    1234:	37 fe       	sbrs	r3, 7
    1236:	07 c0       	rjmp	.+14     	; 0x1246 <vfprintf+0x1e6>
    1238:	60 81       	ld	r22, Z
    123a:	71 81       	ldd	r23, Z+1	; 0x01
    123c:	82 81       	ldd	r24, Z+2	; 0x02
    123e:	93 81       	ldd	r25, Z+3	; 0x03
    1240:	0c 5f       	subi	r16, 0xFC	; 252
    1242:	1f 4f       	sbci	r17, 0xFF	; 255
    1244:	08 c0       	rjmp	.+16     	; 0x1256 <vfprintf+0x1f6>
    1246:	60 81       	ld	r22, Z
    1248:	71 81       	ldd	r23, Z+1	; 0x01
    124a:	07 2e       	mov	r0, r23
    124c:	00 0c       	add	r0, r0
    124e:	88 0b       	sbc	r24, r24
    1250:	99 0b       	sbc	r25, r25
    1252:	0e 5f       	subi	r16, 0xFE	; 254
    1254:	1f 4f       	sbci	r17, 0xFF	; 255
    1256:	f3 2d       	mov	r31, r3
    1258:	ff 76       	andi	r31, 0x6F	; 111
    125a:	3f 2e       	mov	r3, r31
    125c:	97 ff       	sbrs	r25, 7
    125e:	09 c0       	rjmp	.+18     	; 0x1272 <vfprintf+0x212>
    1260:	90 95       	com	r25
    1262:	80 95       	com	r24
    1264:	70 95       	com	r23
    1266:	61 95       	neg	r22
    1268:	7f 4f       	sbci	r23, 0xFF	; 255
    126a:	8f 4f       	sbci	r24, 0xFF	; 255
    126c:	9f 4f       	sbci	r25, 0xFF	; 255
    126e:	f0 68       	ori	r31, 0x80	; 128
    1270:	3f 2e       	mov	r3, r31
    1272:	2a e0       	ldi	r18, 0x0A	; 10
    1274:	30 e0       	ldi	r19, 0x00	; 0
    1276:	a3 01       	movw	r20, r6
    1278:	0e 94 66 0a 	call	0x14cc	; 0x14cc <__ultoa_invert>
    127c:	88 2e       	mov	r8, r24
    127e:	86 18       	sub	r8, r6
    1280:	45 c0       	rjmp	.+138    	; 0x130c <vfprintf+0x2ac>
    1282:	85 37       	cpi	r24, 0x75	; 117
    1284:	31 f4       	brne	.+12     	; 0x1292 <vfprintf+0x232>
    1286:	23 2d       	mov	r18, r3
    1288:	2f 7e       	andi	r18, 0xEF	; 239
    128a:	b2 2e       	mov	r11, r18
    128c:	2a e0       	ldi	r18, 0x0A	; 10
    128e:	30 e0       	ldi	r19, 0x00	; 0
    1290:	25 c0       	rjmp	.+74     	; 0x12dc <vfprintf+0x27c>
    1292:	93 2d       	mov	r25, r3
    1294:	99 7f       	andi	r25, 0xF9	; 249
    1296:	b9 2e       	mov	r11, r25
    1298:	8f 36       	cpi	r24, 0x6F	; 111
    129a:	c1 f0       	breq	.+48     	; 0x12cc <vfprintf+0x26c>
    129c:	18 f4       	brcc	.+6      	; 0x12a4 <vfprintf+0x244>
    129e:	88 35       	cpi	r24, 0x58	; 88
    12a0:	79 f0       	breq	.+30     	; 0x12c0 <vfprintf+0x260>
    12a2:	b5 c0       	rjmp	.+362    	; 0x140e <vfprintf+0x3ae>
    12a4:	80 37       	cpi	r24, 0x70	; 112
    12a6:	19 f0       	breq	.+6      	; 0x12ae <vfprintf+0x24e>
    12a8:	88 37       	cpi	r24, 0x78	; 120
    12aa:	21 f0       	breq	.+8      	; 0x12b4 <vfprintf+0x254>
    12ac:	b0 c0       	rjmp	.+352    	; 0x140e <vfprintf+0x3ae>
    12ae:	e9 2f       	mov	r30, r25
    12b0:	e0 61       	ori	r30, 0x10	; 16
    12b2:	be 2e       	mov	r11, r30
    12b4:	b4 fe       	sbrs	r11, 4
    12b6:	0d c0       	rjmp	.+26     	; 0x12d2 <vfprintf+0x272>
    12b8:	fb 2d       	mov	r31, r11
    12ba:	f4 60       	ori	r31, 0x04	; 4
    12bc:	bf 2e       	mov	r11, r31
    12be:	09 c0       	rjmp	.+18     	; 0x12d2 <vfprintf+0x272>
    12c0:	34 fe       	sbrs	r3, 4
    12c2:	0a c0       	rjmp	.+20     	; 0x12d8 <vfprintf+0x278>
    12c4:	29 2f       	mov	r18, r25
    12c6:	26 60       	ori	r18, 0x06	; 6
    12c8:	b2 2e       	mov	r11, r18
    12ca:	06 c0       	rjmp	.+12     	; 0x12d8 <vfprintf+0x278>
    12cc:	28 e0       	ldi	r18, 0x08	; 8
    12ce:	30 e0       	ldi	r19, 0x00	; 0
    12d0:	05 c0       	rjmp	.+10     	; 0x12dc <vfprintf+0x27c>
    12d2:	20 e1       	ldi	r18, 0x10	; 16
    12d4:	30 e0       	ldi	r19, 0x00	; 0
    12d6:	02 c0       	rjmp	.+4      	; 0x12dc <vfprintf+0x27c>
    12d8:	20 e1       	ldi	r18, 0x10	; 16
    12da:	32 e0       	ldi	r19, 0x02	; 2
    12dc:	f8 01       	movw	r30, r16
    12de:	b7 fe       	sbrs	r11, 7
    12e0:	07 c0       	rjmp	.+14     	; 0x12f0 <vfprintf+0x290>
    12e2:	60 81       	ld	r22, Z
    12e4:	71 81       	ldd	r23, Z+1	; 0x01
    12e6:	82 81       	ldd	r24, Z+2	; 0x02
    12e8:	93 81       	ldd	r25, Z+3	; 0x03
    12ea:	0c 5f       	subi	r16, 0xFC	; 252
    12ec:	1f 4f       	sbci	r17, 0xFF	; 255
    12ee:	06 c0       	rjmp	.+12     	; 0x12fc <vfprintf+0x29c>
    12f0:	60 81       	ld	r22, Z
    12f2:	71 81       	ldd	r23, Z+1	; 0x01
    12f4:	80 e0       	ldi	r24, 0x00	; 0
    12f6:	90 e0       	ldi	r25, 0x00	; 0
    12f8:	0e 5f       	subi	r16, 0xFE	; 254
    12fa:	1f 4f       	sbci	r17, 0xFF	; 255
    12fc:	a3 01       	movw	r20, r6
    12fe:	0e 94 66 0a 	call	0x14cc	; 0x14cc <__ultoa_invert>
    1302:	88 2e       	mov	r8, r24
    1304:	86 18       	sub	r8, r6
    1306:	fb 2d       	mov	r31, r11
    1308:	ff 77       	andi	r31, 0x7F	; 127
    130a:	3f 2e       	mov	r3, r31
    130c:	36 fe       	sbrs	r3, 6
    130e:	0d c0       	rjmp	.+26     	; 0x132a <vfprintf+0x2ca>
    1310:	23 2d       	mov	r18, r3
    1312:	2e 7f       	andi	r18, 0xFE	; 254
    1314:	a2 2e       	mov	r10, r18
    1316:	89 14       	cp	r8, r9
    1318:	58 f4       	brcc	.+22     	; 0x1330 <vfprintf+0x2d0>
    131a:	34 fe       	sbrs	r3, 4
    131c:	0b c0       	rjmp	.+22     	; 0x1334 <vfprintf+0x2d4>
    131e:	32 fc       	sbrc	r3, 2
    1320:	09 c0       	rjmp	.+18     	; 0x1334 <vfprintf+0x2d4>
    1322:	83 2d       	mov	r24, r3
    1324:	8e 7e       	andi	r24, 0xEE	; 238
    1326:	a8 2e       	mov	r10, r24
    1328:	05 c0       	rjmp	.+10     	; 0x1334 <vfprintf+0x2d4>
    132a:	b8 2c       	mov	r11, r8
    132c:	a3 2c       	mov	r10, r3
    132e:	03 c0       	rjmp	.+6      	; 0x1336 <vfprintf+0x2d6>
    1330:	b8 2c       	mov	r11, r8
    1332:	01 c0       	rjmp	.+2      	; 0x1336 <vfprintf+0x2d6>
    1334:	b9 2c       	mov	r11, r9
    1336:	a4 fe       	sbrs	r10, 4
    1338:	0f c0       	rjmp	.+30     	; 0x1358 <vfprintf+0x2f8>
    133a:	fe 01       	movw	r30, r28
    133c:	e8 0d       	add	r30, r8
    133e:	f1 1d       	adc	r31, r1
    1340:	80 81       	ld	r24, Z
    1342:	80 33       	cpi	r24, 0x30	; 48
    1344:	21 f4       	brne	.+8      	; 0x134e <vfprintf+0x2ee>
    1346:	9a 2d       	mov	r25, r10
    1348:	99 7e       	andi	r25, 0xE9	; 233
    134a:	a9 2e       	mov	r10, r25
    134c:	09 c0       	rjmp	.+18     	; 0x1360 <vfprintf+0x300>
    134e:	a2 fe       	sbrs	r10, 2
    1350:	06 c0       	rjmp	.+12     	; 0x135e <vfprintf+0x2fe>
    1352:	b3 94       	inc	r11
    1354:	b3 94       	inc	r11
    1356:	04 c0       	rjmp	.+8      	; 0x1360 <vfprintf+0x300>
    1358:	8a 2d       	mov	r24, r10
    135a:	86 78       	andi	r24, 0x86	; 134
    135c:	09 f0       	breq	.+2      	; 0x1360 <vfprintf+0x300>
    135e:	b3 94       	inc	r11
    1360:	a3 fc       	sbrc	r10, 3
    1362:	11 c0       	rjmp	.+34     	; 0x1386 <vfprintf+0x326>
    1364:	a0 fe       	sbrs	r10, 0
    1366:	06 c0       	rjmp	.+12     	; 0x1374 <vfprintf+0x314>
    1368:	b2 14       	cp	r11, r2
    136a:	88 f4       	brcc	.+34     	; 0x138e <vfprintf+0x32e>
    136c:	28 0c       	add	r2, r8
    136e:	92 2c       	mov	r9, r2
    1370:	9b 18       	sub	r9, r11
    1372:	0e c0       	rjmp	.+28     	; 0x1390 <vfprintf+0x330>
    1374:	b2 14       	cp	r11, r2
    1376:	60 f4       	brcc	.+24     	; 0x1390 <vfprintf+0x330>
    1378:	b6 01       	movw	r22, r12
    137a:	80 e2       	ldi	r24, 0x20	; 32
    137c:	90 e0       	ldi	r25, 0x00	; 0
    137e:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    1382:	b3 94       	inc	r11
    1384:	f7 cf       	rjmp	.-18     	; 0x1374 <vfprintf+0x314>
    1386:	b2 14       	cp	r11, r2
    1388:	18 f4       	brcc	.+6      	; 0x1390 <vfprintf+0x330>
    138a:	2b 18       	sub	r2, r11
    138c:	02 c0       	rjmp	.+4      	; 0x1392 <vfprintf+0x332>
    138e:	98 2c       	mov	r9, r8
    1390:	21 2c       	mov	r2, r1
    1392:	a4 fe       	sbrs	r10, 4
    1394:	10 c0       	rjmp	.+32     	; 0x13b6 <vfprintf+0x356>
    1396:	b6 01       	movw	r22, r12
    1398:	80 e3       	ldi	r24, 0x30	; 48
    139a:	90 e0       	ldi	r25, 0x00	; 0
    139c:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    13a0:	a2 fe       	sbrs	r10, 2
    13a2:	17 c0       	rjmp	.+46     	; 0x13d2 <vfprintf+0x372>
    13a4:	a1 fc       	sbrc	r10, 1
    13a6:	03 c0       	rjmp	.+6      	; 0x13ae <vfprintf+0x34e>
    13a8:	88 e7       	ldi	r24, 0x78	; 120
    13aa:	90 e0       	ldi	r25, 0x00	; 0
    13ac:	02 c0       	rjmp	.+4      	; 0x13b2 <vfprintf+0x352>
    13ae:	88 e5       	ldi	r24, 0x58	; 88
    13b0:	90 e0       	ldi	r25, 0x00	; 0
    13b2:	b6 01       	movw	r22, r12
    13b4:	0c c0       	rjmp	.+24     	; 0x13ce <vfprintf+0x36e>
    13b6:	8a 2d       	mov	r24, r10
    13b8:	86 78       	andi	r24, 0x86	; 134
    13ba:	59 f0       	breq	.+22     	; 0x13d2 <vfprintf+0x372>
    13bc:	a1 fe       	sbrs	r10, 1
    13be:	02 c0       	rjmp	.+4      	; 0x13c4 <vfprintf+0x364>
    13c0:	8b e2       	ldi	r24, 0x2B	; 43
    13c2:	01 c0       	rjmp	.+2      	; 0x13c6 <vfprintf+0x366>
    13c4:	80 e2       	ldi	r24, 0x20	; 32
    13c6:	a7 fc       	sbrc	r10, 7
    13c8:	8d e2       	ldi	r24, 0x2D	; 45
    13ca:	b6 01       	movw	r22, r12
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    13d2:	89 14       	cp	r8, r9
    13d4:	38 f4       	brcc	.+14     	; 0x13e4 <vfprintf+0x384>
    13d6:	b6 01       	movw	r22, r12
    13d8:	80 e3       	ldi	r24, 0x30	; 48
    13da:	90 e0       	ldi	r25, 0x00	; 0
    13dc:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    13e0:	9a 94       	dec	r9
    13e2:	f7 cf       	rjmp	.-18     	; 0x13d2 <vfprintf+0x372>
    13e4:	8a 94       	dec	r8
    13e6:	f3 01       	movw	r30, r6
    13e8:	e8 0d       	add	r30, r8
    13ea:	f1 1d       	adc	r31, r1
    13ec:	80 81       	ld	r24, Z
    13ee:	b6 01       	movw	r22, r12
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    13f6:	81 10       	cpse	r8, r1
    13f8:	f5 cf       	rjmp	.-22     	; 0x13e4 <vfprintf+0x384>
    13fa:	22 20       	and	r2, r2
    13fc:	09 f4       	brne	.+2      	; 0x1400 <vfprintf+0x3a0>
    13fe:	42 ce       	rjmp	.-892    	; 0x1084 <vfprintf+0x24>
    1400:	b6 01       	movw	r22, r12
    1402:	80 e2       	ldi	r24, 0x20	; 32
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    140a:	2a 94       	dec	r2
    140c:	f6 cf       	rjmp	.-20     	; 0x13fa <vfprintf+0x39a>
    140e:	f6 01       	movw	r30, r12
    1410:	86 81       	ldd	r24, Z+6	; 0x06
    1412:	97 81       	ldd	r25, Z+7	; 0x07
    1414:	02 c0       	rjmp	.+4      	; 0x141a <vfprintf+0x3ba>
    1416:	8f ef       	ldi	r24, 0xFF	; 255
    1418:	9f ef       	ldi	r25, 0xFF	; 255
    141a:	2b 96       	adiw	r28, 0x0b	; 11
    141c:	e2 e1       	ldi	r30, 0x12	; 18
    141e:	0c 94 fe 0a 	jmp	0x15fc	; 0x15fc <__epilogue_restores__>

00001422 <__ctype_isfalse>:
    1422:	99 27       	eor	r25, r25
    1424:	88 27       	eor	r24, r24

00001426 <__ctype_istrue>:
    1426:	08 95       	ret

00001428 <strnlen_P>:
    1428:	fc 01       	movw	r30, r24
    142a:	05 90       	lpm	r0, Z+
    142c:	61 50       	subi	r22, 0x01	; 1
    142e:	70 40       	sbci	r23, 0x00	; 0
    1430:	01 10       	cpse	r0, r1
    1432:	d8 f7       	brcc	.-10     	; 0x142a <strnlen_P+0x2>
    1434:	80 95       	com	r24
    1436:	90 95       	com	r25
    1438:	8e 0f       	add	r24, r30
    143a:	9f 1f       	adc	r25, r31
    143c:	08 95       	ret

0000143e <strnlen>:
    143e:	fc 01       	movw	r30, r24
    1440:	61 50       	subi	r22, 0x01	; 1
    1442:	70 40       	sbci	r23, 0x00	; 0
    1444:	01 90       	ld	r0, Z+
    1446:	01 10       	cpse	r0, r1
    1448:	d8 f7       	brcc	.-10     	; 0x1440 <strnlen+0x2>
    144a:	80 95       	com	r24
    144c:	90 95       	com	r25
    144e:	8e 0f       	add	r24, r30
    1450:	9f 1f       	adc	r25, r31
    1452:	08 95       	ret

00001454 <fputc>:
    1454:	0f 93       	push	r16
    1456:	1f 93       	push	r17
    1458:	cf 93       	push	r28
    145a:	df 93       	push	r29
    145c:	fb 01       	movw	r30, r22
    145e:	23 81       	ldd	r18, Z+3	; 0x03
    1460:	21 fd       	sbrc	r18, 1
    1462:	03 c0       	rjmp	.+6      	; 0x146a <fputc+0x16>
    1464:	8f ef       	ldi	r24, 0xFF	; 255
    1466:	9f ef       	ldi	r25, 0xFF	; 255
    1468:	2c c0       	rjmp	.+88     	; 0x14c2 <fputc+0x6e>
    146a:	22 ff       	sbrs	r18, 2
    146c:	16 c0       	rjmp	.+44     	; 0x149a <fputc+0x46>
    146e:	46 81       	ldd	r20, Z+6	; 0x06
    1470:	57 81       	ldd	r21, Z+7	; 0x07
    1472:	24 81       	ldd	r18, Z+4	; 0x04
    1474:	35 81       	ldd	r19, Z+5	; 0x05
    1476:	42 17       	cp	r20, r18
    1478:	53 07       	cpc	r21, r19
    147a:	44 f4       	brge	.+16     	; 0x148c <fputc+0x38>
    147c:	a0 81       	ld	r26, Z
    147e:	b1 81       	ldd	r27, Z+1	; 0x01
    1480:	9d 01       	movw	r18, r26
    1482:	2f 5f       	subi	r18, 0xFF	; 255
    1484:	3f 4f       	sbci	r19, 0xFF	; 255
    1486:	20 83       	st	Z, r18
    1488:	31 83       	std	Z+1, r19	; 0x01
    148a:	8c 93       	st	X, r24
    148c:	26 81       	ldd	r18, Z+6	; 0x06
    148e:	37 81       	ldd	r19, Z+7	; 0x07
    1490:	2f 5f       	subi	r18, 0xFF	; 255
    1492:	3f 4f       	sbci	r19, 0xFF	; 255
    1494:	26 83       	std	Z+6, r18	; 0x06
    1496:	37 83       	std	Z+7, r19	; 0x07
    1498:	14 c0       	rjmp	.+40     	; 0x14c2 <fputc+0x6e>
    149a:	8b 01       	movw	r16, r22
    149c:	ec 01       	movw	r28, r24
    149e:	fb 01       	movw	r30, r22
    14a0:	00 84       	ldd	r0, Z+8	; 0x08
    14a2:	f1 85       	ldd	r31, Z+9	; 0x09
    14a4:	e0 2d       	mov	r30, r0
    14a6:	09 95       	icall
    14a8:	89 2b       	or	r24, r25
    14aa:	e1 f6       	brne	.-72     	; 0x1464 <fputc+0x10>
    14ac:	d8 01       	movw	r26, r16
    14ae:	16 96       	adiw	r26, 0x06	; 6
    14b0:	8d 91       	ld	r24, X+
    14b2:	9c 91       	ld	r25, X
    14b4:	17 97       	sbiw	r26, 0x07	; 7
    14b6:	01 96       	adiw	r24, 0x01	; 1
    14b8:	16 96       	adiw	r26, 0x06	; 6
    14ba:	8d 93       	st	X+, r24
    14bc:	9c 93       	st	X, r25
    14be:	17 97       	sbiw	r26, 0x07	; 7
    14c0:	ce 01       	movw	r24, r28
    14c2:	df 91       	pop	r29
    14c4:	cf 91       	pop	r28
    14c6:	1f 91       	pop	r17
    14c8:	0f 91       	pop	r16
    14ca:	08 95       	ret

000014cc <__ultoa_invert>:
    14cc:	fa 01       	movw	r30, r20
    14ce:	aa 27       	eor	r26, r26
    14d0:	28 30       	cpi	r18, 0x08	; 8
    14d2:	51 f1       	breq	.+84     	; 0x1528 <__ultoa_invert+0x5c>
    14d4:	20 31       	cpi	r18, 0x10	; 16
    14d6:	81 f1       	breq	.+96     	; 0x1538 <__ultoa_invert+0x6c>
    14d8:	e8 94       	clt
    14da:	6f 93       	push	r22
    14dc:	6e 7f       	andi	r22, 0xFE	; 254
    14de:	6e 5f       	subi	r22, 0xFE	; 254
    14e0:	7f 4f       	sbci	r23, 0xFF	; 255
    14e2:	8f 4f       	sbci	r24, 0xFF	; 255
    14e4:	9f 4f       	sbci	r25, 0xFF	; 255
    14e6:	af 4f       	sbci	r26, 0xFF	; 255
    14e8:	b1 e0       	ldi	r27, 0x01	; 1
    14ea:	3e d0       	rcall	.+124    	; 0x1568 <__ultoa_invert+0x9c>
    14ec:	b4 e0       	ldi	r27, 0x04	; 4
    14ee:	3c d0       	rcall	.+120    	; 0x1568 <__ultoa_invert+0x9c>
    14f0:	67 0f       	add	r22, r23
    14f2:	78 1f       	adc	r23, r24
    14f4:	89 1f       	adc	r24, r25
    14f6:	9a 1f       	adc	r25, r26
    14f8:	a1 1d       	adc	r26, r1
    14fa:	68 0f       	add	r22, r24
    14fc:	79 1f       	adc	r23, r25
    14fe:	8a 1f       	adc	r24, r26
    1500:	91 1d       	adc	r25, r1
    1502:	a1 1d       	adc	r26, r1
    1504:	6a 0f       	add	r22, r26
    1506:	71 1d       	adc	r23, r1
    1508:	81 1d       	adc	r24, r1
    150a:	91 1d       	adc	r25, r1
    150c:	a1 1d       	adc	r26, r1
    150e:	20 d0       	rcall	.+64     	; 0x1550 <__ultoa_invert+0x84>
    1510:	09 f4       	brne	.+2      	; 0x1514 <__ultoa_invert+0x48>
    1512:	68 94       	set
    1514:	3f 91       	pop	r19
    1516:	2a e0       	ldi	r18, 0x0A	; 10
    1518:	26 9f       	mul	r18, r22
    151a:	11 24       	eor	r1, r1
    151c:	30 19       	sub	r19, r0
    151e:	30 5d       	subi	r19, 0xD0	; 208
    1520:	31 93       	st	Z+, r19
    1522:	de f6       	brtc	.-74     	; 0x14da <__ultoa_invert+0xe>
    1524:	cf 01       	movw	r24, r30
    1526:	08 95       	ret
    1528:	46 2f       	mov	r20, r22
    152a:	47 70       	andi	r20, 0x07	; 7
    152c:	40 5d       	subi	r20, 0xD0	; 208
    152e:	41 93       	st	Z+, r20
    1530:	b3 e0       	ldi	r27, 0x03	; 3
    1532:	0f d0       	rcall	.+30     	; 0x1552 <__ultoa_invert+0x86>
    1534:	c9 f7       	brne	.-14     	; 0x1528 <__ultoa_invert+0x5c>
    1536:	f6 cf       	rjmp	.-20     	; 0x1524 <__ultoa_invert+0x58>
    1538:	46 2f       	mov	r20, r22
    153a:	4f 70       	andi	r20, 0x0F	; 15
    153c:	40 5d       	subi	r20, 0xD0	; 208
    153e:	4a 33       	cpi	r20, 0x3A	; 58
    1540:	18 f0       	brcs	.+6      	; 0x1548 <__ultoa_invert+0x7c>
    1542:	49 5d       	subi	r20, 0xD9	; 217
    1544:	31 fd       	sbrc	r19, 1
    1546:	40 52       	subi	r20, 0x20	; 32
    1548:	41 93       	st	Z+, r20
    154a:	02 d0       	rcall	.+4      	; 0x1550 <__ultoa_invert+0x84>
    154c:	a9 f7       	brne	.-22     	; 0x1538 <__ultoa_invert+0x6c>
    154e:	ea cf       	rjmp	.-44     	; 0x1524 <__ultoa_invert+0x58>
    1550:	b4 e0       	ldi	r27, 0x04	; 4
    1552:	a6 95       	lsr	r26
    1554:	97 95       	ror	r25
    1556:	87 95       	ror	r24
    1558:	77 95       	ror	r23
    155a:	67 95       	ror	r22
    155c:	ba 95       	dec	r27
    155e:	c9 f7       	brne	.-14     	; 0x1552 <__ultoa_invert+0x86>
    1560:	00 97       	sbiw	r24, 0x00	; 0
    1562:	61 05       	cpc	r22, r1
    1564:	71 05       	cpc	r23, r1
    1566:	08 95       	ret
    1568:	9b 01       	movw	r18, r22
    156a:	ac 01       	movw	r20, r24
    156c:	0a 2e       	mov	r0, r26
    156e:	06 94       	lsr	r0
    1570:	57 95       	ror	r21
    1572:	47 95       	ror	r20
    1574:	37 95       	ror	r19
    1576:	27 95       	ror	r18
    1578:	ba 95       	dec	r27
    157a:	c9 f7       	brne	.-14     	; 0x156e <__ultoa_invert+0xa2>
    157c:	62 0f       	add	r22, r18
    157e:	73 1f       	adc	r23, r19
    1580:	84 1f       	adc	r24, r20
    1582:	95 1f       	adc	r25, r21
    1584:	a0 1d       	adc	r26, r0
    1586:	08 95       	ret

00001588 <ccp_write_io>:
    1588:	dc 01       	movw	r26, r24
    158a:	28 ed       	ldi	r18, 0xD8	; 216
    158c:	20 93 34 00 	sts	0x0034, r18	; 0x800034 <__TEXT_REGION_LENGTH__+0x7f0034>
    1590:	6c 93       	st	X, r22
    1592:	08 95       	ret

00001594 <__mulsi3>:
    1594:	db 01       	movw	r26, r22
    1596:	8f 93       	push	r24
    1598:	9f 93       	push	r25
    159a:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <__muluhisi3>
    159e:	bf 91       	pop	r27
    15a0:	af 91       	pop	r26
    15a2:	a2 9f       	mul	r26, r18
    15a4:	80 0d       	add	r24, r0
    15a6:	91 1d       	adc	r25, r1
    15a8:	a3 9f       	mul	r26, r19
    15aa:	90 0d       	add	r25, r0
    15ac:	b2 9f       	mul	r27, r18
    15ae:	90 0d       	add	r25, r0
    15b0:	11 24       	eor	r1, r1
    15b2:	08 95       	ret

000015b4 <__muluhisi3>:
    15b4:	0e 94 67 06 	call	0xcce	; 0xcce <__umulhisi3>
    15b8:	a5 9f       	mul	r26, r21
    15ba:	90 0d       	add	r25, r0
    15bc:	b4 9f       	mul	r27, r20
    15be:	90 0d       	add	r25, r0
    15c0:	a4 9f       	mul	r26, r20
    15c2:	80 0d       	add	r24, r0
    15c4:	91 1d       	adc	r25, r1
    15c6:	11 24       	eor	r1, r1
    15c8:	08 95       	ret

000015ca <__prologue_saves__>:
    15ca:	2f 92       	push	r2
    15cc:	3f 92       	push	r3
    15ce:	4f 92       	push	r4
    15d0:	5f 92       	push	r5
    15d2:	6f 92       	push	r6
    15d4:	7f 92       	push	r7
    15d6:	8f 92       	push	r8
    15d8:	9f 92       	push	r9
    15da:	af 92       	push	r10
    15dc:	bf 92       	push	r11
    15de:	cf 92       	push	r12
    15e0:	df 92       	push	r13
    15e2:	ef 92       	push	r14
    15e4:	ff 92       	push	r15
    15e6:	0f 93       	push	r16
    15e8:	1f 93       	push	r17
    15ea:	cf 93       	push	r28
    15ec:	df 93       	push	r29
    15ee:	cd b7       	in	r28, 0x3d	; 61
    15f0:	de b7       	in	r29, 0x3e	; 62
    15f2:	ca 1b       	sub	r28, r26
    15f4:	db 0b       	sbc	r29, r27
    15f6:	cd bf       	out	0x3d, r28	; 61
    15f8:	de bf       	out	0x3e, r29	; 62
    15fa:	09 94       	ijmp

000015fc <__epilogue_restores__>:
    15fc:	2a 88       	ldd	r2, Y+18	; 0x12
    15fe:	39 88       	ldd	r3, Y+17	; 0x11
    1600:	48 88       	ldd	r4, Y+16	; 0x10
    1602:	5f 84       	ldd	r5, Y+15	; 0x0f
    1604:	6e 84       	ldd	r6, Y+14	; 0x0e
    1606:	7d 84       	ldd	r7, Y+13	; 0x0d
    1608:	8c 84       	ldd	r8, Y+12	; 0x0c
    160a:	9b 84       	ldd	r9, Y+11	; 0x0b
    160c:	aa 84       	ldd	r10, Y+10	; 0x0a
    160e:	b9 84       	ldd	r11, Y+9	; 0x09
    1610:	c8 84       	ldd	r12, Y+8	; 0x08
    1612:	df 80       	ldd	r13, Y+7	; 0x07
    1614:	ee 80       	ldd	r14, Y+6	; 0x06
    1616:	fd 80       	ldd	r15, Y+5	; 0x05
    1618:	0c 81       	ldd	r16, Y+4	; 0x04
    161a:	1b 81       	ldd	r17, Y+3	; 0x03
    161c:	aa 81       	ldd	r26, Y+2	; 0x02
    161e:	b9 81       	ldd	r27, Y+1	; 0x01
    1620:	ce 0f       	add	r28, r30
    1622:	d1 1d       	adc	r29, r1
    1624:	cd bf       	out	0x3d, r28	; 61
    1626:	de bf       	out	0x3e, r29	; 62
    1628:	ed 01       	movw	r28, r26
    162a:	08 95       	ret

0000162c <_exit>:
    162c:	f8 94       	cli

0000162e <__stop_program>:
    162e:	ff cf       	rjmp	.-2      	; 0x162e <__stop_program>
