/*
 * layer_template.c
 * Alessio Burrello <alessio.burrello@unibo.it>
 * Francesco Conti <f.conti@unibo.it>
 *
 * Copyright (C) 2018-2020 University of Bologna
 * 
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License. 
 */

#include "${func_name}.h"
% if ULTRA_VERBOSE:
#define VERBOSE_PRINT(...) printf(__VA_ARGS__)
% endif

void ${func_name}(layer* layer_i) 
{
  //////////////////////////////////////////////////////////////////////////
  // arguments assigning: keeping same interface between L2 and L3 memory //
  //////////////////////////////////////////////////////////////////////////

  unsigned int l2_x =         layer_i->L2_input;
  unsigned int l2_x_2 =       layer_i->L2_input_add;
  unsigned int l2_y =         layer_i->L2_output;
  unsigned int l2_W =         layer_i->L2_weights;
% if optional_type == "ternary":
  unsigned int l2_BN =        layer_i->L2_weights + ${int(nif * nof * fs1 * fs2 * W_data_size_byte / 8)};
% endif
  unsigned int out_shift =    layer_i->out_shift;

  unsigned int l1_x       = 0x0;
  unsigned int l1_y       = l1_x + ${int(l1_y_offset/32)*32+32};
  unsigned int l1_weights = 0x0;

  // perf measurement begin
  volatile rt_perf_t *perf;
  perf = rt_alloc(RT_ALLOC_L2_CL_DATA, sizeof(rt_perf_t));

  /////////////////////
  // DMA declaration //
  /////////////////////
  uint32_t dory_dma_channel = dory_dma_allocate();
  volatile DMA_copy DMA_copy_x, DMA_copy_y;

  % if flag_DW == 1:
  DMA_copy_x.hwc_to_chw = 1;
  % else:
  DMA_copy_x.hwc_to_chw = 0;
  % endif  
  DMA_copy_x.stride_2d = ${int(x_w * x_h * x_data_size_byte / 8.0)};
  DMA_copy_x.stride_1d = ${int(x_w * x_data_size_byte / 8.0)};
  DMA_copy_x.dir = 0;
  DMA_copy_x.dma_channel = dory_dma_channel;
  
  DMA_copy_y.hwc_to_chw = 0;
  DMA_copy_y.stride_2d = ${int(y_w * y_h * y_data_size_byte / 8.0)};
  DMA_copy_y.stride_1d = ${int(y_w * y_data_size_byte / 8.0)};
  DMA_copy_y.dir = 1;
  DMA_copy_y.dma_channel = dory_dma_channel;

  volatile int p_r, p_l, p_t, p_b;

  volatile int  x_tile_size_nif;
  volatile int  x_tile_size_h;
  volatile int  x_tile_size_w;
  volatile int  x_tile_size_byte;
  volatile int  x_length_nif_byte;

  volatile int  W_tile_size_nof;
  volatile int  W_tile_size_nif;
  volatile int  W_tile_size_byte;
  volatile int W_length_nif_byte;

  volatile int y_tile_size_h;
  volatile int y_tile_size_w;
  volatile int y_tile_size_byte;
  volatile int y_length_nof_byte;
  // last-tile flags
  int iter, _i_nof=0, _i_nof_pre=0, _i_nif=0, _i_nif_pre=0, _i_h=0, _i_h_pre=0, _i_w=0, _i_w_pre=0;

% if flag_DW == 0:
  int total_tiles = ${tile_dim_nof * tile_dim_nif * tile_dim_h * tile_dim_w};
% else:
  int total_tiles = ${tile_dim_nof * tile_dim_h * tile_dim_w};
% endif
  // tile loop nest
  for(iter=0; iter < total_tiles; iter++) {

    int perf_cyc, perf_cyc1, perf_cyc2;
    rt_perf_init(perf);
    rt_perf_conf(perf, (1<<RT_PERF_CYCLES));
    rt_perf_stop(perf);
    rt_perf_start(perf);


    // check if last in any dimension
    x_tile_size_nif = (_i_nif+1   == ${tile_dim_nif}) ? ${x_tile_size_nif_last} : ${x_tile_size_nif};
    x_tile_size_h   = (_i_h+1     == ${tile_dim_h})   ? ${x_tile_size_h_last} : ${x_tile_size_h};
    x_tile_size_w   = (_i_w+1     == ${tile_dim_w})   ? ${x_tile_size_w_last} : ${x_tile_size_w};
    x_tile_size_byte = x_tile_size_nif*x_tile_size_h*x_tile_size_w*${x_data_size_byte}/8;
    x_length_nif_byte = (_i_nif+1 == ${tile_dim_nif})   ? ${x_tile_size_nif_byte_last} : ${x_tile_size_nif_byte};
    y_tile_size_h   = (_i_h+1     == ${tile_dim_h})   ? ${y_tile_size_h_last} : ${y_tile_size_h};
    y_tile_size_w   = (_i_w+1     == ${tile_dim_w})   ? ${y_tile_size_w_last} : ${y_tile_size_w};
    y_length_nof_byte = (_i_nof+1   == ${tile_dim_nof}) ? ${W_tile_size_nof_last} : ${W_tile_size_nof};
    W_tile_size_nof = (_i_nof+1   == ${tile_dim_nof}) ? ${(W_tile_size_nof_last + 15) // 16 * 16} : ${W_tile_size_nof};

    Layer_parameters kernel;
% if optional_type == "ternary":
    kernel.padding = 0x0000;
    if (_i_h == 0)
      kernel.padding  = ${padding_top}<<2;
    if (_i_w == ${tile_dim_w}-1)
      kernel.padding += ${padding_right}<<4;
    if (_i_h == ${tile_dim_h}-1)
      kernel.padding += ${padding_bottom};
    if (_i_w == 0)
      kernel.padding += ${padding_left}<<6;
% elif optional_type == "8bit":
    kernel.padding = 0x0000;
    if (_i_h == 0)
      kernel.padding  = ${padding_top}<<8;
    if (_i_w == ${tile_dim_w}-1)
      kernel.padding += ${padding_right};
    if (_i_h == ${tile_dim_h}-1)
      kernel.padding += ${padding_bottom}<<12;
    if (_i_w == 0)
      kernel.padding += 0<<4; // it should be (the nearer multiple of 32 of W) - W
% endif
    kernel.c = x_tile_size_nif;
    kernel.k = W_tile_size_nof;
    kernel.cx = x_tile_size_w;
    kernel.cy = x_tile_size_h;
    kernel.fy = ${fs2};
    kernel.oy = y_tile_size_h;
    kernel.activation_function = 0;
    kernel.output_shift = ${out_shift};
    kernel.dilation = 1;
% if optional_type == "8bit":
    kernel.fx = ${fs1};
    kernel.ox = y_tile_size_w;
    kernel.stride = ${1 if stride > 1 else 0};
% elif optional_type == "ternary":
    kernel.ox_unroll = 4;
    /*for (int i = 0; i < 3; i++)
    {
      if ((kernel.ox_unroll * 2 * kernel.k) < 512)
        kernel.ox_unroll = kernel.ox_unroll * 2;
    }*/
    kernel.stride = ${stride} * kernel.ox_unroll; // don't know if unrolling + stride are present what happens
    kernel.ox = (int) y_tile_size_w / kernel.ox_unroll;
    kernel.fx = ${fs1} + kernel.ox_unroll - 1;
% endif
    rt_perf_stop(perf);
    rt_perf_save(perf);
    perf_cyc = rt_perf_get(perf, RT_PERF_CYCLES);
    rt_perf_reset(perf);

    rt_perf_init(perf);
    rt_perf_conf(perf, (1<<RT_PERF_CYCLES));
    rt_perf_stop(perf);
    rt_perf_start(perf);

    int pad_offset_h=0, pad_offset_w=0;
    if(_i_h > 0)
      pad_offset_h = ${padding_top};
    if(_i_w > 0)
      pad_offset_w = ${padding_left};
    uint32_t l2_x_tile = dory_get_tile_3d(l2_x, _i_nif, _i_h, _i_w, ${x_tile_size_nif}, ${x_tile_size_h}, ${x_tile_size_w}, ${x_h}, ${x_w},0, ${conv_overlap1}, ${conv_overlap2}, 0, pad_offset_h, pad_offset_w, ${x_data_size_byte});
% if optional_type == "8bit":
    dory_cores_barrier_digital();
    digital_conv_2d(l2_x_tile, l1_x, l2_W, l1_weights, l1_y, &kernel);
    dory_cores_barrier_digital();
% elif optional_type == "ternary":
    dory_cores_barrier_analog();
    analog_conv_2d(l2_x_tile, l1_x, l2_W, l2_BN, l1_weights, l1_y, &kernel);
    dory_cores_barrier_analog();
% endif

    rt_perf_stop(perf);
    rt_perf_save(perf);
    perf_cyc1 = rt_perf_get(perf, RT_PERF_CYCLES);
    rt_perf_reset(perf);

    rt_perf_init(perf);
    rt_perf_conf(perf, (1<<RT_PERF_CYCLES));
    rt_perf_stop(perf);
    rt_perf_start(perf);

    _i_nof_pre = _i_nof;
    _i_nif_pre = _i_nif;
    _i_h_pre   = _i_h;
    _i_w_pre   = _i_w;
  % if tile_dim_nif != 1 and flag_DW == 0:
    // loop nest is nof,h,w,nif
    _i_nif += 1;
    if(_i_nif==${tile_dim_nif}) 
    {
      _i_nif = 0;
  % endif
      _i_w += 1;
      if(_i_w == ${tile_dim_w}) 
      {
        _i_w = 0;
        _i_h += 1;
        if(_i_h == ${tile_dim_h}) 
        {
          _i_h = 0;
      % if flag_DW == 1:
        _i_nif += 1;
      % endif
          _i_nof += 1;
        }
      }
  % if tile_dim_nif != 1 and flag_DW == 0:
    }
  % endif

    DMA_copy_y.ext = l2_y;
    DMA_copy_y.loc = l1_y;
    DMA_copy_y.number_of_2d_copies = y_length_nof_byte;
    DMA_copy_y.number_of_1d_copies = y_tile_size_h;
    DMA_copy_y.length_1d_copy = y_tile_size_w;
% if optional_type == "8bit":
    dory_dma_memcpy_async_digital(DMA_copy_y);
    dory_dma_barrier_digital(DMA_copy_y); 
% elif optional_type == "ternary":
    dory_dma_memcpy_async_analog(DMA_copy_y); 
    dory_dma_barrier_analog(DMA_copy_y);
% endif
    
    rt_perf_stop(perf);
    rt_perf_save(perf);
    perf_cyc2 = rt_perf_get(perf, RT_PERF_CYCLES);
    rt_perf_reset(perf);
  }


  dory_dma_deallocate(dory_dma_channel);
}
