/// Auto-generated register definitions for USBPHYC
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::usbphyc {

// ============================================================================
// USBPHYC - USBPHYC register interface
// Base Address: 0x40017C00
// ============================================================================

/// USBPHYC Register Structure
struct USBPHYC_Registers {

    /// USBPHYC PLL1 control register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PLL1;
    uint8_t RESERVED_0004[8]; ///< Reserved

    /// USBPHYC tuning control register
    /// Offset: 0x000C
    /// Reset value: 0x00000004
    /// Access: read-write
    volatile uint32_t TUNE;
    uint8_t RESERVED_0010[8]; ///< Reserved

    /// USBPHYC LDO control and status register
    /// Offset: 0x0018
    /// Reset value: 0x00000001
    volatile uint32_t LDO;
};

static_assert(sizeof(USBPHYC_Registers) >= 28, "USBPHYC_Registers size mismatch");

/// USBPHYC peripheral instance
inline USBPHYC_Registers* USBPHYC() {
    return reinterpret_cast<USBPHYC_Registers*>(0x40017C00);
}

}  // namespace alloy::hal::st::stm32f7::usbphyc
