{
  "module_name": "starfive,jh7110-crg.h",
  "hash_id": "f4820ccca81c62ef9e52f94eaaca46ffff33d1d1cbc52d15a4c6b2638286d2b3",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/starfive,jh7110-crg.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_RESET_STARFIVE_JH7110_CRG_H__\n#define __DT_BINDINGS_RESET_STARFIVE_JH7110_CRG_H__\n\n \n#define JH7110_SYSRST_JTAG_APB\t\t\t0\n#define JH7110_SYSRST_SYSCON_APB\t\t1\n#define JH7110_SYSRST_IOMUX_APB\t\t\t2\n#define JH7110_SYSRST_BUS\t\t\t3\n#define JH7110_SYSRST_DEBUG\t\t\t4\n#define JH7110_SYSRST_CORE0\t\t\t5\n#define JH7110_SYSRST_CORE1\t\t\t6\n#define JH7110_SYSRST_CORE2\t\t\t7\n#define JH7110_SYSRST_CORE3\t\t\t8\n#define JH7110_SYSRST_CORE4\t\t\t9\n#define JH7110_SYSRST_CORE0_ST\t\t\t10\n#define JH7110_SYSRST_CORE1_ST\t\t\t11\n#define JH7110_SYSRST_CORE2_ST\t\t\t12\n#define JH7110_SYSRST_CORE3_ST\t\t\t13\n#define JH7110_SYSRST_CORE4_ST\t\t\t14\n#define JH7110_SYSRST_TRACE0\t\t\t15\n#define JH7110_SYSRST_TRACE1\t\t\t16\n#define JH7110_SYSRST_TRACE2\t\t\t17\n#define JH7110_SYSRST_TRACE3\t\t\t18\n#define JH7110_SYSRST_TRACE4\t\t\t19\n#define JH7110_SYSRST_TRACE_COM\t\t\t20\n#define JH7110_SYSRST_GPU_APB\t\t\t21\n#define JH7110_SYSRST_GPU_DOMA\t\t\t22\n#define JH7110_SYSRST_NOC_BUS_APB\t\t23\n#define JH7110_SYSRST_NOC_BUS_AXICFG0_AXI\t24\n#define JH7110_SYSRST_NOC_BUS_CPU_AXI\t\t25\n#define JH7110_SYSRST_NOC_BUS_DISP_AXI\t\t26\n#define JH7110_SYSRST_NOC_BUS_GPU_AXI\t\t27\n#define JH7110_SYSRST_NOC_BUS_ISP_AXI\t\t28\n#define JH7110_SYSRST_NOC_BUS_DDRC\t\t29\n#define JH7110_SYSRST_NOC_BUS_STG_AXI\t\t30\n#define JH7110_SYSRST_NOC_BUS_VDEC_AXI\t\t31\n\n#define JH7110_SYSRST_NOC_BUS_VENC_AXI\t\t32\n#define JH7110_SYSRST_AXI_CFG1_AHB\t\t33\n#define JH7110_SYSRST_AXI_CFG1_MAIN\t\t34\n#define JH7110_SYSRST_AXI_CFG0_MAIN\t\t35\n#define JH7110_SYSRST_AXI_CFG0_MAIN_DIV\t\t36\n#define JH7110_SYSRST_AXI_CFG0_HIFI4\t\t37\n#define JH7110_SYSRST_DDR_AXI\t\t\t38\n#define JH7110_SYSRST_DDR_OSC\t\t\t39\n#define JH7110_SYSRST_DDR_APB\t\t\t40\n#define JH7110_SYSRST_ISP_TOP\t\t\t41\n#define JH7110_SYSRST_ISP_TOP_AXI\t\t42\n#define JH7110_SYSRST_VOUT_TOP_SRC\t\t43\n#define JH7110_SYSRST_CODAJ12_AXI\t\t44\n#define JH7110_SYSRST_CODAJ12_CORE\t\t45\n#define JH7110_SYSRST_CODAJ12_APB\t\t46\n#define JH7110_SYSRST_WAVE511_AXI\t\t47\n#define JH7110_SYSRST_WAVE511_BPU\t\t48\n#define JH7110_SYSRST_WAVE511_VCE\t\t49\n#define JH7110_SYSRST_WAVE511_APB\t\t50\n#define JH7110_SYSRST_VDEC_JPG\t\t\t51\n#define JH7110_SYSRST_VDEC_MAIN\t\t\t52\n#define JH7110_SYSRST_AXIMEM0_AXI\t\t53\n#define JH7110_SYSRST_WAVE420L_AXI\t\t54\n#define JH7110_SYSRST_WAVE420L_BPU\t\t55\n#define JH7110_SYSRST_WAVE420L_VCE\t\t56\n#define JH7110_SYSRST_WAVE420L_APB\t\t57\n#define JH7110_SYSRST_AXIMEM1_AXI\t\t58\n#define JH7110_SYSRST_AXIMEM2_AXI\t\t59\n#define JH7110_SYSRST_INTMEM\t\t\t60\n#define JH7110_SYSRST_QSPI_AHB\t\t\t61\n#define JH7110_SYSRST_QSPI_APB\t\t\t62\n#define JH7110_SYSRST_QSPI_REF\t\t\t63\n\n#define JH7110_SYSRST_SDIO0_AHB\t\t\t64\n#define JH7110_SYSRST_SDIO1_AHB\t\t\t65\n#define JH7110_SYSRST_GMAC1_AXI\t\t\t66\n#define JH7110_SYSRST_GMAC1_AHB\t\t\t67\n#define JH7110_SYSRST_MAILBOX_APB\t\t68\n#define JH7110_SYSRST_SPI0_APB\t\t\t69\n#define JH7110_SYSRST_SPI1_APB\t\t\t70\n#define JH7110_SYSRST_SPI2_APB\t\t\t71\n#define JH7110_SYSRST_SPI3_APB\t\t\t72\n#define JH7110_SYSRST_SPI4_APB\t\t\t73\n#define JH7110_SYSRST_SPI5_APB\t\t\t74\n#define JH7110_SYSRST_SPI6_APB\t\t\t75\n#define JH7110_SYSRST_I2C0_APB\t\t\t76\n#define JH7110_SYSRST_I2C1_APB\t\t\t77\n#define JH7110_SYSRST_I2C2_APB\t\t\t78\n#define JH7110_SYSRST_I2C3_APB\t\t\t79\n#define JH7110_SYSRST_I2C4_APB\t\t\t80\n#define JH7110_SYSRST_I2C5_APB\t\t\t81\n#define JH7110_SYSRST_I2C6_APB\t\t\t82\n#define JH7110_SYSRST_UART0_APB\t\t\t83\n#define JH7110_SYSRST_UART0_CORE\t\t84\n#define JH7110_SYSRST_UART1_APB\t\t\t85\n#define JH7110_SYSRST_UART1_CORE\t\t86\n#define JH7110_SYSRST_UART2_APB\t\t\t87\n#define JH7110_SYSRST_UART2_CORE\t\t88\n#define JH7110_SYSRST_UART3_APB\t\t\t89\n#define JH7110_SYSRST_UART3_CORE\t\t90\n#define JH7110_SYSRST_UART4_APB\t\t\t91\n#define JH7110_SYSRST_UART4_CORE\t\t92\n#define JH7110_SYSRST_UART5_APB\t\t\t93\n#define JH7110_SYSRST_UART5_CORE\t\t94\n#define JH7110_SYSRST_SPDIF_APB\t\t\t95\n\n#define JH7110_SYSRST_PWMDAC_APB\t\t96\n#define JH7110_SYSRST_PDM_DMIC\t\t\t97\n#define JH7110_SYSRST_PDM_APB\t\t\t98\n#define JH7110_SYSRST_I2SRX_APB\t\t\t99\n#define JH7110_SYSRST_I2SRX_BCLK\t\t100\n#define JH7110_SYSRST_I2STX0_APB\t\t101\n#define JH7110_SYSRST_I2STX0_BCLK\t\t102\n#define JH7110_SYSRST_I2STX1_APB\t\t103\n#define JH7110_SYSRST_I2STX1_BCLK\t\t104\n#define JH7110_SYSRST_TDM_AHB\t\t\t105\n#define JH7110_SYSRST_TDM_CORE\t\t\t106\n#define JH7110_SYSRST_TDM_APB\t\t\t107\n#define JH7110_SYSRST_PWM_APB\t\t\t108\n#define JH7110_SYSRST_WDT_APB\t\t\t109\n#define JH7110_SYSRST_WDT_CORE\t\t\t110\n#define JH7110_SYSRST_CAN0_APB\t\t\t111\n#define JH7110_SYSRST_CAN0_CORE\t\t\t112\n#define JH7110_SYSRST_CAN0_TIMER\t\t113\n#define JH7110_SYSRST_CAN1_APB\t\t\t114\n#define JH7110_SYSRST_CAN1_CORE\t\t\t115\n#define JH7110_SYSRST_CAN1_TIMER\t\t116\n#define JH7110_SYSRST_TIMER_APB\t\t\t117\n#define JH7110_SYSRST_TIMER0\t\t\t118\n#define JH7110_SYSRST_TIMER1\t\t\t119\n#define JH7110_SYSRST_TIMER2\t\t\t120\n#define JH7110_SYSRST_TIMER3\t\t\t121\n#define JH7110_SYSRST_INT_CTRL_APB\t\t122\n#define JH7110_SYSRST_TEMP_APB\t\t\t123\n#define JH7110_SYSRST_TEMP_CORE\t\t\t124\n#define JH7110_SYSRST_JTAG_CERTIFICATION\t125\n\n#define JH7110_SYSRST_END\t\t\t126\n\n \n#define JH7110_AONRST_GMAC0_AXI\t\t\t0\n#define JH7110_AONRST_GMAC0_AHB\t\t\t1\n#define JH7110_AONRST_IOMUX\t\t\t2\n#define JH7110_AONRST_PMU_APB\t\t\t3\n#define JH7110_AONRST_PMU_WKUP\t\t\t4\n#define JH7110_AONRST_RTC_APB\t\t\t5\n#define JH7110_AONRST_RTC_CAL\t\t\t6\n#define JH7110_AONRST_RTC_32K\t\t\t7\n\n#define JH7110_AONRST_END\t\t\t8\n\n \n#define JH7110_STGRST_SYSCON\t\t\t0\n#define JH7110_STGRST_HIFI4_CORE\t\t1\n#define JH7110_STGRST_HIFI4_AXI\t\t\t2\n#define JH7110_STGRST_SEC_AHB\t\t\t3\n#define JH7110_STGRST_E24_CORE\t\t\t4\n#define JH7110_STGRST_DMA1P_AXI\t\t\t5\n#define JH7110_STGRST_DMA1P_AHB\t\t\t6\n#define JH7110_STGRST_USB0_AXI\t\t\t7\n#define JH7110_STGRST_USB0_APB\t\t\t8\n#define JH7110_STGRST_USB0_UTMI_APB\t\t9\n#define JH7110_STGRST_USB0_PWRUP\t\t10\n#define JH7110_STGRST_PCIE0_AXI_MST0\t\t11\n#define JH7110_STGRST_PCIE0_AXI_SLV0\t\t12\n#define JH7110_STGRST_PCIE0_AXI_SLV\t\t13\n#define JH7110_STGRST_PCIE0_BRG\t\t\t14\n#define JH7110_STGRST_PCIE0_CORE\t\t15\n#define JH7110_STGRST_PCIE0_APB\t\t\t16\n#define JH7110_STGRST_PCIE1_AXI_MST0\t\t17\n#define JH7110_STGRST_PCIE1_AXI_SLV0\t\t18\n#define JH7110_STGRST_PCIE1_AXI_SLV\t\t19\n#define JH7110_STGRST_PCIE1_BRG\t\t\t20\n#define JH7110_STGRST_PCIE1_CORE\t\t21\n#define JH7110_STGRST_PCIE1_APB\t\t\t22\n\n#define JH7110_STGRST_END\t\t\t23\n\n \n#define JH7110_ISPRST_ISPV2_TOP_WRAPPER_P\t0\n#define JH7110_ISPRST_ISPV2_TOP_WRAPPER_C\t1\n#define JH7110_ISPRST_M31DPHY_HW\t\t2\n#define JH7110_ISPRST_M31DPHY_B09_AON\t\t3\n#define JH7110_ISPRST_VIN_APB\t\t\t4\n#define JH7110_ISPRST_VIN_PIXEL_IF0\t\t5\n#define JH7110_ISPRST_VIN_PIXEL_IF1\t\t6\n#define JH7110_ISPRST_VIN_PIXEL_IF2\t\t7\n#define JH7110_ISPRST_VIN_PIXEL_IF3\t\t8\n#define JH7110_ISPRST_VIN_SYS\t\t\t9\n#define JH7110_ISPRST_VIN_P_AXI_RD\t\t10\n#define JH7110_ISPRST_VIN_P_AXI_WR\t\t11\n\n#define JH7110_ISPRST_END\t\t\t12\n\n \n#define JH7110_VOUTRST_DC8200_AXI\t\t0\n#define JH7110_VOUTRST_DC8200_AHB\t\t1\n#define JH7110_VOUTRST_DC8200_CORE\t\t2\n#define JH7110_VOUTRST_DSITX_DPI\t\t3\n#define JH7110_VOUTRST_DSITX_APB\t\t4\n#define JH7110_VOUTRST_DSITX_RXESC\t\t5\n#define JH7110_VOUTRST_DSITX_SYS\t\t6\n#define JH7110_VOUTRST_DSITX_TXBYTEHS\t\t7\n#define JH7110_VOUTRST_DSITX_TXESC\t\t8\n#define JH7110_VOUTRST_HDMI_TX_HDMI\t\t9\n#define JH7110_VOUTRST_MIPITX_DPHY_SYS\t\t10\n#define JH7110_VOUTRST_MIPITX_DPHY_TXBYTEHS\t11\n\n#define JH7110_VOUTRST_END\t\t\t12\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}