# Caravel user project includes
-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v	     
-v $(USER_PROJECT_VERILOG)/rtl/rtcclock.v
-v $(USER_PROJECT_VERILOG)/rtl/hexmap.v
