# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1950 \
    name layer7_out_cpy2_V_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_0_0 \
    op interface \
    ports { layer7_out_cpy2_V_0_0_address0 { O 7 vector } layer7_out_cpy2_V_0_0_ce0 { O 1 bit } layer7_out_cpy2_V_0_0_q0 { I 14 vector } layer7_out_cpy2_V_0_0_address1 { O 7 vector } layer7_out_cpy2_V_0_0_ce1 { O 1 bit } layer7_out_cpy2_V_0_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1951 \
    name layer7_out_cpy2_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_0_1 \
    op interface \
    ports { layer7_out_cpy2_V_0_1_address0 { O 7 vector } layer7_out_cpy2_V_0_1_ce0 { O 1 bit } layer7_out_cpy2_V_0_1_q0 { I 14 vector } layer7_out_cpy2_V_0_1_address1 { O 7 vector } layer7_out_cpy2_V_0_1_ce1 { O 1 bit } layer7_out_cpy2_V_0_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1952 \
    name layer7_out_cpy2_V_0_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_0_2 \
    op interface \
    ports { layer7_out_cpy2_V_0_2_address0 { O 7 vector } layer7_out_cpy2_V_0_2_ce0 { O 1 bit } layer7_out_cpy2_V_0_2_q0 { I 14 vector } layer7_out_cpy2_V_0_2_address1 { O 7 vector } layer7_out_cpy2_V_0_2_ce1 { O 1 bit } layer7_out_cpy2_V_0_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1953 \
    name layer7_out_cpy2_V_0_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_0_3 \
    op interface \
    ports { layer7_out_cpy2_V_0_3_address0 { O 7 vector } layer7_out_cpy2_V_0_3_ce0 { O 1 bit } layer7_out_cpy2_V_0_3_q0 { I 14 vector } layer7_out_cpy2_V_0_3_address1 { O 7 vector } layer7_out_cpy2_V_0_3_ce1 { O 1 bit } layer7_out_cpy2_V_0_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1954 \
    name edge_index_cpy4_V_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_0_0 \
    op interface \
    ports { edge_index_cpy4_V_0_0_address0 { O 7 vector } edge_index_cpy4_V_0_0_ce0 { O 1 bit } edge_index_cpy4_V_0_0_q0 { I 14 vector } edge_index_cpy4_V_0_0_address1 { O 7 vector } edge_index_cpy4_V_0_0_ce1 { O 1 bit } edge_index_cpy4_V_0_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1955 \
    name edge_index_cpy4_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_0_1 \
    op interface \
    ports { edge_index_cpy4_V_0_1_address0 { O 7 vector } edge_index_cpy4_V_0_1_ce0 { O 1 bit } edge_index_cpy4_V_0_1_q0 { I 14 vector } edge_index_cpy4_V_0_1_address1 { O 7 vector } edge_index_cpy4_V_0_1_ce1 { O 1 bit } edge_index_cpy4_V_0_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1956 \
    name node_attr_1D_s_mat_0_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_0_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_0_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_0_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_0_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_0_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1957 \
    name node_attr_1D_r_mat_0_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_0_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_0_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_0_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_0_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_0_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1958 \
    name node_attr_1D_s_mat_0_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_0_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_0_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_0_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_0_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_0_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1959 \
    name node_attr_1D_r_mat_0_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_0_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_0_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_0_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_0_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_0_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1960 \
    name node_attr_1D_s_mat_0_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_0_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_0_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_0_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_0_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_0_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1961 \
    name node_attr_1D_r_mat_0_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_0_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_0_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_0_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_0_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_0_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1962 \
    name layer11_out_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_0_V \
    op interface \
    ports { layer11_out_0_V_address0 { O 7 vector } layer11_out_0_V_ce0 { O 1 bit } layer11_out_0_V_we0 { O 1 bit } layer11_out_0_V_d0 { O 14 vector } layer11_out_0_V_address1 { O 7 vector } layer11_out_0_V_ce1 { O 1 bit } layer11_out_0_V_we1 { O 1 bit } layer11_out_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1963 \
    name layer7_out_cpy2_V_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_1_0 \
    op interface \
    ports { layer7_out_cpy2_V_1_0_address0 { O 7 vector } layer7_out_cpy2_V_1_0_ce0 { O 1 bit } layer7_out_cpy2_V_1_0_q0 { I 14 vector } layer7_out_cpy2_V_1_0_address1 { O 7 vector } layer7_out_cpy2_V_1_0_ce1 { O 1 bit } layer7_out_cpy2_V_1_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1964 \
    name layer7_out_cpy2_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_1_1 \
    op interface \
    ports { layer7_out_cpy2_V_1_1_address0 { O 7 vector } layer7_out_cpy2_V_1_1_ce0 { O 1 bit } layer7_out_cpy2_V_1_1_q0 { I 14 vector } layer7_out_cpy2_V_1_1_address1 { O 7 vector } layer7_out_cpy2_V_1_1_ce1 { O 1 bit } layer7_out_cpy2_V_1_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1965 \
    name layer7_out_cpy2_V_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_1_2 \
    op interface \
    ports { layer7_out_cpy2_V_1_2_address0 { O 7 vector } layer7_out_cpy2_V_1_2_ce0 { O 1 bit } layer7_out_cpy2_V_1_2_q0 { I 14 vector } layer7_out_cpy2_V_1_2_address1 { O 7 vector } layer7_out_cpy2_V_1_2_ce1 { O 1 bit } layer7_out_cpy2_V_1_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1966 \
    name layer7_out_cpy2_V_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_1_3 \
    op interface \
    ports { layer7_out_cpy2_V_1_3_address0 { O 7 vector } layer7_out_cpy2_V_1_3_ce0 { O 1 bit } layer7_out_cpy2_V_1_3_q0 { I 14 vector } layer7_out_cpy2_V_1_3_address1 { O 7 vector } layer7_out_cpy2_V_1_3_ce1 { O 1 bit } layer7_out_cpy2_V_1_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1967 \
    name edge_index_cpy4_V_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_1_0 \
    op interface \
    ports { edge_index_cpy4_V_1_0_address0 { O 7 vector } edge_index_cpy4_V_1_0_ce0 { O 1 bit } edge_index_cpy4_V_1_0_q0 { I 14 vector } edge_index_cpy4_V_1_0_address1 { O 7 vector } edge_index_cpy4_V_1_0_ce1 { O 1 bit } edge_index_cpy4_V_1_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1968 \
    name edge_index_cpy4_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_1_1 \
    op interface \
    ports { edge_index_cpy4_V_1_1_address0 { O 7 vector } edge_index_cpy4_V_1_1_ce0 { O 1 bit } edge_index_cpy4_V_1_1_q0 { I 14 vector } edge_index_cpy4_V_1_1_address1 { O 7 vector } edge_index_cpy4_V_1_1_ce1 { O 1 bit } edge_index_cpy4_V_1_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1969 \
    name node_attr_1D_s_mat_1_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_1_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_1_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_1_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_1_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_1_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1970 \
    name node_attr_1D_r_mat_1_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_1_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_1_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_1_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_1_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_1_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1971 \
    name node_attr_1D_s_mat_1_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_1_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_1_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_1_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_1_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_1_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1972 \
    name node_attr_1D_r_mat_1_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_1_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_1_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_1_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_1_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_1_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1973 \
    name node_attr_1D_s_mat_1_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_1_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_1_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_1_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_1_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_1_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1974 \
    name node_attr_1D_r_mat_1_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_1_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_1_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_1_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_1_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_1_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1975 \
    name layer11_out_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_1_V \
    op interface \
    ports { layer11_out_1_V_address0 { O 7 vector } layer11_out_1_V_ce0 { O 1 bit } layer11_out_1_V_we0 { O 1 bit } layer11_out_1_V_d0 { O 14 vector } layer11_out_1_V_address1 { O 7 vector } layer11_out_1_V_ce1 { O 1 bit } layer11_out_1_V_we1 { O 1 bit } layer11_out_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1976 \
    name layer7_out_cpy2_V_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_2_0 \
    op interface \
    ports { layer7_out_cpy2_V_2_0_address0 { O 7 vector } layer7_out_cpy2_V_2_0_ce0 { O 1 bit } layer7_out_cpy2_V_2_0_q0 { I 14 vector } layer7_out_cpy2_V_2_0_address1 { O 7 vector } layer7_out_cpy2_V_2_0_ce1 { O 1 bit } layer7_out_cpy2_V_2_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1977 \
    name layer7_out_cpy2_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_2_1 \
    op interface \
    ports { layer7_out_cpy2_V_2_1_address0 { O 7 vector } layer7_out_cpy2_V_2_1_ce0 { O 1 bit } layer7_out_cpy2_V_2_1_q0 { I 14 vector } layer7_out_cpy2_V_2_1_address1 { O 7 vector } layer7_out_cpy2_V_2_1_ce1 { O 1 bit } layer7_out_cpy2_V_2_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1978 \
    name layer7_out_cpy2_V_2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_2_2 \
    op interface \
    ports { layer7_out_cpy2_V_2_2_address0 { O 7 vector } layer7_out_cpy2_V_2_2_ce0 { O 1 bit } layer7_out_cpy2_V_2_2_q0 { I 14 vector } layer7_out_cpy2_V_2_2_address1 { O 7 vector } layer7_out_cpy2_V_2_2_ce1 { O 1 bit } layer7_out_cpy2_V_2_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1979 \
    name layer7_out_cpy2_V_2_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_2_3 \
    op interface \
    ports { layer7_out_cpy2_V_2_3_address0 { O 7 vector } layer7_out_cpy2_V_2_3_ce0 { O 1 bit } layer7_out_cpy2_V_2_3_q0 { I 14 vector } layer7_out_cpy2_V_2_3_address1 { O 7 vector } layer7_out_cpy2_V_2_3_ce1 { O 1 bit } layer7_out_cpy2_V_2_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1980 \
    name edge_index_cpy4_V_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_2_0 \
    op interface \
    ports { edge_index_cpy4_V_2_0_address0 { O 7 vector } edge_index_cpy4_V_2_0_ce0 { O 1 bit } edge_index_cpy4_V_2_0_q0 { I 14 vector } edge_index_cpy4_V_2_0_address1 { O 7 vector } edge_index_cpy4_V_2_0_ce1 { O 1 bit } edge_index_cpy4_V_2_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1981 \
    name edge_index_cpy4_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_2_1 \
    op interface \
    ports { edge_index_cpy4_V_2_1_address0 { O 7 vector } edge_index_cpy4_V_2_1_ce0 { O 1 bit } edge_index_cpy4_V_2_1_q0 { I 14 vector } edge_index_cpy4_V_2_1_address1 { O 7 vector } edge_index_cpy4_V_2_1_ce1 { O 1 bit } edge_index_cpy4_V_2_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1982 \
    name node_attr_1D_s_mat_2_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_2_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_2_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_2_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_2_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_2_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1983 \
    name node_attr_1D_r_mat_2_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_2_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_2_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_2_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_2_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_2_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1984 \
    name node_attr_1D_s_mat_2_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_2_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_2_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_2_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_2_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_2_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1985 \
    name node_attr_1D_r_mat_2_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_2_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_2_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_2_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_2_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_2_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1986 \
    name node_attr_1D_s_mat_2_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_2_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_2_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_2_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_2_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_2_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1987 \
    name node_attr_1D_r_mat_2_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_2_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_2_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_2_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_2_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_2_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1988 \
    name layer11_out_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_2_V \
    op interface \
    ports { layer11_out_2_V_address0 { O 7 vector } layer11_out_2_V_ce0 { O 1 bit } layer11_out_2_V_we0 { O 1 bit } layer11_out_2_V_d0 { O 14 vector } layer11_out_2_V_address1 { O 7 vector } layer11_out_2_V_ce1 { O 1 bit } layer11_out_2_V_we1 { O 1 bit } layer11_out_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1989 \
    name layer7_out_cpy2_V_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_3_0 \
    op interface \
    ports { layer7_out_cpy2_V_3_0_address0 { O 7 vector } layer7_out_cpy2_V_3_0_ce0 { O 1 bit } layer7_out_cpy2_V_3_0_q0 { I 14 vector } layer7_out_cpy2_V_3_0_address1 { O 7 vector } layer7_out_cpy2_V_3_0_ce1 { O 1 bit } layer7_out_cpy2_V_3_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1990 \
    name layer7_out_cpy2_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_3_1 \
    op interface \
    ports { layer7_out_cpy2_V_3_1_address0 { O 7 vector } layer7_out_cpy2_V_3_1_ce0 { O 1 bit } layer7_out_cpy2_V_3_1_q0 { I 14 vector } layer7_out_cpy2_V_3_1_address1 { O 7 vector } layer7_out_cpy2_V_3_1_ce1 { O 1 bit } layer7_out_cpy2_V_3_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1991 \
    name layer7_out_cpy2_V_3_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_3_2 \
    op interface \
    ports { layer7_out_cpy2_V_3_2_address0 { O 7 vector } layer7_out_cpy2_V_3_2_ce0 { O 1 bit } layer7_out_cpy2_V_3_2_q0 { I 14 vector } layer7_out_cpy2_V_3_2_address1 { O 7 vector } layer7_out_cpy2_V_3_2_ce1 { O 1 bit } layer7_out_cpy2_V_3_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1992 \
    name layer7_out_cpy2_V_3_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_3_3 \
    op interface \
    ports { layer7_out_cpy2_V_3_3_address0 { O 7 vector } layer7_out_cpy2_V_3_3_ce0 { O 1 bit } layer7_out_cpy2_V_3_3_q0 { I 14 vector } layer7_out_cpy2_V_3_3_address1 { O 7 vector } layer7_out_cpy2_V_3_3_ce1 { O 1 bit } layer7_out_cpy2_V_3_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1993 \
    name edge_index_cpy4_V_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_3_0 \
    op interface \
    ports { edge_index_cpy4_V_3_0_address0 { O 7 vector } edge_index_cpy4_V_3_0_ce0 { O 1 bit } edge_index_cpy4_V_3_0_q0 { I 14 vector } edge_index_cpy4_V_3_0_address1 { O 7 vector } edge_index_cpy4_V_3_0_ce1 { O 1 bit } edge_index_cpy4_V_3_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1994 \
    name edge_index_cpy4_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_3_1 \
    op interface \
    ports { edge_index_cpy4_V_3_1_address0 { O 7 vector } edge_index_cpy4_V_3_1_ce0 { O 1 bit } edge_index_cpy4_V_3_1_q0 { I 14 vector } edge_index_cpy4_V_3_1_address1 { O 7 vector } edge_index_cpy4_V_3_1_ce1 { O 1 bit } edge_index_cpy4_V_3_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1995 \
    name node_attr_1D_s_mat_3_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_3_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_3_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_3_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_3_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_3_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1996 \
    name node_attr_1D_r_mat_3_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_3_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_3_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_3_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_3_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_3_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1997 \
    name node_attr_1D_s_mat_3_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_3_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_3_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_3_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_3_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_3_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1998 \
    name node_attr_1D_r_mat_3_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_3_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_3_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_3_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_3_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_3_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1999 \
    name node_attr_1D_s_mat_3_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_3_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_3_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_3_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_3_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_3_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2000 \
    name node_attr_1D_r_mat_3_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_3_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_3_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_3_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_3_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_3_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2001 \
    name layer11_out_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_3_V \
    op interface \
    ports { layer11_out_3_V_address0 { O 7 vector } layer11_out_3_V_ce0 { O 1 bit } layer11_out_3_V_we0 { O 1 bit } layer11_out_3_V_d0 { O 14 vector } layer11_out_3_V_address1 { O 7 vector } layer11_out_3_V_ce1 { O 1 bit } layer11_out_3_V_we1 { O 1 bit } layer11_out_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2002 \
    name layer7_out_cpy2_V_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_4_0 \
    op interface \
    ports { layer7_out_cpy2_V_4_0_address0 { O 7 vector } layer7_out_cpy2_V_4_0_ce0 { O 1 bit } layer7_out_cpy2_V_4_0_q0 { I 14 vector } layer7_out_cpy2_V_4_0_address1 { O 7 vector } layer7_out_cpy2_V_4_0_ce1 { O 1 bit } layer7_out_cpy2_V_4_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2003 \
    name layer7_out_cpy2_V_4_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_4_1 \
    op interface \
    ports { layer7_out_cpy2_V_4_1_address0 { O 7 vector } layer7_out_cpy2_V_4_1_ce0 { O 1 bit } layer7_out_cpy2_V_4_1_q0 { I 14 vector } layer7_out_cpy2_V_4_1_address1 { O 7 vector } layer7_out_cpy2_V_4_1_ce1 { O 1 bit } layer7_out_cpy2_V_4_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_4_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2004 \
    name layer7_out_cpy2_V_4_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_4_2 \
    op interface \
    ports { layer7_out_cpy2_V_4_2_address0 { O 7 vector } layer7_out_cpy2_V_4_2_ce0 { O 1 bit } layer7_out_cpy2_V_4_2_q0 { I 14 vector } layer7_out_cpy2_V_4_2_address1 { O 7 vector } layer7_out_cpy2_V_4_2_ce1 { O 1 bit } layer7_out_cpy2_V_4_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_4_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2005 \
    name layer7_out_cpy2_V_4_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_4_3 \
    op interface \
    ports { layer7_out_cpy2_V_4_3_address0 { O 7 vector } layer7_out_cpy2_V_4_3_ce0 { O 1 bit } layer7_out_cpy2_V_4_3_q0 { I 14 vector } layer7_out_cpy2_V_4_3_address1 { O 7 vector } layer7_out_cpy2_V_4_3_ce1 { O 1 bit } layer7_out_cpy2_V_4_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_4_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2006 \
    name edge_index_cpy4_V_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_4_0 \
    op interface \
    ports { edge_index_cpy4_V_4_0_address0 { O 7 vector } edge_index_cpy4_V_4_0_ce0 { O 1 bit } edge_index_cpy4_V_4_0_q0 { I 14 vector } edge_index_cpy4_V_4_0_address1 { O 7 vector } edge_index_cpy4_V_4_0_ce1 { O 1 bit } edge_index_cpy4_V_4_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2007 \
    name edge_index_cpy4_V_4_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_4_1 \
    op interface \
    ports { edge_index_cpy4_V_4_1_address0 { O 7 vector } edge_index_cpy4_V_4_1_ce0 { O 1 bit } edge_index_cpy4_V_4_1_q0 { I 14 vector } edge_index_cpy4_V_4_1_address1 { O 7 vector } edge_index_cpy4_V_4_1_ce1 { O 1 bit } edge_index_cpy4_V_4_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_4_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2008 \
    name node_attr_1D_s_mat_4_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_4_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_4_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_4_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_4_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_4_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2009 \
    name node_attr_1D_r_mat_4_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_4_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_4_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_4_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_4_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_4_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2010 \
    name node_attr_1D_s_mat_4_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_4_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_4_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_4_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_4_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_4_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2011 \
    name node_attr_1D_r_mat_4_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_4_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_4_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_4_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_4_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_4_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2012 \
    name node_attr_1D_s_mat_4_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_4_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_4_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_4_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_4_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_4_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2013 \
    name node_attr_1D_r_mat_4_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_4_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_4_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_4_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_4_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_4_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2014 \
    name layer11_out_4_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_4_V \
    op interface \
    ports { layer11_out_4_V_address0 { O 7 vector } layer11_out_4_V_ce0 { O 1 bit } layer11_out_4_V_we0 { O 1 bit } layer11_out_4_V_d0 { O 14 vector } layer11_out_4_V_address1 { O 7 vector } layer11_out_4_V_ce1 { O 1 bit } layer11_out_4_V_we1 { O 1 bit } layer11_out_4_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2015 \
    name layer7_out_cpy2_V_5_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_5_0 \
    op interface \
    ports { layer7_out_cpy2_V_5_0_address0 { O 7 vector } layer7_out_cpy2_V_5_0_ce0 { O 1 bit } layer7_out_cpy2_V_5_0_q0 { I 14 vector } layer7_out_cpy2_V_5_0_address1 { O 7 vector } layer7_out_cpy2_V_5_0_ce1 { O 1 bit } layer7_out_cpy2_V_5_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_5_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2016 \
    name layer7_out_cpy2_V_5_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_5_1 \
    op interface \
    ports { layer7_out_cpy2_V_5_1_address0 { O 7 vector } layer7_out_cpy2_V_5_1_ce0 { O 1 bit } layer7_out_cpy2_V_5_1_q0 { I 14 vector } layer7_out_cpy2_V_5_1_address1 { O 7 vector } layer7_out_cpy2_V_5_1_ce1 { O 1 bit } layer7_out_cpy2_V_5_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_5_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2017 \
    name layer7_out_cpy2_V_5_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_5_2 \
    op interface \
    ports { layer7_out_cpy2_V_5_2_address0 { O 7 vector } layer7_out_cpy2_V_5_2_ce0 { O 1 bit } layer7_out_cpy2_V_5_2_q0 { I 14 vector } layer7_out_cpy2_V_5_2_address1 { O 7 vector } layer7_out_cpy2_V_5_2_ce1 { O 1 bit } layer7_out_cpy2_V_5_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_5_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2018 \
    name layer7_out_cpy2_V_5_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_5_3 \
    op interface \
    ports { layer7_out_cpy2_V_5_3_address0 { O 7 vector } layer7_out_cpy2_V_5_3_ce0 { O 1 bit } layer7_out_cpy2_V_5_3_q0 { I 14 vector } layer7_out_cpy2_V_5_3_address1 { O 7 vector } layer7_out_cpy2_V_5_3_ce1 { O 1 bit } layer7_out_cpy2_V_5_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_5_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2019 \
    name edge_index_cpy4_V_5_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_5_0 \
    op interface \
    ports { edge_index_cpy4_V_5_0_address0 { O 7 vector } edge_index_cpy4_V_5_0_ce0 { O 1 bit } edge_index_cpy4_V_5_0_q0 { I 14 vector } edge_index_cpy4_V_5_0_address1 { O 7 vector } edge_index_cpy4_V_5_0_ce1 { O 1 bit } edge_index_cpy4_V_5_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_5_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2020 \
    name edge_index_cpy4_V_5_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_5_1 \
    op interface \
    ports { edge_index_cpy4_V_5_1_address0 { O 7 vector } edge_index_cpy4_V_5_1_ce0 { O 1 bit } edge_index_cpy4_V_5_1_q0 { I 14 vector } edge_index_cpy4_V_5_1_address1 { O 7 vector } edge_index_cpy4_V_5_1_ce1 { O 1 bit } edge_index_cpy4_V_5_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_5_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2021 \
    name node_attr_1D_s_mat_5_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_5_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_5_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_5_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_5_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_5_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2022 \
    name node_attr_1D_r_mat_5_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_5_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_5_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_5_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_5_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_5_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2023 \
    name node_attr_1D_s_mat_5_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_5_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_5_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_5_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_5_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_5_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2024 \
    name node_attr_1D_r_mat_5_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_5_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_5_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_5_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_5_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_5_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2025 \
    name node_attr_1D_s_mat_5_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_5_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_5_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_5_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_5_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_5_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2026 \
    name node_attr_1D_r_mat_5_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_5_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_5_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_5_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_5_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_5_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2027 \
    name layer11_out_5_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_5_V \
    op interface \
    ports { layer11_out_5_V_address0 { O 7 vector } layer11_out_5_V_ce0 { O 1 bit } layer11_out_5_V_we0 { O 1 bit } layer11_out_5_V_d0 { O 14 vector } layer11_out_5_V_address1 { O 7 vector } layer11_out_5_V_ce1 { O 1 bit } layer11_out_5_V_we1 { O 1 bit } layer11_out_5_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2028 \
    name layer7_out_cpy2_V_6_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_6_0 \
    op interface \
    ports { layer7_out_cpy2_V_6_0_address0 { O 7 vector } layer7_out_cpy2_V_6_0_ce0 { O 1 bit } layer7_out_cpy2_V_6_0_q0 { I 14 vector } layer7_out_cpy2_V_6_0_address1 { O 7 vector } layer7_out_cpy2_V_6_0_ce1 { O 1 bit } layer7_out_cpy2_V_6_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_6_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2029 \
    name layer7_out_cpy2_V_6_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_6_1 \
    op interface \
    ports { layer7_out_cpy2_V_6_1_address0 { O 7 vector } layer7_out_cpy2_V_6_1_ce0 { O 1 bit } layer7_out_cpy2_V_6_1_q0 { I 14 vector } layer7_out_cpy2_V_6_1_address1 { O 7 vector } layer7_out_cpy2_V_6_1_ce1 { O 1 bit } layer7_out_cpy2_V_6_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_6_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2030 \
    name layer7_out_cpy2_V_6_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_6_2 \
    op interface \
    ports { layer7_out_cpy2_V_6_2_address0 { O 7 vector } layer7_out_cpy2_V_6_2_ce0 { O 1 bit } layer7_out_cpy2_V_6_2_q0 { I 14 vector } layer7_out_cpy2_V_6_2_address1 { O 7 vector } layer7_out_cpy2_V_6_2_ce1 { O 1 bit } layer7_out_cpy2_V_6_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_6_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2031 \
    name layer7_out_cpy2_V_6_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_6_3 \
    op interface \
    ports { layer7_out_cpy2_V_6_3_address0 { O 7 vector } layer7_out_cpy2_V_6_3_ce0 { O 1 bit } layer7_out_cpy2_V_6_3_q0 { I 14 vector } layer7_out_cpy2_V_6_3_address1 { O 7 vector } layer7_out_cpy2_V_6_3_ce1 { O 1 bit } layer7_out_cpy2_V_6_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_6_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2032 \
    name edge_index_cpy4_V_6_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_6_0 \
    op interface \
    ports { edge_index_cpy4_V_6_0_address0 { O 7 vector } edge_index_cpy4_V_6_0_ce0 { O 1 bit } edge_index_cpy4_V_6_0_q0 { I 14 vector } edge_index_cpy4_V_6_0_address1 { O 7 vector } edge_index_cpy4_V_6_0_ce1 { O 1 bit } edge_index_cpy4_V_6_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_6_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2033 \
    name edge_index_cpy4_V_6_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_6_1 \
    op interface \
    ports { edge_index_cpy4_V_6_1_address0 { O 7 vector } edge_index_cpy4_V_6_1_ce0 { O 1 bit } edge_index_cpy4_V_6_1_q0 { I 14 vector } edge_index_cpy4_V_6_1_address1 { O 7 vector } edge_index_cpy4_V_6_1_ce1 { O 1 bit } edge_index_cpy4_V_6_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_6_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2034 \
    name node_attr_1D_s_mat_6_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_6_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_6_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_6_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_6_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_6_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2035 \
    name node_attr_1D_r_mat_6_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_6_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_6_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_6_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_6_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_6_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2036 \
    name node_attr_1D_s_mat_6_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_6_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_6_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_6_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_6_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_6_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2037 \
    name node_attr_1D_r_mat_6_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_6_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_6_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_6_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_6_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_6_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2038 \
    name node_attr_1D_s_mat_6_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_6_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_6_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_6_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_6_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_6_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2039 \
    name node_attr_1D_r_mat_6_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_6_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_6_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_6_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_6_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_6_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2040 \
    name layer11_out_6_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_6_V \
    op interface \
    ports { layer11_out_6_V_address0 { O 7 vector } layer11_out_6_V_ce0 { O 1 bit } layer11_out_6_V_we0 { O 1 bit } layer11_out_6_V_d0 { O 14 vector } layer11_out_6_V_address1 { O 7 vector } layer11_out_6_V_ce1 { O 1 bit } layer11_out_6_V_we1 { O 1 bit } layer11_out_6_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2041 \
    name layer7_out_cpy2_V_7_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_7_0 \
    op interface \
    ports { layer7_out_cpy2_V_7_0_address0 { O 7 vector } layer7_out_cpy2_V_7_0_ce0 { O 1 bit } layer7_out_cpy2_V_7_0_q0 { I 14 vector } layer7_out_cpy2_V_7_0_address1 { O 7 vector } layer7_out_cpy2_V_7_0_ce1 { O 1 bit } layer7_out_cpy2_V_7_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_7_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2042 \
    name layer7_out_cpy2_V_7_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_7_1 \
    op interface \
    ports { layer7_out_cpy2_V_7_1_address0 { O 7 vector } layer7_out_cpy2_V_7_1_ce0 { O 1 bit } layer7_out_cpy2_V_7_1_q0 { I 14 vector } layer7_out_cpy2_V_7_1_address1 { O 7 vector } layer7_out_cpy2_V_7_1_ce1 { O 1 bit } layer7_out_cpy2_V_7_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_7_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2043 \
    name layer7_out_cpy2_V_7_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_7_2 \
    op interface \
    ports { layer7_out_cpy2_V_7_2_address0 { O 7 vector } layer7_out_cpy2_V_7_2_ce0 { O 1 bit } layer7_out_cpy2_V_7_2_q0 { I 14 vector } layer7_out_cpy2_V_7_2_address1 { O 7 vector } layer7_out_cpy2_V_7_2_ce1 { O 1 bit } layer7_out_cpy2_V_7_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_7_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2044 \
    name layer7_out_cpy2_V_7_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_7_3 \
    op interface \
    ports { layer7_out_cpy2_V_7_3_address0 { O 7 vector } layer7_out_cpy2_V_7_3_ce0 { O 1 bit } layer7_out_cpy2_V_7_3_q0 { I 14 vector } layer7_out_cpy2_V_7_3_address1 { O 7 vector } layer7_out_cpy2_V_7_3_ce1 { O 1 bit } layer7_out_cpy2_V_7_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_7_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2045 \
    name edge_index_cpy4_V_7_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_7_0 \
    op interface \
    ports { edge_index_cpy4_V_7_0_address0 { O 7 vector } edge_index_cpy4_V_7_0_ce0 { O 1 bit } edge_index_cpy4_V_7_0_q0 { I 14 vector } edge_index_cpy4_V_7_0_address1 { O 7 vector } edge_index_cpy4_V_7_0_ce1 { O 1 bit } edge_index_cpy4_V_7_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_7_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2046 \
    name edge_index_cpy4_V_7_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_7_1 \
    op interface \
    ports { edge_index_cpy4_V_7_1_address0 { O 7 vector } edge_index_cpy4_V_7_1_ce0 { O 1 bit } edge_index_cpy4_V_7_1_q0 { I 14 vector } edge_index_cpy4_V_7_1_address1 { O 7 vector } edge_index_cpy4_V_7_1_ce1 { O 1 bit } edge_index_cpy4_V_7_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_7_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2047 \
    name node_attr_1D_s_mat_7_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_7_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_7_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_7_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_7_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_7_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2048 \
    name node_attr_1D_r_mat_7_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_7_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_7_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_7_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_7_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_7_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2049 \
    name node_attr_1D_s_mat_7_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_7_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_7_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_7_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_7_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_7_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2050 \
    name node_attr_1D_r_mat_7_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_7_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_7_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_7_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_7_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_7_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2051 \
    name node_attr_1D_s_mat_7_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_7_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_7_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_7_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_7_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_7_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2052 \
    name node_attr_1D_r_mat_7_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_7_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_7_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_7_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_7_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_7_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2053 \
    name layer11_out_7_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_7_V \
    op interface \
    ports { layer11_out_7_V_address0 { O 7 vector } layer11_out_7_V_ce0 { O 1 bit } layer11_out_7_V_we0 { O 1 bit } layer11_out_7_V_d0 { O 14 vector } layer11_out_7_V_address1 { O 7 vector } layer11_out_7_V_ce1 { O 1 bit } layer11_out_7_V_we1 { O 1 bit } layer11_out_7_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2054 \
    name layer7_out_cpy2_V_8_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_8_0 \
    op interface \
    ports { layer7_out_cpy2_V_8_0_address0 { O 7 vector } layer7_out_cpy2_V_8_0_ce0 { O 1 bit } layer7_out_cpy2_V_8_0_q0 { I 14 vector } layer7_out_cpy2_V_8_0_address1 { O 7 vector } layer7_out_cpy2_V_8_0_ce1 { O 1 bit } layer7_out_cpy2_V_8_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_8_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2055 \
    name layer7_out_cpy2_V_8_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_8_1 \
    op interface \
    ports { layer7_out_cpy2_V_8_1_address0 { O 7 vector } layer7_out_cpy2_V_8_1_ce0 { O 1 bit } layer7_out_cpy2_V_8_1_q0 { I 14 vector } layer7_out_cpy2_V_8_1_address1 { O 7 vector } layer7_out_cpy2_V_8_1_ce1 { O 1 bit } layer7_out_cpy2_V_8_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_8_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2056 \
    name layer7_out_cpy2_V_8_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_8_2 \
    op interface \
    ports { layer7_out_cpy2_V_8_2_address0 { O 7 vector } layer7_out_cpy2_V_8_2_ce0 { O 1 bit } layer7_out_cpy2_V_8_2_q0 { I 14 vector } layer7_out_cpy2_V_8_2_address1 { O 7 vector } layer7_out_cpy2_V_8_2_ce1 { O 1 bit } layer7_out_cpy2_V_8_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_8_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2057 \
    name layer7_out_cpy2_V_8_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_8_3 \
    op interface \
    ports { layer7_out_cpy2_V_8_3_address0 { O 7 vector } layer7_out_cpy2_V_8_3_ce0 { O 1 bit } layer7_out_cpy2_V_8_3_q0 { I 14 vector } layer7_out_cpy2_V_8_3_address1 { O 7 vector } layer7_out_cpy2_V_8_3_ce1 { O 1 bit } layer7_out_cpy2_V_8_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_8_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2058 \
    name edge_index_cpy4_V_8_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_8_0 \
    op interface \
    ports { edge_index_cpy4_V_8_0_address0 { O 7 vector } edge_index_cpy4_V_8_0_ce0 { O 1 bit } edge_index_cpy4_V_8_0_q0 { I 14 vector } edge_index_cpy4_V_8_0_address1 { O 7 vector } edge_index_cpy4_V_8_0_ce1 { O 1 bit } edge_index_cpy4_V_8_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_8_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2059 \
    name edge_index_cpy4_V_8_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_8_1 \
    op interface \
    ports { edge_index_cpy4_V_8_1_address0 { O 7 vector } edge_index_cpy4_V_8_1_ce0 { O 1 bit } edge_index_cpy4_V_8_1_q0 { I 14 vector } edge_index_cpy4_V_8_1_address1 { O 7 vector } edge_index_cpy4_V_8_1_ce1 { O 1 bit } edge_index_cpy4_V_8_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_8_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2060 \
    name node_attr_1D_s_mat_8_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_8_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_8_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_8_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_8_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_8_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2061 \
    name node_attr_1D_r_mat_8_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_8_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_8_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_8_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_8_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_8_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2062 \
    name node_attr_1D_s_mat_8_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_8_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_8_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_8_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_8_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_8_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2063 \
    name node_attr_1D_r_mat_8_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_8_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_8_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_8_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_8_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_8_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2064 \
    name node_attr_1D_s_mat_8_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_8_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_8_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_8_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_8_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_8_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2065 \
    name node_attr_1D_r_mat_8_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_8_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_8_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_8_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_8_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_8_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2066 \
    name layer11_out_8_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_8_V \
    op interface \
    ports { layer11_out_8_V_address0 { O 7 vector } layer11_out_8_V_ce0 { O 1 bit } layer11_out_8_V_we0 { O 1 bit } layer11_out_8_V_d0 { O 14 vector } layer11_out_8_V_address1 { O 7 vector } layer11_out_8_V_ce1 { O 1 bit } layer11_out_8_V_we1 { O 1 bit } layer11_out_8_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2067 \
    name layer7_out_cpy2_V_9_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_9_0 \
    op interface \
    ports { layer7_out_cpy2_V_9_0_address0 { O 7 vector } layer7_out_cpy2_V_9_0_ce0 { O 1 bit } layer7_out_cpy2_V_9_0_q0 { I 14 vector } layer7_out_cpy2_V_9_0_address1 { O 7 vector } layer7_out_cpy2_V_9_0_ce1 { O 1 bit } layer7_out_cpy2_V_9_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_9_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2068 \
    name layer7_out_cpy2_V_9_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_9_1 \
    op interface \
    ports { layer7_out_cpy2_V_9_1_address0 { O 7 vector } layer7_out_cpy2_V_9_1_ce0 { O 1 bit } layer7_out_cpy2_V_9_1_q0 { I 14 vector } layer7_out_cpy2_V_9_1_address1 { O 7 vector } layer7_out_cpy2_V_9_1_ce1 { O 1 bit } layer7_out_cpy2_V_9_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_9_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2069 \
    name layer7_out_cpy2_V_9_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_9_2 \
    op interface \
    ports { layer7_out_cpy2_V_9_2_address0 { O 7 vector } layer7_out_cpy2_V_9_2_ce0 { O 1 bit } layer7_out_cpy2_V_9_2_q0 { I 14 vector } layer7_out_cpy2_V_9_2_address1 { O 7 vector } layer7_out_cpy2_V_9_2_ce1 { O 1 bit } layer7_out_cpy2_V_9_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_9_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2070 \
    name layer7_out_cpy2_V_9_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_9_3 \
    op interface \
    ports { layer7_out_cpy2_V_9_3_address0 { O 7 vector } layer7_out_cpy2_V_9_3_ce0 { O 1 bit } layer7_out_cpy2_V_9_3_q0 { I 14 vector } layer7_out_cpy2_V_9_3_address1 { O 7 vector } layer7_out_cpy2_V_9_3_ce1 { O 1 bit } layer7_out_cpy2_V_9_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_9_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2071 \
    name edge_index_cpy4_V_9_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_9_0 \
    op interface \
    ports { edge_index_cpy4_V_9_0_address0 { O 7 vector } edge_index_cpy4_V_9_0_ce0 { O 1 bit } edge_index_cpy4_V_9_0_q0 { I 14 vector } edge_index_cpy4_V_9_0_address1 { O 7 vector } edge_index_cpy4_V_9_0_ce1 { O 1 bit } edge_index_cpy4_V_9_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_9_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2072 \
    name edge_index_cpy4_V_9_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_9_1 \
    op interface \
    ports { edge_index_cpy4_V_9_1_address0 { O 7 vector } edge_index_cpy4_V_9_1_ce0 { O 1 bit } edge_index_cpy4_V_9_1_q0 { I 14 vector } edge_index_cpy4_V_9_1_address1 { O 7 vector } edge_index_cpy4_V_9_1_ce1 { O 1 bit } edge_index_cpy4_V_9_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_9_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2073 \
    name node_attr_1D_s_mat_9_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_9_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_9_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_9_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_9_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_9_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2074 \
    name node_attr_1D_r_mat_9_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_9_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_9_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_9_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_9_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_9_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2075 \
    name node_attr_1D_s_mat_9_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_9_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_9_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_9_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_9_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_9_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2076 \
    name node_attr_1D_r_mat_9_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_9_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_9_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_9_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_9_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_9_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2077 \
    name node_attr_1D_s_mat_9_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_9_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_9_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_9_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_9_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_9_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2078 \
    name node_attr_1D_r_mat_9_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_9_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_9_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_9_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_9_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_9_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2079 \
    name layer11_out_9_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_9_V \
    op interface \
    ports { layer11_out_9_V_address0 { O 7 vector } layer11_out_9_V_ce0 { O 1 bit } layer11_out_9_V_we0 { O 1 bit } layer11_out_9_V_d0 { O 14 vector } layer11_out_9_V_address1 { O 7 vector } layer11_out_9_V_ce1 { O 1 bit } layer11_out_9_V_we1 { O 1 bit } layer11_out_9_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2080 \
    name layer7_out_cpy2_V_10_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_10_0 \
    op interface \
    ports { layer7_out_cpy2_V_10_0_address0 { O 7 vector } layer7_out_cpy2_V_10_0_ce0 { O 1 bit } layer7_out_cpy2_V_10_0_q0 { I 14 vector } layer7_out_cpy2_V_10_0_address1 { O 7 vector } layer7_out_cpy2_V_10_0_ce1 { O 1 bit } layer7_out_cpy2_V_10_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_10_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2081 \
    name layer7_out_cpy2_V_10_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_10_1 \
    op interface \
    ports { layer7_out_cpy2_V_10_1_address0 { O 7 vector } layer7_out_cpy2_V_10_1_ce0 { O 1 bit } layer7_out_cpy2_V_10_1_q0 { I 14 vector } layer7_out_cpy2_V_10_1_address1 { O 7 vector } layer7_out_cpy2_V_10_1_ce1 { O 1 bit } layer7_out_cpy2_V_10_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_10_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2082 \
    name layer7_out_cpy2_V_10_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_10_2 \
    op interface \
    ports { layer7_out_cpy2_V_10_2_address0 { O 7 vector } layer7_out_cpy2_V_10_2_ce0 { O 1 bit } layer7_out_cpy2_V_10_2_q0 { I 14 vector } layer7_out_cpy2_V_10_2_address1 { O 7 vector } layer7_out_cpy2_V_10_2_ce1 { O 1 bit } layer7_out_cpy2_V_10_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_10_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2083 \
    name layer7_out_cpy2_V_10_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_10_3 \
    op interface \
    ports { layer7_out_cpy2_V_10_3_address0 { O 7 vector } layer7_out_cpy2_V_10_3_ce0 { O 1 bit } layer7_out_cpy2_V_10_3_q0 { I 14 vector } layer7_out_cpy2_V_10_3_address1 { O 7 vector } layer7_out_cpy2_V_10_3_ce1 { O 1 bit } layer7_out_cpy2_V_10_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_10_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2084 \
    name edge_index_cpy4_V_10_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_10_0 \
    op interface \
    ports { edge_index_cpy4_V_10_0_address0 { O 7 vector } edge_index_cpy4_V_10_0_ce0 { O 1 bit } edge_index_cpy4_V_10_0_q0 { I 14 vector } edge_index_cpy4_V_10_0_address1 { O 7 vector } edge_index_cpy4_V_10_0_ce1 { O 1 bit } edge_index_cpy4_V_10_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_10_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2085 \
    name edge_index_cpy4_V_10_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_10_1 \
    op interface \
    ports { edge_index_cpy4_V_10_1_address0 { O 7 vector } edge_index_cpy4_V_10_1_ce0 { O 1 bit } edge_index_cpy4_V_10_1_q0 { I 14 vector } edge_index_cpy4_V_10_1_address1 { O 7 vector } edge_index_cpy4_V_10_1_ce1 { O 1 bit } edge_index_cpy4_V_10_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_10_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2086 \
    name node_attr_1D_s_mat_10_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_10_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_10_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_10_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_10_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_10_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2087 \
    name node_attr_1D_r_mat_10_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_10_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_10_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_10_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_10_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_10_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2088 \
    name node_attr_1D_s_mat_10_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_10_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_10_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_10_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_10_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_10_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2089 \
    name node_attr_1D_r_mat_10_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_10_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_10_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_10_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_10_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_10_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2090 \
    name node_attr_1D_s_mat_10_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_10_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_10_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_10_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_10_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_10_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2091 \
    name node_attr_1D_r_mat_10_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_10_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_10_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_10_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_10_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_10_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2092 \
    name layer11_out_10_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_10_V \
    op interface \
    ports { layer11_out_10_V_address0 { O 7 vector } layer11_out_10_V_ce0 { O 1 bit } layer11_out_10_V_we0 { O 1 bit } layer11_out_10_V_d0 { O 14 vector } layer11_out_10_V_address1 { O 7 vector } layer11_out_10_V_ce1 { O 1 bit } layer11_out_10_V_we1 { O 1 bit } layer11_out_10_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2093 \
    name layer7_out_cpy2_V_11_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_11_0 \
    op interface \
    ports { layer7_out_cpy2_V_11_0_address0 { O 7 vector } layer7_out_cpy2_V_11_0_ce0 { O 1 bit } layer7_out_cpy2_V_11_0_q0 { I 14 vector } layer7_out_cpy2_V_11_0_address1 { O 7 vector } layer7_out_cpy2_V_11_0_ce1 { O 1 bit } layer7_out_cpy2_V_11_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_11_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2094 \
    name layer7_out_cpy2_V_11_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_11_1 \
    op interface \
    ports { layer7_out_cpy2_V_11_1_address0 { O 7 vector } layer7_out_cpy2_V_11_1_ce0 { O 1 bit } layer7_out_cpy2_V_11_1_q0 { I 14 vector } layer7_out_cpy2_V_11_1_address1 { O 7 vector } layer7_out_cpy2_V_11_1_ce1 { O 1 bit } layer7_out_cpy2_V_11_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_11_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2095 \
    name layer7_out_cpy2_V_11_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_11_2 \
    op interface \
    ports { layer7_out_cpy2_V_11_2_address0 { O 7 vector } layer7_out_cpy2_V_11_2_ce0 { O 1 bit } layer7_out_cpy2_V_11_2_q0 { I 14 vector } layer7_out_cpy2_V_11_2_address1 { O 7 vector } layer7_out_cpy2_V_11_2_ce1 { O 1 bit } layer7_out_cpy2_V_11_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_11_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2096 \
    name layer7_out_cpy2_V_11_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_11_3 \
    op interface \
    ports { layer7_out_cpy2_V_11_3_address0 { O 7 vector } layer7_out_cpy2_V_11_3_ce0 { O 1 bit } layer7_out_cpy2_V_11_3_q0 { I 14 vector } layer7_out_cpy2_V_11_3_address1 { O 7 vector } layer7_out_cpy2_V_11_3_ce1 { O 1 bit } layer7_out_cpy2_V_11_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_11_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2097 \
    name edge_index_cpy4_V_11_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_11_0 \
    op interface \
    ports { edge_index_cpy4_V_11_0_address0 { O 7 vector } edge_index_cpy4_V_11_0_ce0 { O 1 bit } edge_index_cpy4_V_11_0_q0 { I 14 vector } edge_index_cpy4_V_11_0_address1 { O 7 vector } edge_index_cpy4_V_11_0_ce1 { O 1 bit } edge_index_cpy4_V_11_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_11_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2098 \
    name edge_index_cpy4_V_11_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_11_1 \
    op interface \
    ports { edge_index_cpy4_V_11_1_address0 { O 7 vector } edge_index_cpy4_V_11_1_ce0 { O 1 bit } edge_index_cpy4_V_11_1_q0 { I 14 vector } edge_index_cpy4_V_11_1_address1 { O 7 vector } edge_index_cpy4_V_11_1_ce1 { O 1 bit } edge_index_cpy4_V_11_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_11_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2099 \
    name node_attr_1D_s_mat_11_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_11_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_11_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_11_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_11_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_11_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2100 \
    name node_attr_1D_r_mat_11_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_11_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_11_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_11_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_11_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_11_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2101 \
    name node_attr_1D_s_mat_11_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_11_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_11_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_11_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_11_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_11_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2102 \
    name node_attr_1D_r_mat_11_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_11_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_11_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_11_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_11_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_11_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2103 \
    name node_attr_1D_s_mat_11_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_11_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_11_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_11_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_11_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_11_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2104 \
    name node_attr_1D_r_mat_11_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_11_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_11_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_11_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_11_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_11_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2105 \
    name layer11_out_11_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_11_V \
    op interface \
    ports { layer11_out_11_V_address0 { O 7 vector } layer11_out_11_V_ce0 { O 1 bit } layer11_out_11_V_we0 { O 1 bit } layer11_out_11_V_d0 { O 14 vector } layer11_out_11_V_address1 { O 7 vector } layer11_out_11_V_ce1 { O 1 bit } layer11_out_11_V_we1 { O 1 bit } layer11_out_11_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2106 \
    name layer7_out_cpy2_V_12_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_12_0 \
    op interface \
    ports { layer7_out_cpy2_V_12_0_address0 { O 7 vector } layer7_out_cpy2_V_12_0_ce0 { O 1 bit } layer7_out_cpy2_V_12_0_q0 { I 14 vector } layer7_out_cpy2_V_12_0_address1 { O 7 vector } layer7_out_cpy2_V_12_0_ce1 { O 1 bit } layer7_out_cpy2_V_12_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_12_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2107 \
    name layer7_out_cpy2_V_12_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_12_1 \
    op interface \
    ports { layer7_out_cpy2_V_12_1_address0 { O 7 vector } layer7_out_cpy2_V_12_1_ce0 { O 1 bit } layer7_out_cpy2_V_12_1_q0 { I 14 vector } layer7_out_cpy2_V_12_1_address1 { O 7 vector } layer7_out_cpy2_V_12_1_ce1 { O 1 bit } layer7_out_cpy2_V_12_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_12_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2108 \
    name layer7_out_cpy2_V_12_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_12_2 \
    op interface \
    ports { layer7_out_cpy2_V_12_2_address0 { O 7 vector } layer7_out_cpy2_V_12_2_ce0 { O 1 bit } layer7_out_cpy2_V_12_2_q0 { I 14 vector } layer7_out_cpy2_V_12_2_address1 { O 7 vector } layer7_out_cpy2_V_12_2_ce1 { O 1 bit } layer7_out_cpy2_V_12_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_12_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2109 \
    name layer7_out_cpy2_V_12_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy2_V_12_3 \
    op interface \
    ports { layer7_out_cpy2_V_12_3_address0 { O 7 vector } layer7_out_cpy2_V_12_3_ce0 { O 1 bit } layer7_out_cpy2_V_12_3_q0 { I 14 vector } layer7_out_cpy2_V_12_3_address1 { O 7 vector } layer7_out_cpy2_V_12_3_ce1 { O 1 bit } layer7_out_cpy2_V_12_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy2_V_12_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2110 \
    name edge_index_cpy4_V_12_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_12_0 \
    op interface \
    ports { edge_index_cpy4_V_12_0_address0 { O 7 vector } edge_index_cpy4_V_12_0_ce0 { O 1 bit } edge_index_cpy4_V_12_0_q0 { I 14 vector } edge_index_cpy4_V_12_0_address1 { O 7 vector } edge_index_cpy4_V_12_0_ce1 { O 1 bit } edge_index_cpy4_V_12_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_12_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2111 \
    name edge_index_cpy4_V_12_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy4_V_12_1 \
    op interface \
    ports { edge_index_cpy4_V_12_1_address0 { O 7 vector } edge_index_cpy4_V_12_1_ce0 { O 1 bit } edge_index_cpy4_V_12_1_q0 { I 14 vector } edge_index_cpy4_V_12_1_address1 { O 7 vector } edge_index_cpy4_V_12_1_ce1 { O 1 bit } edge_index_cpy4_V_12_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy4_V_12_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2112 \
    name node_attr_1D_s_mat_12_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_12_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_12_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_12_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_q0 { I 14 vector } node_attr_1D_s_mat_12_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_12_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2113 \
    name node_attr_1D_r_mat_12_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_12_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_12_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_12_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_q0 { I 14 vector } node_attr_1D_r_mat_12_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_12_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2114 \
    name node_attr_1D_s_mat_12_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_12_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_12_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_12_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_q0 { I 14 vector } node_attr_1D_s_mat_12_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_12_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2115 \
    name node_attr_1D_r_mat_12_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_12_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_12_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_12_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_q0 { I 14 vector } node_attr_1D_r_mat_12_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_12_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2116 \
    name node_attr_1D_s_mat_12_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_12_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_12_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_12_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_q0 { I 14 vector } node_attr_1D_s_mat_12_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_12_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2117 \
    name node_attr_1D_r_mat_12_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_12_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_12_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_12_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_q0 { I 14 vector } node_attr_1D_r_mat_12_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_12_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2118 \
    name layer11_out_12_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer11_out_12_V \
    op interface \
    ports { layer11_out_12_V_address0 { O 7 vector } layer11_out_12_V_ce0 { O 1 bit } layer11_out_12_V_we0 { O 1 bit } layer11_out_12_V_d0 { O 14 vector } layer11_out_12_V_address1 { O 7 vector } layer11_out_12_V_ce1 { O 1 bit } layer11_out_12_V_we1 { O 1 bit } layer11_out_12_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer11_out_12_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


