Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun Feb 27 08:05:40 2022
| Host         : bernard-Precision-5530 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file design_1_multicore_multicycle_wrapper_control_sets_placed.rpt
| Design       : design_1_multicore_multicycle_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   203 |
|    Minimum number of control sets                        |   203 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   500 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   203 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    35 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     7 |
| >= 16              |   118 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             286 |          121 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             211 |           89 |
| Yes          | No                    | No                     |            3006 |          897 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2629 |          951 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                             |                                                                                     Enable Signal                                                                                     |                                                                               Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push                                                                                      |                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                1 |              2 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_1[0]                                                                          | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                 |                1 |              2 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                             | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                    |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                              | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[1]_2                                                                          |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                          | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                  | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i[0]_i_1_n_0                                          | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                     | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                   | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_5                                                     | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                            |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[1]_i_1_n_0                                             |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                  | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                     |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                             |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                           | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                1 |              5 |         5.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |              5 |         1.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                              | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              5 |         5.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[2]_0                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                4 |              5 |         1.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/d_to_i_is_valid_V_1_fu_766_reg[0][0]                                                        |                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/msize_V_fu_746_reg[0]_2[0]                                                                  |                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                2 |              5 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push                                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/ap_rst_n_0[0]                                                                    |                2 |              6 |         3.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/push                                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                     |                1 |              6 |         6.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                      | design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                2 |              6 |         3.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/msize_V_fu_746_reg[1]_0[0]                                                                  |                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ier12_out                                                                                              | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                3 |              6 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/msize_V_fu_746_reg[1]_1[0]                                                                  |                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/e_to_m_is_valid_V_reg_1315_reg[0][0]                                                     |                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/shl_ln102_2_reg_200210                                                                      |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/shl_ln102_2_reg_200210                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/add_ln102_reg_19662_reg[1]                                                         |                2 |              8 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/shl_ln102_2_reg_200210                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/add_ln102_reg_19662_reg[0]                                                         |                2 |              8 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/shl_ln102_2_reg_200210                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/tmp_11_reg_19637_reg[0]_0                                                          |                2 |              8 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                  | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/bus_equal_gen.len_cnt_reg[7][0]                                                 |                3 |              8 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Read_Reg_Rst                                                                                                             |                2 |              8 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[8]_i_1__0_n_0                                                                    | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                3 |              9 |         3.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[8]_i_1_n_0                                                                        | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                3 |              9 |         3.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/wreq_throttle/throttl_cnt[8]_i_1_n_0                                                                          | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                3 |              9 |         3.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/mux_325_1_1_1_U3/e_from_i_d_i_func3_V_fu_6100                                                                              |                                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_7[0]                                                  | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                     |                2 |             10 |         5.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/e_from_i_d_i_func7_V_fu_6020                                                             |                                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/p_26_in                                                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/ap_rst_n_1[0]                                                                    |                2 |             10 |         5.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/i_to_e_is_valid_V_reg_1327_reg[0][0]                                                     |                                                                                                                                                                              |                2 |             11 |         5.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             12 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                              |                8 |             12 |         1.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_condition_6073                                                                        | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_phi_reg_pp0_iter1_d_i_type_V_reg_11261_reg[1]                                |                4 |             13 |         3.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[1]                                                                            |                                                                                                                                                                              |                2 |             15 |         7.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/is_load_V_1_fu_754_reg[0][0]                                                                |                                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/E[0]                                                                                                       |                                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/has_input_V_reg_19909_reg[0][0]                                                          |                                                                                                                                                                              |                2 |             15 |         7.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/d_i_is_jal_V_load_1_reg_19946_reg[0][0]                                                  |                                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/i_safe_is_full_V_3_reg_19609_reg[0]_0[0]                                                    |                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/shl_ln92_2_reg_200260                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/tmp_11_reg_19637_reg[0]                                                            |                3 |             16 |         5.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/shl_ln92_2_reg_200260                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/add_ln92_reg_19682_reg[1]                                                          |                3 |             16 |         5.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/sel                                                                                      |                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/aw_hs                                                                                                      |                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/E[0]                                                                                        |                                                                                                                                                                              |                6 |             19 |         3.17 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                7 |             20 |         2.86 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                7 |             20 |         2.86 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                                              |               11 |             21 |         1.91 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                                              |               10 |             24 |         2.40 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/d_i_is_jal_V_load_1_reg_199460                                                              |                                                                                                                                                                              |                7 |             25 |         3.57 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_condition_6073                                                                        |                                                                                                                                                                              |                8 |             27 |         3.38 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_is_load_V_reg_19762_pp0_iter1_reg_reg[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               10 |             30 |         3.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_is_load_V_reg_19762_pp0_iter1_reg_reg[0]_0                                           |                                                                                                                                                                              |               12 |             31 |         2.58 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[2]_3[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               16 |             32 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]_0[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               17 |             32 |         1.88 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]_1[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               18 |             32 |         1.78 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]_2[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               17 |             32 |         1.88 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]_3[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               17 |             32 |         1.88 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]_4[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               20 |             32 |         1.60 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]_5[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               18 |             32 |         1.78 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]_6[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               16 |             32 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]_7[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               13 |             32 |         2.46 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]_8[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               13 |             32 |         2.46 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[2][0]                                               | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               15 |             32 |         2.13 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[2]_0[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               23 |             32 |         1.39 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[2]_1[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               20 |             32 |         1.60 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[2]_2[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               14 |             32 |         2.29 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1][0]                                               | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               17 |             32 |         1.88 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[3][0]                                               | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               18 |             32 |         1.78 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[3]_0[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               21 |             32 |         1.52 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[4][0]                                               | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               14 |             32 |         2.29 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[4]_0[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               18 |             32 |         1.78 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[4]_1[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               14 |             32 |         2.29 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                     |                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                          |                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_1[0]                                                                          | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               16 |             32 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               10 |             32 |         3.20 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/mux_325_1_1_1_U3/ap_phi_reg_pp0_iter0_mux_case_075657660_reg_47620                                                         |                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               17 |             32 |         1.88 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                9 |             32 |         3.56 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                     | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               14 |             32 |         2.29 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                  |                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/next_beat                                                                                 |                                                                                                                                                                              |               12 |             32 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/e_to_m_is_valid_V_reg_1315_reg[0][0]                                                        |                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/e_to_m_is_valid_V_reg_1315_reg[0]_0[0]                                                      |                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/e_to_m_is_valid_V_reg_1315_pp0_iter2_reg_reg[0]_0[0]                                        |                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter1_reg_reg[1]_3[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               16 |             32 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter1_reg_reg[1]_1[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               20 |             32 |         1.60 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter1_reg_reg[1][0]                                               | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               12 |             32 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter1_reg_reg[2][0]                                               | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               16 |             32 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter1_reg_reg[4][0]                                               | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               16 |             32 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter1_reg_reg[1]_0[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               16 |             32 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter1_reg_reg[3][0]                                               | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               18 |             32 |         1.78 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter1_reg_reg[1]_2[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               24 |             32 |         1.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/m_to_w_rd_V_reg_19766_pp0_iter1_reg_reg[2]_0[0]                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               18 |             32 |         1.78 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                     |                                                                                                                                                                              |               11 |             32 |         2.91 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                9 |             33 |         3.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/i_safe_is_full_V_3_reg_19609_reg[0][0]                                                      |                                                                                                                                                                              |                9 |             33 |         3.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                              |                9 |             34 |         3.78 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                              |                9 |             34 |         3.78 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/e_to_m_is_valid_V_reg_13150                                                                 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/e_to_m_is_valid_V_reg_1315                                                         |                8 |             34 |         4.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                              |                6 |             35 |         5.83 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                              |                6 |             35 |         5.83 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/i_safe_is_full_V_3_reg_19609_pp0_iter1_reg_reg[0][0]                                     |                                                                                                                                                                              |               10 |             35 |         3.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                                              |                8 |             35 |         4.38 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                              |                6 |             35 |         5.83 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                9 |             36 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/e_to_m_is_valid_V_reg_13150                                                                 |                                                                                                                                                                              |               10 |             38 |         3.80 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               13 |             41 |         3.15 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/i_safe_is_full_V_reg_19632_reg[0][0]                                                        |                                                                                                                                                                              |                9 |             42 |         4.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/push                                                                                     | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                9 |             44 |         4.89 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/i_to_e_is_valid_V_reg_1327_pp0_iter1_reg_reg[0][0]                                       |                                                                                                                                                                              |               19 |             47 |         2.47 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                              |               10 |             47 |         4.70 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                              |               11 |             47 |         4.27 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                              |               12 |             52 |         4.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                              |               16 |             52 |         3.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/wreq_handling_reg[0]                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |                9 |             52 |         5.78 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                              |               14 |             52 |         3.71 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                              |               12 |             52 |         4.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg[0]                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               13 |             52 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/push                                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               13 |             62 |         4.77 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[1]_3[0]                                                                       |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[2]_2[0]                                                                    |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                     |                                                                                                                                                                              |               28 |             62 |         2.21 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[2]_1[0]                                                                    |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_1[0]                                                                          | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               17 |             62 |         3.65 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                      |                                                                                                                                                                              |               18 |             62 |         3.44 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                     |                                                                                                                                                                              |                9 |             62 |         6.89 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/msize_V_2_reg_19648_pp0_iter2_reg_reg[1][0]                                              |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rs_rreq/push                                                                                         |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_7[0]                                                  | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               16 |             63 |         3.94 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/push                                                                                        |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/p_26_in                                                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               15 |             63 |         4.20 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/sel                                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_NS_fsm1                                                                                        |               16 |             64 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                        | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               24 |             64 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter2_reg[0]                                                           |                                                                                                                                                                              |               31 |             64 |         2.06 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_CS_fsm_state15                                                                                                          | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               16 |             64 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               10 |             64 |         6.40 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               10 |             64 |         6.40 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/E[0]                                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               10 |             64 |         6.40 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/i_wait_V_2_reg_19826_pp0_iter1_reg_reg[0][0]                                                |                                                                                                                                                                              |               33 |             64 |         1.94 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_CS_fsm_state1                                                                                                           |                                                                                                                                                                              |               20 |             65 |         3.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push                                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               16 |             66 |         4.12 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[2]                                                                         |                                                                                                                                                                              |               34 |             67 |         1.97 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                              |               15 |             68 |         4.53 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                              |               23 |             68 |         2.96 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                              |               22 |             68 |         3.09 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                                                              |               17 |             68 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter3_reg                                                              |                                                                                                                                                                              |               24 |             70 |         2.92 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/i_to_e_is_valid_V_reg_1327_reg[0][0]                                                        |                                                                                                                                                                              |               14 |             71 |         5.07 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               40 |             89 |         2.22 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[2]_0                                                                       |                                                                                                                                                                              |               45 |            123 |         2.73 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               30 |            129 |         4.30 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                  | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                           |               34 |            129 |         3.79 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       |                                                                                                                                                                              |              122 |            289 |         2.37 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[1]_0                                                                          |                                                                                                                                                                              |               70 |            400 |         5.71 |
+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


