// Generated by stratus_hls 19.10-p100  (91500.011111)
// Fri Jan 15 15:49:59 2021
// from float2fix.cpp
#ifndef CYNTH_PART_float2fix_float2fix_rtl_h
#define CYNTH_PART_float2fix_float2fix_rtl_h

#include "systemc.h"
/* Include declarations of instantiated parts. */


/* Declaration of the synthesized module. */
struct float2fix : public sc_module {
  sc_in<bool > clk;
  sc_in<bool > rstn;
  sc_in<bool > src_valid;
  sc_in<sc_uint<32> > src;
  sc_out<bool > dst_valid;
  sc_out<sc_uint<32> > dst;
  float2fix( sc_module_name name );
  SC_HAS_PROCESS(float2fix);
  sc_signal<bool > src_valid_2d;
  sc_signal<sc_uint<32> > float2fix_N_Mux_32_2_12_4_12_out1;
  sc_signal<sc_uint<8> > float2fix_MuxSubi127u8i0u1_4_10_in2;
  sc_signal<sc_uint<1> > float2fix_And_1Ux1U_1U_4_9_in1;
  sc_signal<sc_uint<32> > r_in_data;
  sc_signal<sc_uint<1> > float2fix_And_1Ux1U_1U_4_9_out1;
  sc_signal<bool > a_s;
  sc_signal<sc_uint<8> > float2fix_MuxSubi127u8i0u1_4_10_out1;
  sc_signal<sc_uint<24> > float2fix_MuxCati0Catu23i1i0u1_4_11_out1_slice;
  sc_signal<sc_uint<8> > a_e;
  sc_signal<sc_uint<32> > float2fix_RightShift_32Ux5U_32U_4_17_out1;
  sc_signal<sc_int<5> > float2fix_Subu5i31_1_14_out1;
  sc_signal<sc_uint<24> > a_m_slice;
  sc_signal<sc_uint<1> > float2fix_And_1Ux1U_1U_4_16_out1;
  sc_signal<bool > src_valid_1d;
  sc_signal<sc_uint<1> > float2fix_Not_1U_1U_4_15_out1;
  sc_signal<sc_uint<1> > float2fix_Gti31s9_1_13_out1;
  sc_signal<sc_uint<32> > float2fix_Muxu32i0u1_4_18_out1;
  sc_signal<sc_uint<32> > float2fix_N_Mux_32_2_12_4_7_out1;
  sc_signal<bool > r_a_s;
  sc_signal<sc_int<32> > float2fix_Add2i1s32_4_6_out1;
  sc_signal<sc_int<32> > float2fix_NotBit_32U_32S_4_5_out1;
  sc_signal<sc_uint<1> > float2fix_And_1Ux1U_1U_4_4_out1;
  sc_signal<sc_uint<1> > float2fix_Not_1U_1U_4_3_out1;
  sc_signal<sc_uint<1> > float2fix_Or_1Ux1U_1U_4_1_out1;
  sc_signal<bool > r_max_sig;
  sc_signal<sc_uint<1> > float2fix_Or_1Ux1U_1U_4_1_in1;
  sc_signal<sc_uint<32> > r_a_m;
  sc_signal<sc_uint<32> > float2fix_Muxu32i0u1_4_8_out1;
  sc_signal<bool > src_valid_3d;
  void drive_dst_valid();
  void drive_dst();
  void drive_float2fix_Or_1Ux1U_1U_4_1_in1();
  void float2fix_Or_1Ux1U_1U_4_1();
  void float2fix_Not_1U_1U_4_3();
  void float2fix_And_1Ux1U_1U_4_4();
  void float2fix_NotBit_32U_32S_4_5();
  void float2fix_Add2i1s32_4_6();
  void float2fix_N_Mux_32_2_12_4_7();
  void float2fix_Muxu32i0u1_4_8();
  void drive_r_a_m();
  void float2fix_Not_1U_1U_4_15();
  void float2fix_And_1Ux1U_1U_4_16();
  void float2fix_RightShift_32Ux5U_32U_4_17();
  void float2fix_Muxu32i0u1_4_18();
  void float2fix_Gti31s9_1_13();
  void float2fix_Subu5i31_1_14();
  void drive_a_m_slice();
  void drive_a_e();
  void drive_a_s();
  void drive_float2fix_And_1Ux1U_1U_4_9_in1();
  void float2fix_And_1Ux1U_1U_4_9();
  void drive_float2fix_MuxSubi127u8i0u1_4_10_in2();
  void float2fix_MuxSubi127u8i0u1_4_10();
  void float2fix_MuxCati0Catu23i1i0u1_4_11();
  void drive_r_in_data();
  void float2fix_N_Mux_32_2_12_4_12();
  void drive_src_valid_3d();
  void drive_r_max_sig();
  void drive_r_a_s();
  void drive_src_valid_1d();
  void drive_src_valid_2d();
};

#endif
