
Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fa4  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000774  08009190  08009190  00019190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009904  08009904  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  08009904  08009904  00019904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800990c  0800990c  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800990c  0800990c  0001990c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009914  08009914  00019914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08009918  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000080c  200000a8  080099c0  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008b4  080099c0  000208b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001779f  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000478b  00000000  00000000  00037870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013a8  00000000  00000000  0003c000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011b8  00000000  00000000  0003d3a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dac6  00000000  00000000  0003e560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b172  00000000  00000000  0005c026  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d537  00000000  00000000  00077198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001046cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005828  00000000  00000000  00104720  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200000a8 	.word	0x200000a8
 8000204:	00000000 	.word	0x00000000
 8000208:	08009174 	.word	0x08009174

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200000ac 	.word	0x200000ac
 8000224:	08009174 	.word	0x08009174

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_d2iz>:
 8000ae4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aec:	d215      	bcs.n	8000b1a <__aeabi_d2iz+0x36>
 8000aee:	d511      	bpl.n	8000b14 <__aeabi_d2iz+0x30>
 8000af0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000af4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af8:	d912      	bls.n	8000b20 <__aeabi_d2iz+0x3c>
 8000afa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000afe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b02:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b0e:	bf18      	it	ne
 8000b10:	4240      	negne	r0, r0
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1e:	d105      	bne.n	8000b2c <__aeabi_d2iz+0x48>
 8000b20:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b24:	bf08      	it	eq
 8000b26:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b2a:	4770      	bx	lr
 8000b2c:	f04f 0000 	mov.w	r0, #0
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop

08000b34 <__aeabi_d2uiz>:
 8000b34:	004a      	lsls	r2, r1, #1
 8000b36:	d211      	bcs.n	8000b5c <__aeabi_d2uiz+0x28>
 8000b38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b3c:	d211      	bcs.n	8000b62 <__aeabi_d2uiz+0x2e>
 8000b3e:	d50d      	bpl.n	8000b5c <__aeabi_d2uiz+0x28>
 8000b40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b48:	d40e      	bmi.n	8000b68 <__aeabi_d2uiz+0x34>
 8000b4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b56:	fa23 f002 	lsr.w	r0, r3, r2
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d102      	bne.n	8000b6e <__aeabi_d2uiz+0x3a>
 8000b68:	f04f 30ff 	mov.w	r0, #4294967295
 8000b6c:	4770      	bx	lr
 8000b6e:	f04f 0000 	mov.w	r0, #0
 8000b72:	4770      	bx	lr

08000b74 <__aeabi_frsub>:
 8000b74:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b78:	e002      	b.n	8000b80 <__addsf3>
 8000b7a:	bf00      	nop

08000b7c <__aeabi_fsub>:
 8000b7c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b80 <__addsf3>:
 8000b80:	0042      	lsls	r2, r0, #1
 8000b82:	bf1f      	itttt	ne
 8000b84:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b88:	ea92 0f03 	teqne	r2, r3
 8000b8c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b90:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b94:	d06a      	beq.n	8000c6c <__addsf3+0xec>
 8000b96:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b9a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b9e:	bfc1      	itttt	gt
 8000ba0:	18d2      	addgt	r2, r2, r3
 8000ba2:	4041      	eorgt	r1, r0
 8000ba4:	4048      	eorgt	r0, r1
 8000ba6:	4041      	eorgt	r1, r0
 8000ba8:	bfb8      	it	lt
 8000baa:	425b      	neglt	r3, r3
 8000bac:	2b19      	cmp	r3, #25
 8000bae:	bf88      	it	hi
 8000bb0:	4770      	bxhi	lr
 8000bb2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bb6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bba:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bbe:	bf18      	it	ne
 8000bc0:	4240      	negne	r0, r0
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bc6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bca:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bce:	bf18      	it	ne
 8000bd0:	4249      	negne	r1, r1
 8000bd2:	ea92 0f03 	teq	r2, r3
 8000bd6:	d03f      	beq.n	8000c58 <__addsf3+0xd8>
 8000bd8:	f1a2 0201 	sub.w	r2, r2, #1
 8000bdc:	fa41 fc03 	asr.w	ip, r1, r3
 8000be0:	eb10 000c 	adds.w	r0, r0, ip
 8000be4:	f1c3 0320 	rsb	r3, r3, #32
 8000be8:	fa01 f103 	lsl.w	r1, r1, r3
 8000bec:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bf0:	d502      	bpl.n	8000bf8 <__addsf3+0x78>
 8000bf2:	4249      	negs	r1, r1
 8000bf4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bf8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bfc:	d313      	bcc.n	8000c26 <__addsf3+0xa6>
 8000bfe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c02:	d306      	bcc.n	8000c12 <__addsf3+0x92>
 8000c04:	0840      	lsrs	r0, r0, #1
 8000c06:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c0a:	f102 0201 	add.w	r2, r2, #1
 8000c0e:	2afe      	cmp	r2, #254	; 0xfe
 8000c10:	d251      	bcs.n	8000cb6 <__addsf3+0x136>
 8000c12:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c1a:	bf08      	it	eq
 8000c1c:	f020 0001 	biceq.w	r0, r0, #1
 8000c20:	ea40 0003 	orr.w	r0, r0, r3
 8000c24:	4770      	bx	lr
 8000c26:	0049      	lsls	r1, r1, #1
 8000c28:	eb40 0000 	adc.w	r0, r0, r0
 8000c2c:	3a01      	subs	r2, #1
 8000c2e:	bf28      	it	cs
 8000c30:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c34:	d2ed      	bcs.n	8000c12 <__addsf3+0x92>
 8000c36:	fab0 fc80 	clz	ip, r0
 8000c3a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c3e:	ebb2 020c 	subs.w	r2, r2, ip
 8000c42:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c46:	bfaa      	itet	ge
 8000c48:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c4c:	4252      	neglt	r2, r2
 8000c4e:	4318      	orrge	r0, r3
 8000c50:	bfbc      	itt	lt
 8000c52:	40d0      	lsrlt	r0, r2
 8000c54:	4318      	orrlt	r0, r3
 8000c56:	4770      	bx	lr
 8000c58:	f092 0f00 	teq	r2, #0
 8000c5c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c60:	bf06      	itte	eq
 8000c62:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c66:	3201      	addeq	r2, #1
 8000c68:	3b01      	subne	r3, #1
 8000c6a:	e7b5      	b.n	8000bd8 <__addsf3+0x58>
 8000c6c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c70:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c74:	bf18      	it	ne
 8000c76:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c7a:	d021      	beq.n	8000cc0 <__addsf3+0x140>
 8000c7c:	ea92 0f03 	teq	r2, r3
 8000c80:	d004      	beq.n	8000c8c <__addsf3+0x10c>
 8000c82:	f092 0f00 	teq	r2, #0
 8000c86:	bf08      	it	eq
 8000c88:	4608      	moveq	r0, r1
 8000c8a:	4770      	bx	lr
 8000c8c:	ea90 0f01 	teq	r0, r1
 8000c90:	bf1c      	itt	ne
 8000c92:	2000      	movne	r0, #0
 8000c94:	4770      	bxne	lr
 8000c96:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c9a:	d104      	bne.n	8000ca6 <__addsf3+0x126>
 8000c9c:	0040      	lsls	r0, r0, #1
 8000c9e:	bf28      	it	cs
 8000ca0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ca4:	4770      	bx	lr
 8000ca6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000caa:	bf3c      	itt	cc
 8000cac:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cb0:	4770      	bxcc	lr
 8000cb2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cb6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cbe:	4770      	bx	lr
 8000cc0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cc4:	bf16      	itet	ne
 8000cc6:	4608      	movne	r0, r1
 8000cc8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ccc:	4601      	movne	r1, r0
 8000cce:	0242      	lsls	r2, r0, #9
 8000cd0:	bf06      	itte	eq
 8000cd2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cd6:	ea90 0f01 	teqeq	r0, r1
 8000cda:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cde:	4770      	bx	lr

08000ce0 <__aeabi_ui2f>:
 8000ce0:	f04f 0300 	mov.w	r3, #0
 8000ce4:	e004      	b.n	8000cf0 <__aeabi_i2f+0x8>
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_i2f>:
 8000ce8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cec:	bf48      	it	mi
 8000cee:	4240      	negmi	r0, r0
 8000cf0:	ea5f 0c00 	movs.w	ip, r0
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cfc:	4601      	mov	r1, r0
 8000cfe:	f04f 0000 	mov.w	r0, #0
 8000d02:	e01c      	b.n	8000d3e <__aeabi_l2f+0x2a>

08000d04 <__aeabi_ul2f>:
 8000d04:	ea50 0201 	orrs.w	r2, r0, r1
 8000d08:	bf08      	it	eq
 8000d0a:	4770      	bxeq	lr
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e00a      	b.n	8000d28 <__aeabi_l2f+0x14>
 8000d12:	bf00      	nop

08000d14 <__aeabi_l2f>:
 8000d14:	ea50 0201 	orrs.w	r2, r0, r1
 8000d18:	bf08      	it	eq
 8000d1a:	4770      	bxeq	lr
 8000d1c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d20:	d502      	bpl.n	8000d28 <__aeabi_l2f+0x14>
 8000d22:	4240      	negs	r0, r0
 8000d24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d28:	ea5f 0c01 	movs.w	ip, r1
 8000d2c:	bf02      	ittt	eq
 8000d2e:	4684      	moveq	ip, r0
 8000d30:	4601      	moveq	r1, r0
 8000d32:	2000      	moveq	r0, #0
 8000d34:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d38:	bf08      	it	eq
 8000d3a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d3e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d42:	fabc f28c 	clz	r2, ip
 8000d46:	3a08      	subs	r2, #8
 8000d48:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d4c:	db10      	blt.n	8000d70 <__aeabi_l2f+0x5c>
 8000d4e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d52:	4463      	add	r3, ip
 8000d54:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d58:	f1c2 0220 	rsb	r2, r2, #32
 8000d5c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d60:	fa20 f202 	lsr.w	r2, r0, r2
 8000d64:	eb43 0002 	adc.w	r0, r3, r2
 8000d68:	bf08      	it	eq
 8000d6a:	f020 0001 	biceq.w	r0, r0, #1
 8000d6e:	4770      	bx	lr
 8000d70:	f102 0220 	add.w	r2, r2, #32
 8000d74:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d78:	f1c2 0220 	rsb	r2, r2, #32
 8000d7c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d80:	fa21 f202 	lsr.w	r2, r1, r2
 8000d84:	eb43 0002 	adc.w	r0, r3, r2
 8000d88:	bf08      	it	eq
 8000d8a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d8e:	4770      	bx	lr

08000d90 <__aeabi_uldivmod>:
 8000d90:	b953      	cbnz	r3, 8000da8 <__aeabi_uldivmod+0x18>
 8000d92:	b94a      	cbnz	r2, 8000da8 <__aeabi_uldivmod+0x18>
 8000d94:	2900      	cmp	r1, #0
 8000d96:	bf08      	it	eq
 8000d98:	2800      	cmpeq	r0, #0
 8000d9a:	bf1c      	itt	ne
 8000d9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000da0:	f04f 30ff 	movne.w	r0, #4294967295
 8000da4:	f000 b976 	b.w	8001094 <__aeabi_idiv0>
 8000da8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000dac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000db0:	f000 f806 	bl	8000dc0 <__udivmoddi4>
 8000db4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000db8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dbc:	b004      	add	sp, #16
 8000dbe:	4770      	bx	lr

08000dc0 <__udivmoddi4>:
 8000dc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dc4:	9e08      	ldr	r6, [sp, #32]
 8000dc6:	460d      	mov	r5, r1
 8000dc8:	4604      	mov	r4, r0
 8000dca:	4688      	mov	r8, r1
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d14d      	bne.n	8000e6c <__udivmoddi4+0xac>
 8000dd0:	428a      	cmp	r2, r1
 8000dd2:	4694      	mov	ip, r2
 8000dd4:	d968      	bls.n	8000ea8 <__udivmoddi4+0xe8>
 8000dd6:	fab2 f282 	clz	r2, r2
 8000dda:	b152      	cbz	r2, 8000df2 <__udivmoddi4+0x32>
 8000ddc:	fa01 f302 	lsl.w	r3, r1, r2
 8000de0:	f1c2 0120 	rsb	r1, r2, #32
 8000de4:	fa20 f101 	lsr.w	r1, r0, r1
 8000de8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dec:	ea41 0803 	orr.w	r8, r1, r3
 8000df0:	4094      	lsls	r4, r2
 8000df2:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000df6:	fbb8 f7f1 	udiv	r7, r8, r1
 8000dfa:	fa1f fe8c 	uxth.w	lr, ip
 8000dfe:	fb01 8817 	mls	r8, r1, r7, r8
 8000e02:	fb07 f00e 	mul.w	r0, r7, lr
 8000e06:	0c23      	lsrs	r3, r4, #16
 8000e08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e0c:	4298      	cmp	r0, r3
 8000e0e:	d90a      	bls.n	8000e26 <__udivmoddi4+0x66>
 8000e10:	eb1c 0303 	adds.w	r3, ip, r3
 8000e14:	f107 35ff 	add.w	r5, r7, #4294967295
 8000e18:	f080 811e 	bcs.w	8001058 <__udivmoddi4+0x298>
 8000e1c:	4298      	cmp	r0, r3
 8000e1e:	f240 811b 	bls.w	8001058 <__udivmoddi4+0x298>
 8000e22:	3f02      	subs	r7, #2
 8000e24:	4463      	add	r3, ip
 8000e26:	1a1b      	subs	r3, r3, r0
 8000e28:	fbb3 f0f1 	udiv	r0, r3, r1
 8000e2c:	fb01 3310 	mls	r3, r1, r0, r3
 8000e30:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e34:	b2a4      	uxth	r4, r4
 8000e36:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e3a:	45a6      	cmp	lr, r4
 8000e3c:	d90a      	bls.n	8000e54 <__udivmoddi4+0x94>
 8000e3e:	eb1c 0404 	adds.w	r4, ip, r4
 8000e42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e46:	f080 8109 	bcs.w	800105c <__udivmoddi4+0x29c>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	f240 8106 	bls.w	800105c <__udivmoddi4+0x29c>
 8000e50:	4464      	add	r4, ip
 8000e52:	3802      	subs	r0, #2
 8000e54:	2100      	movs	r1, #0
 8000e56:	eba4 040e 	sub.w	r4, r4, lr
 8000e5a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000e5e:	b11e      	cbz	r6, 8000e68 <__udivmoddi4+0xa8>
 8000e60:	2300      	movs	r3, #0
 8000e62:	40d4      	lsrs	r4, r2
 8000e64:	e9c6 4300 	strd	r4, r3, [r6]
 8000e68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6c:	428b      	cmp	r3, r1
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0xc2>
 8000e70:	2e00      	cmp	r6, #0
 8000e72:	f000 80ee 	beq.w	8001052 <__udivmoddi4+0x292>
 8000e76:	2100      	movs	r1, #0
 8000e78:	e9c6 0500 	strd	r0, r5, [r6]
 8000e7c:	4608      	mov	r0, r1
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	fab3 f183 	clz	r1, r3
 8000e86:	2900      	cmp	r1, #0
 8000e88:	d14a      	bne.n	8000f20 <__udivmoddi4+0x160>
 8000e8a:	42ab      	cmp	r3, r5
 8000e8c:	d302      	bcc.n	8000e94 <__udivmoddi4+0xd4>
 8000e8e:	4282      	cmp	r2, r0
 8000e90:	f200 80fc 	bhi.w	800108c <__udivmoddi4+0x2cc>
 8000e94:	1a84      	subs	r4, r0, r2
 8000e96:	eb65 0303 	sbc.w	r3, r5, r3
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	4698      	mov	r8, r3
 8000e9e:	2e00      	cmp	r6, #0
 8000ea0:	d0e2      	beq.n	8000e68 <__udivmoddi4+0xa8>
 8000ea2:	e9c6 4800 	strd	r4, r8, [r6]
 8000ea6:	e7df      	b.n	8000e68 <__udivmoddi4+0xa8>
 8000ea8:	b902      	cbnz	r2, 8000eac <__udivmoddi4+0xec>
 8000eaa:	deff      	udf	#255	; 0xff
 8000eac:	fab2 f282 	clz	r2, r2
 8000eb0:	2a00      	cmp	r2, #0
 8000eb2:	f040 8091 	bne.w	8000fd8 <__udivmoddi4+0x218>
 8000eb6:	eba1 000c 	sub.w	r0, r1, ip
 8000eba:	2101      	movs	r1, #1
 8000ebc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec0:	fa1f fe8c 	uxth.w	lr, ip
 8000ec4:	fbb0 f3f7 	udiv	r3, r0, r7
 8000ec8:	fb07 0013 	mls	r0, r7, r3, r0
 8000ecc:	0c25      	lsrs	r5, r4, #16
 8000ece:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000ed2:	fb0e f003 	mul.w	r0, lr, r3
 8000ed6:	42a8      	cmp	r0, r5
 8000ed8:	d908      	bls.n	8000eec <__udivmoddi4+0x12c>
 8000eda:	eb1c 0505 	adds.w	r5, ip, r5
 8000ede:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ee2:	d202      	bcs.n	8000eea <__udivmoddi4+0x12a>
 8000ee4:	42a8      	cmp	r0, r5
 8000ee6:	f200 80ce 	bhi.w	8001086 <__udivmoddi4+0x2c6>
 8000eea:	4643      	mov	r3, r8
 8000eec:	1a2d      	subs	r5, r5, r0
 8000eee:	fbb5 f0f7 	udiv	r0, r5, r7
 8000ef2:	fb07 5510 	mls	r5, r7, r0, r5
 8000ef6:	fb0e fe00 	mul.w	lr, lr, r0
 8000efa:	b2a4      	uxth	r4, r4
 8000efc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000f00:	45a6      	cmp	lr, r4
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x156>
 8000f04:	eb1c 0404 	adds.w	r4, ip, r4
 8000f08:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f0c:	d202      	bcs.n	8000f14 <__udivmoddi4+0x154>
 8000f0e:	45a6      	cmp	lr, r4
 8000f10:	f200 80b6 	bhi.w	8001080 <__udivmoddi4+0x2c0>
 8000f14:	4628      	mov	r0, r5
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f1e:	e79e      	b.n	8000e5e <__udivmoddi4+0x9e>
 8000f20:	f1c1 0720 	rsb	r7, r1, #32
 8000f24:	408b      	lsls	r3, r1
 8000f26:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f2a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f2e:	fa25 fa07 	lsr.w	sl, r5, r7
 8000f32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f36:	fbba f8f9 	udiv	r8, sl, r9
 8000f3a:	fa20 f307 	lsr.w	r3, r0, r7
 8000f3e:	fb09 aa18 	mls	sl, r9, r8, sl
 8000f42:	408d      	lsls	r5, r1
 8000f44:	fa1f fe8c 	uxth.w	lr, ip
 8000f48:	431d      	orrs	r5, r3
 8000f4a:	fa00 f301 	lsl.w	r3, r0, r1
 8000f4e:	fb08 f00e 	mul.w	r0, r8, lr
 8000f52:	0c2c      	lsrs	r4, r5, #16
 8000f54:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000f58:	42a0      	cmp	r0, r4
 8000f5a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f5e:	d90b      	bls.n	8000f78 <__udivmoddi4+0x1b8>
 8000f60:	eb1c 0404 	adds.w	r4, ip, r4
 8000f64:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f68:	f080 8088 	bcs.w	800107c <__udivmoddi4+0x2bc>
 8000f6c:	42a0      	cmp	r0, r4
 8000f6e:	f240 8085 	bls.w	800107c <__udivmoddi4+0x2bc>
 8000f72:	f1a8 0802 	sub.w	r8, r8, #2
 8000f76:	4464      	add	r4, ip
 8000f78:	1a24      	subs	r4, r4, r0
 8000f7a:	fbb4 f0f9 	udiv	r0, r4, r9
 8000f7e:	fb09 4410 	mls	r4, r9, r0, r4
 8000f82:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f86:	b2ad      	uxth	r5, r5
 8000f88:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f8c:	45a6      	cmp	lr, r4
 8000f8e:	d908      	bls.n	8000fa2 <__udivmoddi4+0x1e2>
 8000f90:	eb1c 0404 	adds.w	r4, ip, r4
 8000f94:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f98:	d26c      	bcs.n	8001074 <__udivmoddi4+0x2b4>
 8000f9a:	45a6      	cmp	lr, r4
 8000f9c:	d96a      	bls.n	8001074 <__udivmoddi4+0x2b4>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	4464      	add	r4, ip
 8000fa2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000fa6:	fba0 9502 	umull	r9, r5, r0, r2
 8000faa:	eba4 040e 	sub.w	r4, r4, lr
 8000fae:	42ac      	cmp	r4, r5
 8000fb0:	46c8      	mov	r8, r9
 8000fb2:	46ae      	mov	lr, r5
 8000fb4:	d356      	bcc.n	8001064 <__udivmoddi4+0x2a4>
 8000fb6:	d053      	beq.n	8001060 <__udivmoddi4+0x2a0>
 8000fb8:	2e00      	cmp	r6, #0
 8000fba:	d069      	beq.n	8001090 <__udivmoddi4+0x2d0>
 8000fbc:	ebb3 0208 	subs.w	r2, r3, r8
 8000fc0:	eb64 040e 	sbc.w	r4, r4, lr
 8000fc4:	fa22 f301 	lsr.w	r3, r2, r1
 8000fc8:	fa04 f707 	lsl.w	r7, r4, r7
 8000fcc:	431f      	orrs	r7, r3
 8000fce:	40cc      	lsrs	r4, r1
 8000fd0:	e9c6 7400 	strd	r7, r4, [r6]
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	e747      	b.n	8000e68 <__udivmoddi4+0xa8>
 8000fd8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fdc:	f1c2 0120 	rsb	r1, r2, #32
 8000fe0:	fa25 f301 	lsr.w	r3, r5, r1
 8000fe4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fe8:	fa20 f101 	lsr.w	r1, r0, r1
 8000fec:	4095      	lsls	r5, r2
 8000fee:	430d      	orrs	r5, r1
 8000ff0:	fbb3 f1f7 	udiv	r1, r3, r7
 8000ff4:	fb07 3311 	mls	r3, r7, r1, r3
 8000ff8:	fa1f fe8c 	uxth.w	lr, ip
 8000ffc:	0c28      	lsrs	r0, r5, #16
 8000ffe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001002:	fb01 f30e 	mul.w	r3, r1, lr
 8001006:	4283      	cmp	r3, r0
 8001008:	fa04 f402 	lsl.w	r4, r4, r2
 800100c:	d908      	bls.n	8001020 <__udivmoddi4+0x260>
 800100e:	eb1c 0000 	adds.w	r0, ip, r0
 8001012:	f101 38ff 	add.w	r8, r1, #4294967295
 8001016:	d22f      	bcs.n	8001078 <__udivmoddi4+0x2b8>
 8001018:	4283      	cmp	r3, r0
 800101a:	d92d      	bls.n	8001078 <__udivmoddi4+0x2b8>
 800101c:	3902      	subs	r1, #2
 800101e:	4460      	add	r0, ip
 8001020:	1ac0      	subs	r0, r0, r3
 8001022:	fbb0 f3f7 	udiv	r3, r0, r7
 8001026:	fb07 0013 	mls	r0, r7, r3, r0
 800102a:	b2ad      	uxth	r5, r5
 800102c:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001030:	fb03 f00e 	mul.w	r0, r3, lr
 8001034:	42a8      	cmp	r0, r5
 8001036:	d908      	bls.n	800104a <__udivmoddi4+0x28a>
 8001038:	eb1c 0505 	adds.w	r5, ip, r5
 800103c:	f103 38ff 	add.w	r8, r3, #4294967295
 8001040:	d216      	bcs.n	8001070 <__udivmoddi4+0x2b0>
 8001042:	42a8      	cmp	r0, r5
 8001044:	d914      	bls.n	8001070 <__udivmoddi4+0x2b0>
 8001046:	3b02      	subs	r3, #2
 8001048:	4465      	add	r5, ip
 800104a:	1a28      	subs	r0, r5, r0
 800104c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001050:	e738      	b.n	8000ec4 <__udivmoddi4+0x104>
 8001052:	4631      	mov	r1, r6
 8001054:	4630      	mov	r0, r6
 8001056:	e707      	b.n	8000e68 <__udivmoddi4+0xa8>
 8001058:	462f      	mov	r7, r5
 800105a:	e6e4      	b.n	8000e26 <__udivmoddi4+0x66>
 800105c:	4618      	mov	r0, r3
 800105e:	e6f9      	b.n	8000e54 <__udivmoddi4+0x94>
 8001060:	454b      	cmp	r3, r9
 8001062:	d2a9      	bcs.n	8000fb8 <__udivmoddi4+0x1f8>
 8001064:	ebb9 0802 	subs.w	r8, r9, r2
 8001068:	eb65 0e0c 	sbc.w	lr, r5, ip
 800106c:	3801      	subs	r0, #1
 800106e:	e7a3      	b.n	8000fb8 <__udivmoddi4+0x1f8>
 8001070:	4643      	mov	r3, r8
 8001072:	e7ea      	b.n	800104a <__udivmoddi4+0x28a>
 8001074:	4628      	mov	r0, r5
 8001076:	e794      	b.n	8000fa2 <__udivmoddi4+0x1e2>
 8001078:	4641      	mov	r1, r8
 800107a:	e7d1      	b.n	8001020 <__udivmoddi4+0x260>
 800107c:	46d0      	mov	r8, sl
 800107e:	e77b      	b.n	8000f78 <__udivmoddi4+0x1b8>
 8001080:	4464      	add	r4, ip
 8001082:	3802      	subs	r0, #2
 8001084:	e747      	b.n	8000f16 <__udivmoddi4+0x156>
 8001086:	3b02      	subs	r3, #2
 8001088:	4465      	add	r5, ip
 800108a:	e72f      	b.n	8000eec <__udivmoddi4+0x12c>
 800108c:	4608      	mov	r0, r1
 800108e:	e706      	b.n	8000e9e <__udivmoddi4+0xde>
 8001090:	4631      	mov	r1, r6
 8001092:	e6e9      	b.n	8000e68 <__udivmoddi4+0xa8>

08001094 <__aeabi_idiv0>:
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <_ZN6StringC1EPKc>:
    char str[STRING_LEN];
    int len;
    String(){
        len = 0;
    }
    String(const char* s){
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
        len = strlen(s);
 80010a2:	6838      	ldr	r0, [r7, #0]
 80010a4:	f7ff f8c0 	bl	8000228 <strlen>
 80010a8:	4603      	mov	r3, r0
 80010aa:	461a      	mov	r2, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	621a      	str	r2, [r3, #32]
        strcpy(str, s);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6839      	ldr	r1, [r7, #0]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f007 fbfa 	bl	80088ae <strcpy>
    }
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4618      	mov	r0, r3
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <_ZN9UIElement17updateAllElementsEv>:
#include "utils.hpp"
#define SHOW_LOCATION 1
UIElement* UIElement::allElements[MAX_UI_ELEMENTS] = {};
uint8_t UIElement::elementNum = 0;

void UIElement::updateAllElements(){
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b09e      	sub	sp, #120	; 0x78
 80010c8:	af00      	add	r7, sp, #0
    static bool firstCall = false;
    if (!firstCall){
 80010ca:	4b3b      	ldr	r3, [pc, #236]	; (80011b8 <_ZN9UIElement17updateAllElementsEv+0xf4>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	f083 0301 	eor.w	r3, r3, #1
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d026      	beq.n	8001126 <_ZN9UIElement17updateAllElementsEv+0x62>
        for (int i=0; i<elementNum; i++){
 80010d8:	2300      	movs	r3, #0
 80010da:	677b      	str	r3, [r7, #116]	; 0x74
 80010dc:	4b37      	ldr	r3, [pc, #220]	; (80011bc <_ZN9UIElement17updateAllElementsEv+0xf8>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	461a      	mov	r2, r3
 80010e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80010e4:	4293      	cmp	r3, r2
 80010e6:	da0f      	bge.n	8001108 <_ZN9UIElement17updateAllElementsEv+0x44>
            allElements[i]->render();
 80010e8:	4a35      	ldr	r2, [pc, #212]	; (80011c0 <_ZN9UIElement17updateAllElementsEv+0xfc>)
 80010ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80010ec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80010f0:	4933      	ldr	r1, [pc, #204]	; (80011c0 <_ZN9UIElement17updateAllElementsEv+0xfc>)
 80010f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80010f4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4610      	mov	r0, r2
 80010fe:	4798      	blx	r3
        for (int i=0; i<elementNum; i++){
 8001100:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001102:	3301      	adds	r3, #1
 8001104:	677b      	str	r3, [r7, #116]	; 0x74
 8001106:	e7e9      	b.n	80010dc <_ZN9UIElement17updateAllElementsEv+0x18>
        }
        printToLCD("x=   , y=   ",0);
 8001108:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800110c:	492d      	ldr	r1, [pc, #180]	; (80011c4 <_ZN9UIElement17updateAllElementsEv+0x100>)
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff ffc2 	bl	8001098 <_ZN6StringC1EPKc>
 8001114:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001118:	2100      	movs	r1, #0
 800111a:	4618      	mov	r0, r3
 800111c:	f003 ff40 	bl	8004fa0 <_Z10printToLCDRK6Stringt>
        firstCall = true;
 8001120:	4b25      	ldr	r3, [pc, #148]	; (80011b8 <_ZN9UIElement17updateAllElementsEv+0xf4>)
 8001122:	2201      	movs	r2, #1
 8001124:	701a      	strb	r2, [r3, #0]
    }
    strType_XPT2046_Coordinate touch;
    XPT2046_Get_TouchedPoint(&touch, &strXPT2046_TouchPara);
 8001126:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800112a:	4927      	ldr	r1, [pc, #156]	; (80011c8 <_ZN9UIElement17updateAllElementsEv+0x104>)
 800112c:	4618      	mov	r0, r3
 800112e:	f004 f949 	bl	80053c4 <XPT2046_Get_TouchedPoint>
    #if SHOW_LOCATION
    char str[STRING_LEN];
    //Refresh the coordinate only when touched
    if ((touch.x < 230 || touch.y < 300) && (touch.x > 0 && touch.y > 0))
 8001132:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001134:	2be5      	cmp	r3, #229	; 0xe5
 8001136:	d903      	bls.n	8001140 <_ZN9UIElement17updateAllElementsEv+0x7c>
 8001138:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800113a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800113e:	d219      	bcs.n	8001174 <_ZN9UIElement17updateAllElementsEv+0xb0>
 8001140:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001142:	2b00      	cmp	r3, #0
 8001144:	d016      	beq.n	8001174 <_ZN9UIElement17updateAllElementsEv+0xb0>
 8001146:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001148:	2b00      	cmp	r3, #0
 800114a:	d013      	beq.n	8001174 <_ZN9UIElement17updateAllElementsEv+0xb0>
    {
        sprintf(str, "x=%03d, y=%03d", touch.x, touch.y);
 800114c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800114e:	461a      	mov	r2, r3
 8001150:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001152:	1d38      	adds	r0, r7, #4
 8001154:	491d      	ldr	r1, [pc, #116]	; (80011cc <_ZN9UIElement17updateAllElementsEv+0x108>)
 8001156:	f007 fb7b 	bl	8008850 <siprintf>
        printToLCD(str, 0);
 800115a:	1d3a      	adds	r2, r7, #4
 800115c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001160:	4611      	mov	r1, r2
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff ff98 	bl	8001098 <_ZN6StringC1EPKc>
 8001168:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800116c:	2100      	movs	r1, #0
 800116e:	4618      	mov	r0, r3
 8001170:	f003 ff16 	bl	8004fa0 <_Z10printToLCDRK6Stringt>
    }
    #endif
    for (int i=0; i<elementNum; i++){
 8001174:	2300      	movs	r3, #0
 8001176:	673b      	str	r3, [r7, #112]	; 0x70
 8001178:	4b10      	ldr	r3, [pc, #64]	; (80011bc <_ZN9UIElement17updateAllElementsEv+0xf8>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	461a      	mov	r2, r3
 800117e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001180:	4293      	cmp	r3, r2
 8001182:	da11      	bge.n	80011a8 <_ZN9UIElement17updateAllElementsEv+0xe4>
        allElements[i]->update(touch.x, touch.y);
 8001184:	4a0e      	ldr	r2, [pc, #56]	; (80011c0 <_ZN9UIElement17updateAllElementsEv+0xfc>)
 8001186:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001188:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800118c:	4a0c      	ldr	r2, [pc, #48]	; (80011c0 <_ZN9UIElement17updateAllElementsEv+0xfc>)
 800118e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001190:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	3304      	adds	r3, #4
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800119c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800119e:	4798      	blx	r3
    for (int i=0; i<elementNum; i++){
 80011a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80011a2:	3301      	adds	r3, #1
 80011a4:	673b      	str	r3, [r7, #112]	; 0x70
 80011a6:	e7e7      	b.n	8001178 <_ZN9UIElement17updateAllElementsEv+0xb4>
    }
    touch.x = 0;
 80011a8:	2300      	movs	r3, #0
 80011aa:	84bb      	strh	r3, [r7, #36]	; 0x24
    touch.y = 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	84fb      	strh	r3, [r7, #38]	; 0x26
    // Update all UI elements
 80011b0:	bf00      	nop
 80011b2:	3778      	adds	r7, #120	; 0x78
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20000145 	.word	0x20000145
 80011bc:	20000144 	.word	0x20000144
 80011c0:	200000c4 	.word	0x200000c4
 80011c4:	08009190 	.word	0x08009190
 80011c8:	20000008 	.word	0x20000008
 80011cc:	080091a0 	.word	0x080091a0

080011d0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80011d6:	1d3b      	adds	r3, r7, #4
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011e0:	4b18      	ldr	r3, [pc, #96]	; (8001244 <MX_ADC1_Init+0x74>)
 80011e2:	4a19      	ldr	r2, [pc, #100]	; (8001248 <MX_ADC1_Init+0x78>)
 80011e4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011e6:	4b17      	ldr	r3, [pc, #92]	; (8001244 <MX_ADC1_Init+0x74>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011ec:	4b15      	ldr	r3, [pc, #84]	; (8001244 <MX_ADC1_Init+0x74>)
 80011ee:	2201      	movs	r2, #1
 80011f0:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011f2:	4b14      	ldr	r3, [pc, #80]	; (8001244 <MX_ADC1_Init+0x74>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011f8:	4b12      	ldr	r3, [pc, #72]	; (8001244 <MX_ADC1_Init+0x74>)
 80011fa:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80011fe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001200:	4b10      	ldr	r3, [pc, #64]	; (8001244 <MX_ADC1_Init+0x74>)
 8001202:	2200      	movs	r2, #0
 8001204:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001206:	4b0f      	ldr	r3, [pc, #60]	; (8001244 <MX_ADC1_Init+0x74>)
 8001208:	2201      	movs	r2, #1
 800120a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800120c:	480d      	ldr	r0, [pc, #52]	; (8001244 <MX_ADC1_Init+0x74>)
 800120e:	f004 f9e9 	bl	80055e4 <HAL_ADC_Init>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001218:	f001 fc62 	bl	8002ae0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800121c:	230c      	movs	r3, #12
 800121e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001220:	2301      	movs	r3, #1
 8001222:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001224:	2305      	movs	r3, #5
 8001226:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001228:	1d3b      	adds	r3, r7, #4
 800122a:	4619      	mov	r1, r3
 800122c:	4805      	ldr	r0, [pc, #20]	; (8001244 <MX_ADC1_Init+0x74>)
 800122e:	f004 fac3 	bl	80057b8 <HAL_ADC_ConfigChannel>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001238:	f001 fc52 	bl	8002ae0 <Error_Handler>
  }

}
 800123c:	bf00      	nop
 800123e:	3710      	adds	r7, #16
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20000148 	.word	0x20000148
 8001248:	40012400 	.word	0x40012400

0800124c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b088      	sub	sp, #32
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001254:	f107 0310 	add.w	r3, r7, #16
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	605a      	str	r2, [r3, #4]
 800125e:	609a      	str	r2, [r3, #8]
 8001260:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a14      	ldr	r2, [pc, #80]	; (80012b8 <HAL_ADC_MspInit+0x6c>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d121      	bne.n	80012b0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800126c:	4b13      	ldr	r3, [pc, #76]	; (80012bc <HAL_ADC_MspInit+0x70>)
 800126e:	699b      	ldr	r3, [r3, #24]
 8001270:	4a12      	ldr	r2, [pc, #72]	; (80012bc <HAL_ADC_MspInit+0x70>)
 8001272:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001276:	6193      	str	r3, [r2, #24]
 8001278:	4b10      	ldr	r3, [pc, #64]	; (80012bc <HAL_ADC_MspInit+0x70>)
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001284:	4b0d      	ldr	r3, [pc, #52]	; (80012bc <HAL_ADC_MspInit+0x70>)
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	4a0c      	ldr	r2, [pc, #48]	; (80012bc <HAL_ADC_MspInit+0x70>)
 800128a:	f043 0310 	orr.w	r3, r3, #16
 800128e:	6193      	str	r3, [r2, #24]
 8001290:	4b0a      	ldr	r3, [pc, #40]	; (80012bc <HAL_ADC_MspInit+0x70>)
 8001292:	699b      	ldr	r3, [r3, #24]
 8001294:	f003 0310 	and.w	r3, r3, #16
 8001298:	60bb      	str	r3, [r7, #8]
 800129a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800129c:	2304      	movs	r3, #4
 800129e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012a0:	2303      	movs	r3, #3
 80012a2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a4:	f107 0310 	add.w	r3, r7, #16
 80012a8:	4619      	mov	r1, r3
 80012aa:	4805      	ldr	r0, [pc, #20]	; (80012c0 <HAL_ADC_MspInit+0x74>)
 80012ac:	f004 fdc8 	bl	8005e40 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80012b0:	bf00      	nop
 80012b2:	3720      	adds	r7, #32
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40012400 	.word	0x40012400
 80012bc:	40021000 	.word	0x40021000
 80012c0:	40011000 	.word	0x40011000

080012c4 <DEBUG_USART_Config>:
//WifiUart
UART_HandleTypeDef WifiUartHandle;

//配置与硬件底层无关内容：如串口协议，其中包括波特率，奇偶校验，停止位
void DEBUG_USART_Config()
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
    DebugUartHandle.Instance = DEBUG_USART;
 80012c8:	4b11      	ldr	r3, [pc, #68]	; (8001310 <DEBUG_USART_Config+0x4c>)
 80012ca:	4a12      	ldr	r2, [pc, #72]	; (8001314 <DEBUG_USART_Config+0x50>)
 80012cc:	601a      	str	r2, [r3, #0]

    //波特率，8位字长，1停止位，无奇偶校验，无硬件控制，收发模式
    DebugUartHandle.Init.BaudRate = DEBUG_USART_BAUDRATE;
 80012ce:	4b10      	ldr	r3, [pc, #64]	; (8001310 <DEBUG_USART_Config+0x4c>)
 80012d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012d4:	605a      	str	r2, [r3, #4]
    DebugUartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80012d6:	4b0e      	ldr	r3, [pc, #56]	; (8001310 <DEBUG_USART_Config+0x4c>)
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
    DebugUartHandle.Init.StopBits = UART_STOPBITS_1;//stm32f1xx_hal_uart.h
 80012dc:	4b0c      	ldr	r3, [pc, #48]	; (8001310 <DEBUG_USART_Config+0x4c>)
 80012de:	2200      	movs	r2, #0
 80012e0:	60da      	str	r2, [r3, #12]
    DebugUartHandle.Init.Parity = UART_PARITY_NONE;
 80012e2:	4b0b      	ldr	r3, [pc, #44]	; (8001310 <DEBUG_USART_Config+0x4c>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	611a      	str	r2, [r3, #16]
    DebugUartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012e8:	4b09      	ldr	r3, [pc, #36]	; (8001310 <DEBUG_USART_Config+0x4c>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	619a      	str	r2, [r3, #24]
    DebugUartHandle.Init.Mode = UART_MODE_TX_RX;
 80012ee:	4b08      	ldr	r3, [pc, #32]	; (8001310 <DEBUG_USART_Config+0x4c>)
 80012f0:	220c      	movs	r2, #12
 80012f2:	615a      	str	r2, [r3, #20]

    HAL_UART_Init(&DebugUartHandle);
 80012f4:	4806      	ldr	r0, [pc, #24]	; (8001310 <DEBUG_USART_Config+0x4c>)
 80012f6:	f006 fc0a 	bl	8007b0e <HAL_UART_Init>

    //使能串口接收
    __HAL_UART_ENABLE_IT(&DebugUartHandle,UART_IT_RXNE);
 80012fa:	4b05      	ldr	r3, [pc, #20]	; (8001310 <DEBUG_USART_Config+0x4c>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	68da      	ldr	r2, [r3, #12]
 8001300:	4b03      	ldr	r3, [pc, #12]	; (8001310 <DEBUG_USART_Config+0x4c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f042 0220 	orr.w	r2, r2, #32
 8001308:	60da      	str	r2, [r3, #12]
}
 800130a:	bf00      	nop
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	20000178 	.word	0x20000178
 8001314:	40013800 	.word	0x40013800

08001318 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b088      	sub	sp, #32
 800131c:	af00      	add	r7, sp, #0
  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800131e:	1d3b      	adds	r3, r7, #4
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	60da      	str	r2, [r3, #12]
 800132a:	611a      	str	r2, [r3, #16]
 800132c:	615a      	str	r2, [r3, #20]
 800132e:	619a      	str	r2, [r3, #24]

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001330:	4b28      	ldr	r3, [pc, #160]	; (80013d4 <MX_FSMC_Init+0xbc>)
 8001332:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001336:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001338:	4b26      	ldr	r3, [pc, #152]	; (80013d4 <MX_FSMC_Init+0xbc>)
 800133a:	4a27      	ldr	r2, [pc, #156]	; (80013d8 <MX_FSMC_Init+0xc0>)
 800133c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800133e:	4b25      	ldr	r3, [pc, #148]	; (80013d4 <MX_FSMC_Init+0xbc>)
 8001340:	2200      	movs	r2, #0
 8001342:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001344:	4b23      	ldr	r3, [pc, #140]	; (80013d4 <MX_FSMC_Init+0xbc>)
 8001346:	2200      	movs	r2, #0
 8001348:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800134a:	4b22      	ldr	r3, [pc, #136]	; (80013d4 <MX_FSMC_Init+0xbc>)
 800134c:	2200      	movs	r2, #0
 800134e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001350:	4b20      	ldr	r3, [pc, #128]	; (80013d4 <MX_FSMC_Init+0xbc>)
 8001352:	2210      	movs	r2, #16
 8001354:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001356:	4b1f      	ldr	r3, [pc, #124]	; (80013d4 <MX_FSMC_Init+0xbc>)
 8001358:	2200      	movs	r2, #0
 800135a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800135c:	4b1d      	ldr	r3, [pc, #116]	; (80013d4 <MX_FSMC_Init+0xbc>)
 800135e:	2200      	movs	r2, #0
 8001360:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001362:	4b1c      	ldr	r3, [pc, #112]	; (80013d4 <MX_FSMC_Init+0xbc>)
 8001364:	2200      	movs	r2, #0
 8001366:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001368:	4b1a      	ldr	r3, [pc, #104]	; (80013d4 <MX_FSMC_Init+0xbc>)
 800136a:	2200      	movs	r2, #0
 800136c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800136e:	4b19      	ldr	r3, [pc, #100]	; (80013d4 <MX_FSMC_Init+0xbc>)
 8001370:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001374:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001376:	4b17      	ldr	r3, [pc, #92]	; (80013d4 <MX_FSMC_Init+0xbc>)
 8001378:	2200      	movs	r2, #0
 800137a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 800137c:	4b15      	ldr	r3, [pc, #84]	; (80013d4 <MX_FSMC_Init+0xbc>)
 800137e:	2200      	movs	r2, #0
 8001380:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001382:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <MX_FSMC_Init+0xbc>)
 8001384:	2200      	movs	r2, #0
 8001386:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001388:	4b12      	ldr	r3, [pc, #72]	; (80013d4 <MX_FSMC_Init+0xbc>)
 800138a:	2200      	movs	r2, #0
 800138c:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 800138e:	230f      	movs	r3, #15
 8001390:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001392:	230f      	movs	r3, #15
 8001394:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8001396:	23ff      	movs	r3, #255	; 0xff
 8001398:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 800139a:	230f      	movs	r3, #15
 800139c:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800139e:	2310      	movs	r3, #16
 80013a0:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80013a2:	2311      	movs	r3, #17
 80013a4:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80013a6:	2300      	movs	r3, #0
 80013a8:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80013aa:	1d3b      	adds	r3, r7, #4
 80013ac:	2200      	movs	r2, #0
 80013ae:	4619      	mov	r1, r3
 80013b0:	4808      	ldr	r0, [pc, #32]	; (80013d4 <MX_FSMC_Init+0xbc>)
 80013b2:	f005 fc05 	bl	8006bc0 <HAL_SRAM_Init>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 80013bc:	f001 fb90 	bl	8002ae0 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 80013c0:	4b06      	ldr	r3, [pc, #24]	; (80013dc <MX_FSMC_Init+0xc4>)
 80013c2:	69db      	ldr	r3, [r3, #28]
 80013c4:	4a05      	ldr	r2, [pc, #20]	; (80013dc <MX_FSMC_Init+0xc4>)
 80013c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013ca:	61d3      	str	r3, [r2, #28]

}
 80013cc:	bf00      	nop
 80013ce:	3720      	adds	r7, #32
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	200001f8 	.word	0x200001f8
 80013d8:	a0000104 	.word	0xa0000104
 80013dc:	40010000 	.word	0x40010000

080013e0 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e6:	f107 0308 	add.w	r3, r7, #8
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	609a      	str	r2, [r3, #8]
 80013f2:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 80013f4:	4b18      	ldr	r3, [pc, #96]	; (8001458 <HAL_FSMC_MspInit+0x78>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d129      	bne.n	8001450 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 80013fc:	4b16      	ldr	r3, [pc, #88]	; (8001458 <HAL_FSMC_MspInit+0x78>)
 80013fe:	2201      	movs	r2, #1
 8001400:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001402:	4b16      	ldr	r3, [pc, #88]	; (800145c <HAL_FSMC_MspInit+0x7c>)
 8001404:	695b      	ldr	r3, [r3, #20]
 8001406:	4a15      	ldr	r2, [pc, #84]	; (800145c <HAL_FSMC_MspInit+0x7c>)
 8001408:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800140c:	6153      	str	r3, [r2, #20]
 800140e:	4b13      	ldr	r3, [pc, #76]	; (800145c <HAL_FSMC_MspInit+0x7c>)
 8001410:	695b      	ldr	r3, [r3, #20]
 8001412:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001416:	607b      	str	r3, [r7, #4]
 8001418:	687b      	ldr	r3, [r7, #4]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800141a:	f64f 7380 	movw	r3, #65408	; 0xff80
 800141e:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001420:	2302      	movs	r3, #2
 8001422:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001424:	2303      	movs	r3, #3
 8001426:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001428:	f107 0308 	add.w	r3, r7, #8
 800142c:	4619      	mov	r1, r3
 800142e:	480c      	ldr	r0, [pc, #48]	; (8001460 <HAL_FSMC_MspInit+0x80>)
 8001430:	f004 fd06 	bl	8005e40 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001434:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8001438:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143a:	2302      	movs	r3, #2
 800143c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800143e:	2303      	movs	r3, #3
 8001440:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	4619      	mov	r1, r3
 8001448:	4806      	ldr	r0, [pc, #24]	; (8001464 <HAL_FSMC_MspInit+0x84>)
 800144a:	f004 fcf9 	bl	8005e40 <HAL_GPIO_Init>
 800144e:	e000      	b.n	8001452 <HAL_FSMC_MspInit+0x72>
    return;
 8001450:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001452:	3718      	adds	r7, #24
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	2000023c 	.word	0x2000023c
 800145c:	40021000 	.word	0x40021000
 8001460:	40011800 	.word	0x40011800
 8001464:	40011400 	.word	0x40011400

08001468 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001470:	f7ff ffb6 	bl	80013e0 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001474:	bf00      	nop
 8001476:	3708      	adds	r7, #8
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}

0800147c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b08a      	sub	sp, #40	; 0x28
 8001480:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001482:	f107 0318 	add.w	r3, r7, #24
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	605a      	str	r2, [r3, #4]
 800148c:	609a      	str	r2, [r3, #8]
 800148e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001490:	4b6f      	ldr	r3, [pc, #444]	; (8001650 <MX_GPIO_Init+0x1d4>)
 8001492:	699b      	ldr	r3, [r3, #24]
 8001494:	4a6e      	ldr	r2, [pc, #440]	; (8001650 <MX_GPIO_Init+0x1d4>)
 8001496:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800149a:	6193      	str	r3, [r2, #24]
 800149c:	4b6c      	ldr	r3, [pc, #432]	; (8001650 <MX_GPIO_Init+0x1d4>)
 800149e:	699b      	ldr	r3, [r3, #24]
 80014a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014a4:	617b      	str	r3, [r7, #20]
 80014a6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014a8:	4b69      	ldr	r3, [pc, #420]	; (8001650 <MX_GPIO_Init+0x1d4>)
 80014aa:	699b      	ldr	r3, [r3, #24]
 80014ac:	4a68      	ldr	r2, [pc, #416]	; (8001650 <MX_GPIO_Init+0x1d4>)
 80014ae:	f043 0310 	orr.w	r3, r3, #16
 80014b2:	6193      	str	r3, [r2, #24]
 80014b4:	4b66      	ldr	r3, [pc, #408]	; (8001650 <MX_GPIO_Init+0x1d4>)
 80014b6:	699b      	ldr	r3, [r3, #24]
 80014b8:	f003 0310 	and.w	r3, r3, #16
 80014bc:	613b      	str	r3, [r7, #16]
 80014be:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c0:	4b63      	ldr	r3, [pc, #396]	; (8001650 <MX_GPIO_Init+0x1d4>)
 80014c2:	699b      	ldr	r3, [r3, #24]
 80014c4:	4a62      	ldr	r2, [pc, #392]	; (8001650 <MX_GPIO_Init+0x1d4>)
 80014c6:	f043 0304 	orr.w	r3, r3, #4
 80014ca:	6193      	str	r3, [r2, #24]
 80014cc:	4b60      	ldr	r3, [pc, #384]	; (8001650 <MX_GPIO_Init+0x1d4>)
 80014ce:	699b      	ldr	r3, [r3, #24]
 80014d0:	f003 0304 	and.w	r3, r3, #4
 80014d4:	60fb      	str	r3, [r7, #12]
 80014d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d8:	4b5d      	ldr	r3, [pc, #372]	; (8001650 <MX_GPIO_Init+0x1d4>)
 80014da:	699b      	ldr	r3, [r3, #24]
 80014dc:	4a5c      	ldr	r2, [pc, #368]	; (8001650 <MX_GPIO_Init+0x1d4>)
 80014de:	f043 0308 	orr.w	r3, r3, #8
 80014e2:	6193      	str	r3, [r2, #24]
 80014e4:	4b5a      	ldr	r3, [pc, #360]	; (8001650 <MX_GPIO_Init+0x1d4>)
 80014e6:	699b      	ldr	r3, [r3, #24]
 80014e8:	f003 0308 	and.w	r3, r3, #8
 80014ec:	60bb      	str	r3, [r7, #8]
 80014ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014f0:	4b57      	ldr	r3, [pc, #348]	; (8001650 <MX_GPIO_Init+0x1d4>)
 80014f2:	699b      	ldr	r3, [r3, #24]
 80014f4:	4a56      	ldr	r2, [pc, #344]	; (8001650 <MX_GPIO_Init+0x1d4>)
 80014f6:	f043 0320 	orr.w	r3, r3, #32
 80014fa:	6193      	str	r3, [r2, #24]
 80014fc:	4b54      	ldr	r3, [pc, #336]	; (8001650 <MX_GPIO_Init+0x1d4>)
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	f003 0320 	and.w	r3, r3, #32
 8001504:	607b      	str	r3, [r7, #4]
 8001506:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001508:	2200      	movs	r2, #0
 800150a:	2107      	movs	r1, #7
 800150c:	4851      	ldr	r0, [pc, #324]	; (8001654 <MX_GPIO_Init+0x1d8>)
 800150e:	f004 fe46 	bl	800619e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_SET);
 8001512:	2201      	movs	r2, #1
 8001514:	2140      	movs	r1, #64	; 0x40
 8001516:	484f      	ldr	r0, [pc, #316]	; (8001654 <MX_GPIO_Init+0x1d8>)
 8001518:	f004 fe41 	bl	800619e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_SET);
 800151c:	2201      	movs	r2, #1
 800151e:	2123      	movs	r1, #35	; 0x23
 8001520:	484d      	ldr	r0, [pc, #308]	; (8001658 <MX_GPIO_Init+0x1dc>)
 8001522:	f004 fe3c 	bl	800619e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8001526:	2200      	movs	r2, #0
 8001528:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800152c:	484b      	ldr	r0, [pc, #300]	; (800165c <MX_GPIO_Init+0x1e0>)
 800152e:	f004 fe36 	bl	800619e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001532:	2200      	movs	r2, #0
 8001534:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001538:	4847      	ldr	r0, [pc, #284]	; (8001658 <MX_GPIO_Init+0x1dc>)
 800153a:	f004 fe30 	bl	800619e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PEPin PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|DHT11_Pin|GPIO_PIN_0|GPIO_PIN_1;
 800153e:	2347      	movs	r3, #71	; 0x47
 8001540:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001542:	2301      	movs	r3, #1
 8001544:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800154a:	2303      	movs	r3, #3
 800154c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800154e:	f107 0318 	add.w	r3, r7, #24
 8001552:	4619      	mov	r1, r3
 8001554:	483f      	ldr	r0, [pc, #252]	; (8001654 <MX_GPIO_Init+0x1d8>)
 8001556:	f004 fc73 	bl	8005e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800155a:	2308      	movs	r3, #8
 800155c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800155e:	2300      	movs	r3, #0
 8001560:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001562:	2301      	movs	r3, #1
 8001564:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001566:	f107 0318 	add.w	r3, r7, #24
 800156a:	4619      	mov	r1, r3
 800156c:	4839      	ldr	r0, [pc, #228]	; (8001654 <MX_GPIO_Init+0x1d8>)
 800156e:	f004 fc67 	bl	8005e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001572:	2310      	movs	r3, #16
 8001574:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001576:	4b3a      	ldr	r3, [pc, #232]	; (8001660 <MX_GPIO_Init+0x1e4>)
 8001578:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800157a:	2301      	movs	r3, #1
 800157c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800157e:	f107 0318 	add.w	r3, r7, #24
 8001582:	4619      	mov	r1, r3
 8001584:	4833      	ldr	r0, [pc, #204]	; (8001654 <MX_GPIO_Init+0x1d8>)
 8001586:	f004 fc5b 	bl	8005e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = K2_Pin;
 800158a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800158e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001590:	4b34      	ldr	r3, [pc, #208]	; (8001664 <MX_GPIO_Init+0x1e8>)
 8001592:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001594:	2302      	movs	r3, #2
 8001596:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(K2_GPIO_Port, &GPIO_InitStruct);
 8001598:	f107 0318 	add.w	r3, r7, #24
 800159c:	4619      	mov	r1, r3
 800159e:	4832      	ldr	r0, [pc, #200]	; (8001668 <MX_GPIO_Init+0x1ec>)
 80015a0:	f004 fc4e 	bl	8005e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015a4:	2301      	movs	r3, #1
 80015a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015a8:	4b2e      	ldr	r3, [pc, #184]	; (8001664 <MX_GPIO_Init+0x1e8>)
 80015aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015ac:	2302      	movs	r3, #2
 80015ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b0:	f107 0318 	add.w	r3, r7, #24
 80015b4:	4619      	mov	r1, r3
 80015b6:	482d      	ldr	r0, [pc, #180]	; (800166c <MX_GPIO_Init+0x1f0>)
 80015b8:	f004 fc42 	bl	8005e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB5 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_8;
 80015bc:	f240 1323 	movw	r3, #291	; 0x123
 80015c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c2:	2301      	movs	r3, #1
 80015c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c6:	2300      	movs	r3, #0
 80015c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015ca:	2303      	movs	r3, #3
 80015cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ce:	f107 0318 	add.w	r3, r7, #24
 80015d2:	4619      	mov	r1, r3
 80015d4:	4820      	ldr	r0, [pc, #128]	; (8001658 <MX_GPIO_Init+0x1dc>)
 80015d6:	f004 fc33 	bl	8005e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80015da:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80015de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e0:	2301      	movs	r3, #1
 80015e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015e8:	2303      	movs	r3, #3
 80015ea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015ec:	f107 0318 	add.w	r3, r7, #24
 80015f0:	4619      	mov	r1, r3
 80015f2:	481a      	ldr	r0, [pc, #104]	; (800165c <MX_GPIO_Init+0x1e0>)
 80015f4:	f004 fc24 	bl	8005e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fe:	2301      	movs	r3, #1
 8001600:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001602:	2300      	movs	r3, #0
 8001604:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001606:	2302      	movs	r3, #2
 8001608:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800160a:	f107 0318 	add.w	r3, r7, #24
 800160e:	4619      	mov	r1, r3
 8001610:	4811      	ldr	r0, [pc, #68]	; (8001658 <MX_GPIO_Init+0x1dc>)
 8001612:	f004 fc15 	bl	8005e40 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001616:	2200      	movs	r2, #0
 8001618:	2100      	movs	r1, #0
 800161a:	2006      	movs	r0, #6
 800161c:	f004 fad1 	bl	8005bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001620:	2006      	movs	r0, #6
 8001622:	f004 faea 	bl	8005bfa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001626:	2200      	movs	r2, #0
 8001628:	2100      	movs	r1, #0
 800162a:	200a      	movs	r0, #10
 800162c:	f004 fac9 	bl	8005bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001630:	200a      	movs	r0, #10
 8001632:	f004 fae2 	bl	8005bfa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001636:	2200      	movs	r2, #0
 8001638:	2100      	movs	r1, #0
 800163a:	2028      	movs	r0, #40	; 0x28
 800163c:	f004 fac1 	bl	8005bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001640:	2028      	movs	r0, #40	; 0x28
 8001642:	f004 fada 	bl	8005bfa <HAL_NVIC_EnableIRQ>

}
 8001646:	bf00      	nop
 8001648:	3728      	adds	r7, #40	; 0x28
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40021000 	.word	0x40021000
 8001654:	40011800 	.word	0x40011800
 8001658:	40010c00 	.word	0x40010c00
 800165c:	40011400 	.word	0x40011400
 8001660:	10210000 	.word	0x10210000
 8001664:	10110000 	.word	0x10110000
 8001668:	40011000 	.word	0x40011000
 800166c:	40010800 	.word	0x40010800

08001670 <_ZN6StringC1Ei>:
    String(const String& s){
        len = s.len;
        strcpy(str, s.str);
    }
    String(int n){
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
        len = sprintf(str, "%d", n);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	683a      	ldr	r2, [r7, #0]
 800167e:	4906      	ldr	r1, [pc, #24]	; (8001698 <_ZN6StringC1Ei+0x28>)
 8001680:	4618      	mov	r0, r3
 8001682:	f007 f8e5 	bl	8008850 <siprintf>
 8001686:	4602      	mov	r2, r0
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	621a      	str	r2, [r3, #32]
    }
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	4618      	mov	r0, r3
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	080091b0 	.word	0x080091b0

0800169c <_ZN8SERVO42C6getCRCEPhh>:
    float stepAngle = 1.8; // degree, depends on motor type, the version we are using is 1.8
    

    

    static uint8_t getCRC(uint8_t instruction[], uint8_t len){
 800169c:	b480      	push	{r7}
 800169e:	b085      	sub	sp, #20
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	460b      	mov	r3, r1
 80016a6:	70fb      	strb	r3, [r7, #3]
        uint16_t result = 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	81fb      	strh	r3, [r7, #14]
        for (int i=0; i<len; i++){
 80016ac:	2300      	movs	r3, #0
 80016ae:	60bb      	str	r3, [r7, #8]
 80016b0:	78fb      	ldrb	r3, [r7, #3]
 80016b2:	68ba      	ldr	r2, [r7, #8]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	da0b      	bge.n	80016d0 <_ZN8SERVO42C6getCRCEPhh+0x34>
            result+=instruction[i];
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	4413      	add	r3, r2
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	b29a      	uxth	r2, r3
 80016c2:	89fb      	ldrh	r3, [r7, #14]
 80016c4:	4413      	add	r3, r2
 80016c6:	81fb      	strh	r3, [r7, #14]
        for (int i=0; i<len; i++){
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	3301      	adds	r3, #1
 80016cc:	60bb      	str	r3, [r7, #8]
 80016ce:	e7ef      	b.n	80016b0 <_ZN8SERVO42C6getCRCEPhh+0x14>
        }
        return result & 0xFF;
 80016d0:	89fb      	ldrh	r3, [r7, #14]
 80016d2:	b2db      	uxtb	r3, r3
    }
 80016d4:	4618      	mov	r0, r3
 80016d6:	3714      	adds	r7, #20
 80016d8:	46bd      	mov	sp, r7
 80016da:	bc80      	pop	{r7}
 80016dc:	4770      	bx	lr
	...

080016e0 <_ZN8SERVO42C11receiveUARTEh>:

    // WARNING: remember to check for nullptr, which means receive failed
    uint8_t* receiveUART(uint8_t len){
 80016e0:	b590      	push	{r4, r7, lr}
 80016e2:	b085      	sub	sp, #20
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	460b      	mov	r3, r1
 80016ea:	70fb      	strb	r3, [r7, #3]
        static uint8_t data[16] = {};
        HAL_UART_Receive(pUART, data, len+1, 50);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6818      	ldr	r0, [r3, #0]
 80016f0:	78fb      	ldrb	r3, [r7, #3]
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	3301      	adds	r3, #1
 80016f6:	b29a      	uxth	r2, r3
 80016f8:	2332      	movs	r3, #50	; 0x32
 80016fa:	4924      	ldr	r1, [pc, #144]	; (800178c <_ZN8SERVO42C11receiveUARTEh+0xac>)
 80016fc:	f006 faed 	bl	8007cda <HAL_UART_Receive>
        uint8_t offset = 0;
 8001700:	2300      	movs	r3, #0
 8001702:	73fb      	strb	r3, [r7, #15]
        if (data[0] == address){
 8001704:	4b21      	ldr	r3, [pc, #132]	; (800178c <_ZN8SERVO42C11receiveUARTEh+0xac>)
 8001706:	781a      	ldrb	r2, [r3, #0]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	791b      	ldrb	r3, [r3, #4]
 800170c:	429a      	cmp	r2, r3
 800170e:	d102      	bne.n	8001716 <_ZN8SERVO42C11receiveUARTEh+0x36>
            offset = 0;
 8001710:	2300      	movs	r3, #0
 8001712:	73fb      	strb	r3, [r7, #15]
 8001714:	e007      	b.n	8001726 <_ZN8SERVO42C11receiveUARTEh+0x46>
        }else if (data[1] == address){
 8001716:	4b1d      	ldr	r3, [pc, #116]	; (800178c <_ZN8SERVO42C11receiveUARTEh+0xac>)
 8001718:	785a      	ldrb	r2, [r3, #1]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	791b      	ldrb	r3, [r3, #4]
 800171e:	429a      	cmp	r2, r3
 8001720:	d101      	bne.n	8001726 <_ZN8SERVO42C11receiveUARTEh+0x46>
            offset = 1;
 8001722:	2301      	movs	r3, #1
 8001724:	73fb      	strb	r3, [r7, #15]
        }

        if (data[len-1] == getCRC(data+offset, len-1)){
 8001726:	78fb      	ldrb	r3, [r7, #3]
 8001728:	3b01      	subs	r3, #1
 800172a:	4a18      	ldr	r2, [pc, #96]	; (800178c <_ZN8SERVO42C11receiveUARTEh+0xac>)
 800172c:	5cd4      	ldrb	r4, [r2, r3]
 800172e:	7bfb      	ldrb	r3, [r7, #15]
 8001730:	4a16      	ldr	r2, [pc, #88]	; (800178c <_ZN8SERVO42C11receiveUARTEh+0xac>)
 8001732:	441a      	add	r2, r3
 8001734:	78fb      	ldrb	r3, [r7, #3]
 8001736:	3b01      	subs	r3, #1
 8001738:	b2db      	uxtb	r3, r3
 800173a:	4619      	mov	r1, r3
 800173c:	4610      	mov	r0, r2
 800173e:	f7ff ffad 	bl	800169c <_ZN8SERVO42C6getCRCEPhh>
 8001742:	4603      	mov	r3, r0
 8001744:	429c      	cmp	r4, r3
 8001746:	bf0c      	ite	eq
 8001748:	2301      	moveq	r3, #1
 800174a:	2300      	movne	r3, #0
 800174c:	b2db      	uxtb	r3, r3
 800174e:	2b00      	cmp	r3, #0
 8001750:	d017      	beq.n	8001782 <_ZN8SERVO42C11receiveUARTEh+0xa2>
            // printToLCD("Check Success", 3);

            // move forward by the offset
            if (offset == 1){
 8001752:	7bfb      	ldrb	r3, [r7, #15]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d112      	bne.n	800177e <_ZN8SERVO42C11receiveUARTEh+0x9e>
                for (int i=0; i<len; i++){
 8001758:	2300      	movs	r3, #0
 800175a:	60bb      	str	r3, [r7, #8]
 800175c:	78fb      	ldrb	r3, [r7, #3]
 800175e:	68ba      	ldr	r2, [r7, #8]
 8001760:	429a      	cmp	r2, r3
 8001762:	da0c      	bge.n	800177e <_ZN8SERVO42C11receiveUARTEh+0x9e>
                    data[i] = data[i+1];
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	3301      	adds	r3, #1
 8001768:	4a08      	ldr	r2, [pc, #32]	; (800178c <_ZN8SERVO42C11receiveUARTEh+0xac>)
 800176a:	5cd1      	ldrb	r1, [r2, r3]
 800176c:	4a07      	ldr	r2, [pc, #28]	; (800178c <_ZN8SERVO42C11receiveUARTEh+0xac>)
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	4413      	add	r3, r2
 8001772:	460a      	mov	r2, r1
 8001774:	701a      	strb	r2, [r3, #0]
                for (int i=0; i<len; i++){
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	3301      	adds	r3, #1
 800177a:	60bb      	str	r3, [r7, #8]
 800177c:	e7ee      	b.n	800175c <_ZN8SERVO42C11receiveUARTEh+0x7c>
                }
            }
            return data;
 800177e:	4b03      	ldr	r3, [pc, #12]	; (800178c <_ZN8SERVO42C11receiveUARTEh+0xac>)
 8001780:	e000      	b.n	8001784 <_ZN8SERVO42C11receiveUARTEh+0xa4>
        }else{
            // printToLCD("Check fail", 3);
            // printToLCD(String(data,9), 7);
            return nullptr;
 8001782:	2300      	movs	r3, #0
        }
    }
 8001784:	4618      	mov	r0, r3
 8001786:	3714      	adds	r7, #20
 8001788:	46bd      	mov	sp, r7
 800178a:	bd90      	pop	{r4, r7, pc}
 800178c:	20000240 	.word	0x20000240

08001790 <_ZN8SERVO42CC1EhP18UART_HandleTypeDef>:
public:
    SERVO42C(uint8_t address, UART_HandleTypeDef* pUART) : address(address), pUART(pUART){}
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	460b      	mov	r3, r1
 800179a:	607a      	str	r2, [r7, #4]
 800179c:	72fb      	strb	r3, [r7, #11]
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	7afa      	ldrb	r2, [r7, #11]
 80017a8:	711a      	strb	r2, [r3, #4]
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	2200      	movs	r2, #0
 80017ae:	80da      	strh	r2, [r3, #6]
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2200      	movs	r2, #0
 80017b4:	811a      	strh	r2, [r3, #8]
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	2200      	movs	r2, #0
 80017ba:	60da      	str	r2, [r3, #12]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	2200      	movs	r2, #0
 80017c0:	611a      	str	r2, [r3, #16]
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	2200      	movs	r2, #0
 80017c6:	829a      	strh	r2, [r3, #20]
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f04f 0200 	mov.w	r2, #0
 80017ce:	619a      	str	r2, [r3, #24]
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2200      	movs	r2, #0
 80017d4:	771a      	strb	r2, [r3, #28]
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	2200      	movs	r2, #0
 80017da:	775a      	strb	r2, [r3, #29]
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	2203      	movs	r2, #3
 80017e0:	779a      	strb	r2, [r3, #30]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	2201      	movs	r2, #1
 80017e6:	77da      	strb	r2, [r3, #31]
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	4a04      	ldr	r2, [pc, #16]	; (80017fc <_ZN8SERVO42CC1EhP18UART_HandleTypeDef+0x6c>)
 80017ec:	621a      	str	r2, [r3, #32]
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	4618      	mov	r0, r3
 80017f2:	3714      	adds	r7, #20
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bc80      	pop	{r7}
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	3fe66666 	.word	0x3fe66666

08001800 <_ZN8SERVO42C4stepEhhm>:
    }

    // direction : 1 or 0
    // speed: 0~7
    // stepCount: each stepCount/stepDivision for 1.8 deg, currently stepDivision=1
    void step(uint8_t direction, uint8_t speed, uint32_t stepCount){
 8001800:	b580      	push	{r7, lr}
 8001802:	b088      	sub	sp, #32
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	607b      	str	r3, [r7, #4]
 800180a:	460b      	mov	r3, r1
 800180c:	72fb      	strb	r3, [r7, #11]
 800180e:	4613      	mov	r3, r2
 8001810:	72bb      	strb	r3, [r7, #10]
        uint8_t instruction[8] = {};
 8001812:	2300      	movs	r3, #0
 8001814:	617b      	str	r3, [r7, #20]
 8001816:	2300      	movs	r3, #0
 8001818:	61bb      	str	r3, [r7, #24]
        instruction[0] = address;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	791b      	ldrb	r3, [r3, #4]
 800181e:	753b      	strb	r3, [r7, #20]
        instruction[1] = 0xfd;
 8001820:	23fd      	movs	r3, #253	; 0xfd
 8001822:	757b      	strb	r3, [r7, #21]
        instruction[2] = (direction<<7)|(speed & 0x7F);
 8001824:	7afb      	ldrb	r3, [r7, #11]
 8001826:	01db      	lsls	r3, r3, #7
 8001828:	b25a      	sxtb	r2, r3
 800182a:	f997 300a 	ldrsb.w	r3, [r7, #10]
 800182e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001832:	b25b      	sxtb	r3, r3
 8001834:	4313      	orrs	r3, r2
 8001836:	b25b      	sxtb	r3, r3
 8001838:	b2db      	uxtb	r3, r3
 800183a:	75bb      	strb	r3, [r7, #22]
        for (int i=0; i<4; i++){
 800183c:	2300      	movs	r3, #0
 800183e:	61fb      	str	r3, [r7, #28]
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	2b03      	cmp	r3, #3
 8001844:	dc16      	bgt.n	8001874 <_ZN8SERVO42C4stepEhhm+0x74>
            instruction[6-i] = (stepCount & (0xFF << 8*i))>>8*i;
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	00db      	lsls	r3, r3, #3
 800184a:	22ff      	movs	r2, #255	; 0xff
 800184c:	fa02 f303 	lsl.w	r3, r2, r3
 8001850:	461a      	mov	r2, r3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	401a      	ands	r2, r3
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	00db      	lsls	r3, r3, #3
 800185a:	40da      	lsrs	r2, r3
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	f1c3 0306 	rsb	r3, r3, #6
 8001862:	b2d2      	uxtb	r2, r2
 8001864:	3320      	adds	r3, #32
 8001866:	443b      	add	r3, r7
 8001868:	f803 2c0c 	strb.w	r2, [r3, #-12]
        for (int i=0; i<4; i++){
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	3301      	adds	r3, #1
 8001870:	61fb      	str	r3, [r7, #28]
 8001872:	e7e5      	b.n	8001840 <_ZN8SERVO42C4stepEhhm+0x40>
        }
        instruction[7] = getCRC(instruction, 8);
 8001874:	f107 0314 	add.w	r3, r7, #20
 8001878:	2108      	movs	r1, #8
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff ff0e 	bl	800169c <_ZN8SERVO42C6getCRCEPhh>
 8001880:	4603      	mov	r3, r0
 8001882:	76fb      	strb	r3, [r7, #27]
        HAL_UART_Transmit(pUART, instruction, 8, 100);
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	6818      	ldr	r0, [r3, #0]
 8001888:	f107 0114 	add.w	r1, r7, #20
 800188c:	2364      	movs	r3, #100	; 0x64
 800188e:	2208      	movs	r2, #8
 8001890:	f006 f98a 	bl	8007ba8 <HAL_UART_Transmit>
    }
 8001894:	bf00      	nop
 8001896:	3720      	adds	r7, #32
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <_ZN8SERVO42C13stepClockwiseEh>:
    void stepClockwise(uint8_t stepCount){
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	460b      	mov	r3, r1
 80018a6:	70fb      	strb	r3, [r7, #3]
        step(0, stepSpeed, stepCount);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	7f9a      	ldrb	r2, [r3, #30]
 80018ac:	78fb      	ldrb	r3, [r7, #3]
 80018ae:	2100      	movs	r1, #0
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f7ff ffa5 	bl	8001800 <_ZN8SERVO42C4stepEhhm>
    }
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <_ZN8SERVO42C20stepCounterClockwiseEh>:
    void stepCounterClockwise(uint8_t stepCount){
 80018be:	b580      	push	{r7, lr}
 80018c0:	b082      	sub	sp, #8
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
 80018c6:	460b      	mov	r3, r1
 80018c8:	70fb      	strb	r3, [r7, #3]
        step(1, stepSpeed, stepCount);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	7f9a      	ldrb	r2, [r3, #30]
 80018ce:	78fb      	ldrb	r3, [r7, #3]
 80018d0:	2101      	movs	r1, #1
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f7ff ff94 	bl	8001800 <_ZN8SERVO42C4stepEhhm>
    }
 80018d8:	bf00      	nop
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <_ZN8SERVO42C14receiveEncoderEv>:
        spin(1, speed);
    }

    

    bool receiveEncoder(){ // To test
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08e      	sub	sp, #56	; 0x38
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
        uint8_t* data = nullptr;
 80018e8:	2300      	movs	r3, #0
 80018ea:	637b      	str	r3, [r7, #52]	; 0x34
        while (data==nullptr){
 80018ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d12c      	bne.n	800194c <_ZN8SERVO42C14receiveEncoderEv+0x6c>
            uint8_t instruction[3] = {};
 80018f2:	4b2a      	ldr	r3, [pc, #168]	; (800199c <_ZN8SERVO42C14receiveEncoderEv+0xbc>)
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	733b      	strb	r3, [r7, #12]
 80018f8:	f107 030d 	add.w	r3, r7, #13
 80018fc:	2200      	movs	r2, #0
 80018fe:	801a      	strh	r2, [r3, #0]
            instruction[0] = address;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	791b      	ldrb	r3, [r3, #4]
 8001904:	733b      	strb	r3, [r7, #12]
            instruction[1] = 0x30;
 8001906:	2330      	movs	r3, #48	; 0x30
 8001908:	737b      	strb	r3, [r7, #13]
            instruction[2] = getCRC(instruction, 2);
 800190a:	f107 030c 	add.w	r3, r7, #12
 800190e:	2102      	movs	r1, #2
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fec3 	bl	800169c <_ZN8SERVO42C6getCRCEPhh>
 8001916:	4603      	mov	r3, r0
 8001918:	73bb      	strb	r3, [r7, #14]
            HAL_UART_Transmit(pUART, instruction, 3, 50);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6818      	ldr	r0, [r3, #0]
 800191e:	f107 010c 	add.w	r1, r7, #12
 8001922:	2332      	movs	r3, #50	; 0x32
 8001924:	2203      	movs	r2, #3
 8001926:	f006 f93f 	bl	8007ba8 <HAL_UART_Transmit>
            data = receiveUART(8);
 800192a:	2108      	movs	r1, #8
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff fed7 	bl	80016e0 <_ZN8SERVO42C11receiveUARTEh>
 8001932:	6378      	str	r0, [r7, #52]	; 0x34
            debugLog("fetching encoder");
 8001934:	f107 0310 	add.w	r3, r7, #16
 8001938:	4919      	ldr	r1, [pc, #100]	; (80019a0 <_ZN8SERVO42C14receiveEncoderEv+0xc0>)
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff fbac 	bl	8001098 <_ZN6StringC1EPKc>
 8001940:	f107 0310 	add.w	r3, r7, #16
 8001944:	4618      	mov	r0, r3
 8001946:	f003 fb53 	bl	8004ff0 <_Z8debugLogRK6String>
        while (data==nullptr){
 800194a:	e7cf      	b.n	80018ec <_ZN8SERVO42C14receiveEncoderEv+0xc>
        }
        encoder = data[5]<<8 | data[6];
 800194c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800194e:	3305      	adds	r3, #5
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	021b      	lsls	r3, r3, #8
 8001954:	b21a      	sxth	r2, r3
 8001956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001958:	3306      	adds	r3, #6
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	b21b      	sxth	r3, r3
 800195e:	4313      	orrs	r3, r2
 8001960:	b21b      	sxth	r3, r3
 8001962:	b29a      	uxth	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	80da      	strh	r2, [r3, #6]
        encoderCarry = data[1]<<24 | data[2]<<16 | data[3]<<8 | data[4];
 8001968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800196a:	3301      	adds	r3, #1
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	061a      	lsls	r2, r3, #24
 8001970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001972:	3302      	adds	r3, #2
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	041b      	lsls	r3, r3, #16
 8001978:	431a      	orrs	r2, r3
 800197a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800197c:	3303      	adds	r3, #3
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	021b      	lsls	r3, r3, #8
 8001982:	4313      	orrs	r3, r2
 8001984:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001986:	3204      	adds	r2, #4
 8001988:	7812      	ldrb	r2, [r2, #0]
 800198a:	431a      	orrs	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	60da      	str	r2, [r3, #12]
    }
 8001990:	bf00      	nop
 8001992:	4618      	mov	r0, r3
 8001994:	3738      	adds	r7, #56	; 0x38
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	080091c8 	.word	0x080091c8
 80019a0:	080091b4 	.word	0x080091b4

080019a4 <_ZN8SERVO42C10getEncoderEv>:
        if (data[2] == getCRC(data, 2)){
            isShaftProtected = data[1]==0x1;
        }
    }

    uint16_t getEncoder(){
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
        return encoder;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	88db      	ldrh	r3, [r3, #6]
    }
 80019b0:	4618      	mov	r0, r3
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr
	...

080019bc <_ZN9UIElementC1Etttt>:
    static void updateAllElements();

    uint16_t x, y;
    uint16_t width, height;
protected:
    UIElement(uint16_t x, uint16_t y, uint16_t width, uint16_t height){
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	4608      	mov	r0, r1
 80019c6:	4611      	mov	r1, r2
 80019c8:	461a      	mov	r2, r3
 80019ca:	4603      	mov	r3, r0
 80019cc:	817b      	strh	r3, [r7, #10]
 80019ce:	460b      	mov	r3, r1
 80019d0:	813b      	strh	r3, [r7, #8]
 80019d2:	4613      	mov	r3, r2
 80019d4:	80fb      	strh	r3, [r7, #6]
 80019d6:	4a10      	ldr	r2, [pc, #64]	; (8001a18 <_ZN9UIElementC1Etttt+0x5c>)
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	601a      	str	r2, [r3, #0]
        this->x = x;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	897a      	ldrh	r2, [r7, #10]
 80019e0:	809a      	strh	r2, [r3, #4]
        this->y = y;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	893a      	ldrh	r2, [r7, #8]
 80019e6:	80da      	strh	r2, [r3, #6]
        this->width = width;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	88fa      	ldrh	r2, [r7, #6]
 80019ec:	811a      	strh	r2, [r3, #8]
        this->height = height;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	8b3a      	ldrh	r2, [r7, #24]
 80019f2:	815a      	strh	r2, [r3, #10]
        allElements[elementNum++] = this;
 80019f4:	4b09      	ldr	r3, [pc, #36]	; (8001a1c <_ZN9UIElementC1Etttt+0x60>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	1c5a      	adds	r2, r3, #1
 80019fa:	b2d1      	uxtb	r1, r2
 80019fc:	4a07      	ldr	r2, [pc, #28]	; (8001a1c <_ZN9UIElementC1Etttt+0x60>)
 80019fe:	7011      	strb	r1, [r2, #0]
 8001a00:	4619      	mov	r1, r3
 8001a02:	4a07      	ldr	r2, [pc, #28]	; (8001a20 <_ZN9UIElementC1Etttt+0x64>)
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    }
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3714      	adds	r7, #20
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bc80      	pop	{r7}
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	08009270 	.word	0x08009270
 8001a1c:	20000144 	.word	0x20000144
 8001a20:	200000c4 	.word	0x200000c4

08001a24 <_ZN9UIElement10checkTouchEtt>:
    bool checkTouch(uint16_t x, uint16_t y){
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	807b      	strh	r3, [r7, #2]
 8001a30:	4613      	mov	r3, r2
 8001a32:	803b      	strh	r3, [r7, #0]
        return x>=this->x && x<=this->x+width && y>=this->y && y<=this->y+height;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	889b      	ldrh	r3, [r3, #4]
 8001a38:	887a      	ldrh	r2, [r7, #2]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d318      	bcc.n	8001a70 <_ZN9UIElement10checkTouchEtt+0x4c>
 8001a3e:	887a      	ldrh	r2, [r7, #2]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	889b      	ldrh	r3, [r3, #4]
 8001a44:	4619      	mov	r1, r3
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	891b      	ldrh	r3, [r3, #8]
 8001a4a:	440b      	add	r3, r1
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	dc0f      	bgt.n	8001a70 <_ZN9UIElement10checkTouchEtt+0x4c>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	88db      	ldrh	r3, [r3, #6]
 8001a54:	883a      	ldrh	r2, [r7, #0]
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d30a      	bcc.n	8001a70 <_ZN9UIElement10checkTouchEtt+0x4c>
 8001a5a:	883a      	ldrh	r2, [r7, #0]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	88db      	ldrh	r3, [r3, #6]
 8001a60:	4619      	mov	r1, r3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	895b      	ldrh	r3, [r3, #10]
 8001a66:	440b      	add	r3, r1
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	dc01      	bgt.n	8001a70 <_ZN9UIElement10checkTouchEtt+0x4c>
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e000      	b.n	8001a72 <_ZN9UIElement10checkTouchEtt+0x4e>
 8001a70:	2300      	movs	r3, #0
    }
 8001a72:	4618      	mov	r0, r3
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bc80      	pop	{r7}
 8001a7a:	4770      	bx	lr

08001a7c <_ZN6ButtonC1EttPcPFvPS_iiEtttt>:
    char text[TEXT_CHAR_NUM];
public:
    bool isPressed = false;
    void (*onPressed)(Button* self, int x, int y);

    Button(uint16_t x, uint16_t y, char text[TEXT_CHAR_NUM], void (*onPressed)(Button*, int ,int) = nullptr, uint16_t width = 85, uint16_t height = 50, uint16_t color = CYAN, uint16_t textColor = BLACK)
 8001a7c:	b590      	push	{r4, r7, lr}
 8001a7e:	b087      	sub	sp, #28
 8001a80:	af02      	add	r7, sp, #8
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	607b      	str	r3, [r7, #4]
 8001a86:	460b      	mov	r3, r1
 8001a88:	817b      	strh	r3, [r7, #10]
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	813b      	strh	r3, [r7, #8]
    : UIElement(x, y, width, height)
 8001a8e:	68f8      	ldr	r0, [r7, #12]
 8001a90:	8cbc      	ldrh	r4, [r7, #36]	; 0x24
 8001a92:	893a      	ldrh	r2, [r7, #8]
 8001a94:	8979      	ldrh	r1, [r7, #10]
 8001a96:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a98:	9300      	str	r3, [sp, #0]
 8001a9a:	4623      	mov	r3, r4
 8001a9c:	f7ff ff8e 	bl	80019bc <_ZN9UIElementC1Etttt>
 8001aa0:	4a10      	ldr	r2, [pc, #64]	; (8001ae4 <_ZN6ButtonC1EttPcPFvPS_iiEtttt+0x68>)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	819a      	strh	r2, [r3, #12]
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    {
        this->initialColor = color;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001ab8:	81da      	strh	r2, [r3, #14]
        this->color = color;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001abe:	821a      	strh	r2, [r3, #16]
        this->textColor = textColor;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001ac4:	825a      	strh	r2, [r3, #18]
        strcpy(this->text, text);
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	3314      	adds	r3, #20
 8001aca:	6879      	ldr	r1, [r7, #4]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f006 feee 	bl	80088ae <strcpy>
        this->onPressed = onPressed;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	6a3a      	ldr	r2, [r7, #32]
 8001ad6:	629a      	str	r2, [r3, #40]	; 0x28
    }
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	4618      	mov	r0, r3
 8001adc:	3714      	adds	r7, #20
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd90      	pop	{r4, r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	08009260 	.word	0x08009260

08001ae8 <_ZN6Button6renderEv>:

    void render() override
 8001ae8:	b590      	push	{r4, r7, lr}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af02      	add	r7, sp, #8
 8001aee:	6078      	str	r0, [r7, #4]
        // render background
        // for (int i=y; height<y?i<y+height:i>y-height; height<y?i++:i--)
        // {
        //     LCD_DrawLine(x, i, x+width, i, color);
        // }
        LCD_OpenWindow(x, y, width, height);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	8898      	ldrh	r0, [r3, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	88d9      	ldrh	r1, [r3, #6]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	891a      	ldrh	r2, [r3, #8]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	895b      	ldrh	r3, [r3, #10]
 8001b00:	f000 fda0 	bl	8002644 <LCD_OpenWindow>
        LCD_FillColor(width*height, color);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	891b      	ldrh	r3, [r3, #8]
 8001b08:	461a      	mov	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	895b      	ldrh	r3, [r3, #10]
 8001b0e:	fb02 f303 	mul.w	r3, r2, r3
 8001b12:	461a      	mov	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	8a1b      	ldrh	r3, [r3, #16]
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4610      	mov	r0, r2
 8001b1c:	f000 fdeb 	bl	80026f6 <LCD_FillColor>

        // render text
        LCD_DrawString_Color(x+width/3, y+height/3, text, color, textColor);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	889a      	ldrh	r2, [r3, #4]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	891b      	ldrh	r3, [r3, #8]
 8001b28:	4910      	ldr	r1, [pc, #64]	; (8001b6c <_ZN6Button6renderEv+0x84>)
 8001b2a:	fba1 1303 	umull	r1, r3, r1, r3
 8001b2e:	085b      	lsrs	r3, r3, #1
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	4413      	add	r3, r2
 8001b34:	b298      	uxth	r0, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	88da      	ldrh	r2, [r3, #6]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	895b      	ldrh	r3, [r3, #10]
 8001b3e:	490b      	ldr	r1, [pc, #44]	; (8001b6c <_ZN6Button6renderEv+0x84>)
 8001b40:	fba1 1303 	umull	r1, r3, r1, r3
 8001b44:	085b      	lsrs	r3, r3, #1
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	4413      	add	r3, r2
 8001b4a:	b299      	uxth	r1, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	f103 0214 	add.w	r2, r3, #20
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	8a1c      	ldrh	r4, [r3, #16]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	8a5b      	ldrh	r3, [r3, #18]
 8001b5a:	9300      	str	r3, [sp, #0]
 8001b5c:	4623      	mov	r3, r4
 8001b5e:	f000 fef1 	bl	8002944 <LCD_DrawString_Color>
    }
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd90      	pop	{r4, r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	aaaaaaab 	.word	0xaaaaaaab

08001b70 <_ZN6Button6updateEtt>:

    
    void update(u_int16_t x, u_int16_t y) override
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	460b      	mov	r3, r1
 8001b7a:	807b      	strh	r3, [r7, #2]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	803b      	strh	r3, [r7, #0]
    {
        if (checkTouch(x, y)){
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	883a      	ldrh	r2, [r7, #0]
 8001b84:	8879      	ldrh	r1, [r7, #2]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff ff4c 	bl	8001a24 <_ZN9UIElement10checkTouchEtt>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d01a      	beq.n	8001bc8 <_ZN6Button6updateEtt+0x58>
            color = YELLOW;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8001b98:	821a      	strh	r2, [r3, #16]
            if (!isPressed){
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001ba0:	f083 0301 	eor.w	r3, r3, #1
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d016      	beq.n	8001bd8 <_ZN6Button6updateEtt+0x68>
                isPressed = true;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2201      	movs	r2, #1
 8001bae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                if (onPressed) onPressed(this,x,y);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d00e      	beq.n	8001bd8 <_ZN6Button6updateEtt+0x68>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bbe:	8879      	ldrh	r1, [r7, #2]
 8001bc0:	883a      	ldrh	r2, [r7, #0]
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	4798      	blx	r3
 8001bc6:	e007      	b.n	8001bd8 <_ZN6Button6updateEtt+0x68>
            }
        }
        else{
            color = initialColor;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	89da      	ldrh	r2, [r3, #14]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	821a      	strh	r2, [r3, #16]
            isPressed = false;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }
        if (last_color != color){
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	899a      	ldrh	r2, [r3, #12]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	8a1b      	ldrh	r3, [r3, #16]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d008      	beq.n	8001bf6 <_ZN6Button6updateEtt+0x86>
            render();
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	4798      	blx	r3
            last_color = color;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	8a1a      	ldrh	r2, [r3, #16]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	819a      	strh	r2, [r3, #12]
        }
    }
 8001bf6:	bf00      	nop
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
	...

08001c00 <_ZN6SliderC1Etttttt>:
    uint16_t draggerX;
    uint16_t draggerY;

public:

    Slider(
 8001c00:	b590      	push	{r4, r7, lr}
 8001c02:	b087      	sub	sp, #28
 8001c04:	af02      	add	r7, sp, #8
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	4608      	mov	r0, r1
 8001c0a:	4611      	mov	r1, r2
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	4603      	mov	r3, r0
 8001c10:	817b      	strh	r3, [r7, #10]
 8001c12:	460b      	mov	r3, r1
 8001c14:	813b      	strh	r3, [r7, #8]
 8001c16:	4613      	mov	r3, r2
 8001c18:	80fb      	strh	r3, [r7, #6]
        uint16_t y,
        uint16_t maxValue = 0,
        uint16_t width = 10,
        uint16_t height = 130,
        uint16_t barColor = CYAN
    ): UIElement(x, y, width, height)
 8001c1a:	68f8      	ldr	r0, [r7, #12]
 8001c1c:	8c3c      	ldrh	r4, [r7, #32]
 8001c1e:	893a      	ldrh	r2, [r7, #8]
 8001c20:	8979      	ldrh	r1, [r7, #10]
 8001c22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c24:	9300      	str	r3, [sp, #0]
 8001c26:	4623      	mov	r3, r4
 8001c28:	f7ff fec8 	bl	80019bc <_ZN9UIElementC1Etttt>
 8001c2c:	4a11      	ldr	r2, [pc, #68]	; (8001c74 <_ZN6SliderC1Etttttt+0x74>)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2214      	movs	r2, #20
 8001c36:	82da      	strh	r2, [r3, #22]
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	761a      	strb	r2, [r3, #24]
    {
        this->maxValue = maxValue;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	88fa      	ldrh	r2, [r7, #6]
 8001c42:	829a      	strh	r2, [r3, #20]
        this->barColor = barColor;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001c48:	819a      	strh	r2, [r3, #12]
        draggerX = x + width/2;
 8001c4a:	8c3b      	ldrh	r3, [r7, #32]
 8001c4c:	085b      	lsrs	r3, r3, #1
 8001c4e:	b29a      	uxth	r2, r3
 8001c50:	897b      	ldrh	r3, [r7, #10]
 8001c52:	4413      	add	r3, r2
 8001c54:	b29a      	uxth	r2, r3
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	835a      	strh	r2, [r3, #26]
        draggerY = y + height/2;
 8001c5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c5c:	085b      	lsrs	r3, r3, #1
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	893b      	ldrh	r3, [r7, #8]
 8001c62:	4413      	add	r3, r2
 8001c64:	b29a      	uxth	r2, r3
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	839a      	strh	r2, [r3, #28]

    }
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3714      	adds	r7, #20
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd90      	pop	{r4, r7, pc}
 8001c74:	08009250 	.word	0x08009250

08001c78 <_ZN6Slider6renderEv>:
    

    void render() override
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
    {
        // render bar
        LCD_OpenWindow(x, y, width, height);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	8898      	ldrh	r0, [r3, #4]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	88d9      	ldrh	r1, [r3, #6]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	891a      	ldrh	r2, [r3, #8]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	895b      	ldrh	r3, [r3, #10]
 8001c90:	f000 fcd8 	bl	8002644 <LCD_OpenWindow>
        LCD_FillColor(width*height, barColor);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	891b      	ldrh	r3, [r3, #8]
 8001c98:	461a      	mov	r2, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	895b      	ldrh	r3, [r3, #10]
 8001c9e:	fb02 f303 	mul.w	r3, r2, r3
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	899b      	ldrh	r3, [r3, #12]
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4610      	mov	r0, r2
 8001cac:	f000 fd23 	bl	80026f6 <LCD_FillColor>

        // render dragger
        LCD_OpenWindow(x,draggerY,width,draggerRadius);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	8898      	ldrh	r0, [r3, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	8b99      	ldrh	r1, [r3, #28]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	891a      	ldrh	r2, [r3, #8]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	8adb      	ldrh	r3, [r3, #22]
 8001cc0:	f000 fcc0 	bl	8002644 <LCD_OpenWindow>
        LCD_FillColor(width*draggerRadius, RED);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	891b      	ldrh	r3, [r3, #8]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	8adb      	ldrh	r3, [r3, #22]
 8001cce:	fb02 f303 	mul.w	r3, r2, r3
 8001cd2:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f000 fd0d 	bl	80026f6 <LCD_FillColor>
    }
 8001cdc:	bf00      	nop
 8001cde:	3708      	adds	r7, #8
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <_ZN6Slider5wrapYEt>:

    uint16_t wrapY(u_int16_t y){
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	460b      	mov	r3, r1
 8001cee:	807b      	strh	r3, [r7, #2]
        if (y>500) return draggerY; // y=2048 if not touched
 8001cf0:	887b      	ldrh	r3, [r7, #2]
 8001cf2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001cf6:	d902      	bls.n	8001cfe <_ZN6Slider5wrapYEt+0x1a>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	8b9b      	ldrh	r3, [r3, #28]
 8001cfc:	e01f      	b.n	8001d3e <_ZN6Slider5wrapYEt+0x5a>
        if (y < this->y) return this->y;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	88db      	ldrh	r3, [r3, #6]
 8001d02:	887a      	ldrh	r2, [r7, #2]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d202      	bcs.n	8001d0e <_ZN6Slider5wrapYEt+0x2a>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	88db      	ldrh	r3, [r3, #6]
 8001d0c:	e017      	b.n	8001d3e <_ZN6Slider5wrapYEt+0x5a>
        if (y > this->y+height-draggerRadius) return this->y+height-draggerRadius;
 8001d0e:	887a      	ldrh	r2, [r7, #2]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	88db      	ldrh	r3, [r3, #6]
 8001d14:	4619      	mov	r1, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	895b      	ldrh	r3, [r3, #10]
 8001d1a:	440b      	add	r3, r1
 8001d1c:	6879      	ldr	r1, [r7, #4]
 8001d1e:	8ac9      	ldrh	r1, [r1, #22]
 8001d20:	1a5b      	subs	r3, r3, r1
 8001d22:	429a      	cmp	r2, r3
 8001d24:	dd0a      	ble.n	8001d3c <_ZN6Slider5wrapYEt+0x58>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	88da      	ldrh	r2, [r3, #6]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	895b      	ldrh	r3, [r3, #10]
 8001d2e:	4413      	add	r3, r2
 8001d30:	b29a      	uxth	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	8adb      	ldrh	r3, [r3, #22]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	e000      	b.n	8001d3e <_ZN6Slider5wrapYEt+0x5a>
        return y;
 8001d3c:	887b      	ldrh	r3, [r7, #2]
    }
 8001d3e:	4618      	mov	r0, r3
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr

08001d48 <_ZN6Slider6updateEtt>:


    
    void update(u_int16_t x, u_int16_t y) override
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	460b      	mov	r3, r1
 8001d52:	807b      	strh	r3, [r7, #2]
 8001d54:	4613      	mov	r3, r2
 8001d56:	803b      	strh	r3, [r7, #0]
    {
        bool isDraggerTouched;
        if (isDragging){
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	7e1b      	ldrb	r3, [r3, #24]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d03d      	beq.n	8001ddc <_ZN6Slider6updateEtt+0x94>
            draggerY = wrapY(y);
 8001d60:	883b      	ldrh	r3, [r7, #0]
 8001d62:	4619      	mov	r1, r3
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f7ff ffbd 	bl	8001ce4 <_ZN6Slider5wrapYEt>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	839a      	strh	r2, [r3, #28]
            render();
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	4798      	blx	r3
            isDraggerTouched = x>=draggerX-3*draggerRadius && x<=draggerX+3*draggerRadius && y>=draggerY-draggerRadius && y<=draggerY+draggerRadius;
 8001d7c:	887a      	ldrh	r2, [r7, #2]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	8b5b      	ldrh	r3, [r3, #26]
 8001d82:	4619      	mov	r1, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	8adb      	ldrh	r3, [r3, #22]
 8001d88:	4618      	mov	r0, r3
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	1ac3      	subs	r3, r0, r3
 8001d8e:	440b      	add	r3, r1
 8001d90:	429a      	cmp	r2, r3
 8001d92:	db20      	blt.n	8001dd6 <_ZN6Slider6updateEtt+0x8e>
 8001d94:	887a      	ldrh	r2, [r7, #2]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	8b5b      	ldrh	r3, [r3, #26]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	8adb      	ldrh	r3, [r3, #22]
 8001da0:	4619      	mov	r1, r3
 8001da2:	460b      	mov	r3, r1
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	440b      	add	r3, r1
 8001da8:	4403      	add	r3, r0
 8001daa:	429a      	cmp	r2, r3
 8001dac:	dc13      	bgt.n	8001dd6 <_ZN6Slider6updateEtt+0x8e>
 8001dae:	883a      	ldrh	r2, [r7, #0]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	8b9b      	ldrh	r3, [r3, #28]
 8001db4:	4619      	mov	r1, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	8adb      	ldrh	r3, [r3, #22]
 8001dba:	1acb      	subs	r3, r1, r3
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	db0a      	blt.n	8001dd6 <_ZN6Slider6updateEtt+0x8e>
 8001dc0:	883a      	ldrh	r2, [r7, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	8b9b      	ldrh	r3, [r3, #28]
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	8adb      	ldrh	r3, [r3, #22]
 8001dcc:	440b      	add	r3, r1
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	dc01      	bgt.n	8001dd6 <_ZN6Slider6updateEtt+0x8e>
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e000      	b.n	8001dd8 <_ZN6Slider6updateEtt+0x90>
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	73fb      	strb	r3, [r7, #15]
 8001dda:	e027      	b.n	8001e2c <_ZN6Slider6updateEtt+0xe4>
        }
        else{
            isDraggerTouched = x>=draggerX-draggerRadius && x<=draggerX+draggerRadius && y>=draggerY-draggerRadius && y<=draggerY+draggerRadius;
 8001ddc:	887a      	ldrh	r2, [r7, #2]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	8b5b      	ldrh	r3, [r3, #26]
 8001de2:	4619      	mov	r1, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	8adb      	ldrh	r3, [r3, #22]
 8001de8:	1acb      	subs	r3, r1, r3
 8001dea:	429a      	cmp	r2, r3
 8001dec:	db1c      	blt.n	8001e28 <_ZN6Slider6updateEtt+0xe0>
 8001dee:	887a      	ldrh	r2, [r7, #2]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	8b5b      	ldrh	r3, [r3, #26]
 8001df4:	4619      	mov	r1, r3
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	8adb      	ldrh	r3, [r3, #22]
 8001dfa:	440b      	add	r3, r1
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	dc13      	bgt.n	8001e28 <_ZN6Slider6updateEtt+0xe0>
 8001e00:	883a      	ldrh	r2, [r7, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	8b9b      	ldrh	r3, [r3, #28]
 8001e06:	4619      	mov	r1, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	8adb      	ldrh	r3, [r3, #22]
 8001e0c:	1acb      	subs	r3, r1, r3
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	db0a      	blt.n	8001e28 <_ZN6Slider6updateEtt+0xe0>
 8001e12:	883a      	ldrh	r2, [r7, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	8b9b      	ldrh	r3, [r3, #28]
 8001e18:	4619      	mov	r1, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	8adb      	ldrh	r3, [r3, #22]
 8001e1e:	440b      	add	r3, r1
 8001e20:	429a      	cmp	r2, r3
 8001e22:	dc01      	bgt.n	8001e28 <_ZN6Slider6updateEtt+0xe0>
 8001e24:	2301      	movs	r3, #1
 8001e26:	e000      	b.n	8001e2a <_ZN6Slider6updateEtt+0xe2>
 8001e28:	2300      	movs	r3, #0
 8001e2a:	73fb      	strb	r3, [r7, #15]
        }
        isDragging = isDraggerTouched;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	7bfa      	ldrb	r2, [r7, #15]
 8001e30:	761a      	strb	r2, [r3, #24]
        value = (draggerY - this->y) * maxValue / height;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	8b9b      	ldrh	r3, [r3, #28]
 8001e36:	461a      	mov	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	88db      	ldrh	r3, [r3, #6]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	8a92      	ldrh	r2, [r2, #20]
 8001e42:	fb02 f303 	mul.w	r3, r2, r3
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	8952      	ldrh	r2, [r2, #10]
 8001e4a:	fb93 f3f2 	sdiv	r3, r3, r2
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe ff4a 	bl	8000ce8 <__aeabi_i2f>
 8001e54:	4602      	mov	r2, r0
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	611a      	str	r2, [r3, #16]
    }
 8001e5a:	bf00      	nop
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
	...

08001e64 <_ZN8TouchPadC1Ettttt>:
    uint16_t dotX;
    uint16_t dotY;
    uint16_t lastDotX = 0;
    uint16_t lastDotY = 0;

    TouchPad(uint16_t x, uint16_t y, uint16_t width = 150, uint16_t height = 150, uint16_t color = CYAN)
 8001e64:	b590      	push	{r4, r7, lr}
 8001e66:	b087      	sub	sp, #28
 8001e68:	af02      	add	r7, sp, #8
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	4608      	mov	r0, r1
 8001e6e:	4611      	mov	r1, r2
 8001e70:	461a      	mov	r2, r3
 8001e72:	4603      	mov	r3, r0
 8001e74:	817b      	strh	r3, [r7, #10]
 8001e76:	460b      	mov	r3, r1
 8001e78:	813b      	strh	r3, [r7, #8]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	80fb      	strh	r3, [r7, #6]
    : UIElement(x, y, width, height){
 8001e7e:	68f8      	ldr	r0, [r7, #12]
 8001e80:	88fc      	ldrh	r4, [r7, #6]
 8001e82:	893a      	ldrh	r2, [r7, #8]
 8001e84:	8979      	ldrh	r1, [r7, #10]
 8001e86:	8c3b      	ldrh	r3, [r7, #32]
 8001e88:	9300      	str	r3, [sp, #0]
 8001e8a:	4623      	mov	r3, r4
 8001e8c:	f7ff fd96 	bl	80019bc <_ZN9UIElementC1Etttt>
 8001e90:	4a14      	ldr	r2, [pc, #80]	; (8001ee4 <_ZN8TouchPadC1Ettttt+0x80>)
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	220a      	movs	r2, #10
 8001e9a:	81da      	strh	r2, [r3, #14]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	829a      	strh	r2, [r3, #20]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	82da      	strh	r2, [r3, #22]
        this->x = x;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	897a      	ldrh	r2, [r7, #10]
 8001eac:	809a      	strh	r2, [r3, #4]
        this->y = y;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	893a      	ldrh	r2, [r7, #8]
 8001eb2:	80da      	strh	r2, [r3, #6]
        this->width = width;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	88fa      	ldrh	r2, [r7, #6]
 8001eb8:	811a      	strh	r2, [r3, #8]
        this->height = height;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	8c3a      	ldrh	r2, [r7, #32]
 8001ebe:	815a      	strh	r2, [r3, #10]
        this->color = color;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001ec4:	819a      	strh	r2, [r3, #12]
        dotX = width/2;
 8001ec6:	88fb      	ldrh	r3, [r7, #6]
 8001ec8:	085b      	lsrs	r3, r3, #1
 8001eca:	b29a      	uxth	r2, r3
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	821a      	strh	r2, [r3, #16]
        dotY = height/2;
 8001ed0:	8c3b      	ldrh	r3, [r7, #32]
 8001ed2:	085b      	lsrs	r3, r3, #1
 8001ed4:	b29a      	uxth	r2, r3
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	825a      	strh	r2, [r3, #18]
    }
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	4618      	mov	r0, r3
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd90      	pop	{r4, r7, pc}
 8001ee4:	08009240 	.word	0x08009240

08001ee8 <_ZN8TouchPad6renderEv>:


    void render() override
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
    {
        // render background
        LCD_OpenWindow(x, y, width, height);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	8898      	ldrh	r0, [r3, #4]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	88d9      	ldrh	r1, [r3, #6]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	891a      	ldrh	r2, [r3, #8]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	895b      	ldrh	r3, [r3, #10]
 8001f00:	f000 fba0 	bl	8002644 <LCD_OpenWindow>
        LCD_FillColor(width*height, color);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	891b      	ldrh	r3, [r3, #8]
 8001f08:	461a      	mov	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	895b      	ldrh	r3, [r3, #10]
 8001f0e:	fb02 f303 	mul.w	r3, r2, r3
 8001f12:	461a      	mov	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	899b      	ldrh	r3, [r3, #12]
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4610      	mov	r0, r2
 8001f1c:	f000 fbeb 	bl	80026f6 <LCD_FillColor>

        // render dot
        renderDot();
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f000 f82c 	bl	8001f7e <_ZN8TouchPad9renderDotEv>
    }
 8001f26:	bf00      	nop
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <_ZN8TouchPad8clearDotEv>:

    void clearDot(){
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b082      	sub	sp, #8
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	6078      	str	r0, [r7, #4]
        LCD_OpenWindow(x+dotX, y+dotY, dotRadius, dotRadius);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	889a      	ldrh	r2, [r3, #4]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	8a1b      	ldrh	r3, [r3, #16]
 8001f3e:	4413      	add	r3, r2
 8001f40:	b298      	uxth	r0, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	88da      	ldrh	r2, [r3, #6]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	8a5b      	ldrh	r3, [r3, #18]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	b299      	uxth	r1, r3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	89da      	ldrh	r2, [r3, #14]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	89db      	ldrh	r3, [r3, #14]
 8001f56:	f000 fb75 	bl	8002644 <LCD_OpenWindow>
        LCD_FillColor(dotRadius*dotRadius, color);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	89db      	ldrh	r3, [r3, #14]
 8001f5e:	461a      	mov	r2, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	89db      	ldrh	r3, [r3, #14]
 8001f64:	fb02 f303 	mul.w	r3, r2, r3
 8001f68:	461a      	mov	r2, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	899b      	ldrh	r3, [r3, #12]
 8001f6e:	4619      	mov	r1, r3
 8001f70:	4610      	mov	r0, r2
 8001f72:	f000 fbc0 	bl	80026f6 <LCD_FillColor>
    }
 8001f76:	bf00      	nop
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <_ZN8TouchPad9renderDotEv>:

    void renderDot(){
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	b082      	sub	sp, #8
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
        LCD_OpenWindow(x+dotX, y+dotY, dotRadius, dotRadius);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	889a      	ldrh	r2, [r3, #4]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	8a1b      	ldrh	r3, [r3, #16]
 8001f8e:	4413      	add	r3, r2
 8001f90:	b298      	uxth	r0, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	88da      	ldrh	r2, [r3, #6]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	8a5b      	ldrh	r3, [r3, #18]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	b299      	uxth	r1, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	89da      	ldrh	r2, [r3, #14]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	89db      	ldrh	r3, [r3, #14]
 8001fa6:	f000 fb4d 	bl	8002644 <LCD_OpenWindow>
        LCD_FillColor(dotRadius*dotRadius, RED);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	89db      	ldrh	r3, [r3, #14]
 8001fae:	461a      	mov	r2, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	89db      	ldrh	r3, [r3, #14]
 8001fb4:	fb02 f303 	mul.w	r3, r2, r3
 8001fb8:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f000 fb9a 	bl	80026f6 <LCD_FillColor>
    }
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <_ZN8TouchPad5wrapXEt>:

    uint16_t wrapX(u_int16_t x){
 8001fca:	b480      	push	{r7}
 8001fcc:	b083      	sub	sp, #12
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	807b      	strh	r3, [r7, #2]
        if (x>500) return dotX; // x=2048 if not touched
 8001fd6:	887b      	ldrh	r3, [r7, #2]
 8001fd8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001fdc:	d902      	bls.n	8001fe4 <_ZN8TouchPad5wrapXEt+0x1a>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	8a1b      	ldrh	r3, [r3, #16]
 8001fe2:	e01f      	b.n	8002024 <_ZN8TouchPad5wrapXEt+0x5a>
        if (x < this->x) return this->x;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	889b      	ldrh	r3, [r3, #4]
 8001fe8:	887a      	ldrh	r2, [r7, #2]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d202      	bcs.n	8001ff4 <_ZN8TouchPad5wrapXEt+0x2a>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	889b      	ldrh	r3, [r3, #4]
 8001ff2:	e017      	b.n	8002024 <_ZN8TouchPad5wrapXEt+0x5a>
        if (x > this->x+width-dotRadius) return this->x+width-dotRadius;
 8001ff4:	887a      	ldrh	r2, [r7, #2]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	889b      	ldrh	r3, [r3, #4]
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	891b      	ldrh	r3, [r3, #8]
 8002000:	440b      	add	r3, r1
 8002002:	6879      	ldr	r1, [r7, #4]
 8002004:	89c9      	ldrh	r1, [r1, #14]
 8002006:	1a5b      	subs	r3, r3, r1
 8002008:	429a      	cmp	r2, r3
 800200a:	dd0a      	ble.n	8002022 <_ZN8TouchPad5wrapXEt+0x58>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	889a      	ldrh	r2, [r3, #4]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	891b      	ldrh	r3, [r3, #8]
 8002014:	4413      	add	r3, r2
 8002016:	b29a      	uxth	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	89db      	ldrh	r3, [r3, #14]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	b29b      	uxth	r3, r3
 8002020:	e000      	b.n	8002024 <_ZN8TouchPad5wrapXEt+0x5a>
        return x;
 8002022:	887b      	ldrh	r3, [r7, #2]
    }
 8002024:	4618      	mov	r0, r3
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	bc80      	pop	{r7}
 800202c:	4770      	bx	lr

0800202e <_ZN8TouchPad5wrapYEt>:

    u_int16_t wrapY(u_int16_t y){
 800202e:	b480      	push	{r7}
 8002030:	b083      	sub	sp, #12
 8002032:	af00      	add	r7, sp, #0
 8002034:	6078      	str	r0, [r7, #4]
 8002036:	460b      	mov	r3, r1
 8002038:	807b      	strh	r3, [r7, #2]
        if (y>500) return dotY; // y=2048 if not touched
 800203a:	887b      	ldrh	r3, [r7, #2]
 800203c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002040:	d902      	bls.n	8002048 <_ZN8TouchPad5wrapYEt+0x1a>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	8a5b      	ldrh	r3, [r3, #18]
 8002046:	e01f      	b.n	8002088 <_ZN8TouchPad5wrapYEt+0x5a>
        if (y < this->y) return this->y;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	88db      	ldrh	r3, [r3, #6]
 800204c:	887a      	ldrh	r2, [r7, #2]
 800204e:	429a      	cmp	r2, r3
 8002050:	d202      	bcs.n	8002058 <_ZN8TouchPad5wrapYEt+0x2a>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	88db      	ldrh	r3, [r3, #6]
 8002056:	e017      	b.n	8002088 <_ZN8TouchPad5wrapYEt+0x5a>
        if (y > this->y+height-dotRadius) return this->y+height-dotRadius;
 8002058:	887a      	ldrh	r2, [r7, #2]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	88db      	ldrh	r3, [r3, #6]
 800205e:	4619      	mov	r1, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	895b      	ldrh	r3, [r3, #10]
 8002064:	440b      	add	r3, r1
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	89c9      	ldrh	r1, [r1, #14]
 800206a:	1a5b      	subs	r3, r3, r1
 800206c:	429a      	cmp	r2, r3
 800206e:	dd0a      	ble.n	8002086 <_ZN8TouchPad5wrapYEt+0x58>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	88da      	ldrh	r2, [r3, #6]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	895b      	ldrh	r3, [r3, #10]
 8002078:	4413      	add	r3, r2
 800207a:	b29a      	uxth	r2, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	89db      	ldrh	r3, [r3, #14]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	b29b      	uxth	r3, r3
 8002084:	e000      	b.n	8002088 <_ZN8TouchPad5wrapYEt+0x5a>
        return y;
 8002086:	887b      	ldrh	r3, [r7, #2]
    }
 8002088:	4618      	mov	r0, r3
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	bc80      	pop	{r7}
 8002090:	4770      	bx	lr

08002092 <_ZN8TouchPad6updateEtt>:

    void update(u_int16_t x, u_int16_t y) override
 8002092:	b580      	push	{r7, lr}
 8002094:	b084      	sub	sp, #16
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
 800209a:	460b      	mov	r3, r1
 800209c:	807b      	strh	r3, [r7, #2]
 800209e:	4613      	mov	r3, r2
 80020a0:	803b      	strh	r3, [r7, #0]
    {
        if (x>500 || y>500) return;
 80020a2:	887b      	ldrh	r3, [r7, #2]
 80020a4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80020a8:	d858      	bhi.n	800215c <_ZN8TouchPad6updateEtt+0xca>
 80020aa:	883b      	ldrh	r3, [r7, #0]
 80020ac:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80020b0:	d854      	bhi.n	800215c <_ZN8TouchPad6updateEtt+0xca>
        if (x < this->x || x > this->x+width || y < this->y || y > this->y+height) return;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	889b      	ldrh	r3, [r3, #4]
 80020b6:	887a      	ldrh	r2, [r7, #2]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d351      	bcc.n	8002160 <_ZN8TouchPad6updateEtt+0xce>
 80020bc:	887a      	ldrh	r2, [r7, #2]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	889b      	ldrh	r3, [r3, #4]
 80020c2:	4619      	mov	r1, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	891b      	ldrh	r3, [r3, #8]
 80020c8:	440b      	add	r3, r1
 80020ca:	429a      	cmp	r2, r3
 80020cc:	dc48      	bgt.n	8002160 <_ZN8TouchPad6updateEtt+0xce>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	88db      	ldrh	r3, [r3, #6]
 80020d2:	883a      	ldrh	r2, [r7, #0]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d343      	bcc.n	8002160 <_ZN8TouchPad6updateEtt+0xce>
 80020d8:	883a      	ldrh	r2, [r7, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	88db      	ldrh	r3, [r3, #6]
 80020de:	4619      	mov	r1, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	895b      	ldrh	r3, [r3, #10]
 80020e4:	440b      	add	r3, r1
 80020e6:	429a      	cmp	r2, r3
 80020e8:	dc3a      	bgt.n	8002160 <_ZN8TouchPad6updateEtt+0xce>
        int _dotX = wrapX(x)-this->x;
 80020ea:	887b      	ldrh	r3, [r7, #2]
 80020ec:	4619      	mov	r1, r3
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f7ff ff6b 	bl	8001fca <_ZN8TouchPad5wrapXEt>
 80020f4:	4603      	mov	r3, r0
 80020f6:	461a      	mov	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	889b      	ldrh	r3, [r3, #4]
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	60fb      	str	r3, [r7, #12]
        int _dotY = wrapY(y)-this->y;
 8002100:	883b      	ldrh	r3, [r7, #0]
 8002102:	4619      	mov	r1, r3
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f7ff ff92 	bl	800202e <_ZN8TouchPad5wrapYEt>
 800210a:	4603      	mov	r3, r0
 800210c:	461a      	mov	r2, r3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	88db      	ldrh	r3, [r3, #6]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	60bb      	str	r3, [r7, #8]
        if (lastDotX != _dotX || lastDotY != _dotY){
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	8a9b      	ldrh	r3, [r3, #20]
 800211a:	461a      	mov	r2, r3
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	4293      	cmp	r3, r2
 8002120:	d105      	bne.n	800212e <_ZN8TouchPad6updateEtt+0x9c>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	8adb      	ldrh	r3, [r3, #22]
 8002126:	461a      	mov	r2, r3
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	4293      	cmp	r3, r2
 800212c:	d019      	beq.n	8002162 <_ZN8TouchPad6updateEtt+0xd0>
            clearDot();
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f7ff fefd 	bl	8001f2e <_ZN8TouchPad8clearDotEv>
            dotX = _dotX;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	b29a      	uxth	r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	821a      	strh	r2, [r3, #16]
            dotY = _dotY;
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	b29a      	uxth	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	825a      	strh	r2, [r3, #18]
            renderDot();
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	f7ff ff1a 	bl	8001f7e <_ZN8TouchPad9renderDotEv>
            lastDotX = dotX;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	8a1a      	ldrh	r2, [r3, #16]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	829a      	strh	r2, [r3, #20]
            lastDotY = dotY;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	8a5a      	ldrh	r2, [r3, #18]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	82da      	strh	r2, [r3, #22]
 800215a:	e002      	b.n	8002162 <_ZN8TouchPad6updateEtt+0xd0>
        if (x>500 || y>500) return;
 800215c:	bf00      	nop
 800215e:	e000      	b.n	8002162 <_ZN8TouchPad6updateEtt+0xd0>
        if (x < this->x || x > this->x+width || y < this->y || y > this->y+height) return;
 8002160:	bf00      	nop
        }
    }
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <_Z17onTestButtonPressP6Buttonii>:


SERVO42C xServo(0xe0, &huart2);
SERVO42C yServo(0xe1, &huart2);
SERVO42C zServo(0xe2, &huart2);
void onTestButtonPress(Button* button, int x, int y){
 8002168:	b580      	push	{r7, lr}
 800216a:	b096      	sub	sp, #88	; 0x58
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	607a      	str	r2, [r7, #4]
  xServo.receiveEncoder();
 8002174:	480f      	ldr	r0, [pc, #60]	; (80021b4 <_Z17onTestButtonPressP6Buttonii+0x4c>)
 8002176:	f7ff fbb3 	bl	80018e0 <_ZN8SERVO42C14receiveEncoderEv>
  printToLCD("x Encoder"+String(xServo.getEncoder()), 1);
 800217a:	480e      	ldr	r0, [pc, #56]	; (80021b4 <_Z17onTestButtonPressP6Buttonii+0x4c>)
 800217c:	f7ff fc12 	bl	80019a4 <_ZN8SERVO42C10getEncoderEv>
 8002180:	4603      	mov	r3, r0
 8002182:	461a      	mov	r2, r3
 8002184:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002188:	4611      	mov	r1, r2
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff fa70 	bl	8001670 <_ZN6StringC1Ei>
 8002190:	f107 0310 	add.w	r3, r7, #16
 8002194:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002198:	4907      	ldr	r1, [pc, #28]	; (80021b8 <_Z17onTestButtonPressP6Buttonii+0x50>)
 800219a:	4618      	mov	r0, r3
 800219c:	f002 fedd 	bl	8004f5a <_ZplPKcRK6String>
 80021a0:	f107 0310 	add.w	r3, r7, #16
 80021a4:	2101      	movs	r1, #1
 80021a6:	4618      	mov	r0, r3
 80021a8:	f002 fefa 	bl	8004fa0 <_Z10printToLCDRK6Stringt>
}
 80021ac:	bf00      	nop
 80021ae:	3758      	adds	r7, #88	; 0x58
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	20000250 	.word	0x20000250
 80021b8:	080091cc 	.word	0x080091cc

080021bc <myfunc>:

void myfunc(){
 80021bc:	b580      	push	{r7, lr}
 80021be:	b0ac      	sub	sp, #176	; 0xb0
 80021c0:	af06      	add	r7, sp, #24
  // create UI
  Button testButton(150, 50, "Test",onTestButtonPress);
 80021c2:	f107 0048 	add.w	r0, r7, #72	; 0x48
 80021c6:	2300      	movs	r3, #0
 80021c8:	9304      	str	r3, [sp, #16]
 80021ca:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80021ce:	9303      	str	r3, [sp, #12]
 80021d0:	2332      	movs	r3, #50	; 0x32
 80021d2:	9302      	str	r3, [sp, #8]
 80021d4:	2355      	movs	r3, #85	; 0x55
 80021d6:	9301      	str	r3, [sp, #4]
 80021d8:	4b32      	ldr	r3, [pc, #200]	; (80022a4 <myfunc+0xe8>)
 80021da:	9300      	str	r3, [sp, #0]
 80021dc:	4b32      	ldr	r3, [pc, #200]	; (80022a8 <myfunc+0xec>)
 80021de:	2232      	movs	r2, #50	; 0x32
 80021e0:	2196      	movs	r1, #150	; 0x96
 80021e2:	f7ff fc4b 	bl	8001a7c <_ZN6ButtonC1EttPcPFvPS_iiEtttt>
  Slider testSlider(200,120,100);
 80021e6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80021ea:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80021ee:	9302      	str	r3, [sp, #8]
 80021f0:	2382      	movs	r3, #130	; 0x82
 80021f2:	9301      	str	r3, [sp, #4]
 80021f4:	230a      	movs	r3, #10
 80021f6:	9300      	str	r3, [sp, #0]
 80021f8:	2364      	movs	r3, #100	; 0x64
 80021fa:	2278      	movs	r2, #120	; 0x78
 80021fc:	21c8      	movs	r1, #200	; 0xc8
 80021fe:	f7ff fcff 	bl	8001c00 <_ZN6SliderC1Etttttt>
  TouchPad testTouchPad(0, 120);
 8002202:	f107 0010 	add.w	r0, r7, #16
 8002206:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800220a:	9301      	str	r3, [sp, #4]
 800220c:	2396      	movs	r3, #150	; 0x96
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	2396      	movs	r3, #150	; 0x96
 8002212:	2278      	movs	r2, #120	; 0x78
 8002214:	2100      	movs	r1, #0
 8002216:	f7ff fe25 	bl	8001e64 <_ZN8TouchPadC1Ettttt>
  


  
  strType_XPT2046_Coordinate touch;
  printToLCD("Hello World", 1);
 800221a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800221e:	4923      	ldr	r1, [pc, #140]	; (80022ac <myfunc+0xf0>)
 8002220:	4618      	mov	r0, r3
 8002222:	f7fe ff39 	bl	8001098 <_ZN6StringC1EPKc>
 8002226:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800222a:	2101      	movs	r1, #1
 800222c:	4618      	mov	r0, r3
 800222e:	f002 feb7 	bl	8004fa0 <_Z10printToLCDRK6Stringt>
    // LCD_DrawString(0, 0, str);
    


    
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET){
 8002232:	2101      	movs	r1, #1
 8002234:	481e      	ldr	r0, [pc, #120]	; (80022b0 <myfunc+0xf4>)
 8002236:	f003 ff9b 	bl	8006170 <HAL_GPIO_ReadPin>
 800223a:	4603      	mov	r3, r0
 800223c:	2b01      	cmp	r3, #1
 800223e:	bf0c      	ite	eq
 8002240:	2301      	moveq	r3, #1
 8002242:	2300      	movne	r3, #0
 8002244:	b2db      	uxtb	r3, r3
 8002246:	2b00      	cmp	r3, #0
 8002248:	d003      	beq.n	8002252 <myfunc+0x96>
      xServo.stepCounterClockwise(10);
 800224a:	210a      	movs	r1, #10
 800224c:	4819      	ldr	r0, [pc, #100]	; (80022b4 <myfunc+0xf8>)
 800224e:	f7ff fb36 	bl	80018be <_ZN8SERVO42C20stepCounterClockwiseEh>
    }
    if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET){
 8002252:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002256:	4818      	ldr	r0, [pc, #96]	; (80022b8 <myfunc+0xfc>)
 8002258:	f003 ff8a 	bl	8006170 <HAL_GPIO_ReadPin>
 800225c:	4603      	mov	r3, r0
 800225e:	2b01      	cmp	r3, #1
 8002260:	bf0c      	ite	eq
 8002262:	2301      	moveq	r3, #1
 8002264:	2300      	movne	r3, #0
 8002266:	b2db      	uxtb	r3, r3
 8002268:	2b00      	cmp	r3, #0
 800226a:	d003      	beq.n	8002274 <myfunc+0xb8>
      xServo.stepClockwise(10);
 800226c:	210a      	movs	r1, #10
 800226e:	4811      	ldr	r0, [pc, #68]	; (80022b4 <myfunc+0xf8>)
 8002270:	f7ff fb14 	bl	800189c <_ZN8SERVO42C13stepClockwiseEh>
    }


    uint8_t data[3] = {};
 8002274:	4b11      	ldr	r3, [pc, #68]	; (80022bc <myfunc+0x100>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	723b      	strb	r3, [r7, #8]
 800227a:	f107 0309 	add.w	r3, r7, #9
 800227e:	2200      	movs	r2, #0
 8002280:	801a      	strh	r2, [r3, #0]
    // HAL_UART_Receive(&huart2, data, 3, 500) == HAL_OK;
    char str[3] = {};
 8002282:	4b0e      	ldr	r3, [pc, #56]	; (80022bc <myfunc+0x100>)
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	713b      	strb	r3, [r7, #4]
 8002288:	1d7b      	adds	r3, r7, #5
 800228a:	2200      	movs	r2, #0
 800228c:	801a      	strh	r2, [r3, #0]
    sprintf(str, "%02X", data[0]);
 800228e:	7a3b      	ldrb	r3, [r7, #8]
 8002290:	461a      	mov	r2, r3
 8002292:	1d3b      	adds	r3, r7, #4
 8002294:	490a      	ldr	r1, [pc, #40]	; (80022c0 <myfunc+0x104>)
 8002296:	4618      	mov	r0, r3
 8002298:	f002 f86a 	bl	8004370 <sprintf_>
    
    // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); 
    UIElement::updateAllElements();
 800229c:	f7fe ff12 	bl	80010c4 <_ZN9UIElement17updateAllElementsEv>
    // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); 
    // HAL_Delay(500);
  }
 80022a0:	e7c7      	b.n	8002232 <myfunc+0x76>
 80022a2:	bf00      	nop
 80022a4:	08002169 	.word	0x08002169
 80022a8:	080091d8 	.word	0x080091d8
 80022ac:	080091e0 	.word	0x080091e0
 80022b0:	40010800 	.word	0x40010800
 80022b4:	20000250 	.word	0x20000250
 80022b8:	40011000 	.word	0x40011000
 80022bc:	080091c8 	.word	0x080091c8
 80022c0:	080091ec 	.word	0x080091ec

080022c4 <_Z41__static_initialization_and_destruction_0ii>:
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d113      	bne.n	80022fc <_Z41__static_initialization_and_destruction_0ii+0x38>
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022da:	4293      	cmp	r3, r2
 80022dc:	d10e      	bne.n	80022fc <_Z41__static_initialization_and_destruction_0ii+0x38>
SERVO42C xServo(0xe0, &huart2);
 80022de:	4a09      	ldr	r2, [pc, #36]	; (8002304 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80022e0:	21e0      	movs	r1, #224	; 0xe0
 80022e2:	4809      	ldr	r0, [pc, #36]	; (8002308 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 80022e4:	f7ff fa54 	bl	8001790 <_ZN8SERVO42CC1EhP18UART_HandleTypeDef>
SERVO42C yServo(0xe1, &huart2);
 80022e8:	4a06      	ldr	r2, [pc, #24]	; (8002304 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80022ea:	21e1      	movs	r1, #225	; 0xe1
 80022ec:	4807      	ldr	r0, [pc, #28]	; (800230c <_Z41__static_initialization_and_destruction_0ii+0x48>)
 80022ee:	f7ff fa4f 	bl	8001790 <_ZN8SERVO42CC1EhP18UART_HandleTypeDef>
SERVO42C zServo(0xe2, &huart2);
 80022f2:	4a04      	ldr	r2, [pc, #16]	; (8002304 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80022f4:	21e2      	movs	r1, #226	; 0xe2
 80022f6:	4806      	ldr	r0, [pc, #24]	; (8002310 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 80022f8:	f7ff fa4a 	bl	8001790 <_ZN8SERVO42CC1EhP18UART_HandleTypeDef>
 80022fc:	bf00      	nop
 80022fe:	3708      	adds	r7, #8
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	2000081c 	.word	0x2000081c
 8002308:	20000250 	.word	0x20000250
 800230c:	20000274 	.word	0x20000274
 8002310:	20000298 	.word	0x20000298

08002314 <_GLOBAL__sub_I_xServo>:
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
 8002318:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800231c:	2001      	movs	r0, #1
 800231e:	f7ff ffd1 	bl	80022c4 <_Z41__static_initialization_and_destruction_0ii>
 8002322:	bd80      	pop	{r7, pc}

08002324 <Delay>:
void		LCD_REG_Config          ( void );
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );


void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	e002      	b.n	8002334 <Delay+0x10>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	3b01      	subs	r3, #1
 8002332:	607b      	str	r3, [r7, #4]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1f9      	bne.n	800232e <Delay+0xa>
 800233a:	bf00      	nop
 800233c:	bf00      	nop
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	bc80      	pop	{r7}
 8002344:	4770      	bx	lr

08002346 <LCD_INIT>:
uint8_t darkmode_toggle = 0;


void LCD_INIT ( void )
{
 8002346:	b580      	push	{r7, lr}
 8002348:	af00      	add	r7, sp, #0
	LCD_BackLed_Control(ENABLE);      
 800234a:	2001      	movs	r0, #1
 800234c:	f000 f826 	bl	800239c <LCD_BackLed_Control>
	LCD_Rst();
 8002350:	f000 f80c 	bl	800236c <LCD_Rst>
	LCD_REG_Config();
 8002354:	f000 f85c 	bl	8002410 <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320);
 8002358:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800235c:	22f0      	movs	r2, #240	; 0xf0
 800235e:	2100      	movs	r1, #0
 8002360:	2000      	movs	r0, #0
 8002362:	f000 f9e7 	bl	8002734 <LCD_Clear>
}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
	...

0800236c <LCD_Rst>:


void LCD_Rst ( void )
{			
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 8002370:	2200      	movs	r2, #0
 8002372:	2102      	movs	r1, #2
 8002374:	4807      	ldr	r0, [pc, #28]	; (8002394 <LCD_Rst+0x28>)
 8002376:	f003 ff12 	bl	800619e <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 800237a:	4807      	ldr	r0, [pc, #28]	; (8002398 <LCD_Rst+0x2c>)
 800237c:	f7ff ffd2 	bl	8002324 <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 8002380:	2201      	movs	r2, #1
 8002382:	2102      	movs	r1, #2
 8002384:	4803      	ldr	r0, [pc, #12]	; (8002394 <LCD_Rst+0x28>)
 8002386:	f003 ff0a 	bl	800619e <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 800238a:	4803      	ldr	r0, [pc, #12]	; (8002398 <LCD_Rst+0x2c>)
 800238c:	f7ff ffca 	bl	8002324 <Delay>
}
 8002390:	bf00      	nop
 8002392:	bd80      	pop	{r7, pc}
 8002394:	40011800 	.word	0x40011800
 8002398:	0002bffc 	.word	0x0002bffc

0800239c <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4603      	mov	r3, r0
 80023a4:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d006      	beq.n	80023ba <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 80023ac:	2200      	movs	r2, #0
 80023ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023b2:	4807      	ldr	r0, [pc, #28]	; (80023d0 <LCD_BackLed_Control+0x34>)
 80023b4:	f003 fef3 	bl	800619e <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 80023b8:	e005      	b.n	80023c6 <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 80023ba:	2201      	movs	r2, #1
 80023bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023c0:	4803      	ldr	r0, [pc, #12]	; (80023d0 <LCD_BackLed_Control+0x34>)
 80023c2:	f003 feec 	bl	800619e <HAL_GPIO_WritePin>
}
 80023c6:	bf00      	nop
 80023c8:	3708      	adds	r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	40011400 	.word	0x40011400

080023d4 <LCD_Write_Cmd>:


void LCD_Write_Cmd ( uint16_t usCmd )
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	4603      	mov	r3, r0
 80023dc:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 80023de:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80023e2:	88fb      	ldrh	r3, [r7, #6]
 80023e4:	8013      	strh	r3, [r2, #0]
}
 80023e6:	bf00      	nop
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bc80      	pop	{r7}
 80023ee:	4770      	bx	lr

080023f0 <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80023fa:	4a04      	ldr	r2, [pc, #16]	; (800240c <LCD_Write_Data+0x1c>)
 80023fc:	88fb      	ldrh	r3, [r7, #6]
 80023fe:	8013      	strh	r3, [r2, #0]
}
 8002400:	bf00      	nop
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	bc80      	pop	{r7}
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	60020000 	.word	0x60020000

08002410 <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8002414:	20cf      	movs	r0, #207	; 0xcf
 8002416:	f7ff ffdd 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 800241a:	2000      	movs	r0, #0
 800241c:	f7ff ffe8 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 8002420:	2081      	movs	r0, #129	; 0x81
 8002422:	f7ff ffe5 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8002426:	2030      	movs	r0, #48	; 0x30
 8002428:	f7ff ffe2 	bl	80023f0 <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 800242c:	20ed      	movs	r0, #237	; 0xed
 800242e:	f7ff ffd1 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 8002432:	2064      	movs	r0, #100	; 0x64
 8002434:	f7ff ffdc 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8002438:	2003      	movs	r0, #3
 800243a:	f7ff ffd9 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 800243e:	2012      	movs	r0, #18
 8002440:	f7ff ffd6 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8002444:	2081      	movs	r0, #129	; 0x81
 8002446:	f7ff ffd3 	bl	80023f0 <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 800244a:	20e8      	movs	r0, #232	; 0xe8
 800244c:	f7ff ffc2 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 8002450:	2085      	movs	r0, #133	; 0x85
 8002452:	f7ff ffcd 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8002456:	2010      	movs	r0, #16
 8002458:	f7ff ffca 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 800245c:	2078      	movs	r0, #120	; 0x78
 800245e:	f7ff ffc7 	bl	80023f0 <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 8002462:	20cb      	movs	r0, #203	; 0xcb
 8002464:	f7ff ffb6 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 8002468:	2039      	movs	r0, #57	; 0x39
 800246a:	f7ff ffc1 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 800246e:	202c      	movs	r0, #44	; 0x2c
 8002470:	f7ff ffbe 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8002474:	2000      	movs	r0, #0
 8002476:	f7ff ffbb 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 800247a:	2034      	movs	r0, #52	; 0x34
 800247c:	f7ff ffb8 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 8002480:	2002      	movs	r0, #2
 8002482:	f7ff ffb5 	bl	80023f0 <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 8002486:	20f7      	movs	r0, #247	; 0xf7
 8002488:	f7ff ffa4 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 800248c:	2020      	movs	r0, #32
 800248e:	f7ff ffaf 	bl	80023f0 <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 8002492:	20ea      	movs	r0, #234	; 0xea
 8002494:	f7ff ff9e 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8002498:	2000      	movs	r0, #0
 800249a:	f7ff ffa9 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800249e:	2000      	movs	r0, #0
 80024a0:	f7ff ffa6 	bl	80023f0 <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 80024a4:	20b1      	movs	r0, #177	; 0xb1
 80024a6:	f7ff ff95 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80024aa:	2000      	movs	r0, #0
 80024ac:	f7ff ffa0 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 80024b0:	201b      	movs	r0, #27
 80024b2:	f7ff ff9d 	bl	80023f0 <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 80024b6:	20b6      	movs	r0, #182	; 0xb6
 80024b8:	f7ff ff8c 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 80024bc:	200a      	movs	r0, #10
 80024be:	f7ff ff97 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 80024c2:	20a2      	movs	r0, #162	; 0xa2
 80024c4:	f7ff ff94 	bl	80023f0 <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 80024c8:	20c0      	movs	r0, #192	; 0xc0
 80024ca:	f7ff ff83 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 80024ce:	2035      	movs	r0, #53	; 0x35
 80024d0:	f7ff ff8e 	bl	80023f0 <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 80024d4:	20c1      	movs	r0, #193	; 0xc1
 80024d6:	f7ff ff7d 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 80024da:	2011      	movs	r0, #17
 80024dc:	f7ff ff88 	bl	80023f0 <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 80024e0:	20c5      	movs	r0, #197	; 0xc5
 80024e2:	f7ff ff77 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 80024e6:	2045      	movs	r0, #69	; 0x45
 80024e8:	f7ff ff82 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 80024ec:	2045      	movs	r0, #69	; 0x45
 80024ee:	f7ff ff7f 	bl	80023f0 <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 80024f2:	20c7      	movs	r0, #199	; 0xc7
 80024f4:	f7ff ff6e 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 80024f8:	20a2      	movs	r0, #162	; 0xa2
 80024fa:	f7ff ff79 	bl	80023f0 <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 80024fe:	20f2      	movs	r0, #242	; 0xf2
 8002500:	f7ff ff68 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8002504:	2000      	movs	r0, #0
 8002506:	f7ff ff73 	bl	80023f0 <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 800250a:	2026      	movs	r0, #38	; 0x26
 800250c:	f7ff ff62 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 8002510:	2001      	movs	r0, #1
 8002512:	f7ff ff6d 	bl	80023f0 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8002516:	20e0      	movs	r0, #224	; 0xe0
 8002518:	f7ff ff5c 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 800251c:	200f      	movs	r0, #15
 800251e:	f7ff ff67 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 8002522:	2026      	movs	r0, #38	; 0x26
 8002524:	f7ff ff64 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8002528:	2024      	movs	r0, #36	; 0x24
 800252a:	f7ff ff61 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 800252e:	200b      	movs	r0, #11
 8002530:	f7ff ff5e 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8002534:	200e      	movs	r0, #14
 8002536:	f7ff ff5b 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 800253a:	2009      	movs	r0, #9
 800253c:	f7ff ff58 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 8002540:	2054      	movs	r0, #84	; 0x54
 8002542:	f7ff ff55 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 8002546:	20a8      	movs	r0, #168	; 0xa8
 8002548:	f7ff ff52 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 800254c:	2046      	movs	r0, #70	; 0x46
 800254e:	f7ff ff4f 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 8002552:	200c      	movs	r0, #12
 8002554:	f7ff ff4c 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8002558:	2017      	movs	r0, #23
 800255a:	f7ff ff49 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 800255e:	2009      	movs	r0, #9
 8002560:	f7ff ff46 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8002564:	200f      	movs	r0, #15
 8002566:	f7ff ff43 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 800256a:	2007      	movs	r0, #7
 800256c:	f7ff ff40 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8002570:	2000      	movs	r0, #0
 8002572:	f7ff ff3d 	bl	80023f0 <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 8002576:	20e1      	movs	r0, #225	; 0xe1
 8002578:	f7ff ff2c 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 800257c:	2000      	movs	r0, #0
 800257e:	f7ff ff37 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 8002582:	2019      	movs	r0, #25
 8002584:	f7ff ff34 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8002588:	201b      	movs	r0, #27
 800258a:	f7ff ff31 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 800258e:	2004      	movs	r0, #4
 8002590:	f7ff ff2e 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8002594:	2010      	movs	r0, #16
 8002596:	f7ff ff2b 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 800259a:	2007      	movs	r0, #7
 800259c:	f7ff ff28 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 80025a0:	202a      	movs	r0, #42	; 0x2a
 80025a2:	f7ff ff25 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 80025a6:	2047      	movs	r0, #71	; 0x47
 80025a8:	f7ff ff22 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 80025ac:	2039      	movs	r0, #57	; 0x39
 80025ae:	f7ff ff1f 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 80025b2:	2003      	movs	r0, #3
 80025b4:	f7ff ff1c 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80025b8:	2006      	movs	r0, #6
 80025ba:	f7ff ff19 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80025be:	2006      	movs	r0, #6
 80025c0:	f7ff ff16 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 80025c4:	2030      	movs	r0, #48	; 0x30
 80025c6:	f7ff ff13 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 80025ca:	2038      	movs	r0, #56	; 0x38
 80025cc:	f7ff ff10 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 80025d0:	200f      	movs	r0, #15
 80025d2:	f7ff ff0d 	bl	80023f0 <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 80025d6:	2036      	movs	r0, #54	; 0x36
 80025d8:	f7ff fefc 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );    
 80025dc:	20c8      	movs	r0, #200	; 0xc8
 80025de:	f7ff ff07 	bl	80023f0 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 80025e2:	202a      	movs	r0, #42	; 0x2a
 80025e4:	f7ff fef6 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80025e8:	2000      	movs	r0, #0
 80025ea:	f7ff ff01 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80025ee:	2000      	movs	r0, #0
 80025f0:	f7ff fefe 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80025f4:	2000      	movs	r0, #0
 80025f6:	f7ff fefb 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 80025fa:	20ef      	movs	r0, #239	; 0xef
 80025fc:	f7ff fef8 	bl	80023f0 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 8002600:	202b      	movs	r0, #43	; 0x2b
 8002602:	f7ff fee7 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8002606:	2000      	movs	r0, #0
 8002608:	f7ff fef2 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800260c:	2000      	movs	r0, #0
 800260e:	f7ff feef 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 8002612:	2001      	movs	r0, #1
 8002614:	f7ff feec 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8002618:	203f      	movs	r0, #63	; 0x3f
 800261a:	f7ff fee9 	bl	80023f0 <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 800261e:	203a      	movs	r0, #58	; 0x3a
 8002620:	f7ff fed8 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 8002624:	2055      	movs	r0, #85	; 0x55
 8002626:	f7ff fee3 	bl	80023f0 <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 800262a:	2011      	movs	r0, #17
 800262c:	f7ff fed2 	bl	80023d4 <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 8002630:	4803      	ldr	r0, [pc, #12]	; (8002640 <LCD_REG_Config+0x230>)
 8002632:	f7ff fe77 	bl	8002324 <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 8002636:	2029      	movs	r0, #41	; 0x29
 8002638:	f7ff fecc 	bl	80023d4 <LCD_Write_Cmd>
	
}
 800263c:	bf00      	nop
 800263e:	bd80      	pop	{r7, pc}
 8002640:	0002bffc 	.word	0x0002bffc

08002644 <LCD_OpenWindow>:


void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8002644:	b590      	push	{r4, r7, lr}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	4604      	mov	r4, r0
 800264c:	4608      	mov	r0, r1
 800264e:	4611      	mov	r1, r2
 8002650:	461a      	mov	r2, r3
 8002652:	4623      	mov	r3, r4
 8002654:	80fb      	strh	r3, [r7, #6]
 8002656:	4603      	mov	r3, r0
 8002658:	80bb      	strh	r3, [r7, #4]
 800265a:	460b      	mov	r3, r1
 800265c:	807b      	strh	r3, [r7, #2]
 800265e:	4613      	mov	r3, r2
 8002660:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 8002662:	202a      	movs	r0, #42	; 0x2a
 8002664:	f7ff feb6 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 8002668:	88fb      	ldrh	r3, [r7, #6]
 800266a:	0a1b      	lsrs	r3, r3, #8
 800266c:	b29b      	uxth	r3, r3
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff febe 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 8002674:	88fb      	ldrh	r3, [r7, #6]
 8002676:	b2db      	uxtb	r3, r3
 8002678:	b29b      	uxth	r3, r3
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff feb8 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 8002680:	88fa      	ldrh	r2, [r7, #6]
 8002682:	887b      	ldrh	r3, [r7, #2]
 8002684:	4413      	add	r3, r2
 8002686:	3b01      	subs	r3, #1
 8002688:	121b      	asrs	r3, r3, #8
 800268a:	b29b      	uxth	r3, r3
 800268c:	4618      	mov	r0, r3
 800268e:	f7ff feaf 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 8002692:	88fa      	ldrh	r2, [r7, #6]
 8002694:	887b      	ldrh	r3, [r7, #2]
 8002696:	4413      	add	r3, r2
 8002698:	b29b      	uxth	r3, r3
 800269a:	3b01      	subs	r3, #1
 800269c:	b29b      	uxth	r3, r3
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff fea4 	bl	80023f0 <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 80026a8:	202b      	movs	r0, #43	; 0x2b
 80026aa:	f7ff fe93 	bl	80023d4 <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 80026ae:	88bb      	ldrh	r3, [r7, #4]
 80026b0:	0a1b      	lsrs	r3, r3, #8
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff fe9b 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 80026ba:	88bb      	ldrh	r3, [r7, #4]
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	b29b      	uxth	r3, r3
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff fe95 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 80026c6:	88ba      	ldrh	r2, [r7, #4]
 80026c8:	883b      	ldrh	r3, [r7, #0]
 80026ca:	4413      	add	r3, r2
 80026cc:	3b01      	subs	r3, #1
 80026ce:	121b      	asrs	r3, r3, #8
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7ff fe8c 	bl	80023f0 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 80026d8:	88ba      	ldrh	r2, [r7, #4]
 80026da:	883b      	ldrh	r3, [r7, #0]
 80026dc:	4413      	add	r3, r2
 80026de:	b29b      	uxth	r3, r3
 80026e0:	3b01      	subs	r3, #1
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7ff fe81 	bl	80023f0 <LCD_Write_Data>
	
}
 80026ee:	bf00      	nop
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd90      	pop	{r4, r7, pc}

080026f6 <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 80026f6:	b580      	push	{r7, lr}
 80026f8:	b084      	sub	sp, #16
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
 80026fe:	460b      	mov	r3, r1
 8002700:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8002702:	2300      	movs	r3, #0
 8002704:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 8002706:	202c      	movs	r0, #44	; 0x2c
 8002708:	f7ff fe64 	bl	80023d4 <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 800270c:	2300      	movs	r3, #0
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	e006      	b.n	8002720 <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 8002712:	887b      	ldrh	r3, [r7, #2]
 8002714:	4618      	mov	r0, r3
 8002716:	f7ff fe6b 	bl	80023f0 <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	3301      	adds	r3, #1
 800271e:	60fb      	str	r3, [r7, #12]
 8002720:	68fa      	ldr	r2, [r7, #12]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	429a      	cmp	r2, r3
 8002726:	d3f4      	bcc.n	8002712 <LCD_FillColor+0x1c>
		
}
 8002728:	bf00      	nop
 800272a:	bf00      	nop
 800272c:	3710      	adds	r7, #16
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
	...

08002734 <LCD_Clear>:


void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight)
{
 8002734:	b590      	push	{r4, r7, lr}
 8002736:	b085      	sub	sp, #20
 8002738:	af00      	add	r7, sp, #0
 800273a:	4604      	mov	r4, r0
 800273c:	4608      	mov	r0, r1
 800273e:	4611      	mov	r1, r2
 8002740:	461a      	mov	r2, r3
 8002742:	4623      	mov	r3, r4
 8002744:	80fb      	strh	r3, [r7, #6]
 8002746:	4603      	mov	r3, r0
 8002748:	80bb      	strh	r3, [r7, #4]
 800274a:	460b      	mov	r3, r1
 800274c:	807b      	strh	r3, [r7, #2]
 800274e:	4613      	mov	r3, r2
 8002750:	803b      	strh	r3, [r7, #0]
	//Check Dark Mode Is Toggle
	uint16_t bg_color = darkmode_toggle?BLACK:WHITE;
 8002752:	4b0e      	ldr	r3, [pc, #56]	; (800278c <LCD_Clear+0x58>)
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <LCD_Clear+0x2a>
 800275a:	2300      	movs	r3, #0
 800275c:	e001      	b.n	8002762 <LCD_Clear+0x2e>
 800275e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002762:	81fb      	strh	r3, [r7, #14]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8002764:	883b      	ldrh	r3, [r7, #0]
 8002766:	887a      	ldrh	r2, [r7, #2]
 8002768:	88b9      	ldrh	r1, [r7, #4]
 800276a:	88f8      	ldrh	r0, [r7, #6]
 800276c:	f7ff ff6a 	bl	8002644 <LCD_OpenWindow>

	LCD_FillColor ( usWidth * usHeight, bg_color );
 8002770:	887b      	ldrh	r3, [r7, #2]
 8002772:	883a      	ldrh	r2, [r7, #0]
 8002774:	fb02 f303 	mul.w	r3, r2, r3
 8002778:	461a      	mov	r2, r3
 800277a:	89fb      	ldrh	r3, [r7, #14]
 800277c:	4619      	mov	r1, r3
 800277e:	4610      	mov	r0, r2
 8002780:	f7ff ffb9 	bl	80026f6 <LCD_FillColor>
	
}
 8002784:	bf00      	nop
 8002786:	3714      	adds	r7, #20
 8002788:	46bd      	mov	sp, r7
 800278a:	bd90      	pop	{r4, r7, pc}
 800278c:	200002bc 	.word	0x200002bc

08002790 <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	4603      	mov	r3, r0
 8002798:	80fb      	strh	r3, [r7, #6]
 800279a:	460b      	mov	r3, r1
 800279c:	80bb      	strh	r3, [r7, #4]
 800279e:	4613      	mov	r3, r2
 80027a0:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	//Invert Color If Darkmode is Toggle
	uint16_t ft_color = darkmode_toggle?WHITE:BLACK;
 80027a2:	4b27      	ldr	r3, [pc, #156]	; (8002840 <LCD_DrawChar+0xb0>)
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d002      	beq.n	80027b0 <LCD_DrawChar+0x20>
 80027aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027ae:	e000      	b.n	80027b2 <LCD_DrawChar+0x22>
 80027b0:	2300      	movs	r3, #0
 80027b2:	827b      	strh	r3, [r7, #18]
	uint16_t bg_color = darkmode_toggle?BLACK:WHITE;
 80027b4:	4b22      	ldr	r3, [pc, #136]	; (8002840 <LCD_DrawChar+0xb0>)
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <LCD_DrawChar+0x30>
 80027bc:	2300      	movs	r3, #0
 80027be:	e001      	b.n	80027c4 <LCD_DrawChar+0x34>
 80027c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027c4:	823b      	strh	r3, [r7, #16]

	ucRelativePositon = cChar - ' ';
 80027c6:	78fb      	ldrb	r3, [r7, #3]
 80027c8:	3b20      	subs	r3, #32
 80027ca:	73fb      	strb	r3, [r7, #15]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 80027cc:	88b9      	ldrh	r1, [r7, #4]
 80027ce:	88f8      	ldrh	r0, [r7, #6]
 80027d0:	2310      	movs	r3, #16
 80027d2:	2208      	movs	r2, #8
 80027d4:	f7ff ff36 	bl	8002644 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 80027d8:	202c      	movs	r0, #44	; 0x2c
 80027da:	f7ff fdfb 	bl	80023d4 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80027de:	2300      	movs	r3, #0
 80027e0:	75bb      	strb	r3, [r7, #22]
 80027e2:	e024      	b.n	800282e <LCD_DrawChar+0x9e>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 80027e4:	7bfa      	ldrb	r2, [r7, #15]
 80027e6:	7dbb      	ldrb	r3, [r7, #22]
 80027e8:	4916      	ldr	r1, [pc, #88]	; (8002844 <LCD_DrawChar+0xb4>)
 80027ea:	0112      	lsls	r2, r2, #4
 80027ec:	440a      	add	r2, r1
 80027ee:	4413      	add	r3, r2
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	75fb      	strb	r3, [r7, #23]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80027f4:	2300      	movs	r3, #0
 80027f6:	757b      	strb	r3, [r7, #21]
 80027f8:	e013      	b.n	8002822 <LCD_DrawChar+0x92>
		{
			if ( ucTemp & 0x01 )
 80027fa:	7dfb      	ldrb	r3, [r7, #23]
 80027fc:	f003 0301 	and.w	r3, r3, #1
 8002800:	2b00      	cmp	r3, #0
 8002802:	d004      	beq.n	800280e <LCD_DrawChar+0x7e>
				LCD_Write_Data ( ft_color );
 8002804:	8a7b      	ldrh	r3, [r7, #18]
 8002806:	4618      	mov	r0, r3
 8002808:	f7ff fdf2 	bl	80023f0 <LCD_Write_Data>
 800280c:	e003      	b.n	8002816 <LCD_DrawChar+0x86>
			
			else
				LCD_Write_Data (  bg_color );
 800280e:	8a3b      	ldrh	r3, [r7, #16]
 8002810:	4618      	mov	r0, r3
 8002812:	f7ff fded 	bl	80023f0 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 8002816:	7dfb      	ldrb	r3, [r7, #23]
 8002818:	085b      	lsrs	r3, r3, #1
 800281a:	75fb      	strb	r3, [r7, #23]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 800281c:	7d7b      	ldrb	r3, [r7, #21]
 800281e:	3301      	adds	r3, #1
 8002820:	757b      	strb	r3, [r7, #21]
 8002822:	7d7b      	ldrb	r3, [r7, #21]
 8002824:	2b07      	cmp	r3, #7
 8002826:	d9e8      	bls.n	80027fa <LCD_DrawChar+0x6a>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8002828:	7dbb      	ldrb	r3, [r7, #22]
 800282a:	3301      	adds	r3, #1
 800282c:	75bb      	strb	r3, [r7, #22]
 800282e:	7dbb      	ldrb	r3, [r7, #22]
 8002830:	2b0f      	cmp	r3, #15
 8002832:	d9d7      	bls.n	80027e4 <LCD_DrawChar+0x54>
			
		}
		
	}
	
}
 8002834:	bf00      	nop
 8002836:	bf00      	nop
 8002838:	3718      	adds	r7, #24
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	200002bc 	.word	0x200002bc
 8002844:	08009278 	.word	0x08009278

08002848 <LCD_DrawString>:



void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	603a      	str	r2, [r7, #0]
 8002852:	80fb      	strh	r3, [r7, #6]
 8002854:	460b      	mov	r3, r1
 8002856:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 8002858:	e01c      	b.n	8002894 <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 800285a:	88fb      	ldrh	r3, [r7, #6]
 800285c:	2be8      	cmp	r3, #232	; 0xe8
 800285e:	d904      	bls.n	800286a <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8002860:	2300      	movs	r3, #0
 8002862:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 8002864:	88bb      	ldrh	r3, [r7, #4]
 8002866:	3310      	adds	r3, #16
 8002868:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 800286a:	88bb      	ldrh	r3, [r7, #4]
 800286c:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8002870:	d903      	bls.n	800287a <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8002872:	2300      	movs	r3, #0
 8002874:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 8002876:	2300      	movs	r3, #0
 8002878:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr);
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	781a      	ldrb	r2, [r3, #0]
 800287e:	88b9      	ldrh	r1, [r7, #4]
 8002880:	88fb      	ldrh	r3, [r7, #6]
 8002882:	4618      	mov	r0, r3
 8002884:	f7ff ff84 	bl	8002790 <LCD_DrawChar>
		
		pStr ++;
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	3301      	adds	r3, #1
 800288c:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 800288e:	88fb      	ldrh	r3, [r7, #6]
 8002890:	3308      	adds	r3, #8
 8002892:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d1de      	bne.n	800285a <LCD_DrawString+0x12>
		
	}
	
}
 800289c:	bf00      	nop
 800289e:	bf00      	nop
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
	...

080028a8 <LCD_DrawChar_Color>:
			LCD_DrawDot(x,y,usColor);
		}
}

void LCD_DrawChar_Color ( uint16_t usC, uint16_t usP, const char cChar, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 80028a8:	b590      	push	{r4, r7, lr}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4604      	mov	r4, r0
 80028b0:	4608      	mov	r0, r1
 80028b2:	4611      	mov	r1, r2
 80028b4:	461a      	mov	r2, r3
 80028b6:	4623      	mov	r3, r4
 80028b8:	80fb      	strh	r3, [r7, #6]
 80028ba:	4603      	mov	r3, r0
 80028bc:	80bb      	strh	r3, [r7, #4]
 80028be:	460b      	mov	r3, r1
 80028c0:	70fb      	strb	r3, [r7, #3]
 80028c2:	4613      	mov	r3, r2
 80028c4:	803b      	strh	r3, [r7, #0]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	ucRelativePositon = cChar - ' ';
 80028c6:	78fb      	ldrb	r3, [r7, #3]
 80028c8:	3b20      	subs	r3, #32
 80028ca:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 80028cc:	88b9      	ldrh	r1, [r7, #4]
 80028ce:	88f8      	ldrh	r0, [r7, #6]
 80028d0:	2310      	movs	r3, #16
 80028d2:	2208      	movs	r2, #8
 80028d4:	f7ff feb6 	bl	8002644 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 80028d8:	202c      	movs	r0, #44	; 0x2c
 80028da:	f7ff fd7b 	bl	80023d4 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80028de:	2300      	movs	r3, #0
 80028e0:	73bb      	strb	r3, [r7, #14]
 80028e2:	e024      	b.n	800292e <LCD_DrawChar_Color+0x86>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 80028e4:	7b3a      	ldrb	r2, [r7, #12]
 80028e6:	7bbb      	ldrb	r3, [r7, #14]
 80028e8:	4915      	ldr	r1, [pc, #84]	; (8002940 <LCD_DrawChar_Color+0x98>)
 80028ea:	0112      	lsls	r2, r2, #4
 80028ec:	440a      	add	r2, r1
 80028ee:	4413      	add	r3, r2
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80028f4:	2300      	movs	r3, #0
 80028f6:	737b      	strb	r3, [r7, #13]
 80028f8:	e013      	b.n	8002922 <LCD_DrawChar_Color+0x7a>
		{
			if ( ucTemp & 0x01 )
 80028fa:	7bfb      	ldrb	r3, [r7, #15]
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	2b00      	cmp	r3, #0
 8002902:	d004      	beq.n	800290e <LCD_DrawChar_Color+0x66>
				LCD_Write_Data ( usColor_Foreground );
 8002904:	8c3b      	ldrh	r3, [r7, #32]
 8002906:	4618      	mov	r0, r3
 8002908:	f7ff fd72 	bl	80023f0 <LCD_Write_Data>
 800290c:	e003      	b.n	8002916 <LCD_DrawChar_Color+0x6e>
			
			else
				LCD_Write_Data ( usColor_Background );								
 800290e:	883b      	ldrh	r3, [r7, #0]
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff fd6d 	bl	80023f0 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 8002916:	7bfb      	ldrb	r3, [r7, #15]
 8002918:	085b      	lsrs	r3, r3, #1
 800291a:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 800291c:	7b7b      	ldrb	r3, [r7, #13]
 800291e:	3301      	adds	r3, #1
 8002920:	737b      	strb	r3, [r7, #13]
 8002922:	7b7b      	ldrb	r3, [r7, #13]
 8002924:	2b07      	cmp	r3, #7
 8002926:	d9e8      	bls.n	80028fa <LCD_DrawChar_Color+0x52>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8002928:	7bbb      	ldrb	r3, [r7, #14]
 800292a:	3301      	adds	r3, #1
 800292c:	73bb      	strb	r3, [r7, #14]
 800292e:	7bbb      	ldrb	r3, [r7, #14]
 8002930:	2b0f      	cmp	r3, #15
 8002932:	d9d7      	bls.n	80028e4 <LCD_DrawChar_Color+0x3c>
			
		}
		
	}
	
}
 8002934:	bf00      	nop
 8002936:	bf00      	nop
 8002938:	3714      	adds	r7, #20
 800293a:	46bd      	mov	sp, r7
 800293c:	bd90      	pop	{r4, r7, pc}
 800293e:	bf00      	nop
 8002940:	08009278 	.word	0x08009278

08002944 <LCD_DrawString_Color>:
	
}


void LCD_DrawString_Color ( uint16_t usC, uint16_t usP, const char * pStr, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 8002944:	b590      	push	{r4, r7, lr}
 8002946:	b087      	sub	sp, #28
 8002948:	af02      	add	r7, sp, #8
 800294a:	60ba      	str	r2, [r7, #8]
 800294c:	461a      	mov	r2, r3
 800294e:	4603      	mov	r3, r0
 8002950:	81fb      	strh	r3, [r7, #14]
 8002952:	460b      	mov	r3, r1
 8002954:	81bb      	strh	r3, [r7, #12]
 8002956:	4613      	mov	r3, r2
 8002958:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 800295a:	e01f      	b.n	800299c <LCD_DrawString_Color+0x58>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 800295c:	89fb      	ldrh	r3, [r7, #14]
 800295e:	2be8      	cmp	r3, #232	; 0xe8
 8002960:	d904      	bls.n	800296c <LCD_DrawString_Color+0x28>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8002962:	2300      	movs	r3, #0
 8002964:	81fb      	strh	r3, [r7, #14]
			usP += HEIGHT_EN_CHAR;
 8002966:	89bb      	ldrh	r3, [r7, #12]
 8002968:	3310      	adds	r3, #16
 800296a:	81bb      	strh	r3, [r7, #12]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 800296c:	89bb      	ldrh	r3, [r7, #12]
 800296e:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8002972:	d903      	bls.n	800297c <LCD_DrawString_Color+0x38>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8002974:	2300      	movs	r3, #0
 8002976:	81fb      	strh	r3, [r7, #14]
			usP = LCD_DispWindow_Start_PAGE;
 8002978:	2300      	movs	r3, #0
 800297a:	81bb      	strh	r3, [r7, #12]
		}
		
		LCD_DrawChar_Color  ( usC, usP, * pStr, usColor_Background, usColor_Foreground );
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	781a      	ldrb	r2, [r3, #0]
 8002980:	88fc      	ldrh	r4, [r7, #6]
 8002982:	89b9      	ldrh	r1, [r7, #12]
 8002984:	89f8      	ldrh	r0, [r7, #14]
 8002986:	8c3b      	ldrh	r3, [r7, #32]
 8002988:	9300      	str	r3, [sp, #0]
 800298a:	4623      	mov	r3, r4
 800298c:	f7ff ff8c 	bl	80028a8 <LCD_DrawChar_Color>
		
		pStr ++;
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	3301      	adds	r3, #1
 8002994:	60bb      	str	r3, [r7, #8]
		
		usC += WIDTH_EN_CHAR;
 8002996:	89fb      	ldrh	r3, [r7, #14]
 8002998:	3308      	adds	r3, #8
 800299a:	81fb      	strh	r3, [r7, #14]
	while ( * pStr != '\0' )
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1db      	bne.n	800295c <LCD_DrawString_Color+0x18>
		
	}
	
}
 80029a4:	bf00      	nop
 80029a6:	bf00      	nop
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd90      	pop	{r4, r7, pc}
	...

080029b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029b4:	f002 fdb4 	bl	8005520 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029b8:	f000 f830 	bl	8002a1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029bc:	f7fe fd5e 	bl	800147c <MX_GPIO_Init>
  MX_FSMC_Init();
 80029c0:	f7fe fcaa 	bl	8001318 <MX_FSMC_Init>
  MX_USART1_UART_Init();
 80029c4:	f002 f96e 	bl	8004ca4 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80029c8:	f001 ffb4 	bl	8004934 <MX_TIM2_Init>
  MX_TIM3_Init();
 80029cc:	f001 fffe 	bl	80049cc <MX_TIM3_Init>
  MX_TIM5_Init();
 80029d0:	f002 f84a 	bl	8004a68 <MX_TIM5_Init>
  MX_TIM1_Init();
 80029d4:	f001 ff08 	bl	80047e8 <MX_TIM1_Init>
  MX_ADC1_Init();
 80029d8:	f7fe fbfa 	bl	80011d0 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 80029dc:	f002 f9b6 	bl	8004d4c <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 80029e0:	f002 f98a 	bl	8004cf8 <MX_USART2_UART_Init>
  	 * LCD
  	 * ADC (Photoresistor)
  	 * ESP8266
  	 */
	
	macXPT2046_CS_DISABLE();
 80029e4:	2200      	movs	r2, #0
 80029e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80029ea:	4809      	ldr	r0, [pc, #36]	; (8002a10 <main+0x60>)
 80029ec:	f003 fbd7 	bl	800619e <HAL_GPIO_WritePin>
	LCD_INIT();
 80029f0:	f7ff fca9 	bl	8002346 <LCD_INIT>
	
	
	DEBUG_USART_Config();
 80029f4:	f7fe fc66 	bl	80012c4 <DEBUG_USART_Config>
	/*
	 * Scheduling Event
	 * Tim3: Water Alarm
	 * Tim5: Update Temperature/ Weather Data
	 */
	TIMER_INIT();
 80029f8:	f002 f920 	bl	8004c3c <TIMER_INIT>
	timer_min(1);
 80029fc:	2001      	movs	r0, #1
 80029fe:	f002 f92f 	bl	8004c60 <timer_min>
  myfunc();
 8002a02:	f7ff fbdb 	bl	80021bc <myfunc>
  /* USER CODE BEGIN WHILE */

	
  while (1)
  {
	  XPT2046_Get_TouchedPoint(&Coordinate,
 8002a06:	4903      	ldr	r1, [pc, #12]	; (8002a14 <main+0x64>)
 8002a08:	4803      	ldr	r0, [pc, #12]	; (8002a18 <main+0x68>)
 8002a0a:	f002 fcdb 	bl	80053c4 <XPT2046_Get_TouchedPoint>
 8002a0e:	e7fa      	b.n	8002a06 <main+0x56>
 8002a10:	40011400 	.word	0x40011400
 8002a14:	20000008 	.word	0x20000008
 8002a18:	200002c0 	.word	0x200002c0

08002a1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b096      	sub	sp, #88	; 0x58
 8002a20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a22:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a26:	2228      	movs	r2, #40	; 0x28
 8002a28:	2100      	movs	r1, #0
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f005 fec4 	bl	80087b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a30:	f107 031c 	add.w	r3, r7, #28
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	605a      	str	r2, [r3, #4]
 8002a3a:	609a      	str	r2, [r3, #8]
 8002a3c:	60da      	str	r2, [r3, #12]
 8002a3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a40:	1d3b      	adds	r3, r7, #4
 8002a42:	2200      	movs	r2, #0
 8002a44:	601a      	str	r2, [r3, #0]
 8002a46:	605a      	str	r2, [r3, #4]
 8002a48:	609a      	str	r2, [r3, #8]
 8002a4a:	60da      	str	r2, [r3, #12]
 8002a4c:	611a      	str	r2, [r3, #16]
 8002a4e:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8002a50:	2305      	movs	r3, #5
 8002a52:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a54:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a58:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a62:	2301      	movs	r3, #1
 8002a64:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a66:	2302      	movs	r3, #2
 8002a68:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a6e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002a70:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002a74:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a76:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f003 fbca 	bl	8006214 <HAL_RCC_OscConfig>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8002a86:	f000 f82b 	bl	8002ae0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a8a:	230f      	movs	r3, #15
 8002a8c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a8e:	2302      	movs	r3, #2
 8002a90:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a92:	2300      	movs	r3, #0
 8002a94:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002a96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a9a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002aa0:	f107 031c 	add.w	r3, r7, #28
 8002aa4:	2102      	movs	r1, #2
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f003 fe18 	bl	80066dc <HAL_RCC_ClockConfig>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d001      	beq.n	8002ab6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002ab2:	f000 f815 	bl	8002ae0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002aba:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002abe:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002ac0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ac4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ac6:	1d3b      	adds	r3, r7, #4
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f003 ffc3 	bl	8006a54 <HAL_RCCEx_PeriphCLKConfig>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8002ad4:	f000 f804 	bl	8002ae0 <Error_Handler>
  }
}
 8002ad8:	bf00      	nop
 8002ada:	3758      	adds	r7, #88	; 0x58
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002ae4:	bf00      	nop
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bc80      	pop	{r7}
 8002aea:	4770      	bx	lr

08002aec <_out_buffer>:
} out_fct_wrap_type;


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b085      	sub	sp, #20
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	60b9      	str	r1, [r7, #8]
 8002af4:	607a      	str	r2, [r7, #4]
 8002af6:	603b      	str	r3, [r7, #0]
 8002af8:	4603      	mov	r3, r0
 8002afa:	73fb      	strb	r3, [r7, #15]
  if (idx < maxlen) {
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d204      	bcs.n	8002b0e <_out_buffer+0x22>
    ((char*)buffer)[idx] = character;
 8002b04:	68ba      	ldr	r2, [r7, #8]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4413      	add	r3, r2
 8002b0a:	7bfa      	ldrb	r2, [r7, #15]
 8002b0c:	701a      	strb	r2, [r3, #0]
  }
}
 8002b0e:	bf00      	nop
 8002b10:	3714      	adds	r7, #20
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bc80      	pop	{r7}
 8002b16:	4770      	bx	lr

08002b18 <_out_null>:


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	60b9      	str	r1, [r7, #8]
 8002b20:	607a      	str	r2, [r7, #4]
 8002b22:	603b      	str	r3, [r7, #0]
 8002b24:	4603      	mov	r3, r0
 8002b26:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8002b28:	bf00      	nop
 8002b2a:	3714      	adds	r7, #20
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bc80      	pop	{r7}
 8002b30:	4770      	bx	lr

08002b32 <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 8002b32:	b480      	push	{r7}
 8002b34:	b085      	sub	sp, #20
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
 8002b3a:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	60fb      	str	r3, [r7, #12]
 8002b40:	e002      	b.n	8002b48 <_strnlen_s+0x16>
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	3301      	adds	r3, #1
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d004      	beq.n	8002b5a <_strnlen_s+0x28>
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	1e5a      	subs	r2, r3, #1
 8002b54:	603a      	str	r2, [r7, #0]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d1f3      	bne.n	8002b42 <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 8002b5a:	68fa      	ldr	r2, [r7, #12]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	1ad3      	subs	r3, r2, r3
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3714      	adds	r7, #20
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bc80      	pop	{r7}
 8002b68:	4770      	bx	lr

08002b6a <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 8002b6a:	b480      	push	{r7}
 8002b6c:	b083      	sub	sp, #12
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	4603      	mov	r3, r0
 8002b72:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 8002b74:	79fb      	ldrb	r3, [r7, #7]
 8002b76:	2b2f      	cmp	r3, #47	; 0x2f
 8002b78:	d904      	bls.n	8002b84 <_is_digit+0x1a>
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	2b39      	cmp	r3, #57	; 0x39
 8002b7e:	d801      	bhi.n	8002b84 <_is_digit+0x1a>
 8002b80:	2301      	movs	r3, #1
 8002b82:	e000      	b.n	8002b86 <_is_digit+0x1c>
 8002b84:	2300      	movs	r3, #0
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	b2db      	uxtb	r3, r3
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bc80      	pop	{r7}
 8002b94:	4770      	bx	lr

08002b96 <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 8002b96:	b580      	push	{r7, lr}
 8002b98:	b084      	sub	sp, #16
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8002ba2:	e00e      	b.n	8002bc2 <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8002ba4:	68fa      	ldr	r2, [r7, #12]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	4413      	add	r3, r2
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	4618      	mov	r0, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	1c59      	adds	r1, r3, #1
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	6011      	str	r1, [r2, #0]
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	4403      	add	r3, r0
 8002bbe:	3b30      	subs	r3, #48	; 0x30
 8002bc0:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff ffce 	bl	8002b6a <_is_digit>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d1e7      	bne.n	8002ba4 <_atoi+0xe>
  }
  return i;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3710      	adds	r7, #16
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8002bde:	b590      	push	{r4, r7, lr}
 8002be0:	b087      	sub	sp, #28
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	60f8      	str	r0, [r7, #12]
 8002be6:	60b9      	str	r1, [r7, #8]
 8002be8:	607a      	str	r2, [r7, #4]
 8002bea:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8002bf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d125      	bne.n	8002c46 <_out_rev+0x68>
 8002bfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bfc:	f003 0301 	and.w	r3, r3, #1
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d120      	bne.n	8002c46 <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 8002c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c06:	617b      	str	r3, [r7, #20]
 8002c08:	e00a      	b.n	8002c20 <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	1c53      	adds	r3, r2, #1
 8002c0e:	607b      	str	r3, [r7, #4]
 8002c10:	68fc      	ldr	r4, [r7, #12]
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	68b9      	ldr	r1, [r7, #8]
 8002c16:	2020      	movs	r0, #32
 8002c18:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	617b      	str	r3, [r7, #20]
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d3f0      	bcc.n	8002c0a <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 8002c28:	e00d      	b.n	8002c46 <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 8002c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c34:	4413      	add	r3, r2
 8002c36:	7818      	ldrb	r0, [r3, #0]
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	1c53      	adds	r3, r2, #1
 8002c3c:	607b      	str	r3, [r7, #4]
 8002c3e:	68fc      	ldr	r4, [r7, #12]
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	68b9      	ldr	r1, [r7, #8]
 8002c44:	47a0      	blx	r4
  while (len) {
 8002c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d1ee      	bne.n	8002c2a <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8002c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00e      	beq.n	8002c74 <_out_rev+0x96>
    while (idx - start_idx < width) {
 8002c56:	e007      	b.n	8002c68 <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	1c53      	adds	r3, r2, #1
 8002c5c:	607b      	str	r3, [r7, #4]
 8002c5e:	68fc      	ldr	r4, [r7, #12]
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	68b9      	ldr	r1, [r7, #8]
 8002c64:	2020      	movs	r0, #32
 8002c66:	47a0      	blx	r4
    while (idx - start_idx < width) {
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d8f1      	bhi.n	8002c58 <_out_rev+0x7a>
    }
  }

  return idx;
 8002c74:	687b      	ldr	r3, [r7, #4]
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	371c      	adds	r7, #28
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd90      	pop	{r4, r7, pc}

08002c7e <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b088      	sub	sp, #32
 8002c82:	af04      	add	r7, sp, #16
 8002c84:	60f8      	str	r0, [r7, #12]
 8002c86:	60b9      	str	r1, [r7, #8]
 8002c88:	607a      	str	r2, [r7, #4]
 8002c8a:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8002c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c8e:	f003 0302 	and.w	r3, r3, #2
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d136      	bne.n	8002d04 <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8002c96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d018      	beq.n	8002cce <_ntoa_format+0x50>
 8002c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d013      	beq.n	8002cce <_ntoa_format+0x50>
 8002ca6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d104      	bne.n	8002cb8 <_ntoa_format+0x3a>
 8002cae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cb0:	f003 030c 	and.w	r3, r3, #12
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d00a      	beq.n	8002cce <_ntoa_format+0x50>
      width--;
 8002cb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002cbe:	e006      	b.n	8002cce <_ntoa_format+0x50>
      buf[len++] = '0';
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	1c5a      	adds	r2, r3, #1
 8002cc4:	61fa      	str	r2, [r7, #28]
 8002cc6:	69ba      	ldr	r2, [r7, #24]
 8002cc8:	4413      	add	r3, r2
 8002cca:	2230      	movs	r2, #48	; 0x30
 8002ccc:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002cce:	69fa      	ldr	r2, [r7, #28]
 8002cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d20a      	bcs.n	8002cec <_ntoa_format+0x6e>
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	2b1f      	cmp	r3, #31
 8002cda:	d9f1      	bls.n	8002cc0 <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002cdc:	e006      	b.n	8002cec <_ntoa_format+0x6e>
      buf[len++] = '0';
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	1c5a      	adds	r2, r3, #1
 8002ce2:	61fa      	str	r2, [r7, #28]
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	2230      	movs	r2, #48	; 0x30
 8002cea:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d006      	beq.n	8002d04 <_ntoa_format+0x86>
 8002cf6:	69fa      	ldr	r2, [r7, #28]
 8002cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d202      	bcs.n	8002d04 <_ntoa_format+0x86>
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	2b1f      	cmp	r3, #31
 8002d02:	d9ec      	bls.n	8002cde <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 8002d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d06:	f003 0310 	and.w	r3, r3, #16
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d058      	beq.n	8002dc0 <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8002d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d116      	bne.n	8002d46 <_ntoa_format+0xc8>
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d013      	beq.n	8002d46 <_ntoa_format+0xc8>
 8002d1e:	69fa      	ldr	r2, [r7, #28]
 8002d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d003      	beq.n	8002d2e <_ntoa_format+0xb0>
 8002d26:	69fa      	ldr	r2, [r7, #28]
 8002d28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d10b      	bne.n	8002d46 <_ntoa_format+0xc8>
      len--;
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	3b01      	subs	r3, #1
 8002d32:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d005      	beq.n	8002d46 <_ntoa_format+0xc8>
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3c:	2b10      	cmp	r3, #16
 8002d3e:	d102      	bne.n	8002d46 <_ntoa_format+0xc8>
        len--;
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	3b01      	subs	r3, #1
 8002d44:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d48:	2b10      	cmp	r3, #16
 8002d4a:	d10f      	bne.n	8002d6c <_ntoa_format+0xee>
 8002d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d4e:	f003 0320 	and.w	r3, r3, #32
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d10a      	bne.n	8002d6c <_ntoa_format+0xee>
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	2b1f      	cmp	r3, #31
 8002d5a:	d807      	bhi.n	8002d6c <_ntoa_format+0xee>
      buf[len++] = 'x';
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	1c5a      	adds	r2, r3, #1
 8002d60:	61fa      	str	r2, [r7, #28]
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	4413      	add	r3, r2
 8002d66:	2278      	movs	r2, #120	; 0x78
 8002d68:	701a      	strb	r2, [r3, #0]
 8002d6a:	e01f      	b.n	8002dac <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6e:	2b10      	cmp	r3, #16
 8002d70:	d10f      	bne.n	8002d92 <_ntoa_format+0x114>
 8002d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d74:	f003 0320 	and.w	r3, r3, #32
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d00a      	beq.n	8002d92 <_ntoa_format+0x114>
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	2b1f      	cmp	r3, #31
 8002d80:	d807      	bhi.n	8002d92 <_ntoa_format+0x114>
      buf[len++] = 'X';
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	1c5a      	adds	r2, r3, #1
 8002d86:	61fa      	str	r2, [r7, #28]
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	4413      	add	r3, r2
 8002d8c:	2258      	movs	r2, #88	; 0x58
 8002d8e:	701a      	strb	r2, [r3, #0]
 8002d90:	e00c      	b.n	8002dac <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	d109      	bne.n	8002dac <_ntoa_format+0x12e>
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	2b1f      	cmp	r3, #31
 8002d9c:	d806      	bhi.n	8002dac <_ntoa_format+0x12e>
      buf[len++] = 'b';
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	1c5a      	adds	r2, r3, #1
 8002da2:	61fa      	str	r2, [r7, #28]
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	4413      	add	r3, r2
 8002da8:	2262      	movs	r2, #98	; 0x62
 8002daa:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	2b1f      	cmp	r3, #31
 8002db0:	d806      	bhi.n	8002dc0 <_ntoa_format+0x142>
      buf[len++] = '0';
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	1c5a      	adds	r2, r3, #1
 8002db6:	61fa      	str	r2, [r7, #28]
 8002db8:	69ba      	ldr	r2, [r7, #24]
 8002dba:	4413      	add	r3, r2
 8002dbc:	2230      	movs	r2, #48	; 0x30
 8002dbe:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	2b1f      	cmp	r3, #31
 8002dc4:	d824      	bhi.n	8002e10 <_ntoa_format+0x192>
    if (negative) {
 8002dc6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d007      	beq.n	8002dde <_ntoa_format+0x160>
      buf[len++] = '-';
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	1c5a      	adds	r2, r3, #1
 8002dd2:	61fa      	str	r2, [r7, #28]
 8002dd4:	69ba      	ldr	r2, [r7, #24]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	222d      	movs	r2, #45	; 0x2d
 8002dda:	701a      	strb	r2, [r3, #0]
 8002ddc:	e018      	b.n	8002e10 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 8002dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de0:	f003 0304 	and.w	r3, r3, #4
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d007      	beq.n	8002df8 <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	1c5a      	adds	r2, r3, #1
 8002dec:	61fa      	str	r2, [r7, #28]
 8002dee:	69ba      	ldr	r2, [r7, #24]
 8002df0:	4413      	add	r3, r2
 8002df2:	222b      	movs	r2, #43	; 0x2b
 8002df4:	701a      	strb	r2, [r3, #0]
 8002df6:	e00b      	b.n	8002e10 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 8002df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dfa:	f003 0308 	and.w	r3, r3, #8
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d006      	beq.n	8002e10 <_ntoa_format+0x192>
      buf[len++] = ' ';
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	1c5a      	adds	r2, r3, #1
 8002e06:	61fa      	str	r2, [r7, #28]
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	2220      	movs	r2, #32
 8002e0e:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8002e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e12:	9303      	str	r3, [sp, #12]
 8002e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e16:	9302      	str	r3, [sp, #8]
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	9301      	str	r3, [sp, #4]
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	9300      	str	r3, [sp, #0]
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	68b9      	ldr	r1, [r7, #8]
 8002e26:	68f8      	ldr	r0, [r7, #12]
 8002e28:	f7ff fed9 	bl	8002bde <_out_rev>
 8002e2c:	4603      	mov	r3, r0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}

08002e36 <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8002e36:	b580      	push	{r7, lr}
 8002e38:	b096      	sub	sp, #88	; 0x58
 8002e3a:	af08      	add	r7, sp, #32
 8002e3c:	60f8      	str	r0, [r7, #12]
 8002e3e:	60b9      	str	r1, [r7, #8]
 8002e40:	607a      	str	r2, [r7, #4]
 8002e42:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8002e44:	2300      	movs	r3, #0
 8002e46:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8002e48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d103      	bne.n	8002e56 <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 8002e4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e50:	f023 0310 	bic.w	r3, r3, #16
 8002e54:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8002e56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d002      	beq.n	8002e66 <_ntoa_long+0x30>
 8002e60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d032      	beq.n	8002ecc <_ntoa_long+0x96>
    do {
      const char digit = (char)(value % base);
 8002e66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002e6a:	fbb3 f2f2 	udiv	r2, r3, r2
 8002e6e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002e70:	fb01 f202 	mul.w	r2, r1, r2
 8002e74:	1a9b      	subs	r3, r3, r2
 8002e76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8002e7a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002e7e:	2b09      	cmp	r3, #9
 8002e80:	d804      	bhi.n	8002e8c <_ntoa_long+0x56>
 8002e82:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002e86:	3330      	adds	r3, #48	; 0x30
 8002e88:	b2da      	uxtb	r2, r3
 8002e8a:	e00d      	b.n	8002ea8 <_ntoa_long+0x72>
 8002e8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e8e:	f003 0320 	and.w	r3, r3, #32
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d001      	beq.n	8002e9a <_ntoa_long+0x64>
 8002e96:	2241      	movs	r2, #65	; 0x41
 8002e98:	e000      	b.n	8002e9c <_ntoa_long+0x66>
 8002e9a:	2261      	movs	r2, #97	; 0x61
 8002e9c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002ea0:	4413      	add	r3, r2
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	3b0a      	subs	r3, #10
 8002ea6:	b2da      	uxtb	r2, r3
 8002ea8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eaa:	1c59      	adds	r1, r3, #1
 8002eac:	6379      	str	r1, [r7, #52]	; 0x34
 8002eae:	3338      	adds	r3, #56	; 0x38
 8002eb0:	443b      	add	r3, r7
 8002eb2:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8002eb6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002eb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ebe:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8002ec0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d002      	beq.n	8002ecc <_ntoa_long+0x96>
 8002ec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ec8:	2b1f      	cmp	r3, #31
 8002eca:	d9cc      	bls.n	8002e66 <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8002ecc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ece:	9306      	str	r3, [sp, #24]
 8002ed0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ed2:	9305      	str	r3, [sp, #20]
 8002ed4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ed6:	9304      	str	r3, [sp, #16]
 8002ed8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002eda:	9303      	str	r3, [sp, #12]
 8002edc:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8002ee0:	9302      	str	r3, [sp, #8]
 8002ee2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ee4:	9301      	str	r3, [sp, #4]
 8002ee6:	f107 0310 	add.w	r3, r7, #16
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	68b9      	ldr	r1, [r7, #8]
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	f7ff fec3 	bl	8002c7e <_ntoa_format>
 8002ef8:	4603      	mov	r3, r0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3738      	adds	r7, #56	; 0x38
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b096      	sub	sp, #88	; 0x58
 8002f06:	af08      	add	r7, sp, #32
 8002f08:	60f8      	str	r0, [r7, #12]
 8002f0a:	60b9      	str	r1, [r7, #8]
 8002f0c:	607a      	str	r2, [r7, #4]
 8002f0e:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8002f10:	2300      	movs	r3, #0
 8002f12:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8002f14:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	d103      	bne.n	8002f24 <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 8002f1c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f1e:	f023 0310 	bic.w	r3, r3, #16
 8002f22:	663b      	str	r3, [r7, #96]	; 0x60
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8002f24:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d003      	beq.n	8002f36 <_ntoa_long_long+0x34>
 8002f2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002f32:	4313      	orrs	r3, r2
 8002f34:	d037      	beq.n	8002fa6 <_ntoa_long_long+0xa4>
    do {
      const char digit = (char)(value % base);
 8002f36:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8002f3a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002f3e:	f7fd ff27 	bl	8000d90 <__aeabi_uldivmod>
 8002f42:	4613      	mov	r3, r2
 8002f44:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8002f48:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f4c:	2b09      	cmp	r3, #9
 8002f4e:	d804      	bhi.n	8002f5a <_ntoa_long_long+0x58>
 8002f50:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f54:	3330      	adds	r3, #48	; 0x30
 8002f56:	b2da      	uxtb	r2, r3
 8002f58:	e00d      	b.n	8002f76 <_ntoa_long_long+0x74>
 8002f5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f5c:	f003 0320 	and.w	r3, r3, #32
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <_ntoa_long_long+0x66>
 8002f64:	2241      	movs	r2, #65	; 0x41
 8002f66:	e000      	b.n	8002f6a <_ntoa_long_long+0x68>
 8002f68:	2261      	movs	r2, #97	; 0x61
 8002f6a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f6e:	4413      	add	r3, r2
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	3b0a      	subs	r3, #10
 8002f74:	b2da      	uxtb	r2, r3
 8002f76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f78:	1c59      	adds	r1, r3, #1
 8002f7a:	6379      	str	r1, [r7, #52]	; 0x34
 8002f7c:	3338      	adds	r3, #56	; 0x38
 8002f7e:	443b      	add	r3, r7
 8002f80:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8002f84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002f88:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8002f8c:	f7fd ff00 	bl	8000d90 <__aeabi_uldivmod>
 8002f90:	4602      	mov	r2, r0
 8002f92:	460b      	mov	r3, r1
 8002f94:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8002f98:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	d002      	beq.n	8002fa6 <_ntoa_long_long+0xa4>
 8002fa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fa2:	2b1f      	cmp	r3, #31
 8002fa4:	d9c7      	bls.n	8002f36 <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8002fa6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002fa8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002faa:	9206      	str	r2, [sp, #24]
 8002fac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002fae:	9205      	str	r2, [sp, #20]
 8002fb0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002fb2:	9204      	str	r2, [sp, #16]
 8002fb4:	9303      	str	r3, [sp, #12]
 8002fb6:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8002fba:	9302      	str	r3, [sp, #8]
 8002fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fbe:	9301      	str	r3, [sp, #4]
 8002fc0:	f107 0310 	add.w	r3, r7, #16
 8002fc4:	9300      	str	r3, [sp, #0]
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	68b9      	ldr	r1, [r7, #8]
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f7ff fe56 	bl	8002c7e <_ntoa_format>
 8002fd2:	4603      	mov	r3, r0
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3738      	adds	r7, #56	; 0x38
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	0000      	movs	r0, r0
	...

08002fe0 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8002fe0:	b590      	push	{r4, r7, lr}
 8002fe2:	b09d      	sub	sp, #116	; 0x74
 8002fe4:	af06      	add	r7, sp, #24
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
 8002fec:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	657b      	str	r3, [r7, #84]	; 0x54
  double diff = 0.0;
 8002ff2:	f04f 0200 	mov.w	r2, #0
 8002ff6:	f04f 0300 	mov.w	r3, #0
 8002ffa:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 8002ffe:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8003002:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003006:	f7fd fd3b 	bl	8000a80 <__aeabi_dcmpeq>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d10f      	bne.n	8003030 <_ftoa+0x50>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8003010:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003012:	9303      	str	r3, [sp, #12]
 8003014:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003016:	9302      	str	r3, [sp, #8]
 8003018:	2303      	movs	r3, #3
 800301a:	9301      	str	r3, [sp, #4]
 800301c:	4b82      	ldr	r3, [pc, #520]	; (8003228 <_ftoa+0x248>)
 800301e:	9300      	str	r3, [sp, #0]
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	68b9      	ldr	r1, [r7, #8]
 8003026:	68f8      	ldr	r0, [r7, #12]
 8003028:	f7ff fdd9 	bl	8002bde <_out_rev>
 800302c:	4603      	mov	r3, r0
 800302e:	e224      	b.n	800347a <_ftoa+0x49a>
  if (value < -DBL_MAX)
 8003030:	f04f 32ff 	mov.w	r2, #4294967295
 8003034:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8003038:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800303c:	f7fd fd2a 	bl	8000a94 <__aeabi_dcmplt>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00f      	beq.n	8003066 <_ftoa+0x86>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8003046:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003048:	9303      	str	r3, [sp, #12]
 800304a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800304c:	9302      	str	r3, [sp, #8]
 800304e:	2304      	movs	r3, #4
 8003050:	9301      	str	r3, [sp, #4]
 8003052:	4b76      	ldr	r3, [pc, #472]	; (800322c <_ftoa+0x24c>)
 8003054:	9300      	str	r3, [sp, #0]
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	68b9      	ldr	r1, [r7, #8]
 800305c:	68f8      	ldr	r0, [r7, #12]
 800305e:	f7ff fdbe 	bl	8002bde <_out_rev>
 8003062:	4603      	mov	r3, r0
 8003064:	e209      	b.n	800347a <_ftoa+0x49a>
  if (value > DBL_MAX)
 8003066:	f04f 32ff 	mov.w	r2, #4294967295
 800306a:	4b71      	ldr	r3, [pc, #452]	; (8003230 <_ftoa+0x250>)
 800306c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003070:	f7fd fd2e 	bl	8000ad0 <__aeabi_dcmpgt>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d01d      	beq.n	80030b6 <_ftoa+0xd6>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 800307a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800307c:	f003 0304 	and.w	r3, r3, #4
 8003080:	2b00      	cmp	r3, #0
 8003082:	d001      	beq.n	8003088 <_ftoa+0xa8>
 8003084:	4b6b      	ldr	r3, [pc, #428]	; (8003234 <_ftoa+0x254>)
 8003086:	e000      	b.n	800308a <_ftoa+0xaa>
 8003088:	4b6b      	ldr	r3, [pc, #428]	; (8003238 <_ftoa+0x258>)
 800308a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800308c:	f002 0204 	and.w	r2, r2, #4
 8003090:	2a00      	cmp	r2, #0
 8003092:	d001      	beq.n	8003098 <_ftoa+0xb8>
 8003094:	2204      	movs	r2, #4
 8003096:	e000      	b.n	800309a <_ftoa+0xba>
 8003098:	2203      	movs	r2, #3
 800309a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800309c:	9103      	str	r1, [sp, #12]
 800309e:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80030a0:	9102      	str	r1, [sp, #8]
 80030a2:	9201      	str	r2, [sp, #4]
 80030a4:	9300      	str	r3, [sp, #0]
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	68b9      	ldr	r1, [r7, #8]
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f7ff fd96 	bl	8002bde <_out_rev>
 80030b2:	4603      	mov	r3, r0
 80030b4:	e1e1      	b.n	800347a <_ftoa+0x49a>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 80030b6:	a358      	add	r3, pc, #352	; (adr r3, 8003218 <_ftoa+0x238>)
 80030b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030bc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80030c0:	f7fd fd06 	bl	8000ad0 <__aeabi_dcmpgt>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d109      	bne.n	80030de <_ftoa+0xfe>
 80030ca:	a355      	add	r3, pc, #340	; (adr r3, 8003220 <_ftoa+0x240>)
 80030cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80030d4:	f7fd fcde 	bl	8000a94 <__aeabi_dcmplt>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d011      	beq.n	8003102 <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 80030de:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80030e0:	9304      	str	r3, [sp, #16]
 80030e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030e4:	9303      	str	r3, [sp, #12]
 80030e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80030e8:	9302      	str	r3, [sp, #8]
 80030ea:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80030ee:	e9cd 2300 	strd	r2, r3, [sp]
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	68b9      	ldr	r1, [r7, #8]
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f000 f9c9 	bl	8003490 <_etoa>
 80030fe:	4603      	mov	r3, r0
 8003100:	e1bb      	b.n	800347a <_ftoa+0x49a>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8003102:	2300      	movs	r3, #0
 8003104:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  if (value < 0) {
 8003108:	f04f 0200 	mov.w	r2, #0
 800310c:	f04f 0300 	mov.w	r3, #0
 8003110:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003114:	f7fd fcbe 	bl	8000a94 <__aeabi_dcmplt>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00e      	beq.n	800313c <_ftoa+0x15c>
    negative = true;
 800311e:	2301      	movs	r3, #1
 8003120:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    value = 0 - value;
 8003124:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8003128:	f04f 0000 	mov.w	r0, #0
 800312c:	f04f 0100 	mov.w	r1, #0
 8003130:	f7fd f886 	bl	8000240 <__aeabi_dsub>
 8003134:	4602      	mov	r2, r0
 8003136:	460b      	mov	r3, r1
 8003138:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 800313c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800313e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003142:	2b00      	cmp	r3, #0
 8003144:	d10d      	bne.n	8003162 <_ftoa+0x182>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8003146:	2306      	movs	r3, #6
 8003148:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 800314a:	e00a      	b.n	8003162 <_ftoa+0x182>
    buf[len++] = '0';
 800314c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800314e:	1c5a      	adds	r2, r3, #1
 8003150:	657a      	str	r2, [r7, #84]	; 0x54
 8003152:	3358      	adds	r3, #88	; 0x58
 8003154:	443b      	add	r3, r7
 8003156:	2230      	movs	r2, #48	; 0x30
 8003158:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 800315c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800315e:	3b01      	subs	r3, #1
 8003160:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003162:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003164:	2b1f      	cmp	r3, #31
 8003166:	d802      	bhi.n	800316e <_ftoa+0x18e>
 8003168:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800316a:	2b09      	cmp	r3, #9
 800316c:	d8ee      	bhi.n	800314c <_ftoa+0x16c>
  }

  int whole = (int)value;
 800316e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003172:	f7fd fcb7 	bl	8000ae4 <__aeabi_d2iz>
 8003176:	4603      	mov	r3, r0
 8003178:	64fb      	str	r3, [r7, #76]	; 0x4c
  double tmp = (value - whole) * pow10[prec];
 800317a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800317c:	f7fd f9ae 	bl	80004dc <__aeabi_i2d>
 8003180:	4602      	mov	r2, r0
 8003182:	460b      	mov	r3, r1
 8003184:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003188:	f7fd f85a 	bl	8000240 <__aeabi_dsub>
 800318c:	4602      	mov	r2, r0
 800318e:	460b      	mov	r3, r1
 8003190:	4610      	mov	r0, r2
 8003192:	4619      	mov	r1, r3
 8003194:	4a29      	ldr	r2, [pc, #164]	; (800323c <_ftoa+0x25c>)
 8003196:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003198:	00db      	lsls	r3, r3, #3
 800319a:	4413      	add	r3, r2
 800319c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a0:	f7fd fa06 	bl	80005b0 <__aeabi_dmul>
 80031a4:	4602      	mov	r2, r0
 80031a6:	460b      	mov	r3, r1
 80031a8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  unsigned long frac = (unsigned long)tmp;
 80031ac:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80031b0:	f7fd fcc0 	bl	8000b34 <__aeabi_d2uiz>
 80031b4:	4603      	mov	r3, r0
 80031b6:	64bb      	str	r3, [r7, #72]	; 0x48
  diff = tmp - frac;
 80031b8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80031ba:	f7fd f97f 	bl	80004bc <__aeabi_ui2d>
 80031be:	4602      	mov	r2, r0
 80031c0:	460b      	mov	r3, r1
 80031c2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80031c6:	f7fd f83b 	bl	8000240 <__aeabi_dsub>
 80031ca:	4602      	mov	r2, r0
 80031cc:	460b      	mov	r3, r1
 80031ce:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

  if (diff > 0.5) {
 80031d2:	f04f 0200 	mov.w	r2, #0
 80031d6:	4b1a      	ldr	r3, [pc, #104]	; (8003240 <_ftoa+0x260>)
 80031d8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80031dc:	f7fd fc78 	bl	8000ad0 <__aeabi_dcmpgt>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d02e      	beq.n	8003244 <_ftoa+0x264>
    ++frac;
 80031e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031e8:	3301      	adds	r3, #1
 80031ea:	64bb      	str	r3, [r7, #72]	; 0x48
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 80031ec:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80031ee:	f7fd f965 	bl	80004bc <__aeabi_ui2d>
 80031f2:	4a12      	ldr	r2, [pc, #72]	; (800323c <_ftoa+0x25c>)
 80031f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031f6:	00db      	lsls	r3, r3, #3
 80031f8:	4413      	add	r3, r2
 80031fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031fe:	f7fd fc5d 	bl	8000abc <__aeabi_dcmpge>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d032      	beq.n	800326e <_ftoa+0x28e>
      frac = 0;
 8003208:	2300      	movs	r3, #0
 800320a:	64bb      	str	r3, [r7, #72]	; 0x48
      ++whole;
 800320c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800320e:	3301      	adds	r3, #1
 8003210:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003212:	e02c      	b.n	800326e <_ftoa+0x28e>
 8003214:	f3af 8000 	nop.w
 8003218:	00000000 	.word	0x00000000
 800321c:	41cdcd65 	.word	0x41cdcd65
 8003220:	00000000 	.word	0x00000000
 8003224:	c1cdcd65 	.word	0xc1cdcd65
 8003228:	080091f4 	.word	0x080091f4
 800322c:	080091f8 	.word	0x080091f8
 8003230:	7fefffff 	.word	0x7fefffff
 8003234:	08009200 	.word	0x08009200
 8003238:	08009208 	.word	0x08009208
 800323c:	08009868 	.word	0x08009868
 8003240:	3fe00000 	.word	0x3fe00000
    }
  }
  else if (diff < 0.5) {
 8003244:	f04f 0200 	mov.w	r2, #0
 8003248:	4b8e      	ldr	r3, [pc, #568]	; (8003484 <_ftoa+0x4a4>)
 800324a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800324e:	f7fd fc21 	bl	8000a94 <__aeabi_dcmplt>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d10a      	bne.n	800326e <_ftoa+0x28e>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 8003258:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800325a:	2b00      	cmp	r3, #0
 800325c:	d004      	beq.n	8003268 <_ftoa+0x288>
 800325e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b00      	cmp	r3, #0
 8003266:	d002      	beq.n	800326e <_ftoa+0x28e>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8003268:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800326a:	3301      	adds	r3, #1
 800326c:	64bb      	str	r3, [r7, #72]	; 0x48
  }

  if (prec == 0U) {
 800326e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003270:	2b00      	cmp	r3, #0
 8003272:	d133      	bne.n	80032dc <_ftoa+0x2fc>
    diff = value - (double)whole;
 8003274:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003276:	f7fd f931 	bl	80004dc <__aeabi_i2d>
 800327a:	4602      	mov	r2, r0
 800327c:	460b      	mov	r3, r1
 800327e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003282:	f7fc ffdd 	bl	8000240 <__aeabi_dsub>
 8003286:	4602      	mov	r2, r0
 8003288:	460b      	mov	r3, r1
 800328a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 800328e:	2301      	movs	r3, #1
 8003290:	461c      	mov	r4, r3
 8003292:	f04f 0200 	mov.w	r2, #0
 8003296:	4b7b      	ldr	r3, [pc, #492]	; (8003484 <_ftoa+0x4a4>)
 8003298:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800329c:	f7fd fbfa 	bl	8000a94 <__aeabi_dcmplt>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d101      	bne.n	80032aa <_ftoa+0x2ca>
 80032a6:	2300      	movs	r3, #0
 80032a8:	461c      	mov	r4, r3
 80032aa:	b2e3      	uxtb	r3, r4
 80032ac:	f083 0301 	eor.w	r3, r3, #1
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d109      	bne.n	80032ca <_ftoa+0x2ea>
 80032b6:	f04f 0200 	mov.w	r2, #0
 80032ba:	4b72      	ldr	r3, [pc, #456]	; (8003484 <_ftoa+0x4a4>)
 80032bc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80032c0:	f7fd fc06 	bl	8000ad0 <__aeabi_dcmpgt>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d04c      	beq.n	8003364 <_ftoa+0x384>
 80032ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032cc:	f003 0301 	and.w	r3, r3, #1
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d069      	beq.n	80033a8 <_ftoa+0x3c8>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 80032d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032d6:	3301      	adds	r3, #1
 80032d8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80032da:	e065      	b.n	80033a8 <_ftoa+0x3c8>
    }
  }
  else {
    unsigned int count = prec;
 80032dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80032de:	647b      	str	r3, [r7, #68]	; 0x44
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80032e0:	e01f      	b.n	8003322 <_ftoa+0x342>
      --count;
 80032e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032e4:	3b01      	subs	r3, #1
 80032e6:	647b      	str	r3, [r7, #68]	; 0x44
      buf[len++] = (char)(48U + (frac % 10U));
 80032e8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80032ea:	4b67      	ldr	r3, [pc, #412]	; (8003488 <_ftoa+0x4a8>)
 80032ec:	fba3 2301 	umull	r2, r3, r3, r1
 80032f0:	08da      	lsrs	r2, r3, #3
 80032f2:	4613      	mov	r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	4413      	add	r3, r2
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	1aca      	subs	r2, r1, r3
 80032fc:	b2d2      	uxtb	r2, r2
 80032fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003300:	1c59      	adds	r1, r3, #1
 8003302:	6579      	str	r1, [r7, #84]	; 0x54
 8003304:	3230      	adds	r2, #48	; 0x30
 8003306:	b2d2      	uxtb	r2, r2
 8003308:	3358      	adds	r3, #88	; 0x58
 800330a:	443b      	add	r3, r7
 800330c:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 8003310:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003312:	4a5d      	ldr	r2, [pc, #372]	; (8003488 <_ftoa+0x4a8>)
 8003314:	fba2 2303 	umull	r2, r3, r2, r3
 8003318:	08db      	lsrs	r3, r3, #3
 800331a:	64bb      	str	r3, [r7, #72]	; 0x48
 800331c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800331e:	2b00      	cmp	r3, #0
 8003320:	d003      	beq.n	800332a <_ftoa+0x34a>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003322:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003324:	2b1f      	cmp	r3, #31
 8003326:	d9dc      	bls.n	80032e2 <_ftoa+0x302>
 8003328:	e009      	b.n	800333e <_ftoa+0x35e>
        break;
 800332a:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800332c:	e007      	b.n	800333e <_ftoa+0x35e>
      buf[len++] = '0';
 800332e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003330:	1c5a      	adds	r2, r3, #1
 8003332:	657a      	str	r2, [r7, #84]	; 0x54
 8003334:	3358      	adds	r3, #88	; 0x58
 8003336:	443b      	add	r3, r7
 8003338:	2230      	movs	r2, #48	; 0x30
 800333a:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800333e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003340:	2b1f      	cmp	r3, #31
 8003342:	d804      	bhi.n	800334e <_ftoa+0x36e>
 8003344:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003346:	1e5a      	subs	r2, r3, #1
 8003348:	647a      	str	r2, [r7, #68]	; 0x44
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1ef      	bne.n	800332e <_ftoa+0x34e>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 800334e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003350:	2b1f      	cmp	r3, #31
 8003352:	d829      	bhi.n	80033a8 <_ftoa+0x3c8>
      // add decimal
      buf[len++] = '.';
 8003354:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003356:	1c5a      	adds	r2, r3, #1
 8003358:	657a      	str	r2, [r7, #84]	; 0x54
 800335a:	3358      	adds	r3, #88	; 0x58
 800335c:	443b      	add	r3, r7
 800335e:	222e      	movs	r2, #46	; 0x2e
 8003360:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003364:	e020      	b.n	80033a8 <_ftoa+0x3c8>
    buf[len++] = (char)(48 + (whole % 10));
 8003366:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003368:	4b48      	ldr	r3, [pc, #288]	; (800348c <_ftoa+0x4ac>)
 800336a:	fb83 1302 	smull	r1, r3, r3, r2
 800336e:	1099      	asrs	r1, r3, #2
 8003370:	17d3      	asrs	r3, r2, #31
 8003372:	1ac9      	subs	r1, r1, r3
 8003374:	460b      	mov	r3, r1
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	440b      	add	r3, r1
 800337a:	005b      	lsls	r3, r3, #1
 800337c:	1ad1      	subs	r1, r2, r3
 800337e:	b2ca      	uxtb	r2, r1
 8003380:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003382:	1c59      	adds	r1, r3, #1
 8003384:	6579      	str	r1, [r7, #84]	; 0x54
 8003386:	3230      	adds	r2, #48	; 0x30
 8003388:	b2d2      	uxtb	r2, r2
 800338a:	3358      	adds	r3, #88	; 0x58
 800338c:	443b      	add	r3, r7
 800338e:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 8003392:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003394:	4a3d      	ldr	r2, [pc, #244]	; (800348c <_ftoa+0x4ac>)
 8003396:	fb82 1203 	smull	r1, r2, r2, r3
 800339a:	1092      	asrs	r2, r2, #2
 800339c:	17db      	asrs	r3, r3, #31
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80033a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d003      	beq.n	80033b0 <_ftoa+0x3d0>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80033a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033aa:	2b1f      	cmp	r3, #31
 80033ac:	d9db      	bls.n	8003366 <_ftoa+0x386>
 80033ae:	e000      	b.n	80033b2 <_ftoa+0x3d2>
      break;
 80033b0:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 80033b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80033b4:	f003 0302 	and.w	r3, r3, #2
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d123      	bne.n	8003404 <_ftoa+0x424>
 80033bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d01e      	beq.n	8003404 <_ftoa+0x424>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80033c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d014      	beq.n	80033f6 <_ftoa+0x416>
 80033cc:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d104      	bne.n	80033de <_ftoa+0x3fe>
 80033d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80033d6:	f003 030c 	and.w	r3, r3, #12
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00b      	beq.n	80033f6 <_ftoa+0x416>
      width--;
 80033de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033e0:	3b01      	subs	r3, #1
 80033e2:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80033e4:	e007      	b.n	80033f6 <_ftoa+0x416>
      buf[len++] = '0';
 80033e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033e8:	1c5a      	adds	r2, r3, #1
 80033ea:	657a      	str	r2, [r7, #84]	; 0x54
 80033ec:	3358      	adds	r3, #88	; 0x58
 80033ee:	443b      	add	r3, r7
 80033f0:	2230      	movs	r2, #48	; 0x30
 80033f2:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80033f6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80033f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d202      	bcs.n	8003404 <_ftoa+0x424>
 80033fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003400:	2b1f      	cmp	r3, #31
 8003402:	d9f0      	bls.n	80033e6 <_ftoa+0x406>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003404:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003406:	2b1f      	cmp	r3, #31
 8003408:	d827      	bhi.n	800345a <_ftoa+0x47a>
    if (negative) {
 800340a:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800340e:	2b00      	cmp	r3, #0
 8003410:	d008      	beq.n	8003424 <_ftoa+0x444>
      buf[len++] = '-';
 8003412:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003414:	1c5a      	adds	r2, r3, #1
 8003416:	657a      	str	r2, [r7, #84]	; 0x54
 8003418:	3358      	adds	r3, #88	; 0x58
 800341a:	443b      	add	r3, r7
 800341c:	222d      	movs	r2, #45	; 0x2d
 800341e:	f803 2c48 	strb.w	r2, [r3, #-72]
 8003422:	e01a      	b.n	800345a <_ftoa+0x47a>
    }
    else if (flags & FLAGS_PLUS) {
 8003424:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003426:	f003 0304 	and.w	r3, r3, #4
 800342a:	2b00      	cmp	r3, #0
 800342c:	d008      	beq.n	8003440 <_ftoa+0x460>
      buf[len++] = '+';  // ignore the space if the '+' exists
 800342e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003430:	1c5a      	adds	r2, r3, #1
 8003432:	657a      	str	r2, [r7, #84]	; 0x54
 8003434:	3358      	adds	r3, #88	; 0x58
 8003436:	443b      	add	r3, r7
 8003438:	222b      	movs	r2, #43	; 0x2b
 800343a:	f803 2c48 	strb.w	r2, [r3, #-72]
 800343e:	e00c      	b.n	800345a <_ftoa+0x47a>
    }
    else if (flags & FLAGS_SPACE) {
 8003440:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003442:	f003 0308 	and.w	r3, r3, #8
 8003446:	2b00      	cmp	r3, #0
 8003448:	d007      	beq.n	800345a <_ftoa+0x47a>
      buf[len++] = ' ';
 800344a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800344c:	1c5a      	adds	r2, r3, #1
 800344e:	657a      	str	r2, [r7, #84]	; 0x54
 8003450:	3358      	adds	r3, #88	; 0x58
 8003452:	443b      	add	r3, r7
 8003454:	2220      	movs	r2, #32
 8003456:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 800345a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800345c:	9303      	str	r3, [sp, #12]
 800345e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003460:	9302      	str	r3, [sp, #8]
 8003462:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003464:	9301      	str	r3, [sp, #4]
 8003466:	f107 0310 	add.w	r3, r7, #16
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	68b9      	ldr	r1, [r7, #8]
 8003472:	68f8      	ldr	r0, [r7, #12]
 8003474:	f7ff fbb3 	bl	8002bde <_out_rev>
 8003478:	4603      	mov	r3, r0
}
 800347a:	4618      	mov	r0, r3
 800347c:	375c      	adds	r7, #92	; 0x5c
 800347e:	46bd      	mov	sp, r7
 8003480:	bd90      	pop	{r4, r7, pc}
 8003482:	bf00      	nop
 8003484:	3fe00000 	.word	0x3fe00000
 8003488:	cccccccd 	.word	0xcccccccd
 800348c:	66666667 	.word	0x66666667

08003490 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003494:	b09d      	sub	sp, #116	; 0x74
 8003496:	af06      	add	r7, sp, #24
 8003498:	61f8      	str	r0, [r7, #28]
 800349a:	61b9      	str	r1, [r7, #24]
 800349c:	617a      	str	r2, [r7, #20]
 800349e:	613b      	str	r3, [r7, #16]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 80034a0:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80034a4:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80034a8:	f7fd faea 	bl	8000a80 <__aeabi_dcmpeq>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d014      	beq.n	80034dc <_etoa+0x4c>
 80034b2:	f04f 32ff 	mov.w	r2, #4294967295
 80034b6:	4bc4      	ldr	r3, [pc, #784]	; (80037c8 <_etoa+0x338>)
 80034b8:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80034bc:	f7fd fb08 	bl	8000ad0 <__aeabi_dcmpgt>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d10a      	bne.n	80034dc <_etoa+0x4c>
 80034c6:	f04f 32ff 	mov.w	r2, #4294967295
 80034ca:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 80034ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80034d2:	f7fd fadf 	bl	8000a94 <__aeabi_dcmplt>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d014      	beq.n	8003506 <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 80034dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80034e0:	9304      	str	r3, [sp, #16]
 80034e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80034e6:	9303      	str	r3, [sp, #12]
 80034e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80034ec:	9302      	str	r3, [sp, #8]
 80034ee:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80034f2:	e9cd 2300 	strd	r2, r3, [sp]
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	697a      	ldr	r2, [r7, #20]
 80034fa:	69b9      	ldr	r1, [r7, #24]
 80034fc:	69f8      	ldr	r0, [r7, #28]
 80034fe:	f7ff fd6f 	bl	8002fe0 <_ftoa>
 8003502:	4603      	mov	r3, r0
 8003504:	e247      	b.n	8003996 <_etoa+0x506>
  }

  // determine the sign
  const bool negative = value < 0;
 8003506:	2301      	movs	r3, #1
 8003508:	461e      	mov	r6, r3
 800350a:	f04f 0200 	mov.w	r2, #0
 800350e:	f04f 0300 	mov.w	r3, #0
 8003512:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003516:	f7fd fabd 	bl	8000a94 <__aeabi_dcmplt>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d101      	bne.n	8003524 <_etoa+0x94>
 8003520:	2300      	movs	r3, #0
 8003522:	461e      	mov	r6, r3
 8003524:	f887 604b 	strb.w	r6, [r7, #75]	; 0x4b
  if (negative) {
 8003528:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800352c:	2b00      	cmp	r3, #0
 800352e:	d00b      	beq.n	8003548 <_etoa+0xb8>
    value = -value;
 8003530:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003534:	603b      	str	r3, [r7, #0]
 8003536:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800353a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800353e:	607b      	str	r3, [r7, #4]
 8003540:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003544:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 8003548:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800354c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003550:	2b00      	cmp	r3, #0
 8003552:	d102      	bne.n	800355a <_etoa+0xca>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8003554:	2306      	movs	r3, #6
 8003556:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 800355a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800355e:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 8003562:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003566:	f04f 0200 	mov.w	r2, #0
 800356a:	f04f 0300 	mov.w	r3, #0
 800356e:	0d0a      	lsrs	r2, r1, #20
 8003570:	2300      	movs	r3, #0
 8003572:	4613      	mov	r3, r2
 8003574:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003578:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800357c:	647b      	str	r3, [r7, #68]	; 0x44
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 800357e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003582:	4690      	mov	r8, r2
 8003584:	f3c3 0913 	ubfx	r9, r3, #0, #20
 8003588:	4644      	mov	r4, r8
 800358a:	f049 557f 	orr.w	r5, r9, #1069547520	; 0x3fc00000
 800358e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8003592:	e9c7 4508 	strd	r4, r5, [r7, #32]
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8003596:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003598:	f7fc ffa0 	bl	80004dc <__aeabi_i2d>
 800359c:	a37e      	add	r3, pc, #504	; (adr r3, 8003798 <_etoa+0x308>)
 800359e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a2:	f7fd f805 	bl	80005b0 <__aeabi_dmul>
 80035a6:	4602      	mov	r2, r0
 80035a8:	460b      	mov	r3, r1
 80035aa:	4610      	mov	r0, r2
 80035ac:	4619      	mov	r1, r3
 80035ae:	a37c      	add	r3, pc, #496	; (adr r3, 80037a0 <_etoa+0x310>)
 80035b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035b4:	f7fc fe46 	bl	8000244 <__adddf3>
 80035b8:	4602      	mov	r2, r0
 80035ba:	460b      	mov	r3, r1
 80035bc:	4614      	mov	r4, r2
 80035be:	461d      	mov	r5, r3
 80035c0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80035c4:	f04f 0200 	mov.w	r2, #0
 80035c8:	4b80      	ldr	r3, [pc, #512]	; (80037cc <_etoa+0x33c>)
 80035ca:	f7fc fe39 	bl	8000240 <__aeabi_dsub>
 80035ce:	4602      	mov	r2, r0
 80035d0:	460b      	mov	r3, r1
 80035d2:	4610      	mov	r0, r2
 80035d4:	4619      	mov	r1, r3
 80035d6:	a374      	add	r3, pc, #464	; (adr r3, 80037a8 <_etoa+0x318>)
 80035d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035dc:	f7fc ffe8 	bl	80005b0 <__aeabi_dmul>
 80035e0:	4602      	mov	r2, r0
 80035e2:	460b      	mov	r3, r1
 80035e4:	4620      	mov	r0, r4
 80035e6:	4629      	mov	r1, r5
 80035e8:	f7fc fe2c 	bl	8000244 <__adddf3>
 80035ec:	4602      	mov	r2, r0
 80035ee:	460b      	mov	r3, r1
 80035f0:	4610      	mov	r0, r2
 80035f2:	4619      	mov	r1, r3
 80035f4:	f7fd fa76 	bl	8000ae4 <__aeabi_d2iz>
 80035f8:	4603      	mov	r3, r0
 80035fa:	657b      	str	r3, [r7, #84]	; 0x54
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 80035fc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80035fe:	f7fc ff6d 	bl	80004dc <__aeabi_i2d>
 8003602:	a36b      	add	r3, pc, #428	; (adr r3, 80037b0 <_etoa+0x320>)
 8003604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003608:	f7fc ffd2 	bl	80005b0 <__aeabi_dmul>
 800360c:	4602      	mov	r2, r0
 800360e:	460b      	mov	r3, r1
 8003610:	4610      	mov	r0, r2
 8003612:	4619      	mov	r1, r3
 8003614:	f04f 0200 	mov.w	r2, #0
 8003618:	4b6d      	ldr	r3, [pc, #436]	; (80037d0 <_etoa+0x340>)
 800361a:	f7fc fe13 	bl	8000244 <__adddf3>
 800361e:	4602      	mov	r2, r0
 8003620:	460b      	mov	r3, r1
 8003622:	4610      	mov	r0, r2
 8003624:	4619      	mov	r1, r3
 8003626:	f7fd fa5d 	bl	8000ae4 <__aeabi_d2iz>
 800362a:	4603      	mov	r3, r0
 800362c:	647b      	str	r3, [r7, #68]	; 0x44
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 800362e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003630:	f7fc ff54 	bl	80004dc <__aeabi_i2d>
 8003634:	a360      	add	r3, pc, #384	; (adr r3, 80037b8 <_etoa+0x328>)
 8003636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800363a:	f7fc ffb9 	bl	80005b0 <__aeabi_dmul>
 800363e:	4602      	mov	r2, r0
 8003640:	460b      	mov	r3, r1
 8003642:	4614      	mov	r4, r2
 8003644:	461d      	mov	r5, r3
 8003646:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003648:	f7fc ff48 	bl	80004dc <__aeabi_i2d>
 800364c:	a35c      	add	r3, pc, #368	; (adr r3, 80037c0 <_etoa+0x330>)
 800364e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003652:	f7fc ffad 	bl	80005b0 <__aeabi_dmul>
 8003656:	4602      	mov	r2, r0
 8003658:	460b      	mov	r3, r1
 800365a:	4620      	mov	r0, r4
 800365c:	4629      	mov	r1, r5
 800365e:	f7fc fdef 	bl	8000240 <__aeabi_dsub>
 8003662:	4602      	mov	r2, r0
 8003664:	460b      	mov	r3, r1
 8003666:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  const double z2 = z * z;
 800366a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800366e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003672:	f7fc ff9d 	bl	80005b0 <__aeabi_dmul>
 8003676:	4602      	mov	r2, r0
 8003678:	460b      	mov	r3, r1
 800367a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 800367e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003680:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8003684:	17da      	asrs	r2, r3, #31
 8003686:	469a      	mov	sl, r3
 8003688:	4693      	mov	fp, r2
 800368a:	f04f 0200 	mov.w	r2, #0
 800368e:	f04f 0300 	mov.w	r3, #0
 8003692:	ea4f 530a 	mov.w	r3, sl, lsl #20
 8003696:	2200      	movs	r2, #0
 8003698:	e9c7 2308 	strd	r2, r3, [r7, #32]
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 800369c:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80036a0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80036a4:	4602      	mov	r2, r0
 80036a6:	460b      	mov	r3, r1
 80036a8:	f7fc fdcc 	bl	8000244 <__adddf3>
 80036ac:	4602      	mov	r2, r0
 80036ae:	460b      	mov	r3, r1
 80036b0:	4690      	mov	r8, r2
 80036b2:	4699      	mov	r9, r3
 80036b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80036b8:	f04f 0000 	mov.w	r0, #0
 80036bc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80036c0:	f7fc fdbe 	bl	8000240 <__aeabi_dsub>
 80036c4:	4602      	mov	r2, r0
 80036c6:	460b      	mov	r3, r1
 80036c8:	4692      	mov	sl, r2
 80036ca:	469b      	mov	fp, r3
 80036cc:	f04f 0200 	mov.w	r2, #0
 80036d0:	4b40      	ldr	r3, [pc, #256]	; (80037d4 <_etoa+0x344>)
 80036d2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80036d6:	f7fd f895 	bl	8000804 <__aeabi_ddiv>
 80036da:	4602      	mov	r2, r0
 80036dc:	460b      	mov	r3, r1
 80036de:	4610      	mov	r0, r2
 80036e0:	4619      	mov	r1, r3
 80036e2:	f04f 0200 	mov.w	r2, #0
 80036e6:	4b3c      	ldr	r3, [pc, #240]	; (80037d8 <_etoa+0x348>)
 80036e8:	f7fc fdac 	bl	8000244 <__adddf3>
 80036ec:	4602      	mov	r2, r0
 80036ee:	460b      	mov	r3, r1
 80036f0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80036f4:	f7fd f886 	bl	8000804 <__aeabi_ddiv>
 80036f8:	4602      	mov	r2, r0
 80036fa:	460b      	mov	r3, r1
 80036fc:	4610      	mov	r0, r2
 80036fe:	4619      	mov	r1, r3
 8003700:	f04f 0200 	mov.w	r2, #0
 8003704:	4b35      	ldr	r3, [pc, #212]	; (80037dc <_etoa+0x34c>)
 8003706:	f7fc fd9d 	bl	8000244 <__adddf3>
 800370a:	4602      	mov	r2, r0
 800370c:	460b      	mov	r3, r1
 800370e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003712:	f7fd f877 	bl	8000804 <__aeabi_ddiv>
 8003716:	4602      	mov	r2, r0
 8003718:	460b      	mov	r3, r1
 800371a:	4650      	mov	r0, sl
 800371c:	4659      	mov	r1, fp
 800371e:	f7fc fd91 	bl	8000244 <__adddf3>
 8003722:	4602      	mov	r2, r0
 8003724:	460b      	mov	r3, r1
 8003726:	4640      	mov	r0, r8
 8003728:	4649      	mov	r1, r9
 800372a:	f7fd f86b 	bl	8000804 <__aeabi_ddiv>
 800372e:	4602      	mov	r2, r0
 8003730:	460b      	mov	r3, r1
 8003732:	4610      	mov	r0, r2
 8003734:	4619      	mov	r1, r3
 8003736:	f04f 0200 	mov.w	r2, #0
 800373a:	4b29      	ldr	r3, [pc, #164]	; (80037e0 <_etoa+0x350>)
 800373c:	f7fc fd82 	bl	8000244 <__adddf3>
 8003740:	4602      	mov	r2, r0
 8003742:	460b      	mov	r3, r1
 8003744:	4620      	mov	r0, r4
 8003746:	4629      	mov	r1, r5
 8003748:	f7fc ff32 	bl	80005b0 <__aeabi_dmul>
 800374c:	4602      	mov	r2, r0
 800374e:	460b      	mov	r3, r1
 8003750:	e9c7 2308 	strd	r2, r3, [r7, #32]
  // correct for rounding errors
  if (value < conv.F) {
 8003754:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003758:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800375c:	f7fd f99a 	bl	8000a94 <__aeabi_dcmplt>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d00d      	beq.n	8003782 <_etoa+0x2f2>
    expval--;
 8003766:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003768:	3b01      	subs	r3, #1
 800376a:	657b      	str	r3, [r7, #84]	; 0x54
    conv.F /= 10;
 800376c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003770:	f04f 0200 	mov.w	r2, #0
 8003774:	4b18      	ldr	r3, [pc, #96]	; (80037d8 <_etoa+0x348>)
 8003776:	f7fd f845 	bl	8000804 <__aeabi_ddiv>
 800377a:	4602      	mov	r2, r0
 800377c:	460b      	mov	r3, r1
 800377e:	e9c7 2308 	strd	r2, r3, [r7, #32]
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8003782:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003784:	2b63      	cmp	r3, #99	; 0x63
 8003786:	dc2d      	bgt.n	80037e4 <_etoa+0x354>
 8003788:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800378a:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800378e:	db29      	blt.n	80037e4 <_etoa+0x354>
 8003790:	2304      	movs	r3, #4
 8003792:	e028      	b.n	80037e6 <_etoa+0x356>
 8003794:	f3af 8000 	nop.w
 8003798:	509f79fb 	.word	0x509f79fb
 800379c:	3fd34413 	.word	0x3fd34413
 80037a0:	8b60c8b3 	.word	0x8b60c8b3
 80037a4:	3fc68a28 	.word	0x3fc68a28
 80037a8:	636f4361 	.word	0x636f4361
 80037ac:	3fd287a7 	.word	0x3fd287a7
 80037b0:	0979a371 	.word	0x0979a371
 80037b4:	400a934f 	.word	0x400a934f
 80037b8:	bbb55516 	.word	0xbbb55516
 80037bc:	40026bb1 	.word	0x40026bb1
 80037c0:	fefa39ef 	.word	0xfefa39ef
 80037c4:	3fe62e42 	.word	0x3fe62e42
 80037c8:	7fefffff 	.word	0x7fefffff
 80037cc:	3ff80000 	.word	0x3ff80000
 80037d0:	3fe00000 	.word	0x3fe00000
 80037d4:	402c0000 	.word	0x402c0000
 80037d8:	40240000 	.word	0x40240000
 80037dc:	40180000 	.word	0x40180000
 80037e0:	3ff00000 	.word	0x3ff00000
 80037e4:	2305      	movs	r3, #5
 80037e6:	653b      	str	r3, [r7, #80]	; 0x50

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 80037e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80037ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d03d      	beq.n	8003870 <_etoa+0x3e0>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 80037f4:	a36a      	add	r3, pc, #424	; (adr r3, 80039a0 <_etoa+0x510>)
 80037f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80037fe:	f7fd f95d 	bl	8000abc <__aeabi_dcmpge>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d024      	beq.n	8003852 <_etoa+0x3c2>
 8003808:	a367      	add	r3, pc, #412	; (adr r3, 80039a8 <_etoa+0x518>)
 800380a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003812:	f7fd f93f 	bl	8000a94 <__aeabi_dcmplt>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d01a      	beq.n	8003852 <_etoa+0x3c2>
      if ((int)prec > expval) {
 800381c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003820:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003822:	429a      	cmp	r2, r3
 8003824:	da07      	bge.n	8003836 <_etoa+0x3a6>
        prec = (unsigned)((int)prec - expval - 1);
 8003826:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800382a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	3b01      	subs	r3, #1
 8003830:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003834:	e002      	b.n	800383c <_etoa+0x3ac>
      }
      else {
        prec = 0;
 8003836:	2300      	movs	r3, #0
 8003838:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 800383c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003840:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003844:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      // no characters in exponent
      minwidth = 0U;
 8003848:	2300      	movs	r3, #0
 800384a:	653b      	str	r3, [r7, #80]	; 0x50
      expval   = 0;
 800384c:	2300      	movs	r3, #0
 800384e:	657b      	str	r3, [r7, #84]	; 0x54
 8003850:	e00e      	b.n	8003870 <_etoa+0x3e0>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 8003852:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00a      	beq.n	8003870 <_etoa+0x3e0>
 800385a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800385e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003862:	2b00      	cmp	r3, #0
 8003864:	d004      	beq.n	8003870 <_etoa+0x3e0>
        --prec;
 8003866:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800386a:	3b01      	subs	r3, #1
 800386c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 8003870:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003874:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (width > minwidth) {
 8003876:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800387a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800387c:	429a      	cmp	r2, r3
 800387e:	d904      	bls.n	800388a <_etoa+0x3fa>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 8003880:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003882:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003888:	e001      	b.n	800388e <_etoa+0x3fe>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 800388a:	2300      	movs	r3, #0
 800388c:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 800388e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d004      	beq.n	80038a4 <_etoa+0x414>
 800389a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800389c:	2b00      	cmp	r3, #0
 800389e:	d001      	beq.n	80038a4 <_etoa+0x414>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 80038a0:	2300      	movs	r3, #0
 80038a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  }

  // rescale the float value
  if (expval) {
 80038a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d009      	beq.n	80038be <_etoa+0x42e>
    value /= conv.F;
 80038aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80038ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80038b2:	f7fc ffa7 	bl	8000804 <__aeabi_ddiv>
 80038b6:	4602      	mov	r2, r0
 80038b8:	460b      	mov	r3, r1
 80038ba:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
  }

  // output the floating part
  const size_t start_idx = idx;
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 80038c2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d008      	beq.n	80038dc <_etoa+0x44c>
 80038ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80038ce:	60bb      	str	r3, [r7, #8]
 80038d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80038d4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	e003      	b.n	80038e4 <_etoa+0x454>
 80038dc:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80038e0:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80038e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80038e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80038ec:	9304      	str	r3, [sp, #16]
 80038ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038f0:	9303      	str	r3, [sp, #12]
 80038f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80038f6:	9302      	str	r3, [sp, #8]
 80038f8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80038fc:	e9cd 3400 	strd	r3, r4, [sp]
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	69b9      	ldr	r1, [r7, #24]
 8003906:	69f8      	ldr	r0, [r7, #28]
 8003908:	f7ff fb6a 	bl	8002fe0 <_ftoa>
 800390c:	6178      	str	r0, [r7, #20]

  // output the exponent part
  if (minwidth) {
 800390e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003910:	2b00      	cmp	r3, #0
 8003912:	d03f      	beq.n	8003994 <_etoa+0x504>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8003914:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003918:	f003 0320 	and.w	r3, r3, #32
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <_etoa+0x494>
 8003920:	2045      	movs	r0, #69	; 0x45
 8003922:	e000      	b.n	8003926 <_etoa+0x496>
 8003924:	2065      	movs	r0, #101	; 0x65
 8003926:	697a      	ldr	r2, [r7, #20]
 8003928:	1c53      	adds	r3, r2, #1
 800392a:	617b      	str	r3, [r7, #20]
 800392c:	69fc      	ldr	r4, [r7, #28]
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	69b9      	ldr	r1, [r7, #24]
 8003932:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 8003934:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003936:	2b00      	cmp	r3, #0
 8003938:	bfb8      	it	lt
 800393a:	425b      	neglt	r3, r3
 800393c:	4618      	mov	r0, r3
 800393e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003940:	0fdb      	lsrs	r3, r3, #31
 8003942:	b2db      	uxtb	r3, r3
 8003944:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003946:	3a01      	subs	r2, #1
 8003948:	2105      	movs	r1, #5
 800394a:	9105      	str	r1, [sp, #20]
 800394c:	9204      	str	r2, [sp, #16]
 800394e:	2200      	movs	r2, #0
 8003950:	9203      	str	r2, [sp, #12]
 8003952:	220a      	movs	r2, #10
 8003954:	9202      	str	r2, [sp, #8]
 8003956:	9301      	str	r3, [sp, #4]
 8003958:	9000      	str	r0, [sp, #0]
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	697a      	ldr	r2, [r7, #20]
 800395e:	69b9      	ldr	r1, [r7, #24]
 8003960:	69f8      	ldr	r0, [r7, #28]
 8003962:	f7ff fa68 	bl	8002e36 <_ntoa_long>
 8003966:	6178      	str	r0, [r7, #20]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 8003968:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00f      	beq.n	8003994 <_etoa+0x504>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8003974:	e007      	b.n	8003986 <_etoa+0x4f6>
 8003976:	697a      	ldr	r2, [r7, #20]
 8003978:	1c53      	adds	r3, r2, #1
 800397a:	617b      	str	r3, [r7, #20]
 800397c:	69fc      	ldr	r4, [r7, #28]
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	69b9      	ldr	r1, [r7, #24]
 8003982:	2020      	movs	r0, #32
 8003984:	47a0      	blx	r4
 8003986:	697a      	ldr	r2, [r7, #20]
 8003988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8003990:	429a      	cmp	r2, r3
 8003992:	d8f0      	bhi.n	8003976 <_etoa+0x4e6>
    }
  }
  return idx;
 8003994:	697b      	ldr	r3, [r7, #20]
}
 8003996:	4618      	mov	r0, r3
 8003998:	375c      	adds	r7, #92	; 0x5c
 800399a:	46bd      	mov	sp, r7
 800399c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039a0:	eb1c432d 	.word	0xeb1c432d
 80039a4:	3f1a36e2 	.word	0x3f1a36e2
 80039a8:	00000000 	.word	0x00000000
 80039ac:	412e8480 	.word	0x412e8480

080039b0 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 80039b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039b4:	b0a3      	sub	sp, #140	; 0x8c
 80039b6:	af0a      	add	r7, sp, #40	; 0x28
 80039b8:	6178      	str	r0, [r7, #20]
 80039ba:	6139      	str	r1, [r7, #16]
 80039bc:	60fa      	str	r2, [r7, #12]
 80039be:	60bb      	str	r3, [r7, #8]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 80039c0:	2300      	movs	r3, #0
 80039c2:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!buffer) {
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	f040 84ba 	bne.w	8004340 <_vsnprintf+0x990>
    // use null output function
    out = _out_null;
 80039cc:	4ba3      	ldr	r3, [pc, #652]	; (8003c5c <_vsnprintf+0x2ac>)
 80039ce:	617b      	str	r3, [r7, #20]
  }

  while (*format)
 80039d0:	f000 bcb6 	b.w	8004340 <_vsnprintf+0x990>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	2b25      	cmp	r3, #37	; 0x25
 80039da:	d00d      	beq.n	80039f8 <_vsnprintf+0x48>
      // no
      out(*format, buffer, idx++, maxlen);
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	7818      	ldrb	r0, [r3, #0]
 80039e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80039e2:	1c53      	adds	r3, r2, #1
 80039e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80039e6:	697c      	ldr	r4, [r7, #20]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6939      	ldr	r1, [r7, #16]
 80039ec:	47a0      	blx	r4
      format++;
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	3301      	adds	r3, #1
 80039f2:	60bb      	str	r3, [r7, #8]
      continue;
 80039f4:	f000 bca4 	b.w	8004340 <_vsnprintf+0x990>
    }
    else {
      // yes, evaluate it
      format++;
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	3301      	adds	r3, #1
 80039fc:	60bb      	str	r3, [r7, #8]
    }

    // evaluate flags
    flags = 0U;
 80039fe:	2300      	movs	r3, #0
 8003a00:	65fb      	str	r3, [r7, #92]	; 0x5c
    do {
      switch (*format) {
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	3b20      	subs	r3, #32
 8003a08:	2b10      	cmp	r3, #16
 8003a0a:	d857      	bhi.n	8003abc <_vsnprintf+0x10c>
 8003a0c:	a201      	add	r2, pc, #4	; (adr r2, 8003a14 <_vsnprintf+0x64>)
 8003a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a12:	bf00      	nop
 8003a14:	08003a95 	.word	0x08003a95
 8003a18:	08003abd 	.word	0x08003abd
 8003a1c:	08003abd 	.word	0x08003abd
 8003a20:	08003aa9 	.word	0x08003aa9
 8003a24:	08003abd 	.word	0x08003abd
 8003a28:	08003abd 	.word	0x08003abd
 8003a2c:	08003abd 	.word	0x08003abd
 8003a30:	08003abd 	.word	0x08003abd
 8003a34:	08003abd 	.word	0x08003abd
 8003a38:	08003abd 	.word	0x08003abd
 8003a3c:	08003abd 	.word	0x08003abd
 8003a40:	08003a81 	.word	0x08003a81
 8003a44:	08003abd 	.word	0x08003abd
 8003a48:	08003a6d 	.word	0x08003a6d
 8003a4c:	08003abd 	.word	0x08003abd
 8003a50:	08003abd 	.word	0x08003abd
 8003a54:	08003a59 	.word	0x08003a59
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8003a58:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a5a:	f043 0301 	orr.w	r3, r3, #1
 8003a5e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	3301      	adds	r3, #1
 8003a64:	60bb      	str	r3, [r7, #8]
 8003a66:	2301      	movs	r3, #1
 8003a68:	653b      	str	r3, [r7, #80]	; 0x50
 8003a6a:	e02a      	b.n	8003ac2 <_vsnprintf+0x112>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8003a6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a6e:	f043 0302 	orr.w	r3, r3, #2
 8003a72:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	3301      	adds	r3, #1
 8003a78:	60bb      	str	r3, [r7, #8]
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	653b      	str	r3, [r7, #80]	; 0x50
 8003a7e:	e020      	b.n	8003ac2 <_vsnprintf+0x112>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8003a80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a82:	f043 0304 	orr.w	r3, r3, #4
 8003a86:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	60bb      	str	r3, [r7, #8]
 8003a8e:	2301      	movs	r3, #1
 8003a90:	653b      	str	r3, [r7, #80]	; 0x50
 8003a92:	e016      	b.n	8003ac2 <_vsnprintf+0x112>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8003a94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a96:	f043 0308 	orr.w	r3, r3, #8
 8003a9a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	60bb      	str	r3, [r7, #8]
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	653b      	str	r3, [r7, #80]	; 0x50
 8003aa6:	e00c      	b.n	8003ac2 <_vsnprintf+0x112>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8003aa8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003aaa:	f043 0310 	orr.w	r3, r3, #16
 8003aae:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	60bb      	str	r3, [r7, #8]
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	653b      	str	r3, [r7, #80]	; 0x50
 8003aba:	e002      	b.n	8003ac2 <_vsnprintf+0x112>
        default :                                   n = 0U; break;
 8003abc:	2300      	movs	r3, #0
 8003abe:	653b      	str	r3, [r7, #80]	; 0x50
 8003ac0:	bf00      	nop
      }
    } while (n);
 8003ac2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d19c      	bne.n	8003a02 <_vsnprintf+0x52>

    // evaluate width field
    width = 0U;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	65bb      	str	r3, [r7, #88]	; 0x58
    if (_is_digit(*format)) {
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f7ff f84a 	bl	8002b6a <_is_digit>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d006      	beq.n	8003aea <_vsnprintf+0x13a>
      width = _atoi(&format);
 8003adc:	f107 0308 	add.w	r3, r7, #8
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7ff f858 	bl	8002b96 <_atoi>
 8003ae6:	65b8      	str	r0, [r7, #88]	; 0x58
 8003ae8:	e01a      	b.n	8003b20 <_vsnprintf+0x170>
    }
    else if (*format == '*') {
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	2b2a      	cmp	r3, #42	; 0x2a
 8003af0:	d116      	bne.n	8003b20 <_vsnprintf+0x170>
      const int w = va_arg(va, int);
 8003af2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003af6:	1d1a      	adds	r2, r3, #4
 8003af8:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	63bb      	str	r3, [r7, #56]	; 0x38
      if (w < 0) {
 8003b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	da07      	bge.n	8003b16 <_vsnprintf+0x166>
        flags |= FLAGS_LEFT;    // reverse padding
 8003b06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b08:	f043 0302 	orr.w	r3, r3, #2
 8003b0c:	65fb      	str	r3, [r7, #92]	; 0x5c
        width = (unsigned int)-w;
 8003b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b10:	425b      	negs	r3, r3
 8003b12:	65bb      	str	r3, [r7, #88]	; 0x58
 8003b14:	e001      	b.n	8003b1a <_vsnprintf+0x16a>
      }
      else {
        width = (unsigned int)w;
 8003b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b18:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      format++;
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	60bb      	str	r3, [r7, #8]
    }

    // evaluate precision field
    precision = 0U;
 8003b20:	2300      	movs	r3, #0
 8003b22:	657b      	str	r3, [r7, #84]	; 0x54
    if (*format == '.') {
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	2b2e      	cmp	r3, #46	; 0x2e
 8003b2a:	d127      	bne.n	8003b7c <_vsnprintf+0x1cc>
      flags |= FLAGS_PRECISION;
 8003b2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b32:	65fb      	str	r3, [r7, #92]	; 0x5c
      format++;
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	3301      	adds	r3, #1
 8003b38:	60bb      	str	r3, [r7, #8]
      if (_is_digit(*format)) {
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7ff f813 	bl	8002b6a <_is_digit>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d006      	beq.n	8003b58 <_vsnprintf+0x1a8>
        precision = _atoi(&format);
 8003b4a:	f107 0308 	add.w	r3, r7, #8
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7ff f821 	bl	8002b96 <_atoi>
 8003b54:	6578      	str	r0, [r7, #84]	; 0x54
 8003b56:	e011      	b.n	8003b7c <_vsnprintf+0x1cc>
      }
      else if (*format == '*') {
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	2b2a      	cmp	r3, #42	; 0x2a
 8003b5e:	d10d      	bne.n	8003b7c <_vsnprintf+0x1cc>
        const int prec = (int)va_arg(va, int);
 8003b60:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003b64:	1d1a      	adds	r2, r3, #4
 8003b66:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	637b      	str	r3, [r7, #52]	; 0x34
        precision = prec > 0 ? (unsigned int)prec : 0U;
 8003b6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b70:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003b74:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	3301      	adds	r3, #1
 8003b7a:	60bb      	str	r3, [r7, #8]
      }
    }

    // evaluate length field
    switch (*format) {
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	781b      	ldrb	r3, [r3, #0]
 8003b80:	3b68      	subs	r3, #104	; 0x68
 8003b82:	2b12      	cmp	r3, #18
 8003b84:	d866      	bhi.n	8003c54 <_vsnprintf+0x2a4>
 8003b86:	a201      	add	r2, pc, #4	; (adr r2, 8003b8c <_vsnprintf+0x1dc>)
 8003b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b8c:	08003bff 	.word	0x08003bff
 8003b90:	08003c55 	.word	0x08003c55
 8003b94:	08003c35 	.word	0x08003c35
 8003b98:	08003c55 	.word	0x08003c55
 8003b9c:	08003bd9 	.word	0x08003bd9
 8003ba0:	08003c55 	.word	0x08003c55
 8003ba4:	08003c55 	.word	0x08003c55
 8003ba8:	08003c55 	.word	0x08003c55
 8003bac:	08003c55 	.word	0x08003c55
 8003bb0:	08003c55 	.word	0x08003c55
 8003bb4:	08003c55 	.word	0x08003c55
 8003bb8:	08003c55 	.word	0x08003c55
 8003bbc:	08003c25 	.word	0x08003c25
 8003bc0:	08003c55 	.word	0x08003c55
 8003bc4:	08003c55 	.word	0x08003c55
 8003bc8:	08003c55 	.word	0x08003c55
 8003bcc:	08003c55 	.word	0x08003c55
 8003bd0:	08003c55 	.word	0x08003c55
 8003bd4:	08003c45 	.word	0x08003c45
      case 'l' :
        flags |= FLAGS_LONG;
 8003bd8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003bda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bde:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	3301      	adds	r3, #1
 8003be4:	60bb      	str	r3, [r7, #8]
        if (*format == 'l') {
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	2b6c      	cmp	r3, #108	; 0x6c
 8003bec:	d134      	bne.n	8003c58 <_vsnprintf+0x2a8>
          flags |= FLAGS_LONG_LONG;
 8003bee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003bf0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bf4:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	60bb      	str	r3, [r7, #8]
        }
        break;
 8003bfc:	e02c      	b.n	8003c58 <_vsnprintf+0x2a8>
      case 'h' :
        flags |= FLAGS_SHORT;
 8003bfe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c04:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	3301      	adds	r3, #1
 8003c0a:	60bb      	str	r3, [r7, #8]
        if (*format == 'h') {
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	781b      	ldrb	r3, [r3, #0]
 8003c10:	2b68      	cmp	r3, #104	; 0x68
 8003c12:	d125      	bne.n	8003c60 <_vsnprintf+0x2b0>
          flags |= FLAGS_CHAR;
 8003c14:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c1a:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	3301      	adds	r3, #1
 8003c20:	60bb      	str	r3, [r7, #8]
        }
        break;
 8003c22:	e01d      	b.n	8003c60 <_vsnprintf+0x2b0>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8003c24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c2a:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	3301      	adds	r3, #1
 8003c30:	60bb      	str	r3, [r7, #8]
        break;
 8003c32:	e016      	b.n	8003c62 <_vsnprintf+0x2b2>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8003c34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c3a:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	3301      	adds	r3, #1
 8003c40:	60bb      	str	r3, [r7, #8]
        break;
 8003c42:	e00e      	b.n	8003c62 <_vsnprintf+0x2b2>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8003c44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c4a:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	60bb      	str	r3, [r7, #8]
        break;
 8003c52:	e006      	b.n	8003c62 <_vsnprintf+0x2b2>
      default :
        break;
 8003c54:	bf00      	nop
 8003c56:	e004      	b.n	8003c62 <_vsnprintf+0x2b2>
        break;
 8003c58:	bf00      	nop
 8003c5a:	e002      	b.n	8003c62 <_vsnprintf+0x2b2>
 8003c5c:	08002b19 	.word	0x08002b19
        break;
 8003c60:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	3b25      	subs	r3, #37	; 0x25
 8003c68:	2b53      	cmp	r3, #83	; 0x53
 8003c6a:	f200 835c 	bhi.w	8004326 <_vsnprintf+0x976>
 8003c6e:	a201      	add	r2, pc, #4	; (adr r2, 8003c74 <_vsnprintf+0x2c4>)
 8003c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c74:	0800430f 	.word	0x0800430f
 8003c78:	08004327 	.word	0x08004327
 8003c7c:	08004327 	.word	0x08004327
 8003c80:	08004327 	.word	0x08004327
 8003c84:	08004327 	.word	0x08004327
 8003c88:	08004327 	.word	0x08004327
 8003c8c:	08004327 	.word	0x08004327
 8003c90:	08004327 	.word	0x08004327
 8003c94:	08004327 	.word	0x08004327
 8003c98:	08004327 	.word	0x08004327
 8003c9c:	08004327 	.word	0x08004327
 8003ca0:	08004327 	.word	0x08004327
 8003ca4:	08004327 	.word	0x08004327
 8003ca8:	08004327 	.word	0x08004327
 8003cac:	08004327 	.word	0x08004327
 8003cb0:	08004327 	.word	0x08004327
 8003cb4:	08004327 	.word	0x08004327
 8003cb8:	08004327 	.word	0x08004327
 8003cbc:	08004327 	.word	0x08004327
 8003cc0:	08004327 	.word	0x08004327
 8003cc4:	08004327 	.word	0x08004327
 8003cc8:	08004327 	.word	0x08004327
 8003ccc:	08004327 	.word	0x08004327
 8003cd0:	08004327 	.word	0x08004327
 8003cd4:	08004327 	.word	0x08004327
 8003cd8:	08004327 	.word	0x08004327
 8003cdc:	08004327 	.word	0x08004327
 8003ce0:	08004327 	.word	0x08004327
 8003ce4:	08004327 	.word	0x08004327
 8003ce8:	08004327 	.word	0x08004327
 8003cec:	08004327 	.word	0x08004327
 8003cf0:	08004327 	.word	0x08004327
 8003cf4:	080040c7 	.word	0x080040c7
 8003cf8:	0800407b 	.word	0x0800407b
 8003cfc:	080040c7 	.word	0x080040c7
 8003d00:	08004327 	.word	0x08004327
 8003d04:	08004327 	.word	0x08004327
 8003d08:	08004327 	.word	0x08004327
 8003d0c:	08004327 	.word	0x08004327
 8003d10:	08004327 	.word	0x08004327
 8003d14:	08004327 	.word	0x08004327
 8003d18:	08004327 	.word	0x08004327
 8003d1c:	08004327 	.word	0x08004327
 8003d20:	08004327 	.word	0x08004327
 8003d24:	08004327 	.word	0x08004327
 8003d28:	08004327 	.word	0x08004327
 8003d2c:	08004327 	.word	0x08004327
 8003d30:	08004327 	.word	0x08004327
 8003d34:	08004327 	.word	0x08004327
 8003d38:	08004327 	.word	0x08004327
 8003d3c:	08004327 	.word	0x08004327
 8003d40:	08003dc5 	.word	0x08003dc5
 8003d44:	08004327 	.word	0x08004327
 8003d48:	08004327 	.word	0x08004327
 8003d4c:	08004327 	.word	0x08004327
 8003d50:	08004327 	.word	0x08004327
 8003d54:	08004327 	.word	0x08004327
 8003d58:	08004327 	.word	0x08004327
 8003d5c:	08004327 	.word	0x08004327
 8003d60:	08004327 	.word	0x08004327
 8003d64:	08004327 	.word	0x08004327
 8003d68:	08003dc5 	.word	0x08003dc5
 8003d6c:	08004133 	.word	0x08004133
 8003d70:	08003dc5 	.word	0x08003dc5
 8003d74:	080040c7 	.word	0x080040c7
 8003d78:	0800407b 	.word	0x0800407b
 8003d7c:	080040c7 	.word	0x080040c7
 8003d80:	08004327 	.word	0x08004327
 8003d84:	08003dc5 	.word	0x08003dc5
 8003d88:	08004327 	.word	0x08004327
 8003d8c:	08004327 	.word	0x08004327
 8003d90:	08004327 	.word	0x08004327
 8003d94:	08004327 	.word	0x08004327
 8003d98:	08004327 	.word	0x08004327
 8003d9c:	08003dc5 	.word	0x08003dc5
 8003da0:	08004273 	.word	0x08004273
 8003da4:	08004327 	.word	0x08004327
 8003da8:	08004327 	.word	0x08004327
 8003dac:	080041ab 	.word	0x080041ab
 8003db0:	08004327 	.word	0x08004327
 8003db4:	08003dc5 	.word	0x08003dc5
 8003db8:	08004327 	.word	0x08004327
 8003dbc:	08004327 	.word	0x08004327
 8003dc0:	08003dc5 	.word	0x08003dc5
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	2b78      	cmp	r3, #120	; 0x78
 8003dca:	d003      	beq.n	8003dd4 <_vsnprintf+0x424>
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	2b58      	cmp	r3, #88	; 0x58
 8003dd2:	d102      	bne.n	8003dda <_vsnprintf+0x42a>
          base = 16U;
 8003dd4:	2310      	movs	r3, #16
 8003dd6:	64bb      	str	r3, [r7, #72]	; 0x48
 8003dd8:	e013      	b.n	8003e02 <_vsnprintf+0x452>
        }
        else if (*format == 'o') {
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	2b6f      	cmp	r3, #111	; 0x6f
 8003de0:	d102      	bne.n	8003de8 <_vsnprintf+0x438>
          base =  8U;
 8003de2:	2308      	movs	r3, #8
 8003de4:	64bb      	str	r3, [r7, #72]	; 0x48
 8003de6:	e00c      	b.n	8003e02 <_vsnprintf+0x452>
        }
        else if (*format == 'b') {
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	2b62      	cmp	r3, #98	; 0x62
 8003dee:	d102      	bne.n	8003df6 <_vsnprintf+0x446>
          base =  2U;
 8003df0:	2302      	movs	r3, #2
 8003df2:	64bb      	str	r3, [r7, #72]	; 0x48
 8003df4:	e005      	b.n	8003e02 <_vsnprintf+0x452>
        }
        else {
          base = 10U;
 8003df6:	230a      	movs	r3, #10
 8003df8:	64bb      	str	r3, [r7, #72]	; 0x48
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8003dfa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003dfc:	f023 0310 	bic.w	r3, r3, #16
 8003e00:	65fb      	str	r3, [r7, #92]	; 0x5c
        }
        // uppercase
        if (*format == 'X') {
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	2b58      	cmp	r3, #88	; 0x58
 8003e08:	d103      	bne.n	8003e12 <_vsnprintf+0x462>
          flags |= FLAGS_UPPERCASE;
 8003e0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e0c:	f043 0320 	orr.w	r3, r3, #32
 8003e10:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	2b69      	cmp	r3, #105	; 0x69
 8003e18:	d007      	beq.n	8003e2a <_vsnprintf+0x47a>
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	2b64      	cmp	r3, #100	; 0x64
 8003e20:	d003      	beq.n	8003e2a <_vsnprintf+0x47a>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8003e22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e24:	f023 030c 	bic.w	r3, r3, #12
 8003e28:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 8003e2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d003      	beq.n	8003e3c <_vsnprintf+0x48c>
          flags &= ~FLAGS_ZEROPAD;
 8003e34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e36:	f023 0301 	bic.w	r3, r3, #1
 8003e3a:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	2b69      	cmp	r3, #105	; 0x69
 8003e42:	d004      	beq.n	8003e4e <_vsnprintf+0x49e>
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	2b64      	cmp	r3, #100	; 0x64
 8003e4a:	f040 8098 	bne.w	8003f7e <_vsnprintf+0x5ce>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 8003e4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e50:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d031      	beq.n	8003ebc <_vsnprintf+0x50c>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 8003e58:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e5c:	3307      	adds	r3, #7
 8003e5e:	f023 0307 	bic.w	r3, r3, #7
 8003e62:	f103 0208 	add.w	r2, r3, #8
 8003e66:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e6e:	e9c7 2306 	strd	r2, r3, [r7, #24]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8003e72:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	da06      	bge.n	8003e88 <_vsnprintf+0x4d8>
 8003e7a:	2100      	movs	r1, #0
 8003e7c:	f1d2 0800 	rsbs	r8, r2, #0
 8003e80:	eb61 0903 	sbc.w	r9, r1, r3
 8003e84:	4642      	mov	r2, r8
 8003e86:	464b      	mov	r3, r9
 8003e88:	69f9      	ldr	r1, [r7, #28]
 8003e8a:	0fc9      	lsrs	r1, r1, #31
 8003e8c:	b2c9      	uxtb	r1, r1
 8003e8e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003e90:	2400      	movs	r4, #0
 8003e92:	4682      	mov	sl, r0
 8003e94:	46a3      	mov	fp, r4
 8003e96:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8003e98:	9008      	str	r0, [sp, #32]
 8003e9a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8003e9c:	9007      	str	r0, [sp, #28]
 8003e9e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003ea0:	9006      	str	r0, [sp, #24]
 8003ea2:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8003ea6:	9102      	str	r1, [sp, #8]
 8003ea8:	e9cd 2300 	strd	r2, r3, [sp]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003eb0:	6939      	ldr	r1, [r7, #16]
 8003eb2:	6978      	ldr	r0, [r7, #20]
 8003eb4:	f7ff f825 	bl	8002f02 <_ntoa_long_long>
 8003eb8:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8003eba:	e0da      	b.n	8004072 <_vsnprintf+0x6c2>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8003ebc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d020      	beq.n	8003f08 <_vsnprintf+0x558>
            const long value = va_arg(va, long);
 8003ec6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003eca:	1d1a      	adds	r2, r3, #4
 8003ecc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	627b      	str	r3, [r7, #36]	; 0x24
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	bfb8      	it	lt
 8003eda:	425b      	neglt	r3, r3
 8003edc:	4619      	mov	r1, r3
 8003ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee0:	0fdb      	lsrs	r3, r3, #31
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003ee6:	9205      	str	r2, [sp, #20]
 8003ee8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003eea:	9204      	str	r2, [sp, #16]
 8003eec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003eee:	9203      	str	r2, [sp, #12]
 8003ef0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ef2:	9202      	str	r2, [sp, #8]
 8003ef4:	9301      	str	r3, [sp, #4]
 8003ef6:	9100      	str	r1, [sp, #0]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003efc:	6939      	ldr	r1, [r7, #16]
 8003efe:	6978      	ldr	r0, [r7, #20]
 8003f00:	f7fe ff99 	bl	8002e36 <_ntoa_long>
 8003f04:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8003f06:	e0b4      	b.n	8004072 <_vsnprintf+0x6c2>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8003f08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d007      	beq.n	8003f22 <_vsnprintf+0x572>
 8003f12:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003f16:	1d1a      	adds	r2, r3, #4
 8003f18:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	e012      	b.n	8003f48 <_vsnprintf+0x598>
 8003f22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d007      	beq.n	8003f3c <_vsnprintf+0x58c>
 8003f2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003f30:	1d1a      	adds	r2, r3, #4
 8003f32:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	b21b      	sxth	r3, r3
 8003f3a:	e005      	b.n	8003f48 <_vsnprintf+0x598>
 8003f3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003f40:	1d1a      	adds	r2, r3, #4
 8003f42:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	62bb      	str	r3, [r7, #40]	; 0x28
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8003f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	bfb8      	it	lt
 8003f50:	425b      	neglt	r3, r3
 8003f52:	4619      	mov	r1, r3
 8003f54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f56:	0fdb      	lsrs	r3, r3, #31
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003f5c:	9205      	str	r2, [sp, #20]
 8003f5e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003f60:	9204      	str	r2, [sp, #16]
 8003f62:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003f64:	9203      	str	r2, [sp, #12]
 8003f66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f68:	9202      	str	r2, [sp, #8]
 8003f6a:	9301      	str	r3, [sp, #4]
 8003f6c:	9100      	str	r1, [sp, #0]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f72:	6939      	ldr	r1, [r7, #16]
 8003f74:	6978      	ldr	r0, [r7, #20]
 8003f76:	f7fe ff5e 	bl	8002e36 <_ntoa_long>
 8003f7a:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8003f7c:	e079      	b.n	8004072 <_vsnprintf+0x6c2>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8003f7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d022      	beq.n	8003fce <_vsnprintf+0x61e>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8003f88:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003f8c:	3307      	adds	r3, #7
 8003f8e:	f023 0307 	bic.w	r3, r3, #7
 8003f92:	f103 0208 	add.w	r2, r3, #8
 8003f96:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f9e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003fa0:	2000      	movs	r0, #0
 8003fa2:	460d      	mov	r5, r1
 8003fa4:	4606      	mov	r6, r0
 8003fa6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8003fa8:	9108      	str	r1, [sp, #32]
 8003faa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003fac:	9107      	str	r1, [sp, #28]
 8003fae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003fb0:	9106      	str	r1, [sp, #24]
 8003fb2:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8003fb6:	2100      	movs	r1, #0
 8003fb8:	9102      	str	r1, [sp, #8]
 8003fba:	e9cd 2300 	strd	r2, r3, [sp]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003fc2:	6939      	ldr	r1, [r7, #16]
 8003fc4:	6978      	ldr	r0, [r7, #20]
 8003fc6:	f7fe ff9c 	bl	8002f02 <_ntoa_long_long>
 8003fca:	64f8      	str	r0, [r7, #76]	; 0x4c
 8003fcc:	e051      	b.n	8004072 <_vsnprintf+0x6c2>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8003fce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d018      	beq.n	800400a <_vsnprintf+0x65a>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8003fd8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003fdc:	1d1a      	adds	r2, r3, #4
 8003fde:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003fe6:	9205      	str	r2, [sp, #20]
 8003fe8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003fea:	9204      	str	r2, [sp, #16]
 8003fec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003fee:	9203      	str	r2, [sp, #12]
 8003ff0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ff2:	9202      	str	r2, [sp, #8]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	9201      	str	r2, [sp, #4]
 8003ff8:	9300      	str	r3, [sp, #0]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003ffe:	6939      	ldr	r1, [r7, #16]
 8004000:	6978      	ldr	r0, [r7, #20]
 8004002:	f7fe ff18 	bl	8002e36 <_ntoa_long>
 8004006:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004008:	e033      	b.n	8004072 <_vsnprintf+0x6c2>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 800400a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800400c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004010:	2b00      	cmp	r3, #0
 8004012:	d007      	beq.n	8004024 <_vsnprintf+0x674>
 8004014:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004018:	1d1a      	adds	r2, r3, #4
 800401a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	b2db      	uxtb	r3, r3
 8004022:	e012      	b.n	800404a <_vsnprintf+0x69a>
 8004024:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800402a:	2b00      	cmp	r3, #0
 800402c:	d007      	beq.n	800403e <_vsnprintf+0x68e>
 800402e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004032:	1d1a      	adds	r2, r3, #4
 8004034:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	b29b      	uxth	r3, r3
 800403c:	e005      	b.n	800404a <_vsnprintf+0x69a>
 800403e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004042:	1d1a      	adds	r2, r3, #4
 8004044:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	62fb      	str	r3, [r7, #44]	; 0x2c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 800404c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800404e:	9305      	str	r3, [sp, #20]
 8004050:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004052:	9304      	str	r3, [sp, #16]
 8004054:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004056:	9303      	str	r3, [sp, #12]
 8004058:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800405a:	9302      	str	r3, [sp, #8]
 800405c:	2300      	movs	r3, #0
 800405e:	9301      	str	r3, [sp, #4]
 8004060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004062:	9300      	str	r3, [sp, #0]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004068:	6939      	ldr	r1, [r7, #16]
 800406a:	6978      	ldr	r0, [r7, #20]
 800406c:	f7fe fee3 	bl	8002e36 <_ntoa_long>
 8004070:	64f8      	str	r0, [r7, #76]	; 0x4c
          }
        }
        format++;
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	3301      	adds	r3, #1
 8004076:	60bb      	str	r3, [r7, #8]
        break;
 8004078:	e162      	b.n	8004340 <_vsnprintf+0x990>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	2b46      	cmp	r3, #70	; 0x46
 8004080:	d103      	bne.n	800408a <_vsnprintf+0x6da>
 8004082:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004084:	f043 0320 	orr.w	r3, r3, #32
 8004088:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 800408a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800408e:	3307      	adds	r3, #7
 8004090:	f023 0307 	bic.w	r3, r3, #7
 8004094:	f103 0208 	add.w	r2, r3, #8
 8004098:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800409c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040a0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80040a2:	9104      	str	r1, [sp, #16]
 80040a4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80040a6:	9103      	str	r1, [sp, #12]
 80040a8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80040aa:	9102      	str	r1, [sp, #8]
 80040ac:	e9cd 2300 	strd	r2, r3, [sp]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80040b4:	6939      	ldr	r1, [r7, #16]
 80040b6:	6978      	ldr	r0, [r7, #20]
 80040b8:	f7fe ff92 	bl	8002fe0 <_ftoa>
 80040bc:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	3301      	adds	r3, #1
 80040c2:	60bb      	str	r3, [r7, #8]
        break;
 80040c4:	e13c      	b.n	8004340 <_vsnprintf+0x990>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	2b67      	cmp	r3, #103	; 0x67
 80040cc:	d003      	beq.n	80040d6 <_vsnprintf+0x726>
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	781b      	ldrb	r3, [r3, #0]
 80040d2:	2b47      	cmp	r3, #71	; 0x47
 80040d4:	d103      	bne.n	80040de <_vsnprintf+0x72e>
 80040d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80040dc:	65fb      	str	r3, [r7, #92]	; 0x5c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	2b45      	cmp	r3, #69	; 0x45
 80040e4:	d003      	beq.n	80040ee <_vsnprintf+0x73e>
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	2b47      	cmp	r3, #71	; 0x47
 80040ec:	d103      	bne.n	80040f6 <_vsnprintf+0x746>
 80040ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040f0:	f043 0320 	orr.w	r3, r3, #32
 80040f4:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 80040f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80040fa:	3307      	adds	r3, #7
 80040fc:	f023 0307 	bic.w	r3, r3, #7
 8004100:	f103 0208 	add.w	r2, r3, #8
 8004104:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800410c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800410e:	9104      	str	r1, [sp, #16]
 8004110:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004112:	9103      	str	r1, [sp, #12]
 8004114:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004116:	9102      	str	r1, [sp, #8]
 8004118:	e9cd 2300 	strd	r2, r3, [sp]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004120:	6939      	ldr	r1, [r7, #16]
 8004122:	6978      	ldr	r0, [r7, #20]
 8004124:	f7ff f9b4 	bl	8003490 <_etoa>
 8004128:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	3301      	adds	r3, #1
 800412e:	60bb      	str	r3, [r7, #8]
        break;
 8004130:	e106      	b.n	8004340 <_vsnprintf+0x990>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 8004132:	2301      	movs	r3, #1
 8004134:	647b      	str	r3, [r7, #68]	; 0x44
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 8004136:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	2b00      	cmp	r3, #0
 800413e:	d10e      	bne.n	800415e <_vsnprintf+0x7ae>
          while (l++ < width) {
 8004140:	e007      	b.n	8004152 <_vsnprintf+0x7a2>
            out(' ', buffer, idx++, maxlen);
 8004142:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004144:	1c53      	adds	r3, r2, #1
 8004146:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004148:	697c      	ldr	r4, [r7, #20]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	6939      	ldr	r1, [r7, #16]
 800414e:	2020      	movs	r0, #32
 8004150:	47a0      	blx	r4
          while (l++ < width) {
 8004152:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004154:	1c5a      	adds	r2, r3, #1
 8004156:	647a      	str	r2, [r7, #68]	; 0x44
 8004158:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800415a:	429a      	cmp	r2, r3
 800415c:	d8f1      	bhi.n	8004142 <_vsnprintf+0x792>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 800415e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004162:	1d1a      	adds	r2, r3, #4
 8004164:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	b2d8      	uxtb	r0, r3
 800416c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800416e:	1c53      	adds	r3, r2, #1
 8004170:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004172:	697c      	ldr	r4, [r7, #20]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6939      	ldr	r1, [r7, #16]
 8004178:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 800417a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00e      	beq.n	80041a2 <_vsnprintf+0x7f2>
          while (l++ < width) {
 8004184:	e007      	b.n	8004196 <_vsnprintf+0x7e6>
            out(' ', buffer, idx++, maxlen);
 8004186:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004188:	1c53      	adds	r3, r2, #1
 800418a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800418c:	697c      	ldr	r4, [r7, #20]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6939      	ldr	r1, [r7, #16]
 8004192:	2020      	movs	r0, #32
 8004194:	47a0      	blx	r4
          while (l++ < width) {
 8004196:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004198:	1c5a      	adds	r2, r3, #1
 800419a:	647a      	str	r2, [r7, #68]	; 0x44
 800419c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800419e:	429a      	cmp	r2, r3
 80041a0:	d8f1      	bhi.n	8004186 <_vsnprintf+0x7d6>
          }
        }
        format++;
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	3301      	adds	r3, #1
 80041a6:	60bb      	str	r3, [r7, #8]
        break;
 80041a8:	e0ca      	b.n	8004340 <_vsnprintf+0x990>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 80041aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80041ae:	1d1a      	adds	r2, r3, #4
 80041b0:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	643b      	str	r3, [r7, #64]	; 0x40
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 80041b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d001      	beq.n	80041c2 <_vsnprintf+0x812>
 80041be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041c0:	e001      	b.n	80041c6 <_vsnprintf+0x816>
 80041c2:	f04f 33ff 	mov.w	r3, #4294967295
 80041c6:	4619      	mov	r1, r3
 80041c8:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80041ca:	f7fe fcb2 	bl	8002b32 <_strnlen_s>
 80041ce:	63f8      	str	r0, [r7, #60]	; 0x3c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 80041d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d005      	beq.n	80041e6 <_vsnprintf+0x836>
          l = (l < precision ? l : precision);
 80041da:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80041dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041de:	4293      	cmp	r3, r2
 80041e0:	bf28      	it	cs
 80041e2:	4613      	movcs	r3, r2
 80041e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        if (!(flags & FLAGS_LEFT)) {
 80041e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041e8:	f003 0302 	and.w	r3, r3, #2
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d11a      	bne.n	8004226 <_vsnprintf+0x876>
          while (l++ < width) {
 80041f0:	e007      	b.n	8004202 <_vsnprintf+0x852>
            out(' ', buffer, idx++, maxlen);
 80041f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80041f4:	1c53      	adds	r3, r2, #1
 80041f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041f8:	697c      	ldr	r4, [r7, #20]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6939      	ldr	r1, [r7, #16]
 80041fe:	2020      	movs	r0, #32
 8004200:	47a0      	blx	r4
          while (l++ < width) {
 8004202:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004204:	1c5a      	adds	r2, r3, #1
 8004206:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004208:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800420a:	429a      	cmp	r2, r3
 800420c:	d8f1      	bhi.n	80041f2 <_vsnprintf+0x842>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 800420e:	e00a      	b.n	8004226 <_vsnprintf+0x876>
          out(*(p++), buffer, idx++, maxlen);
 8004210:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004212:	1c5a      	adds	r2, r3, #1
 8004214:	643a      	str	r2, [r7, #64]	; 0x40
 8004216:	7818      	ldrb	r0, [r3, #0]
 8004218:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800421a:	1c53      	adds	r3, r2, #1
 800421c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800421e:	697c      	ldr	r4, [r7, #20]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6939      	ldr	r1, [r7, #16]
 8004224:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004226:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d009      	beq.n	8004242 <_vsnprintf+0x892>
 800422e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004230:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004234:	2b00      	cmp	r3, #0
 8004236:	d0eb      	beq.n	8004210 <_vsnprintf+0x860>
 8004238:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800423a:	1e5a      	subs	r2, r3, #1
 800423c:	657a      	str	r2, [r7, #84]	; 0x54
 800423e:	2b00      	cmp	r3, #0
 8004240:	d1e6      	bne.n	8004210 <_vsnprintf+0x860>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 8004242:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d00e      	beq.n	800426a <_vsnprintf+0x8ba>
          while (l++ < width) {
 800424c:	e007      	b.n	800425e <_vsnprintf+0x8ae>
            out(' ', buffer, idx++, maxlen);
 800424e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004250:	1c53      	adds	r3, r2, #1
 8004252:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004254:	697c      	ldr	r4, [r7, #20]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6939      	ldr	r1, [r7, #16]
 800425a:	2020      	movs	r0, #32
 800425c:	47a0      	blx	r4
          while (l++ < width) {
 800425e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004260:	1c5a      	adds	r2, r3, #1
 8004262:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004264:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004266:	429a      	cmp	r2, r3
 8004268:	d8f1      	bhi.n	800424e <_vsnprintf+0x89e>
          }
        }
        format++;
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	3301      	adds	r3, #1
 800426e:	60bb      	str	r3, [r7, #8]
        break;
 8004270:	e066      	b.n	8004340 <_vsnprintf+0x990>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8004272:	2308      	movs	r3, #8
 8004274:	65bb      	str	r3, [r7, #88]	; 0x58
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8004276:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004278:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 800427c:	65fb      	str	r3, [r7, #92]	; 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 800427e:	2300      	movs	r3, #0
 8004280:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (is_ll) {
 8004284:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004288:	2b00      	cmp	r3, #0
 800428a:	d023      	beq.n	80042d4 <_vsnprintf+0x924>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 800428c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004290:	1d1a      	adds	r2, r3, #4
 8004292:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	461a      	mov	r2, r3
 800429a:	2300      	movs	r3, #0
 800429c:	603a      	str	r2, [r7, #0]
 800429e:	607b      	str	r3, [r7, #4]
 80042a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042a2:	9308      	str	r3, [sp, #32]
 80042a4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80042a6:	9307      	str	r3, [sp, #28]
 80042a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042aa:	9306      	str	r3, [sp, #24]
 80042ac:	f04f 0210 	mov.w	r2, #16
 80042b0:	f04f 0300 	mov.w	r3, #0
 80042b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80042b8:	2300      	movs	r3, #0
 80042ba:	9302      	str	r3, [sp, #8]
 80042bc:	e9d7 3400 	ldrd	r3, r4, [r7]
 80042c0:	e9cd 3400 	strd	r3, r4, [sp]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80042c8:	6939      	ldr	r1, [r7, #16]
 80042ca:	6978      	ldr	r0, [r7, #20]
 80042cc:	f7fe fe19 	bl	8002f02 <_ntoa_long_long>
 80042d0:	64f8      	str	r0, [r7, #76]	; 0x4c
 80042d2:	e018      	b.n	8004306 <_vsnprintf+0x956>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 80042d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80042d8:	1d1a      	adds	r2, r3, #4
 80042da:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	461a      	mov	r2, r3
 80042e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042e4:	9305      	str	r3, [sp, #20]
 80042e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80042e8:	9304      	str	r3, [sp, #16]
 80042ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042ec:	9303      	str	r3, [sp, #12]
 80042ee:	2310      	movs	r3, #16
 80042f0:	9302      	str	r3, [sp, #8]
 80042f2:	2300      	movs	r3, #0
 80042f4:	9301      	str	r3, [sp, #4]
 80042f6:	9200      	str	r2, [sp, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80042fc:	6939      	ldr	r1, [r7, #16]
 80042fe:	6978      	ldr	r0, [r7, #20]
 8004300:	f7fe fd99 	bl	8002e36 <_ntoa_long>
 8004304:	64f8      	str	r0, [r7, #76]	; 0x4c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	3301      	adds	r3, #1
 800430a:	60bb      	str	r3, [r7, #8]
        break;
 800430c:	e018      	b.n	8004340 <_vsnprintf+0x990>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 800430e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004310:	1c53      	adds	r3, r2, #1
 8004312:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004314:	697c      	ldr	r4, [r7, #20]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6939      	ldr	r1, [r7, #16]
 800431a:	2025      	movs	r0, #37	; 0x25
 800431c:	47a0      	blx	r4
        format++;
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	3301      	adds	r3, #1
 8004322:	60bb      	str	r3, [r7, #8]
        break;
 8004324:	e00c      	b.n	8004340 <_vsnprintf+0x990>

      default :
        out(*format, buffer, idx++, maxlen);
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	7818      	ldrb	r0, [r3, #0]
 800432a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800432c:	1c53      	adds	r3, r2, #1
 800432e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004330:	697c      	ldr	r4, [r7, #20]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6939      	ldr	r1, [r7, #16]
 8004336:	47a0      	blx	r4
        format++;
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	3301      	adds	r3, #1
 800433c:	60bb      	str	r3, [r7, #8]
        break;
 800433e:	bf00      	nop
  while (*format)
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	2b00      	cmp	r3, #0
 8004346:	f47f ab45 	bne.w	80039d4 <_vsnprintf+0x24>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 800434a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	429a      	cmp	r2, r3
 8004350:	d302      	bcc.n	8004358 <_vsnprintf+0x9a8>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	1e5a      	subs	r2, r3, #1
 8004356:	e000      	b.n	800435a <_vsnprintf+0x9aa>
 8004358:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800435a:	697c      	ldr	r4, [r7, #20]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6939      	ldr	r1, [r7, #16]
 8004360:	2000      	movs	r0, #0
 8004362:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 8004364:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8004366:	4618      	mov	r0, r3
 8004368:	3764      	adds	r7, #100	; 0x64
 800436a:	46bd      	mov	sp, r7
 800436c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004370 <sprintf_>:
  return ret;
}


int sprintf_(char* buffer, const char* format, ...)
{
 8004370:	b40e      	push	{r1, r2, r3}
 8004372:	b580      	push	{r7, lr}
 8004374:	b087      	sub	sp, #28
 8004376:	af02      	add	r7, sp, #8
 8004378:	6078      	str	r0, [r7, #4]
  va_list va;
  va_start(va, format);
 800437a:	f107 0320 	add.w	r3, r7, #32
 800437e:	60bb      	str	r3, [r7, #8]
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	9300      	str	r3, [sp, #0]
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	f04f 32ff 	mov.w	r2, #4294967295
 800438a:	6879      	ldr	r1, [r7, #4]
 800438c:	4805      	ldr	r0, [pc, #20]	; (80043a4 <sprintf_+0x34>)
 800438e:	f7ff fb0f 	bl	80039b0 <_vsnprintf>
 8004392:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 8004394:	68fb      	ldr	r3, [r7, #12]
}
 8004396:	4618      	mov	r0, r3
 8004398:	3714      	adds	r7, #20
 800439a:	46bd      	mov	sp, r7
 800439c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80043a0:	b003      	add	sp, #12
 80043a2:	4770      	bx	lr
 80043a4:	08002aed 	.word	0x08002aed

080043a8 <store_char>:
  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
}

void store_char(unsigned char c, ring_buffer *buffer)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b085      	sub	sp, #20
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	4603      	mov	r3, r0
 80043b0:	6039      	str	r1, [r7, #0]
 80043b2:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80043ba:	3301      	adds	r3, #1
 80043bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043c0:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d009      	beq.n	80043e2 <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80043d4:	683a      	ldr	r2, [r7, #0]
 80043d6:	79f9      	ldrb	r1, [r7, #7]
 80043d8:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  }
}
 80043e2:	bf00      	nop
 80043e4:	3714      	adds	r7, #20
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bc80      	pop	{r7}
 80043ea:	4770      	bx	lr

080043ec <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b086      	sub	sp, #24
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	f003 0320 	and.w	r3, r3, #32
 800440a:	2b00      	cmp	r3, #0
 800440c:	d017      	beq.n	800443e <Uart_isr+0x52>
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	f003 0320 	and.w	r3, r3, #32
 8004414:	2b00      	cmp	r3, #0
 8004416:	d012      	beq.n	800443e <Uart_isr+0x52>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 8004426:	4b20      	ldr	r3, [pc, #128]	; (80044a8 <Uart_isr+0xbc>)
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	7bfb      	ldrb	r3, [r7, #15]
 800442c:	4611      	mov	r1, r2
 800442e:	4618      	mov	r0, r3
 8004430:	f7ff ffba 	bl	80043a8 <store_char>

        extern UART_HandleTypeDef DebugUartHandle;
        WRITE_REG ( DebugUartHandle.Instance->DR,c);
 8004434:	4b1d      	ldr	r3, [pc, #116]	; (80044ac <Uart_isr+0xc0>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	7bfa      	ldrb	r2, [r7, #15]
 800443a:	605a      	str	r2, [r3, #4]
        return;
 800443c:	e031      	b.n	80044a2 <Uart_isr+0xb6>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004444:	2b00      	cmp	r3, #0
 8004446:	d02c      	beq.n	80044a2 <Uart_isr+0xb6>
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800444e:	2b00      	cmp	r3, #0
 8004450:	d027      	beq.n	80044a2 <Uart_isr+0xb6>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 8004452:	4b17      	ldr	r3, [pc, #92]	; (80044b0 <Uart_isr+0xc4>)
 8004454:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004458:	4b15      	ldr	r3, [pc, #84]	; (80044b0 <Uart_isr+0xc4>)
 800445a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800445e:	429a      	cmp	r2, r3
 8004460:	d108      	bne.n	8004474 <Uart_isr+0x88>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68da      	ldr	r2, [r3, #12]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004470:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 8004472:	e015      	b.n	80044a0 <Uart_isr+0xb4>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 8004474:	4b0e      	ldr	r3, [pc, #56]	; (80044b0 <Uart_isr+0xc4>)
 8004476:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800447a:	4a0d      	ldr	r2, [pc, #52]	; (80044b0 <Uart_isr+0xc4>)
 800447c:	5cd3      	ldrb	r3, [r2, r3]
 800447e:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 8004480:	4b0b      	ldr	r3, [pc, #44]	; (80044b0 <Uart_isr+0xc4>)
 8004482:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8004486:	3301      	adds	r3, #1
 8004488:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800448c:	4a08      	ldr	r2, [pc, #32]	; (80044b0 <Uart_isr+0xc4>)
 800448e:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
    	      huart->Instance->SR;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	7bba      	ldrb	r2, [r7, #14]
 800449e:	605a      	str	r2, [r3, #4]
    	return;
 80044a0:	bf00      	nop
    }
}
 80044a2:	3718      	adds	r7, #24
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	200006d0 	.word	0x200006d0
 80044ac:	20000178 	.word	0x20000178
 80044b0:	200002c8 	.word	0x200002c8

080044b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b085      	sub	sp, #20
 80044b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80044ba:	4b15      	ldr	r3, [pc, #84]	; (8004510 <HAL_MspInit+0x5c>)
 80044bc:	699b      	ldr	r3, [r3, #24]
 80044be:	4a14      	ldr	r2, [pc, #80]	; (8004510 <HAL_MspInit+0x5c>)
 80044c0:	f043 0301 	orr.w	r3, r3, #1
 80044c4:	6193      	str	r3, [r2, #24]
 80044c6:	4b12      	ldr	r3, [pc, #72]	; (8004510 <HAL_MspInit+0x5c>)
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	f003 0301 	and.w	r3, r3, #1
 80044ce:	60bb      	str	r3, [r7, #8]
 80044d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80044d2:	4b0f      	ldr	r3, [pc, #60]	; (8004510 <HAL_MspInit+0x5c>)
 80044d4:	69db      	ldr	r3, [r3, #28]
 80044d6:	4a0e      	ldr	r2, [pc, #56]	; (8004510 <HAL_MspInit+0x5c>)
 80044d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044dc:	61d3      	str	r3, [r2, #28]
 80044de:	4b0c      	ldr	r3, [pc, #48]	; (8004510 <HAL_MspInit+0x5c>)
 80044e0:	69db      	ldr	r3, [r3, #28]
 80044e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044e6:	607b      	str	r3, [r7, #4]
 80044e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80044ea:	4b0a      	ldr	r3, [pc, #40]	; (8004514 <HAL_MspInit+0x60>)
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	60fb      	str	r3, [r7, #12]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80044f6:	60fb      	str	r3, [r7, #12]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80044fe:	60fb      	str	r3, [r7, #12]
 8004500:	4a04      	ldr	r2, [pc, #16]	; (8004514 <HAL_MspInit+0x60>)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004506:	bf00      	nop
 8004508:	3714      	adds	r7, #20
 800450a:	46bd      	mov	sp, r7
 800450c:	bc80      	pop	{r7}
 800450e:	4770      	bx	lr
 8004510:	40021000 	.word	0x40021000
 8004514:	40010000 	.word	0x40010000

08004518 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004518:	b480      	push	{r7}
 800451a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800451c:	bf00      	nop
 800451e:	46bd      	mov	sp, r7
 8004520:	bc80      	pop	{r7}
 8004522:	4770      	bx	lr

08004524 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004524:	b480      	push	{r7}
 8004526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004528:	e7fe      	b.n	8004528 <HardFault_Handler+0x4>

0800452a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800452a:	b480      	push	{r7}
 800452c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800452e:	e7fe      	b.n	800452e <MemManage_Handler+0x4>

08004530 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004530:	b480      	push	{r7}
 8004532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004534:	e7fe      	b.n	8004534 <BusFault_Handler+0x4>

08004536 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004536:	b480      	push	{r7}
 8004538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800453a:	e7fe      	b.n	800453a <UsageFault_Handler+0x4>

0800453c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800453c:	b480      	push	{r7}
 800453e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004540:	bf00      	nop
 8004542:	46bd      	mov	sp, r7
 8004544:	bc80      	pop	{r7}
 8004546:	4770      	bx	lr

08004548 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004548:	b480      	push	{r7}
 800454a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800454c:	bf00      	nop
 800454e:	46bd      	mov	sp, r7
 8004550:	bc80      	pop	{r7}
 8004552:	4770      	bx	lr

08004554 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004554:	b480      	push	{r7}
 8004556:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004558:	bf00      	nop
 800455a:	46bd      	mov	sp, r7
 800455c:	bc80      	pop	{r7}
 800455e:	4770      	bx	lr

08004560 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  extern uint16_t timeout_rb;
  if(timeout_rb >0)  timeout_rb--;
 8004564:	4b06      	ldr	r3, [pc, #24]	; (8004580 <SysTick_Handler+0x20>)
 8004566:	881b      	ldrh	r3, [r3, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d005      	beq.n	8004578 <SysTick_Handler+0x18>
 800456c:	4b04      	ldr	r3, [pc, #16]	; (8004580 <SysTick_Handler+0x20>)
 800456e:	881b      	ldrh	r3, [r3, #0]
 8004570:	3b01      	subs	r3, #1
 8004572:	b29a      	uxth	r2, r3
 8004574:	4b02      	ldr	r3, [pc, #8]	; (8004580 <SysTick_Handler+0x20>)
 8004576:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004578:	f001 f818 	bl	80055ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800457c:	bf00      	nop
 800457e:	bd80      	pop	{r7, pc}
 8004580:	200002c4 	.word	0x200002c4

08004584 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_0) != RESET)
 8004588:	4b08      	ldr	r3, [pc, #32]	; (80045ac <EXTI0_IRQHandler+0x28>)
 800458a:	695b      	ldr	r3, [r3, #20]
 800458c:	f003 0301 	and.w	r3, r3, #1
 8004590:	2b00      	cmp	r3, #0
 8004592:	d005      	beq.n	80045a0 <EXTI0_IRQHandler+0x1c>
	{
		extern uint32_t exertimer;
		// exertimer = RTC_raw() + 3;
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
 8004594:	4b05      	ldr	r3, [pc, #20]	; (80045ac <EXTI0_IRQHandler+0x28>)
 8004596:	2201      	movs	r2, #1
 8004598:	615a      	str	r2, [r3, #20]
	HAL_GPIO_EXTI_Callback(GPIO_PIN_0);
 800459a:	2001      	movs	r0, #1
 800459c:	f001 fe30 	bl	8006200 <HAL_GPIO_EXTI_Callback>
	}
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80045a0:	2001      	movs	r0, #1
 80045a2:	f001 fe15 	bl	80061d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80045a6:	bf00      	nop
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	40010400 	.word	0x40010400

080045b0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_4) != RESET)
 80045b4:	4b09      	ldr	r3, [pc, #36]	; (80045dc <EXTI4_IRQHandler+0x2c>)
 80045b6:	695b      	ldr	r3, [r3, #20]
 80045b8:	f003 0310 	and.w	r3, r3, #16
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d008      	beq.n	80045d2 <EXTI4_IRQHandler+0x22>
  {
		  ucXPT2046_TouchFlag = 1;
 80045c0:	4b07      	ldr	r3, [pc, #28]	; (80045e0 <EXTI4_IRQHandler+0x30>)
 80045c2:	2201      	movs	r2, #1
 80045c4:	701a      	strb	r2, [r3, #0]
		
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
 80045c6:	4b05      	ldr	r3, [pc, #20]	; (80045dc <EXTI4_IRQHandler+0x2c>)
 80045c8:	2210      	movs	r2, #16
 80045ca:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_PIN_4);
 80045cc:	2010      	movs	r0, #16
 80045ce:	f001 fe17 	bl	8006200 <HAL_GPIO_EXTI_Callback>
  }
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80045d2:	2010      	movs	r0, #16
 80045d4:	f001 fdfc 	bl	80061d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80045d8:	bf00      	nop
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	40010400 	.word	0x40010400
 80045e0:	2000089c 	.word	0x2000089c

080045e4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	extern uint8_t timer_left, start_counting;
	--timer_left;
 80045e8:	4b0d      	ldr	r3, [pc, #52]	; (8004620 <TIM3_IRQHandler+0x3c>)
 80045ea:	781b      	ldrb	r3, [r3, #0]
 80045ec:	3b01      	subs	r3, #1
 80045ee:	b2da      	uxtb	r2, r3
 80045f0:	4b0b      	ldr	r3, [pc, #44]	; (8004620 <TIM3_IRQHandler+0x3c>)
 80045f2:	701a      	strb	r2, [r3, #0]
	if(timer_left==0 && start_counting==1){
 80045f4:	4b0a      	ldr	r3, [pc, #40]	; (8004620 <TIM3_IRQHandler+0x3c>)
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d10c      	bne.n	8004616 <TIM3_IRQHandler+0x32>
 80045fc:	4b09      	ldr	r3, [pc, #36]	; (8004624 <TIM3_IRQHandler+0x40>)
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d108      	bne.n	8004616 <TIM3_IRQHandler+0x32>
		/*Timer Ends, Handle the water drinking progress*/
		/* End of Line */
		HAL_TIM_Base_Stop(&htim3);
 8004604:	4808      	ldr	r0, [pc, #32]	; (8004628 <TIM3_IRQHandler+0x44>)
 8004606:	f002 fb64 	bl	8006cd2 <HAL_TIM_Base_Stop>
		HAL_TIM_Base_Stop_IT(&htim3);
 800460a:	4807      	ldr	r0, [pc, #28]	; (8004628 <TIM3_IRQHandler+0x44>)
 800460c:	f002 fba5 	bl	8006d5a <HAL_TIM_Base_Stop_IT>
		start_counting = 0;
 8004610:	4b04      	ldr	r3, [pc, #16]	; (8004624 <TIM3_IRQHandler+0x40>)
 8004612:	2200      	movs	r2, #0
 8004614:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004616:	4804      	ldr	r0, [pc, #16]	; (8004628 <TIM3_IRQHandler+0x44>)
 8004618:	f002 fbfd 	bl	8006e16 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800461c:	bf00      	nop
 800461e:	bd80      	pop	{r7, pc}
 8004620:	200007d8 	.word	0x200007d8
 8004624:	200007d9 	.word	0x200007d9
 8004628:	20000758 	.word	0x20000758

0800462c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
    uint8_t ch = 1;
 8004632:	2301      	movs	r3, #1
 8004634:	71fb      	strb	r3, [r7, #7]
    if (__HAL_UART_GET_FLAG( &DebugUartHandle, UART_FLAG_RXNE ) != RESET)
 8004636:	4b0b      	ldr	r3, [pc, #44]	; (8004664 <USART1_IRQHandler+0x38>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0320 	and.w	r3, r3, #32
 8004640:	2b20      	cmp	r3, #32
 8004642:	d107      	bne.n	8004654 <USART1_IRQHandler+0x28>
    {
        ch=( uint16_t)READ_REG(DebugUartHandle.Instance->DR);
 8004644:	4b07      	ldr	r3, [pc, #28]	; (8004664 <USART1_IRQHandler+0x38>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	71fb      	strb	r3, [r7, #7]

        WRITE_REG ( WifiUartHandle.Instance->DR,ch);
 800464c:	4b06      	ldr	r3, [pc, #24]	; (8004668 <USART1_IRQHandler+0x3c>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	79fa      	ldrb	r2, [r7, #7]
 8004652:	605a      	str	r2, [r3, #4]
    }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004654:	4805      	ldr	r0, [pc, #20]	; (800466c <USART1_IRQHandler+0x40>)
 8004656:	f003 fbe7 	bl	8007e28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800465a:	bf00      	nop
 800465c:	3708      	adds	r7, #8
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	20000178 	.word	0x20000178
 8004668:	200001b8 	.word	0x200001b8
 800466c:	200007dc 	.word	0x200007dc

08004670 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	extern void Uart_isr (UART_HandleTypeDef *huart);
	Uart_isr (&huart3);
 8004674:	4802      	ldr	r0, [pc, #8]	; (8004680 <USART3_IRQHandler+0x10>)
 8004676:	f7ff feb9 	bl	80043ec <Uart_isr>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
  /* USER CODE BEGIN USART3_IRQn 1 */
	}
  /* USER CODE END USART3_IRQn 1 */
}
 800467a:	bf00      	nop
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	2000085c 	.word	0x2000085c

08004684 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET)
 8004688:	4b09      	ldr	r3, [pc, #36]	; (80046b0 <EXTI15_10_IRQHandler+0x2c>)
 800468a:	695b      	ldr	r3, [r3, #20]
 800468c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004690:	2b00      	cmp	r3, #0
 8004692:	d007      	beq.n	80046a4 <EXTI15_10_IRQHandler+0x20>
	{
		// extern void debug_alarm_set();
		// debug_alarm_set();
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 8004694:	4b06      	ldr	r3, [pc, #24]	; (80046b0 <EXTI15_10_IRQHandler+0x2c>)
 8004696:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800469a:	615a      	str	r2, [r3, #20]
	HAL_GPIO_EXTI_Callback(GPIO_PIN_13);
 800469c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80046a0:	f001 fdae 	bl	8006200 <HAL_GPIO_EXTI_Callback>
	}
	/* USER
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80046a4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80046a8:	f001 fd92 	bl	80061d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80046ac:	bf00      	nop
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	40010400 	.word	0x40010400

080046b4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	extern uint8_t DHT11_SCHEDULE_FLAG;
	DHT11_SCHEDULE_FLAG = 1;
 80046b8:	4b03      	ldr	r3, [pc, #12]	; (80046c8 <TIM5_IRQHandler+0x14>)
 80046ba:	2201      	movs	r2, #1
 80046bc:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80046be:	4803      	ldr	r0, [pc, #12]	; (80046cc <TIM5_IRQHandler+0x18>)
 80046c0:	f002 fba9 	bl	8006e16 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80046c4:	bf00      	nop
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	20000000 	.word	0x20000000
 80046cc:	20000798 	.word	0x20000798

080046d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80046d0:	b480      	push	{r7}
 80046d2:	af00      	add	r7, sp, #0
	return 1;
 80046d4:	2301      	movs	r3, #1
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	46bd      	mov	sp, r7
 80046da:	bc80      	pop	{r7}
 80046dc:	4770      	bx	lr

080046de <_kill>:

int _kill(int pid, int sig)
{
 80046de:	b580      	push	{r7, lr}
 80046e0:	b082      	sub	sp, #8
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
 80046e6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80046e8:	f004 f83c 	bl	8008764 <__errno>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2216      	movs	r2, #22
 80046f0:	601a      	str	r2, [r3, #0]
	return -1;
 80046f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3708      	adds	r7, #8
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}

080046fe <_exit>:

void _exit (int status)
{
 80046fe:	b580      	push	{r7, lr}
 8004700:	b082      	sub	sp, #8
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004706:	f04f 31ff 	mov.w	r1, #4294967295
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f7ff ffe7 	bl	80046de <_kill>
	while (1) {}		/* Make sure we hang here */
 8004710:	e7fe      	b.n	8004710 <_exit+0x12>
	...

08004714 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800471c:	4a14      	ldr	r2, [pc, #80]	; (8004770 <_sbrk+0x5c>)
 800471e:	4b15      	ldr	r3, [pc, #84]	; (8004774 <_sbrk+0x60>)
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004728:	4b13      	ldr	r3, [pc, #76]	; (8004778 <_sbrk+0x64>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d102      	bne.n	8004736 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004730:	4b11      	ldr	r3, [pc, #68]	; (8004778 <_sbrk+0x64>)
 8004732:	4a12      	ldr	r2, [pc, #72]	; (800477c <_sbrk+0x68>)
 8004734:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004736:	4b10      	ldr	r3, [pc, #64]	; (8004778 <_sbrk+0x64>)
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4413      	add	r3, r2
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	429a      	cmp	r2, r3
 8004742:	d207      	bcs.n	8004754 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004744:	f004 f80e 	bl	8008764 <__errno>
 8004748:	4603      	mov	r3, r0
 800474a:	220c      	movs	r2, #12
 800474c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800474e:	f04f 33ff 	mov.w	r3, #4294967295
 8004752:	e009      	b.n	8004768 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004754:	4b08      	ldr	r3, [pc, #32]	; (8004778 <_sbrk+0x64>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800475a:	4b07      	ldr	r3, [pc, #28]	; (8004778 <_sbrk+0x64>)
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4413      	add	r3, r2
 8004762:	4a05      	ldr	r2, [pc, #20]	; (8004778 <_sbrk+0x64>)
 8004764:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004766:	68fb      	ldr	r3, [r7, #12]
}
 8004768:	4618      	mov	r0, r3
 800476a:	3718      	adds	r7, #24
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}
 8004770:	20010000 	.word	0x20010000
 8004774:	00000400 	.word	0x00000400
 8004778:	200006d4 	.word	0x200006d4
 800477c:	200008b8 	.word	0x200008b8

08004780 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004780:	b480      	push	{r7}
 8004782:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8004784:	4b15      	ldr	r3, [pc, #84]	; (80047dc <SystemInit+0x5c>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a14      	ldr	r2, [pc, #80]	; (80047dc <SystemInit+0x5c>)
 800478a:	f043 0301 	orr.w	r3, r3, #1
 800478e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8004790:	4b12      	ldr	r3, [pc, #72]	; (80047dc <SystemInit+0x5c>)
 8004792:	685a      	ldr	r2, [r3, #4]
 8004794:	4911      	ldr	r1, [pc, #68]	; (80047dc <SystemInit+0x5c>)
 8004796:	4b12      	ldr	r3, [pc, #72]	; (80047e0 <SystemInit+0x60>)
 8004798:	4013      	ands	r3, r2
 800479a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800479c:	4b0f      	ldr	r3, [pc, #60]	; (80047dc <SystemInit+0x5c>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a0e      	ldr	r2, [pc, #56]	; (80047dc <SystemInit+0x5c>)
 80047a2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80047a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047aa:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80047ac:	4b0b      	ldr	r3, [pc, #44]	; (80047dc <SystemInit+0x5c>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a0a      	ldr	r2, [pc, #40]	; (80047dc <SystemInit+0x5c>)
 80047b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047b6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80047b8:	4b08      	ldr	r3, [pc, #32]	; (80047dc <SystemInit+0x5c>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	4a07      	ldr	r2, [pc, #28]	; (80047dc <SystemInit+0x5c>)
 80047be:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80047c2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80047c4:	4b05      	ldr	r3, [pc, #20]	; (80047dc <SystemInit+0x5c>)
 80047c6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80047ca:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80047cc:	4b05      	ldr	r3, [pc, #20]	; (80047e4 <SystemInit+0x64>)
 80047ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80047d2:	609a      	str	r2, [r3, #8]
#endif 
}
 80047d4:	bf00      	nop
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bc80      	pop	{r7}
 80047da:	4770      	bx	lr
 80047dc:	40021000 	.word	0x40021000
 80047e0:	f8ff0000 	.word	0xf8ff0000
 80047e4:	e000ed00 	.word	0xe000ed00

080047e8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b094      	sub	sp, #80	; 0x50
 80047ec:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80047ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80047f2:	2200      	movs	r2, #0
 80047f4:	601a      	str	r2, [r3, #0]
 80047f6:	605a      	str	r2, [r3, #4]
 80047f8:	609a      	str	r2, [r3, #8]
 80047fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047fc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004800:	2200      	movs	r2, #0
 8004802:	601a      	str	r2, [r3, #0]
 8004804:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004806:	f107 031c 	add.w	r3, r7, #28
 800480a:	2200      	movs	r2, #0
 800480c:	601a      	str	r2, [r3, #0]
 800480e:	605a      	str	r2, [r3, #4]
 8004810:	609a      	str	r2, [r3, #8]
 8004812:	60da      	str	r2, [r3, #12]
 8004814:	611a      	str	r2, [r3, #16]
 8004816:	615a      	str	r2, [r3, #20]
 8004818:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800481a:	463b      	mov	r3, r7
 800481c:	2200      	movs	r2, #0
 800481e:	601a      	str	r2, [r3, #0]
 8004820:	605a      	str	r2, [r3, #4]
 8004822:	609a      	str	r2, [r3, #8]
 8004824:	60da      	str	r2, [r3, #12]
 8004826:	611a      	str	r2, [r3, #16]
 8004828:	615a      	str	r2, [r3, #20]
 800482a:	619a      	str	r2, [r3, #24]

  htim1.Instance = TIM1;
 800482c:	4b3f      	ldr	r3, [pc, #252]	; (800492c <MX_TIM1_Init+0x144>)
 800482e:	4a40      	ldr	r2, [pc, #256]	; (8004930 <MX_TIM1_Init+0x148>)
 8004830:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63999;
 8004832:	4b3e      	ldr	r3, [pc, #248]	; (800492c <MX_TIM1_Init+0x144>)
 8004834:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8004838:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800483a:	4b3c      	ldr	r3, [pc, #240]	; (800492c <MX_TIM1_Init+0x144>)
 800483c:	2200      	movs	r2, #0
 800483e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1125;
 8004840:	4b3a      	ldr	r3, [pc, #232]	; (800492c <MX_TIM1_Init+0x144>)
 8004842:	f240 4265 	movw	r2, #1125	; 0x465
 8004846:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004848:	4b38      	ldr	r3, [pc, #224]	; (800492c <MX_TIM1_Init+0x144>)
 800484a:	2200      	movs	r2, #0
 800484c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800484e:	4b37      	ldr	r3, [pc, #220]	; (800492c <MX_TIM1_Init+0x144>)
 8004850:	2200      	movs	r2, #0
 8004852:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004854:	4b35      	ldr	r3, [pc, #212]	; (800492c <MX_TIM1_Init+0x144>)
 8004856:	2200      	movs	r2, #0
 8004858:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800485a:	4834      	ldr	r0, [pc, #208]	; (800492c <MX_TIM1_Init+0x144>)
 800485c:	f002 f9f4 	bl	8006c48 <HAL_TIM_Base_Init>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d001      	beq.n	800486a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8004866:	f7fe f93b 	bl	8002ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800486a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800486e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004870:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004874:	4619      	mov	r1, r3
 8004876:	482d      	ldr	r0, [pc, #180]	; (800492c <MX_TIM1_Init+0x144>)
 8004878:	f002 fc9c 	bl	80071b4 <HAL_TIM_ConfigClockSource>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d001      	beq.n	8004886 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8004882:	f7fe f92d 	bl	8002ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004886:	4829      	ldr	r0, [pc, #164]	; (800492c <MX_TIM1_Init+0x144>)
 8004888:	f002 fa91 	bl	8006dae <HAL_TIM_PWM_Init>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d001      	beq.n	8004896 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8004892:	f7fe f925 	bl	8002ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004896:	2300      	movs	r3, #0
 8004898:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800489a:	2300      	movs	r3, #0
 800489c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800489e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80048a2:	4619      	mov	r1, r3
 80048a4:	4821      	ldr	r0, [pc, #132]	; (800492c <MX_TIM1_Init+0x144>)
 80048a6:	f003 f8dc 	bl	8007a62 <HAL_TIMEx_MasterConfigSynchronization>
 80048aa:	4603      	mov	r3, r0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d001      	beq.n	80048b4 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 80048b0:	f7fe f916 	bl	8002ae0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80048b4:	2360      	movs	r3, #96	; 0x60
 80048b6:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 300;
 80048b8:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80048bc:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80048be:	2300      	movs	r3, #0
 80048c0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80048c2:	2300      	movs	r3, #0
 80048c4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80048c6:	2300      	movs	r3, #0
 80048c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80048ca:	2300      	movs	r3, #0
 80048cc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80048ce:	2300      	movs	r3, #0
 80048d0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80048d2:	f107 031c 	add.w	r3, r7, #28
 80048d6:	2200      	movs	r2, #0
 80048d8:	4619      	mov	r1, r3
 80048da:	4814      	ldr	r0, [pc, #80]	; (800492c <MX_TIM1_Init+0x144>)
 80048dc:	f002 fba4 	bl	8007028 <HAL_TIM_PWM_ConfigChannel>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d001      	beq.n	80048ea <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 80048e6:	f7fe f8fb 	bl	8002ae0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80048ea:	2300      	movs	r3, #0
 80048ec:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80048ee:	2300      	movs	r3, #0
 80048f0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80048f2:	2300      	movs	r3, #0
 80048f4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80048f6:	2300      	movs	r3, #0
 80048f8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80048fa:	2300      	movs	r3, #0
 80048fc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80048fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004902:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004904:	2300      	movs	r3, #0
 8004906:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004908:	463b      	mov	r3, r7
 800490a:	4619      	mov	r1, r3
 800490c:	4807      	ldr	r0, [pc, #28]	; (800492c <MX_TIM1_Init+0x144>)
 800490e:	f003 f850 	bl	80079b2 <HAL_TIMEx_ConfigBreakDeadTime>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d001      	beq.n	800491c <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8004918:	f7fe f8e2 	bl	8002ae0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 800491c:	4803      	ldr	r0, [pc, #12]	; (800492c <MX_TIM1_Init+0x144>)
 800491e:	f000 f959 	bl	8004bd4 <HAL_TIM_MspPostInit>

}
 8004922:	bf00      	nop
 8004924:	3750      	adds	r7, #80	; 0x50
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	200006d8 	.word	0x200006d8
 8004930:	40012c00 	.word	0x40012c00

08004934 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b086      	sub	sp, #24
 8004938:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800493a:	f107 0308 	add.w	r3, r7, #8
 800493e:	2200      	movs	r2, #0
 8004940:	601a      	str	r2, [r3, #0]
 8004942:	605a      	str	r2, [r3, #4]
 8004944:	609a      	str	r2, [r3, #8]
 8004946:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004948:	463b      	mov	r3, r7
 800494a:	2200      	movs	r2, #0
 800494c:	601a      	str	r2, [r3, #0]
 800494e:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8004950:	4b1d      	ldr	r3, [pc, #116]	; (80049c8 <MX_TIM2_Init+0x94>)
 8004952:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004956:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8004958:	4b1b      	ldr	r3, [pc, #108]	; (80049c8 <MX_TIM2_Init+0x94>)
 800495a:	2247      	movs	r2, #71	; 0x47
 800495c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800495e:	4b1a      	ldr	r3, [pc, #104]	; (80049c8 <MX_TIM2_Init+0x94>)
 8004960:	2200      	movs	r2, #0
 8004962:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8004964:	4b18      	ldr	r3, [pc, #96]	; (80049c8 <MX_TIM2_Init+0x94>)
 8004966:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800496a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800496c:	4b16      	ldr	r3, [pc, #88]	; (80049c8 <MX_TIM2_Init+0x94>)
 800496e:	2200      	movs	r2, #0
 8004970:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004972:	4b15      	ldr	r3, [pc, #84]	; (80049c8 <MX_TIM2_Init+0x94>)
 8004974:	2200      	movs	r2, #0
 8004976:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004978:	4813      	ldr	r0, [pc, #76]	; (80049c8 <MX_TIM2_Init+0x94>)
 800497a:	f002 f965 	bl	8006c48 <HAL_TIM_Base_Init>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d001      	beq.n	8004988 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8004984:	f7fe f8ac 	bl	8002ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004988:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800498c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800498e:	f107 0308 	add.w	r3, r7, #8
 8004992:	4619      	mov	r1, r3
 8004994:	480c      	ldr	r0, [pc, #48]	; (80049c8 <MX_TIM2_Init+0x94>)
 8004996:	f002 fc0d 	bl	80071b4 <HAL_TIM_ConfigClockSource>
 800499a:	4603      	mov	r3, r0
 800499c:	2b00      	cmp	r3, #0
 800499e:	d001      	beq.n	80049a4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80049a0:	f7fe f89e 	bl	8002ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80049a4:	2300      	movs	r3, #0
 80049a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80049a8:	2300      	movs	r3, #0
 80049aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80049ac:	463b      	mov	r3, r7
 80049ae:	4619      	mov	r1, r3
 80049b0:	4805      	ldr	r0, [pc, #20]	; (80049c8 <MX_TIM2_Init+0x94>)
 80049b2:	f003 f856 	bl	8007a62 <HAL_TIMEx_MasterConfigSynchronization>
 80049b6:	4603      	mov	r3, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d001      	beq.n	80049c0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80049bc:	f7fe f890 	bl	8002ae0 <Error_Handler>
  }

}
 80049c0:	bf00      	nop
 80049c2:	3718      	adds	r7, #24
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	20000718 	.word	0x20000718

080049cc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b086      	sub	sp, #24
 80049d0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80049d2:	f107 0308 	add.w	r3, r7, #8
 80049d6:	2200      	movs	r2, #0
 80049d8:	601a      	str	r2, [r3, #0]
 80049da:	605a      	str	r2, [r3, #4]
 80049dc:	609a      	str	r2, [r3, #8]
 80049de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049e0:	463b      	mov	r3, r7
 80049e2:	2200      	movs	r2, #0
 80049e4:	601a      	str	r2, [r3, #0]
 80049e6:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 80049e8:	4b1d      	ldr	r3, [pc, #116]	; (8004a60 <MX_TIM3_Init+0x94>)
 80049ea:	4a1e      	ldr	r2, [pc, #120]	; (8004a64 <MX_TIM3_Init+0x98>)
 80049ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63999;
 80049ee:	4b1c      	ldr	r3, [pc, #112]	; (8004a60 <MX_TIM3_Init+0x94>)
 80049f0:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 80049f4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049f6:	4b1a      	ldr	r3, [pc, #104]	; (8004a60 <MX_TIM3_Init+0x94>)
 80049f8:	2200      	movs	r2, #0
 80049fa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 33749;
 80049fc:	4b18      	ldr	r3, [pc, #96]	; (8004a60 <MX_TIM3_Init+0x94>)
 80049fe:	f248 32d5 	movw	r2, #33749	; 0x83d5
 8004a02:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a04:	4b16      	ldr	r3, [pc, #88]	; (8004a60 <MX_TIM3_Init+0x94>)
 8004a06:	2200      	movs	r2, #0
 8004a08:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004a0a:	4b15      	ldr	r3, [pc, #84]	; (8004a60 <MX_TIM3_Init+0x94>)
 8004a0c:	2280      	movs	r2, #128	; 0x80
 8004a0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004a10:	4813      	ldr	r0, [pc, #76]	; (8004a60 <MX_TIM3_Init+0x94>)
 8004a12:	f002 f919 	bl	8006c48 <HAL_TIM_Base_Init>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d001      	beq.n	8004a20 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004a1c:	f7fe f860 	bl	8002ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a24:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004a26:	f107 0308 	add.w	r3, r7, #8
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	480c      	ldr	r0, [pc, #48]	; (8004a60 <MX_TIM3_Init+0x94>)
 8004a2e:	f002 fbc1 	bl	80071b4 <HAL_TIM_ConfigClockSource>
 8004a32:	4603      	mov	r3, r0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d001      	beq.n	8004a3c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004a38:	f7fe f852 	bl	8002ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8004a40:	2380      	movs	r3, #128	; 0x80
 8004a42:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004a44:	463b      	mov	r3, r7
 8004a46:	4619      	mov	r1, r3
 8004a48:	4805      	ldr	r0, [pc, #20]	; (8004a60 <MX_TIM3_Init+0x94>)
 8004a4a:	f003 f80a 	bl	8007a62 <HAL_TIMEx_MasterConfigSynchronization>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d001      	beq.n	8004a58 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004a54:	f7fe f844 	bl	8002ae0 <Error_Handler>
  }

}
 8004a58:	bf00      	nop
 8004a5a:	3718      	adds	r7, #24
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}
 8004a60:	20000758 	.word	0x20000758
 8004a64:	40000400 	.word	0x40000400

08004a68 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004a6e:	f107 0308 	add.w	r3, r7, #8
 8004a72:	2200      	movs	r2, #0
 8004a74:	601a      	str	r2, [r3, #0]
 8004a76:	605a      	str	r2, [r3, #4]
 8004a78:	609a      	str	r2, [r3, #8]
 8004a7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a7c:	463b      	mov	r3, r7
 8004a7e:	2200      	movs	r2, #0
 8004a80:	601a      	str	r2, [r3, #0]
 8004a82:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8004a84:	4b1d      	ldr	r3, [pc, #116]	; (8004afc <MX_TIM5_Init+0x94>)
 8004a86:	4a1e      	ldr	r2, [pc, #120]	; (8004b00 <MX_TIM5_Init+0x98>)
 8004a88:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 63999;
 8004a8a:	4b1c      	ldr	r3, [pc, #112]	; (8004afc <MX_TIM5_Init+0x94>)
 8004a8c:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8004a90:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a92:	4b1a      	ldr	r3, [pc, #104]	; (8004afc <MX_TIM5_Init+0x94>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 33749;
 8004a98:	4b18      	ldr	r3, [pc, #96]	; (8004afc <MX_TIM5_Init+0x94>)
 8004a9a:	f248 32d5 	movw	r2, #33749	; 0x83d5
 8004a9e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004aa0:	4b16      	ldr	r3, [pc, #88]	; (8004afc <MX_TIM5_Init+0x94>)
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004aa6:	4b15      	ldr	r3, [pc, #84]	; (8004afc <MX_TIM5_Init+0x94>)
 8004aa8:	2280      	movs	r2, #128	; 0x80
 8004aaa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8004aac:	4813      	ldr	r0, [pc, #76]	; (8004afc <MX_TIM5_Init+0x94>)
 8004aae:	f002 f8cb 	bl	8006c48 <HAL_TIM_Base_Init>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d001      	beq.n	8004abc <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8004ab8:	f7fe f812 	bl	8002ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004abc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ac0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8004ac2:	f107 0308 	add.w	r3, r7, #8
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	480c      	ldr	r0, [pc, #48]	; (8004afc <MX_TIM5_Init+0x94>)
 8004aca:	f002 fb73 	bl	80071b4 <HAL_TIM_ConfigClockSource>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d001      	beq.n	8004ad8 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8004ad4:	f7fe f804 	bl	8002ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004adc:	2300      	movs	r3, #0
 8004ade:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004ae0:	463b      	mov	r3, r7
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	4805      	ldr	r0, [pc, #20]	; (8004afc <MX_TIM5_Init+0x94>)
 8004ae6:	f002 ffbc 	bl	8007a62 <HAL_TIMEx_MasterConfigSynchronization>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d001      	beq.n	8004af4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8004af0:	f7fd fff6 	bl	8002ae0 <Error_Handler>
  }

}
 8004af4:	bf00      	nop
 8004af6:	3718      	adds	r7, #24
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	20000798 	.word	0x20000798
 8004b00:	40000c00 	.word	0x40000c00

08004b04 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b086      	sub	sp, #24
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a2c      	ldr	r2, [pc, #176]	; (8004bc4 <HAL_TIM_Base_MspInit+0xc0>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d10c      	bne.n	8004b30 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004b16:	4b2c      	ldr	r3, [pc, #176]	; (8004bc8 <HAL_TIM_Base_MspInit+0xc4>)
 8004b18:	699b      	ldr	r3, [r3, #24]
 8004b1a:	4a2b      	ldr	r2, [pc, #172]	; (8004bc8 <HAL_TIM_Base_MspInit+0xc4>)
 8004b1c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004b20:	6193      	str	r3, [r2, #24]
 8004b22:	4b29      	ldr	r3, [pc, #164]	; (8004bc8 <HAL_TIM_Base_MspInit+0xc4>)
 8004b24:	699b      	ldr	r3, [r3, #24]
 8004b26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b2a:	617b      	str	r3, [r7, #20]
 8004b2c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8004b2e:	e044      	b.n	8004bba <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM2)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b38:	d10c      	bne.n	8004b54 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004b3a:	4b23      	ldr	r3, [pc, #140]	; (8004bc8 <HAL_TIM_Base_MspInit+0xc4>)
 8004b3c:	69db      	ldr	r3, [r3, #28]
 8004b3e:	4a22      	ldr	r2, [pc, #136]	; (8004bc8 <HAL_TIM_Base_MspInit+0xc4>)
 8004b40:	f043 0301 	orr.w	r3, r3, #1
 8004b44:	61d3      	str	r3, [r2, #28]
 8004b46:	4b20      	ldr	r3, [pc, #128]	; (8004bc8 <HAL_TIM_Base_MspInit+0xc4>)
 8004b48:	69db      	ldr	r3, [r3, #28]
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	613b      	str	r3, [r7, #16]
 8004b50:	693b      	ldr	r3, [r7, #16]
}
 8004b52:	e032      	b.n	8004bba <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM3)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a1c      	ldr	r2, [pc, #112]	; (8004bcc <HAL_TIM_Base_MspInit+0xc8>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d114      	bne.n	8004b88 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004b5e:	4b1a      	ldr	r3, [pc, #104]	; (8004bc8 <HAL_TIM_Base_MspInit+0xc4>)
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	4a19      	ldr	r2, [pc, #100]	; (8004bc8 <HAL_TIM_Base_MspInit+0xc4>)
 8004b64:	f043 0302 	orr.w	r3, r3, #2
 8004b68:	61d3      	str	r3, [r2, #28]
 8004b6a:	4b17      	ldr	r3, [pc, #92]	; (8004bc8 <HAL_TIM_Base_MspInit+0xc4>)
 8004b6c:	69db      	ldr	r3, [r3, #28]
 8004b6e:	f003 0302 	and.w	r3, r3, #2
 8004b72:	60fb      	str	r3, [r7, #12]
 8004b74:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004b76:	2200      	movs	r2, #0
 8004b78:	2100      	movs	r1, #0
 8004b7a:	201d      	movs	r0, #29
 8004b7c:	f001 f821 	bl	8005bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004b80:	201d      	movs	r0, #29
 8004b82:	f001 f83a 	bl	8005bfa <HAL_NVIC_EnableIRQ>
}
 8004b86:	e018      	b.n	8004bba <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM5)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a10      	ldr	r2, [pc, #64]	; (8004bd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d113      	bne.n	8004bba <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004b92:	4b0d      	ldr	r3, [pc, #52]	; (8004bc8 <HAL_TIM_Base_MspInit+0xc4>)
 8004b94:	69db      	ldr	r3, [r3, #28]
 8004b96:	4a0c      	ldr	r2, [pc, #48]	; (8004bc8 <HAL_TIM_Base_MspInit+0xc4>)
 8004b98:	f043 0308 	orr.w	r3, r3, #8
 8004b9c:	61d3      	str	r3, [r2, #28]
 8004b9e:	4b0a      	ldr	r3, [pc, #40]	; (8004bc8 <HAL_TIM_Base_MspInit+0xc4>)
 8004ba0:	69db      	ldr	r3, [r3, #28]
 8004ba2:	f003 0308 	and.w	r3, r3, #8
 8004ba6:	60bb      	str	r3, [r7, #8]
 8004ba8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8004baa:	2200      	movs	r2, #0
 8004bac:	2100      	movs	r1, #0
 8004bae:	2032      	movs	r0, #50	; 0x32
 8004bb0:	f001 f807 	bl	8005bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004bb4:	2032      	movs	r0, #50	; 0x32
 8004bb6:	f001 f820 	bl	8005bfa <HAL_NVIC_EnableIRQ>
}
 8004bba:	bf00      	nop
 8004bbc:	3718      	adds	r7, #24
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	40012c00 	.word	0x40012c00
 8004bc8:	40021000 	.word	0x40021000
 8004bcc:	40000400 	.word	0x40000400
 8004bd0:	40000c00 	.word	0x40000c00

08004bd4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b088      	sub	sp, #32
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bdc:	f107 0310 	add.w	r3, r7, #16
 8004be0:	2200      	movs	r2, #0
 8004be2:	601a      	str	r2, [r3, #0]
 8004be4:	605a      	str	r2, [r3, #4]
 8004be6:	609a      	str	r2, [r3, #8]
 8004be8:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a10      	ldr	r2, [pc, #64]	; (8004c30 <HAL_TIM_MspPostInit+0x5c>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d118      	bne.n	8004c26 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bf4:	4b0f      	ldr	r3, [pc, #60]	; (8004c34 <HAL_TIM_MspPostInit+0x60>)
 8004bf6:	699b      	ldr	r3, [r3, #24]
 8004bf8:	4a0e      	ldr	r2, [pc, #56]	; (8004c34 <HAL_TIM_MspPostInit+0x60>)
 8004bfa:	f043 0304 	orr.w	r3, r3, #4
 8004bfe:	6193      	str	r3, [r2, #24]
 8004c00:	4b0c      	ldr	r3, [pc, #48]	; (8004c34 <HAL_TIM_MspPostInit+0x60>)
 8004c02:	699b      	ldr	r3, [r3, #24]
 8004c04:	f003 0304 	and.w	r3, r3, #4
 8004c08:	60fb      	str	r3, [r7, #12]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004c0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c10:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c12:	2302      	movs	r3, #2
 8004c14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c16:	2302      	movs	r3, #2
 8004c18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c1a:	f107 0310 	add.w	r3, r7, #16
 8004c1e:	4619      	mov	r1, r3
 8004c20:	4805      	ldr	r0, [pc, #20]	; (8004c38 <HAL_TIM_MspPostInit+0x64>)
 8004c22:	f001 f90d 	bl	8005e40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004c26:	bf00      	nop
 8004c28:	3720      	adds	r7, #32
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	40012c00 	.word	0x40012c00
 8004c34:	40021000 	.word	0x40021000
 8004c38:	40010800 	.word	0x40010800

08004c3c <TIMER_INIT>:
#include "timer.h"

uint8_t timer_left = 0;//30 sec for each count
uint8_t start_counting = 0;

void TIMER_INIT(){
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_FLAG(&htim5, TIM_FLAG_UPDATE);
 8004c40:	4b06      	ldr	r3, [pc, #24]	; (8004c5c <TIMER_INIT+0x20>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f06f 0201 	mvn.w	r2, #1
 8004c48:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Start(&htim5);
 8004c4a:	4804      	ldr	r0, [pc, #16]	; (8004c5c <TIMER_INIT+0x20>)
 8004c4c:	f002 f827 	bl	8006c9e <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim5);
 8004c50:	4802      	ldr	r0, [pc, #8]	; (8004c5c <TIMER_INIT+0x20>)
 8004c52:	f002 f868 	bl	8006d26 <HAL_TIM_Base_Start_IT>
}
 8004c56:	bf00      	nop
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	20000798 	.word	0x20000798

08004c60 <timer_min>:
	}
	__HAL_TIM_DISABLE(&htim2);
}

void timer_min(uint8_t min)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	4603      	mov	r3, r0
 8004c68:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 8004c6a:	4b0b      	ldr	r3, [pc, #44]	; (8004c98 <timer_min+0x38>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f06f 0201 	mvn.w	r2, #1
 8004c72:	611a      	str	r2, [r3, #16]
	timer_left = min*2;
 8004c74:	79fb      	ldrb	r3, [r7, #7]
 8004c76:	005b      	lsls	r3, r3, #1
 8004c78:	b2da      	uxtb	r2, r3
 8004c7a:	4b08      	ldr	r3, [pc, #32]	; (8004c9c <timer_min+0x3c>)
 8004c7c:	701a      	strb	r2, [r3, #0]
	start_counting = 1;
 8004c7e:	4b08      	ldr	r3, [pc, #32]	; (8004ca0 <timer_min+0x40>)
 8004c80:	2201      	movs	r2, #1
 8004c82:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start(&htim3);
 8004c84:	4804      	ldr	r0, [pc, #16]	; (8004c98 <timer_min+0x38>)
 8004c86:	f002 f80a 	bl	8006c9e <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim3);
 8004c8a:	4803      	ldr	r0, [pc, #12]	; (8004c98 <timer_min+0x38>)
 8004c8c:	f002 f84b 	bl	8006d26 <HAL_TIM_Base_Start_IT>
}
 8004c90:	bf00      	nop
 8004c92:	3708      	adds	r7, #8
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	20000758 	.word	0x20000758
 8004c9c:	200007d8 	.word	0x200007d8
 8004ca0:	200007d9 	.word	0x200007d9

08004ca4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8004ca8:	4b11      	ldr	r3, [pc, #68]	; (8004cf0 <MX_USART1_UART_Init+0x4c>)
 8004caa:	4a12      	ldr	r2, [pc, #72]	; (8004cf4 <MX_USART1_UART_Init+0x50>)
 8004cac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004cae:	4b10      	ldr	r3, [pc, #64]	; (8004cf0 <MX_USART1_UART_Init+0x4c>)
 8004cb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004cb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004cb6:	4b0e      	ldr	r3, [pc, #56]	; (8004cf0 <MX_USART1_UART_Init+0x4c>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004cbc:	4b0c      	ldr	r3, [pc, #48]	; (8004cf0 <MX_USART1_UART_Init+0x4c>)
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004cc2:	4b0b      	ldr	r3, [pc, #44]	; (8004cf0 <MX_USART1_UART_Init+0x4c>)
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004cc8:	4b09      	ldr	r3, [pc, #36]	; (8004cf0 <MX_USART1_UART_Init+0x4c>)
 8004cca:	220c      	movs	r2, #12
 8004ccc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004cce:	4b08      	ldr	r3, [pc, #32]	; (8004cf0 <MX_USART1_UART_Init+0x4c>)
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004cd4:	4b06      	ldr	r3, [pc, #24]	; (8004cf0 <MX_USART1_UART_Init+0x4c>)
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004cda:	4805      	ldr	r0, [pc, #20]	; (8004cf0 <MX_USART1_UART_Init+0x4c>)
 8004cdc:	f002 ff17 	bl	8007b0e <HAL_UART_Init>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d001      	beq.n	8004cea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004ce6:	f7fd fefb 	bl	8002ae0 <Error_Handler>
  }

}
 8004cea:	bf00      	nop
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	200007dc 	.word	0x200007dc
 8004cf4:	40013800 	.word	0x40013800

08004cf8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8004cfc:	4b11      	ldr	r3, [pc, #68]	; (8004d44 <MX_USART2_UART_Init+0x4c>)
 8004cfe:	4a12      	ldr	r2, [pc, #72]	; (8004d48 <MX_USART2_UART_Init+0x50>)
 8004d00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8004d02:	4b10      	ldr	r3, [pc, #64]	; (8004d44 <MX_USART2_UART_Init+0x4c>)
 8004d04:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8004d08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004d0a:	4b0e      	ldr	r3, [pc, #56]	; (8004d44 <MX_USART2_UART_Init+0x4c>)
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004d10:	4b0c      	ldr	r3, [pc, #48]	; (8004d44 <MX_USART2_UART_Init+0x4c>)
 8004d12:	2200      	movs	r2, #0
 8004d14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004d16:	4b0b      	ldr	r3, [pc, #44]	; (8004d44 <MX_USART2_UART_Init+0x4c>)
 8004d18:	2200      	movs	r2, #0
 8004d1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004d1c:	4b09      	ldr	r3, [pc, #36]	; (8004d44 <MX_USART2_UART_Init+0x4c>)
 8004d1e:	220c      	movs	r2, #12
 8004d20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d22:	4b08      	ldr	r3, [pc, #32]	; (8004d44 <MX_USART2_UART_Init+0x4c>)
 8004d24:	2200      	movs	r2, #0
 8004d26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d28:	4b06      	ldr	r3, [pc, #24]	; (8004d44 <MX_USART2_UART_Init+0x4c>)
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004d2e:	4805      	ldr	r0, [pc, #20]	; (8004d44 <MX_USART2_UART_Init+0x4c>)
 8004d30:	f002 feed 	bl	8007b0e <HAL_UART_Init>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d001      	beq.n	8004d3e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004d3a:	f7fd fed1 	bl	8002ae0 <Error_Handler>
  }

}
 8004d3e:	bf00      	nop
 8004d40:	bd80      	pop	{r7, pc}
 8004d42:	bf00      	nop
 8004d44:	2000081c 	.word	0x2000081c
 8004d48:	40004400 	.word	0x40004400

08004d4c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8004d50:	4b11      	ldr	r3, [pc, #68]	; (8004d98 <MX_USART3_UART_Init+0x4c>)
 8004d52:	4a12      	ldr	r2, [pc, #72]	; (8004d9c <MX_USART3_UART_Init+0x50>)
 8004d54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004d56:	4b10      	ldr	r3, [pc, #64]	; (8004d98 <MX_USART3_UART_Init+0x4c>)
 8004d58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004d5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004d5e:	4b0e      	ldr	r3, [pc, #56]	; (8004d98 <MX_USART3_UART_Init+0x4c>)
 8004d60:	2200      	movs	r2, #0
 8004d62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004d64:	4b0c      	ldr	r3, [pc, #48]	; (8004d98 <MX_USART3_UART_Init+0x4c>)
 8004d66:	2200      	movs	r2, #0
 8004d68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004d6a:	4b0b      	ldr	r3, [pc, #44]	; (8004d98 <MX_USART3_UART_Init+0x4c>)
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004d70:	4b09      	ldr	r3, [pc, #36]	; (8004d98 <MX_USART3_UART_Init+0x4c>)
 8004d72:	220c      	movs	r2, #12
 8004d74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d76:	4b08      	ldr	r3, [pc, #32]	; (8004d98 <MX_USART3_UART_Init+0x4c>)
 8004d78:	2200      	movs	r2, #0
 8004d7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d7c:	4b06      	ldr	r3, [pc, #24]	; (8004d98 <MX_USART3_UART_Init+0x4c>)
 8004d7e:	2200      	movs	r2, #0
 8004d80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004d82:	4805      	ldr	r0, [pc, #20]	; (8004d98 <MX_USART3_UART_Init+0x4c>)
 8004d84:	f002 fec3 	bl	8007b0e <HAL_UART_Init>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d001      	beq.n	8004d92 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8004d8e:	f7fd fea7 	bl	8002ae0 <Error_Handler>
  }

}
 8004d92:	bf00      	nop
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	2000085c 	.word	0x2000085c
 8004d9c:	40004800 	.word	0x40004800

08004da0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b08c      	sub	sp, #48	; 0x30
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004da8:	f107 0320 	add.w	r3, r7, #32
 8004dac:	2200      	movs	r2, #0
 8004dae:	601a      	str	r2, [r3, #0]
 8004db0:	605a      	str	r2, [r3, #4]
 8004db2:	609a      	str	r2, [r3, #8]
 8004db4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a5b      	ldr	r2, [pc, #364]	; (8004f28 <HAL_UART_MspInit+0x188>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d13a      	bne.n	8004e36 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004dc0:	4b5a      	ldr	r3, [pc, #360]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004dc2:	699b      	ldr	r3, [r3, #24]
 8004dc4:	4a59      	ldr	r2, [pc, #356]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004dc6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004dca:	6193      	str	r3, [r2, #24]
 8004dcc:	4b57      	ldr	r3, [pc, #348]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004dce:	699b      	ldr	r3, [r3, #24]
 8004dd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004dd4:	61fb      	str	r3, [r7, #28]
 8004dd6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dd8:	4b54      	ldr	r3, [pc, #336]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	4a53      	ldr	r2, [pc, #332]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004dde:	f043 0304 	orr.w	r3, r3, #4
 8004de2:	6193      	str	r3, [r2, #24]
 8004de4:	4b51      	ldr	r3, [pc, #324]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004de6:	699b      	ldr	r3, [r3, #24]
 8004de8:	f003 0304 	and.w	r3, r3, #4
 8004dec:	61bb      	str	r3, [r7, #24]
 8004dee:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004df0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004df4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004df6:	2302      	movs	r3, #2
 8004df8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dfe:	f107 0320 	add.w	r3, r7, #32
 8004e02:	4619      	mov	r1, r3
 8004e04:	484a      	ldr	r0, [pc, #296]	; (8004f30 <HAL_UART_MspInit+0x190>)
 8004e06:	f001 f81b 	bl	8005e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004e0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004e10:	2300      	movs	r3, #0
 8004e12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e14:	2300      	movs	r3, #0
 8004e16:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e18:	f107 0320 	add.w	r3, r7, #32
 8004e1c:	4619      	mov	r1, r3
 8004e1e:	4844      	ldr	r0, [pc, #272]	; (8004f30 <HAL_UART_MspInit+0x190>)
 8004e20:	f001 f80e 	bl	8005e40 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004e24:	2200      	movs	r2, #0
 8004e26:	2100      	movs	r1, #0
 8004e28:	2025      	movs	r0, #37	; 0x25
 8004e2a:	f000 feca 	bl	8005bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004e2e:	2025      	movs	r0, #37	; 0x25
 8004e30:	f000 fee3 	bl	8005bfa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004e34:	e074      	b.n	8004f20 <HAL_UART_MspInit+0x180>
  else if(uartHandle->Instance==USART2)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a3e      	ldr	r2, [pc, #248]	; (8004f34 <HAL_UART_MspInit+0x194>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d130      	bne.n	8004ea2 <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004e40:	4b3a      	ldr	r3, [pc, #232]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004e42:	69db      	ldr	r3, [r3, #28]
 8004e44:	4a39      	ldr	r2, [pc, #228]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004e46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e4a:	61d3      	str	r3, [r2, #28]
 8004e4c:	4b37      	ldr	r3, [pc, #220]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004e4e:	69db      	ldr	r3, [r3, #28]
 8004e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e54:	617b      	str	r3, [r7, #20]
 8004e56:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e58:	4b34      	ldr	r3, [pc, #208]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004e5a:	699b      	ldr	r3, [r3, #24]
 8004e5c:	4a33      	ldr	r2, [pc, #204]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004e5e:	f043 0304 	orr.w	r3, r3, #4
 8004e62:	6193      	str	r3, [r2, #24]
 8004e64:	4b31      	ldr	r3, [pc, #196]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004e66:	699b      	ldr	r3, [r3, #24]
 8004e68:	f003 0304 	and.w	r3, r3, #4
 8004e6c:	613b      	str	r3, [r7, #16]
 8004e6e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004e70:	2304      	movs	r3, #4
 8004e72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e74:	2302      	movs	r3, #2
 8004e76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e7c:	f107 0320 	add.w	r3, r7, #32
 8004e80:	4619      	mov	r1, r3
 8004e82:	482b      	ldr	r0, [pc, #172]	; (8004f30 <HAL_UART_MspInit+0x190>)
 8004e84:	f000 ffdc 	bl	8005e40 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004e88:	2308      	movs	r3, #8
 8004e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e90:	2300      	movs	r3, #0
 8004e92:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e94:	f107 0320 	add.w	r3, r7, #32
 8004e98:	4619      	mov	r1, r3
 8004e9a:	4825      	ldr	r0, [pc, #148]	; (8004f30 <HAL_UART_MspInit+0x190>)
 8004e9c:	f000 ffd0 	bl	8005e40 <HAL_GPIO_Init>
}
 8004ea0:	e03e      	b.n	8004f20 <HAL_UART_MspInit+0x180>
  else if(uartHandle->Instance==USART3)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a24      	ldr	r2, [pc, #144]	; (8004f38 <HAL_UART_MspInit+0x198>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d139      	bne.n	8004f20 <HAL_UART_MspInit+0x180>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004eac:	4b1f      	ldr	r3, [pc, #124]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004eae:	69db      	ldr	r3, [r3, #28]
 8004eb0:	4a1e      	ldr	r2, [pc, #120]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004eb2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004eb6:	61d3      	str	r3, [r2, #28]
 8004eb8:	4b1c      	ldr	r3, [pc, #112]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004eba:	69db      	ldr	r3, [r3, #28]
 8004ebc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ec0:	60fb      	str	r3, [r7, #12]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ec4:	4b19      	ldr	r3, [pc, #100]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004ec6:	699b      	ldr	r3, [r3, #24]
 8004ec8:	4a18      	ldr	r2, [pc, #96]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004eca:	f043 0308 	orr.w	r3, r3, #8
 8004ece:	6193      	str	r3, [r2, #24]
 8004ed0:	4b16      	ldr	r3, [pc, #88]	; (8004f2c <HAL_UART_MspInit+0x18c>)
 8004ed2:	699b      	ldr	r3, [r3, #24]
 8004ed4:	f003 0308 	and.w	r3, r3, #8
 8004ed8:	60bb      	str	r3, [r7, #8]
 8004eda:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004edc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ee0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ee2:	2302      	movs	r3, #2
 8004ee4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004eea:	f107 0320 	add.w	r3, r7, #32
 8004eee:	4619      	mov	r1, r3
 8004ef0:	4812      	ldr	r0, [pc, #72]	; (8004f3c <HAL_UART_MspInit+0x19c>)
 8004ef2:	f000 ffa5 	bl	8005e40 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004ef6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004efa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004efc:	2300      	movs	r3, #0
 8004efe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f00:	2300      	movs	r3, #0
 8004f02:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f04:	f107 0320 	add.w	r3, r7, #32
 8004f08:	4619      	mov	r1, r3
 8004f0a:	480c      	ldr	r0, [pc, #48]	; (8004f3c <HAL_UART_MspInit+0x19c>)
 8004f0c:	f000 ff98 	bl	8005e40 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004f10:	2200      	movs	r2, #0
 8004f12:	2100      	movs	r1, #0
 8004f14:	2027      	movs	r0, #39	; 0x27
 8004f16:	f000 fe54 	bl	8005bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004f1a:	2027      	movs	r0, #39	; 0x27
 8004f1c:	f000 fe6d 	bl	8005bfa <HAL_NVIC_EnableIRQ>
}
 8004f20:	bf00      	nop
 8004f22:	3730      	adds	r7, #48	; 0x30
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	40013800 	.word	0x40013800
 8004f2c:	40021000 	.word	0x40021000
 8004f30:	40010800 	.word	0x40010800
 8004f34:	40004400 	.word	0x40004400
 8004f38:	40004800 	.word	0x40004800
 8004f3c:	40010c00 	.word	0x40010c00

08004f40 <_ZN6StringC1Ev>:
    String(){
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
        len = 0;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	621a      	str	r2, [r3, #32]
    }
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4618      	mov	r0, r3
 8004f52:	370c      	adds	r7, #12
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bc80      	pop	{r7}
 8004f58:	4770      	bx	lr

08004f5a <_ZplPKcRK6String>:
#include "utils.hpp"
extern "C"{
#include "lcdtp.h"
}
String operator+(const char* s, const String& str){
 8004f5a:	b580      	push	{r7, lr}
 8004f5c:	b084      	sub	sp, #16
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	60f8      	str	r0, [r7, #12]
 8004f62:	60b9      	str	r1, [r7, #8]
 8004f64:	607a      	str	r2, [r7, #4]
    String newStr;
 8004f66:	68f8      	ldr	r0, [r7, #12]
 8004f68:	f7ff ffea 	bl	8004f40 <_ZN6StringC1Ev>
    newStr.len = strlen(s) + str.len;
 8004f6c:	68b8      	ldr	r0, [r7, #8]
 8004f6e:	f7fb f95b 	bl	8000228 <strlen>
 8004f72:	4602      	mov	r2, r0
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6a1b      	ldr	r3, [r3, #32]
 8004f78:	4413      	add	r3, r2
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	621a      	str	r2, [r3, #32]
    strcpy(newStr.str, s);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	68b9      	ldr	r1, [r7, #8]
 8004f84:	4618      	mov	r0, r3
 8004f86:	f003 fc92 	bl	80088ae <strcpy>
    strcat(newStr.str, str.str);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	4611      	mov	r1, r2
 8004f90:	4618      	mov	r0, r3
 8004f92:	f003 fc7d 	bl	8008890 <strcat>
    return newStr;
 8004f96:	bf00      	nop
};
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	3710      	adds	r7, #16
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <_Z10printToLCDRK6Stringt>:
void printToLCD(const String& string, uint16_t row){
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b088      	sub	sp, #32
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	460b      	mov	r3, r1
 8004faa:	807b      	strh	r3, [r7, #2]
  char str[20];
  sprintf(str, "                   ");
 8004fac:	f107 030c 	add.w	r3, r7, #12
 8004fb0:	490e      	ldr	r1, [pc, #56]	; (8004fec <_Z10printToLCDRK6Stringt+0x4c>)
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f7ff f9dc 	bl	8004370 <sprintf_>
  LCD_DrawString(0, row*15, str);
 8004fb8:	887b      	ldrh	r3, [r7, #2]
 8004fba:	461a      	mov	r2, r3
 8004fbc:	0112      	lsls	r2, r2, #4
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	f107 020c 	add.w	r2, r7, #12
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	2000      	movs	r0, #0
 8004fca:	f7fd fc3d 	bl	8002848 <LCD_DrawString>
  LCD_DrawString(0, row*15, string.str);
 8004fce:	887b      	ldrh	r3, [r7, #2]
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	0112      	lsls	r2, r2, #4
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	4619      	mov	r1, r3
 8004fdc:	2000      	movs	r0, #0
 8004fde:	f7fd fc33 	bl	8002848 <LCD_DrawString>
}
 8004fe2:	bf00      	nop
 8004fe4:	3720      	adds	r7, #32
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	0800920c 	.word	0x0800920c

08004ff0 <_Z8debugLogRK6String>:
        sprintf(str, "%02X", arr[i]);
        LCD_DrawString(i*15, row*15, str);
    }
}

void debugLog(const String& string){
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
    printToLCD(string, 18);
 8004ff8:	2112      	movs	r1, #18
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f7ff ffd0 	bl	8004fa0 <_Z10printToLCDRK6Stringt>
 8005000:	bf00      	nop
 8005002:	3708      	adds	r7, #8
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <XPT2046_DelayUS>:
strType_XPT2046_TouchPara strXPT2046_TouchPara = { 0.001030, 0.064188, -10.804098, -0.085584, 0.001420, 324.127036 };
// { 0.001030, 0.064188, -10.804098, -0.085584, 0.001420, 324.127036 };

volatile uint8_t ucXPT2046_TouchFlag = 0;

static void XPT2046_DelayUS( __IO uint32_t ulCount) {
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
	uint32_t i;

	for (i = 0; i < ulCount; i++) {
 8005010:	2300      	movs	r3, #0
 8005012:	60fb      	str	r3, [r7, #12]
 8005014:	e00a      	b.n	800502c <XPT2046_DelayUS+0x24>
		uint8_t uc = 12;
 8005016:	230c      	movs	r3, #12
 8005018:	72fb      	strb	r3, [r7, #11]

		while (uc--)
 800501a:	bf00      	nop
 800501c:	7afb      	ldrb	r3, [r7, #11]
 800501e:	1e5a      	subs	r2, r3, #1
 8005020:	72fa      	strb	r2, [r7, #11]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d1fa      	bne.n	800501c <XPT2046_DelayUS+0x14>
	for (i = 0; i < ulCount; i++) {
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	3301      	adds	r3, #1
 800502a:	60fb      	str	r3, [r7, #12]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	429a      	cmp	r2, r3
 8005032:	d3f0      	bcc.n	8005016 <XPT2046_DelayUS+0xe>
			;

	}

}
 8005034:	bf00      	nop
 8005036:	bf00      	nop
 8005038:	3714      	adds	r7, #20
 800503a:	46bd      	mov	sp, r7
 800503c:	bc80      	pop	{r7}
 800503e:	4770      	bx	lr

08005040 <XPT2046_WriteCMD>:

static void XPT2046_WriteCMD(uint8_t ucCmd) {
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	4603      	mov	r3, r0
 8005048:	71fb      	strb	r3, [r7, #7]
	uint8_t i;

	macXPT2046_MOSI_0();
 800504a:	2200      	movs	r2, #0
 800504c:	2104      	movs	r1, #4
 800504e:	481d      	ldr	r0, [pc, #116]	; (80050c4 <XPT2046_WriteCMD+0x84>)
 8005050:	f001 f8a5 	bl	800619e <HAL_GPIO_WritePin>

	macXPT2046_CLK_LOW();
 8005054:	2200      	movs	r2, #0
 8005056:	2101      	movs	r1, #1
 8005058:	481a      	ldr	r0, [pc, #104]	; (80050c4 <XPT2046_WriteCMD+0x84>)
 800505a:	f001 f8a0 	bl	800619e <HAL_GPIO_WritePin>

	for (i = 0; i < 8; i++) {
 800505e:	2300      	movs	r3, #0
 8005060:	73fb      	strb	r3, [r7, #15]
 8005062:	e027      	b.n	80050b4 <XPT2046_WriteCMD+0x74>
		((ucCmd >> (7 - i)) & 0x01) ? macXPT2046_MOSI_1() : macXPT2046_MOSI_0();
 8005064:	79fa      	ldrb	r2, [r7, #7]
 8005066:	7bfb      	ldrb	r3, [r7, #15]
 8005068:	f1c3 0307 	rsb	r3, r3, #7
 800506c:	fa42 f303 	asr.w	r3, r2, r3
 8005070:	f003 0301 	and.w	r3, r3, #1
 8005074:	2b00      	cmp	r3, #0
 8005076:	d005      	beq.n	8005084 <XPT2046_WriteCMD+0x44>
 8005078:	2201      	movs	r2, #1
 800507a:	2104      	movs	r1, #4
 800507c:	4811      	ldr	r0, [pc, #68]	; (80050c4 <XPT2046_WriteCMD+0x84>)
 800507e:	f001 f88e 	bl	800619e <HAL_GPIO_WritePin>
 8005082:	e004      	b.n	800508e <XPT2046_WriteCMD+0x4e>
 8005084:	2200      	movs	r2, #0
 8005086:	2104      	movs	r1, #4
 8005088:	480e      	ldr	r0, [pc, #56]	; (80050c4 <XPT2046_WriteCMD+0x84>)
 800508a:	f001 f888 	bl	800619e <HAL_GPIO_WritePin>

		XPT2046_DelayUS(5);
 800508e:	2005      	movs	r0, #5
 8005090:	f7ff ffba 	bl	8005008 <XPT2046_DelayUS>

		macXPT2046_CLK_HIGH();
 8005094:	2201      	movs	r2, #1
 8005096:	2101      	movs	r1, #1
 8005098:	480a      	ldr	r0, [pc, #40]	; (80050c4 <XPT2046_WriteCMD+0x84>)
 800509a:	f001 f880 	bl	800619e <HAL_GPIO_WritePin>

		XPT2046_DelayUS(5);
 800509e:	2005      	movs	r0, #5
 80050a0:	f7ff ffb2 	bl	8005008 <XPT2046_DelayUS>

		macXPT2046_CLK_LOW();
 80050a4:	2200      	movs	r2, #0
 80050a6:	2101      	movs	r1, #1
 80050a8:	4806      	ldr	r0, [pc, #24]	; (80050c4 <XPT2046_WriteCMD+0x84>)
 80050aa:	f001 f878 	bl	800619e <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++) {
 80050ae:	7bfb      	ldrb	r3, [r7, #15]
 80050b0:	3301      	adds	r3, #1
 80050b2:	73fb      	strb	r3, [r7, #15]
 80050b4:	7bfb      	ldrb	r3, [r7, #15]
 80050b6:	2b07      	cmp	r3, #7
 80050b8:	d9d4      	bls.n	8005064 <XPT2046_WriteCMD+0x24>
	}

}
 80050ba:	bf00      	nop
 80050bc:	bf00      	nop
 80050be:	3710      	adds	r7, #16
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	40011800 	.word	0x40011800

080050c8 <XPT2046_ReadCMD>:

static uint16_t XPT2046_ReadCMD(void) {
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t usBuf = 0, usTemp;
 80050ce:	2300      	movs	r3, #0
 80050d0:	80bb      	strh	r3, [r7, #4]

	macXPT2046_MOSI_0();
 80050d2:	2200      	movs	r2, #0
 80050d4:	2104      	movs	r1, #4
 80050d6:	4819      	ldr	r0, [pc, #100]	; (800513c <XPT2046_ReadCMD+0x74>)
 80050d8:	f001 f861 	bl	800619e <HAL_GPIO_WritePin>

	macXPT2046_CLK_HIGH();
 80050dc:	2201      	movs	r2, #1
 80050de:	2101      	movs	r1, #1
 80050e0:	4816      	ldr	r0, [pc, #88]	; (800513c <XPT2046_ReadCMD+0x74>)
 80050e2:	f001 f85c 	bl	800619e <HAL_GPIO_WritePin>

	for (i = 0; i < 12; i++) {
 80050e6:	2300      	movs	r3, #0
 80050e8:	71fb      	strb	r3, [r7, #7]
 80050ea:	e01e      	b.n	800512a <XPT2046_ReadCMD+0x62>
		macXPT2046_CLK_LOW();
 80050ec:	2200      	movs	r2, #0
 80050ee:	2101      	movs	r1, #1
 80050f0:	4812      	ldr	r0, [pc, #72]	; (800513c <XPT2046_ReadCMD+0x74>)
 80050f2:	f001 f854 	bl	800619e <HAL_GPIO_WritePin>

		usTemp = macXPT2046_MISO();
 80050f6:	2108      	movs	r1, #8
 80050f8:	4810      	ldr	r0, [pc, #64]	; (800513c <XPT2046_ReadCMD+0x74>)
 80050fa:	f001 f839 	bl	8006170 <HAL_GPIO_ReadPin>
 80050fe:	4603      	mov	r3, r0
 8005100:	807b      	strh	r3, [r7, #2]

		usBuf |= usTemp << (11 - i);
 8005102:	887a      	ldrh	r2, [r7, #2]
 8005104:	79fb      	ldrb	r3, [r7, #7]
 8005106:	f1c3 030b 	rsb	r3, r3, #11
 800510a:	fa02 f303 	lsl.w	r3, r2, r3
 800510e:	b21a      	sxth	r2, r3
 8005110:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005114:	4313      	orrs	r3, r2
 8005116:	b21b      	sxth	r3, r3
 8005118:	80bb      	strh	r3, [r7, #4]

		macXPT2046_CLK_HIGH();
 800511a:	2201      	movs	r2, #1
 800511c:	2101      	movs	r1, #1
 800511e:	4807      	ldr	r0, [pc, #28]	; (800513c <XPT2046_ReadCMD+0x74>)
 8005120:	f001 f83d 	bl	800619e <HAL_GPIO_WritePin>
	for (i = 0; i < 12; i++) {
 8005124:	79fb      	ldrb	r3, [r7, #7]
 8005126:	3301      	adds	r3, #1
 8005128:	71fb      	strb	r3, [r7, #7]
 800512a:	79fb      	ldrb	r3, [r7, #7]
 800512c:	2b0b      	cmp	r3, #11
 800512e:	d9dd      	bls.n	80050ec <XPT2046_ReadCMD+0x24>

	}

	return usBuf;
 8005130:	88bb      	ldrh	r3, [r7, #4]

}
 8005132:	4618      	mov	r0, r3
 8005134:	3708      	adds	r7, #8
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	40011800 	.word	0x40011800

08005140 <XPT2046_ReadAdc>:

static uint16_t XPT2046_ReadAdc(uint8_t ucChannel) {
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	4603      	mov	r3, r0
 8005148:	71fb      	strb	r3, [r7, #7]
	XPT2046_WriteCMD(ucChannel);
 800514a:	79fb      	ldrb	r3, [r7, #7]
 800514c:	4618      	mov	r0, r3
 800514e:	f7ff ff77 	bl	8005040 <XPT2046_WriteCMD>

	return XPT2046_ReadCMD();
 8005152:	f7ff ffb9 	bl	80050c8 <XPT2046_ReadCMD>
 8005156:	4603      	mov	r3, r0

}
 8005158:	4618      	mov	r0, r3
 800515a:	3708      	adds	r7, #8
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <XPT2046_ReadAdc_XY>:

static void XPT2046_ReadAdc_XY(int16_t *sX_Ad, int16_t *sY_Ad) {
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	6039      	str	r1, [r7, #0]
	int16_t sX_Ad_Temp, sY_Ad_Temp;

	sX_Ad_Temp = XPT2046_ReadAdc( macXPT2046_CHANNEL_X);
 800516a:	2090      	movs	r0, #144	; 0x90
 800516c:	f7ff ffe8 	bl	8005140 <XPT2046_ReadAdc>
 8005170:	4603      	mov	r3, r0
 8005172:	81fb      	strh	r3, [r7, #14]

	XPT2046_DelayUS(1);
 8005174:	2001      	movs	r0, #1
 8005176:	f7ff ff47 	bl	8005008 <XPT2046_DelayUS>

	sY_Ad_Temp = XPT2046_ReadAdc( macXPT2046_CHANNEL_Y);
 800517a:	20d0      	movs	r0, #208	; 0xd0
 800517c:	f7ff ffe0 	bl	8005140 <XPT2046_ReadAdc>
 8005180:	4603      	mov	r3, r0
 8005182:	81bb      	strh	r3, [r7, #12]

	*sX_Ad = sX_Ad_Temp;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	89fa      	ldrh	r2, [r7, #14]
 8005188:	801a      	strh	r2, [r3, #0]
	*sY_Ad = sY_Ad_Temp;
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	89ba      	ldrh	r2, [r7, #12]
 800518e:	801a      	strh	r2, [r3, #0]

}
 8005190:	bf00      	nop
 8005192:	3710      	adds	r7, #16
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <XPT2046_ReadAdc_Smooth_XY>:
}


#else     
static uint8_t XPT2046_ReadAdc_Smooth_XY(
		strType_XPT2046_Coordinate *pScreenCoordinate) {
 8005198:	b580      	push	{r7, lr}
 800519a:	b092      	sub	sp, #72	; 0x48
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
	uint8_t ucCount = 0, i;
 80051a0:	2300      	movs	r3, #0
 80051a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	int16_t sAD_X, sAD_Y;
	int16_t sBufferArray[2][10] = { { 0 }, { 0 } };
 80051a6:	f107 0308 	add.w	r3, r7, #8
 80051aa:	2228      	movs	r2, #40	; 0x28
 80051ac:	2100      	movs	r1, #0
 80051ae:	4618      	mov	r0, r3
 80051b0:	f003 fb02 	bl	80087b8 <memset>

	int32_t lX_Min, lX_Max, lY_Min, lY_Max;

	do {
		XPT2046_ReadAdc_XY(&sAD_X, &sAD_Y);
 80051b4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80051b8:	f107 0332 	add.w	r3, r7, #50	; 0x32
 80051bc:	4611      	mov	r1, r2
 80051be:	4618      	mov	r0, r3
 80051c0:	f7ff ffce 	bl	8005160 <XPT2046_ReadAdc_XY>

		sBufferArray[0][ucCount] = sAD_X;
 80051c4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80051c8:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 80051cc:	005b      	lsls	r3, r3, #1
 80051ce:	3348      	adds	r3, #72	; 0x48
 80051d0:	443b      	add	r3, r7
 80051d2:	f823 2c40 	strh.w	r2, [r3, #-64]
		sBufferArray[1][ucCount] = sAD_Y;
 80051d6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80051da:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 80051de:	330a      	adds	r3, #10
 80051e0:	005b      	lsls	r3, r3, #1
 80051e2:	3348      	adds	r3, #72	; 0x48
 80051e4:	443b      	add	r3, r7
 80051e6:	f823 2c40 	strh.w	r2, [r3, #-64]

		ucCount++;
 80051ea:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80051ee:	3301      	adds	r3, #1
 80051f0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	} while (( macXPT2046_EXTI_Read() == macXPT2046_EXTI_ActiveLevel)
 80051f4:	2110      	movs	r1, #16
 80051f6:	4871      	ldr	r0, [pc, #452]	; (80053bc <XPT2046_ReadAdc_Smooth_XY+0x224>)
 80051f8:	f000 ffba 	bl	8006170 <HAL_GPIO_ReadPin>
 80051fc:	4603      	mov	r3, r0
			&& (ucCount < 10));
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d103      	bne.n	800520a <XPT2046_ReadAdc_Smooth_XY+0x72>
 8005202:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005206:	2b09      	cmp	r3, #9
 8005208:	d9d4      	bls.n	80051b4 <XPT2046_ReadAdc_Smooth_XY+0x1c>

	if ( macXPT2046_EXTI_Read() != macXPT2046_EXTI_ActiveLevel)
 800520a:	2110      	movs	r1, #16
 800520c:	486b      	ldr	r0, [pc, #428]	; (80053bc <XPT2046_ReadAdc_Smooth_XY+0x224>)
 800520e:	f000 ffaf 	bl	8006170 <HAL_GPIO_ReadPin>
 8005212:	4603      	mov	r3, r0
 8005214:	2b00      	cmp	r3, #0
 8005216:	d002      	beq.n	800521e <XPT2046_ReadAdc_Smooth_XY+0x86>
		ucXPT2046_TouchFlag = 0;
 8005218:	4b69      	ldr	r3, [pc, #420]	; (80053c0 <XPT2046_ReadAdc_Smooth_XY+0x228>)
 800521a:	2200      	movs	r2, #0
 800521c:	701a      	strb	r2, [r3, #0]

	if (ucCount == 10) {
 800521e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005222:	2b0a      	cmp	r3, #10
 8005224:	f040 80c4 	bne.w	80053b0 <XPT2046_ReadAdc_Smooth_XY+0x218>
		lX_Max = lX_Min = sBufferArray[0][0];
 8005228:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800522c:	643b      	str	r3, [r7, #64]	; 0x40
 800522e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005230:	63fb      	str	r3, [r7, #60]	; 0x3c
		lY_Max = lY_Min = sBufferArray[1][0];
 8005232:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8005236:	63bb      	str	r3, [r7, #56]	; 0x38
 8005238:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800523a:	637b      	str	r3, [r7, #52]	; 0x34

		for (i = 1; i < 10; i++) {
 800523c:	2301      	movs	r3, #1
 800523e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8005242:	e02b      	b.n	800529c <XPT2046_ReadAdc_Smooth_XY+0x104>
			if (sBufferArray[0][i] < lX_Min)
 8005244:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005248:	005b      	lsls	r3, r3, #1
 800524a:	3348      	adds	r3, #72	; 0x48
 800524c:	443b      	add	r3, r7
 800524e:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8005252:	461a      	mov	r2, r3
 8005254:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005256:	4293      	cmp	r3, r2
 8005258:	dd08      	ble.n	800526c <XPT2046_ReadAdc_Smooth_XY+0xd4>
				lX_Min = sBufferArray[0][i];
 800525a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800525e:	005b      	lsls	r3, r3, #1
 8005260:	3348      	adds	r3, #72	; 0x48
 8005262:	443b      	add	r3, r7
 8005264:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8005268:	643b      	str	r3, [r7, #64]	; 0x40
 800526a:	e012      	b.n	8005292 <XPT2046_ReadAdc_Smooth_XY+0xfa>

			else if (sBufferArray[0][i] > lX_Max)
 800526c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005270:	005b      	lsls	r3, r3, #1
 8005272:	3348      	adds	r3, #72	; 0x48
 8005274:	443b      	add	r3, r7
 8005276:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 800527a:	461a      	mov	r2, r3
 800527c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800527e:	4293      	cmp	r3, r2
 8005280:	da07      	bge.n	8005292 <XPT2046_ReadAdc_Smooth_XY+0xfa>
				lX_Max = sBufferArray[0][i];
 8005282:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005286:	005b      	lsls	r3, r3, #1
 8005288:	3348      	adds	r3, #72	; 0x48
 800528a:	443b      	add	r3, r7
 800528c:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8005290:	63fb      	str	r3, [r7, #60]	; 0x3c
		for (i = 1; i < 10; i++) {
 8005292:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005296:	3301      	adds	r3, #1
 8005298:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 800529c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80052a0:	2b09      	cmp	r3, #9
 80052a2:	d9cf      	bls.n	8005244 <XPT2046_ReadAdc_Smooth_XY+0xac>

		}

		for (i = 1; i < 10; i++) {
 80052a4:	2301      	movs	r3, #1
 80052a6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80052aa:	e02f      	b.n	800530c <XPT2046_ReadAdc_Smooth_XY+0x174>
			if (sBufferArray[1][i] < lY_Min)
 80052ac:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80052b0:	330a      	adds	r3, #10
 80052b2:	005b      	lsls	r3, r3, #1
 80052b4:	3348      	adds	r3, #72	; 0x48
 80052b6:	443b      	add	r3, r7
 80052b8:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80052bc:	461a      	mov	r2, r3
 80052be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052c0:	4293      	cmp	r3, r2
 80052c2:	dd09      	ble.n	80052d8 <XPT2046_ReadAdc_Smooth_XY+0x140>
				lY_Min = sBufferArray[1][i];
 80052c4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80052c8:	330a      	adds	r3, #10
 80052ca:	005b      	lsls	r3, r3, #1
 80052cc:	3348      	adds	r3, #72	; 0x48
 80052ce:	443b      	add	r3, r7
 80052d0:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80052d4:	63bb      	str	r3, [r7, #56]	; 0x38
 80052d6:	e014      	b.n	8005302 <XPT2046_ReadAdc_Smooth_XY+0x16a>

			else if (sBufferArray[1][i] > lY_Max)
 80052d8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80052dc:	330a      	adds	r3, #10
 80052de:	005b      	lsls	r3, r3, #1
 80052e0:	3348      	adds	r3, #72	; 0x48
 80052e2:	443b      	add	r3, r7
 80052e4:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80052e8:	461a      	mov	r2, r3
 80052ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052ec:	4293      	cmp	r3, r2
 80052ee:	da08      	bge.n	8005302 <XPT2046_ReadAdc_Smooth_XY+0x16a>
				lY_Max = sBufferArray[1][i];
 80052f0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80052f4:	330a      	adds	r3, #10
 80052f6:	005b      	lsls	r3, r3, #1
 80052f8:	3348      	adds	r3, #72	; 0x48
 80052fa:	443b      	add	r3, r7
 80052fc:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8005300:	637b      	str	r3, [r7, #52]	; 0x34
		for (i = 1; i < 10; i++) {
 8005302:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005306:	3301      	adds	r3, #1
 8005308:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 800530c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005310:	2b09      	cmp	r3, #9
 8005312:	d9cb      	bls.n	80052ac <XPT2046_ReadAdc_Smooth_XY+0x114>

		}

		pScreenCoordinate->x = (sBufferArray[0][0] + sBufferArray[0][1]
 8005314:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8005318:	461a      	mov	r2, r3
 800531a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800531e:	4413      	add	r3, r2
				+ sBufferArray[0][2] + sBufferArray[0][3] + sBufferArray[0][4]
 8005320:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005324:	4413      	add	r3, r2
 8005326:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800532a:	4413      	add	r3, r2
 800532c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8005330:	4413      	add	r3, r2
				+ sBufferArray[0][5] + sBufferArray[0][6] + sBufferArray[0][7]
 8005332:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8005336:	4413      	add	r3, r2
 8005338:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800533c:	4413      	add	r3, r2
 800533e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8005342:	4413      	add	r3, r2
				+ sBufferArray[0][8] + sBufferArray[0][9] - lX_Min - lX_Max)
 8005344:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8005348:	4413      	add	r3, r2
 800534a:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800534e:	441a      	add	r2, r3
 8005350:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005352:	1ad2      	subs	r2, r2, r3
 8005354:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005356:	1ad3      	subs	r3, r2, r3
				>> 3;
 8005358:	10db      	asrs	r3, r3, #3
		pScreenCoordinate->x = (sBufferArray[0][0] + sBufferArray[0][1]
 800535a:	b29a      	uxth	r2, r3
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	801a      	strh	r2, [r3, #0]

		pScreenCoordinate->y = (sBufferArray[1][0] + sBufferArray[1][1]
 8005360:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8005364:	461a      	mov	r2, r3
 8005366:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800536a:	4413      	add	r3, r2
				+ sBufferArray[1][2] + sBufferArray[1][3] + sBufferArray[1][4]
 800536c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8005370:	4413      	add	r3, r2
 8005372:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8005376:	4413      	add	r3, r2
 8005378:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 800537c:	4413      	add	r3, r2
				+ sBufferArray[1][5] + sBufferArray[1][6] + sBufferArray[1][7]
 800537e:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8005382:	4413      	add	r3, r2
 8005384:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
 8005388:	4413      	add	r3, r2
 800538a:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 800538e:	4413      	add	r3, r2
				+ sBufferArray[1][8] + sBufferArray[1][9] - lY_Min - lY_Max)
 8005390:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	; 0x2c
 8005394:	4413      	add	r3, r2
 8005396:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 800539a:	441a      	add	r2, r3
 800539c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800539e:	1ad2      	subs	r2, r2, r3
 80053a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053a2:	1ad3      	subs	r3, r2, r3
				>> 3;
 80053a4:	10db      	asrs	r3, r3, #3
		pScreenCoordinate->y = (sBufferArray[1][0] + sBufferArray[1][1]
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	805a      	strh	r2, [r3, #2]

		return 1;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e000      	b.n	80053b2 <XPT2046_ReadAdc_Smooth_XY+0x21a>

	}

	return 0;
 80053b0:	2300      	movs	r3, #0

}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3748      	adds	r7, #72	; 0x48
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	bf00      	nop
 80053bc:	40011800 	.word	0x40011800
 80053c0:	2000089c 	.word	0x2000089c

080053c4 <XPT2046_Get_TouchedPoint>:
	return 0;

}

uint8_t XPT2046_Get_TouchedPoint(strType_XPT2046_Coordinate *pDisplayCoordinate,
		strType_XPT2046_TouchPara *pTouchPara) {
 80053c4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80053c8:	b084      	sub	sp, #16
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	6078      	str	r0, [r7, #4]
 80053ce:	6039      	str	r1, [r7, #0]
	uint8_t ucRet = 1;
 80053d0:	2301      	movs	r3, #1
 80053d2:	73fb      	strb	r3, [r7, #15]

	strType_XPT2046_Coordinate strScreenCoordinate;

	if (XPT2046_ReadAdc_Smooth_XY(&strScreenCoordinate)) {
 80053d4:	f107 0308 	add.w	r3, r7, #8
 80053d8:	4618      	mov	r0, r3
 80053da:	f7ff fedd 	bl	8005198 <XPT2046_ReadAdc_Smooth_XY>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d06e      	beq.n	80054c2 <XPT2046_Get_TouchedPoint+0xfe>
		pDisplayCoordinate->x = ((pTouchPara->dX_X * strScreenCoordinate.x)
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	e9d3 4500 	ldrd	r4, r5, [r3]
 80053ea:	893b      	ldrh	r3, [r7, #8]
 80053ec:	4618      	mov	r0, r3
 80053ee:	f7fb f875 	bl	80004dc <__aeabi_i2d>
 80053f2:	4602      	mov	r2, r0
 80053f4:	460b      	mov	r3, r1
 80053f6:	4620      	mov	r0, r4
 80053f8:	4629      	mov	r1, r5
 80053fa:	f7fb f8d9 	bl	80005b0 <__aeabi_dmul>
 80053fe:	4602      	mov	r2, r0
 8005400:	460b      	mov	r3, r1
 8005402:	4690      	mov	r8, r2
 8005404:	4699      	mov	r9, r3
				+ (pTouchPara->dX_Y * strScreenCoordinate.y) + pTouchPara->dX);
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800540c:	897b      	ldrh	r3, [r7, #10]
 800540e:	4618      	mov	r0, r3
 8005410:	f7fb f864 	bl	80004dc <__aeabi_i2d>
 8005414:	4602      	mov	r2, r0
 8005416:	460b      	mov	r3, r1
 8005418:	4620      	mov	r0, r4
 800541a:	4629      	mov	r1, r5
 800541c:	f7fb f8c8 	bl	80005b0 <__aeabi_dmul>
 8005420:	4602      	mov	r2, r0
 8005422:	460b      	mov	r3, r1
 8005424:	4640      	mov	r0, r8
 8005426:	4649      	mov	r1, r9
 8005428:	f7fa ff0c 	bl	8000244 <__adddf3>
 800542c:	4602      	mov	r2, r0
 800542e:	460b      	mov	r3, r1
 8005430:	4610      	mov	r0, r2
 8005432:	4619      	mov	r1, r3
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800543a:	f7fa ff03 	bl	8000244 <__adddf3>
 800543e:	4602      	mov	r2, r0
 8005440:	460b      	mov	r3, r1
		pDisplayCoordinate->x = ((pTouchPara->dX_X * strScreenCoordinate.x)
 8005442:	4610      	mov	r0, r2
 8005444:	4619      	mov	r1, r3
 8005446:	f7fb fb75 	bl	8000b34 <__aeabi_d2uiz>
 800544a:	4603      	mov	r3, r0
 800544c:	b29a      	uxth	r2, r3
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	801a      	strh	r2, [r3, #0]
		pDisplayCoordinate->y = ((pTouchPara->dY_X * strScreenCoordinate.x)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8005458:	893b      	ldrh	r3, [r7, #8]
 800545a:	4618      	mov	r0, r3
 800545c:	f7fb f83e 	bl	80004dc <__aeabi_i2d>
 8005460:	4602      	mov	r2, r0
 8005462:	460b      	mov	r3, r1
 8005464:	4620      	mov	r0, r4
 8005466:	4629      	mov	r1, r5
 8005468:	f7fb f8a2 	bl	80005b0 <__aeabi_dmul>
 800546c:	4602      	mov	r2, r0
 800546e:	460b      	mov	r3, r1
 8005470:	4690      	mov	r8, r2
 8005472:	4699      	mov	r9, r3
				+ (pTouchPara->dY_Y * strScreenCoordinate.y) + pTouchPara->dY);
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800547a:	897b      	ldrh	r3, [r7, #10]
 800547c:	4618      	mov	r0, r3
 800547e:	f7fb f82d 	bl	80004dc <__aeabi_i2d>
 8005482:	4602      	mov	r2, r0
 8005484:	460b      	mov	r3, r1
 8005486:	4620      	mov	r0, r4
 8005488:	4629      	mov	r1, r5
 800548a:	f7fb f891 	bl	80005b0 <__aeabi_dmul>
 800548e:	4602      	mov	r2, r0
 8005490:	460b      	mov	r3, r1
 8005492:	4640      	mov	r0, r8
 8005494:	4649      	mov	r1, r9
 8005496:	f7fa fed5 	bl	8000244 <__adddf3>
 800549a:	4602      	mov	r2, r0
 800549c:	460b      	mov	r3, r1
 800549e:	4610      	mov	r0, r2
 80054a0:	4619      	mov	r1, r3
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80054a8:	f7fa fecc 	bl	8000244 <__adddf3>
 80054ac:	4602      	mov	r2, r0
 80054ae:	460b      	mov	r3, r1
		pDisplayCoordinate->y = ((pTouchPara->dY_X * strScreenCoordinate.x)
 80054b0:	4610      	mov	r0, r2
 80054b2:	4619      	mov	r1, r3
 80054b4:	f7fb fb3e 	bl	8000b34 <__aeabi_d2uiz>
 80054b8:	4603      	mov	r3, r0
 80054ba:	b29a      	uxth	r2, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	805a      	strh	r2, [r3, #2]
 80054c0:	e001      	b.n	80054c6 <XPT2046_Get_TouchedPoint+0x102>

	}

	else
		ucRet = 0;
 80054c2:	2300      	movs	r3, #0
 80054c4:	73fb      	strb	r3, [r7, #15]

	return ucRet;
 80054c6:	7bfb      	ldrb	r3, [r7, #15]

}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3710      	adds	r7, #16
 80054cc:	46bd      	mov	sp, r7
 80054ce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

080054d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80054d4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80054d6:	e003      	b.n	80054e0 <LoopCopyDataInit>

080054d8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80054d8:	4b0b      	ldr	r3, [pc, #44]	; (8005508 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80054da:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80054dc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80054de:	3104      	adds	r1, #4

080054e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80054e0:	480a      	ldr	r0, [pc, #40]	; (800550c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80054e2:	4b0b      	ldr	r3, [pc, #44]	; (8005510 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80054e4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80054e6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80054e8:	d3f6      	bcc.n	80054d8 <CopyDataInit>
  ldr r2, =_sbss
 80054ea:	4a0a      	ldr	r2, [pc, #40]	; (8005514 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80054ec:	e002      	b.n	80054f4 <LoopFillZerobss>

080054ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80054ee:	2300      	movs	r3, #0
  str r3, [r2], #4
 80054f0:	f842 3b04 	str.w	r3, [r2], #4

080054f4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80054f4:	4b08      	ldr	r3, [pc, #32]	; (8005518 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80054f6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80054f8:	d3f9      	bcc.n	80054ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80054fa:	f7ff f941 	bl	8004780 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80054fe:	f003 f937 	bl	8008770 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005502:	f7fd fa55 	bl	80029b0 <main>
  bx lr
 8005506:	4770      	bx	lr
  ldr r3, =_sidata
 8005508:	08009918 	.word	0x08009918
  ldr r0, =_sdata
 800550c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005510:	200000a8 	.word	0x200000a8
  ldr r2, =_sbss
 8005514:	200000a8 	.word	0x200000a8
  ldr r3, = _ebss
 8005518:	200008b4 	.word	0x200008b4

0800551c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800551c:	e7fe      	b.n	800551c <ADC1_2_IRQHandler>
	...

08005520 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005524:	4b08      	ldr	r3, [pc, #32]	; (8005548 <HAL_Init+0x28>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a07      	ldr	r2, [pc, #28]	; (8005548 <HAL_Init+0x28>)
 800552a:	f043 0310 	orr.w	r3, r3, #16
 800552e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005530:	2003      	movs	r0, #3
 8005532:	f000 fb3b 	bl	8005bac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005536:	2000      	movs	r0, #0
 8005538:	f000 f808 	bl	800554c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800553c:	f7fe ffba 	bl	80044b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	40022000 	.word	0x40022000

0800554c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b082      	sub	sp, #8
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005554:	4b12      	ldr	r3, [pc, #72]	; (80055a0 <HAL_InitTick+0x54>)
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	4b12      	ldr	r3, [pc, #72]	; (80055a4 <HAL_InitTick+0x58>)
 800555a:	781b      	ldrb	r3, [r3, #0]
 800555c:	4619      	mov	r1, r3
 800555e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005562:	fbb3 f3f1 	udiv	r3, r3, r1
 8005566:	fbb2 f3f3 	udiv	r3, r2, r3
 800556a:	4618      	mov	r0, r3
 800556c:	f000 fb53 	bl	8005c16 <HAL_SYSTICK_Config>
 8005570:	4603      	mov	r3, r0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d001      	beq.n	800557a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e00e      	b.n	8005598 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2b0f      	cmp	r3, #15
 800557e:	d80a      	bhi.n	8005596 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005580:	2200      	movs	r2, #0
 8005582:	6879      	ldr	r1, [r7, #4]
 8005584:	f04f 30ff 	mov.w	r0, #4294967295
 8005588:	f000 fb1b 	bl	8005bc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800558c:	4a06      	ldr	r2, [pc, #24]	; (80055a8 <HAL_InitTick+0x5c>)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005592:	2300      	movs	r3, #0
 8005594:	e000      	b.n	8005598 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
}
 8005598:	4618      	mov	r0, r3
 800559a:	3708      	adds	r7, #8
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	20000004 	.word	0x20000004
 80055a4:	2000003c 	.word	0x2000003c
 80055a8:	20000038 	.word	0x20000038

080055ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80055b0:	4b05      	ldr	r3, [pc, #20]	; (80055c8 <HAL_IncTick+0x1c>)
 80055b2:	781b      	ldrb	r3, [r3, #0]
 80055b4:	461a      	mov	r2, r3
 80055b6:	4b05      	ldr	r3, [pc, #20]	; (80055cc <HAL_IncTick+0x20>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4413      	add	r3, r2
 80055bc:	4a03      	ldr	r2, [pc, #12]	; (80055cc <HAL_IncTick+0x20>)
 80055be:	6013      	str	r3, [r2, #0]
}
 80055c0:	bf00      	nop
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bc80      	pop	{r7}
 80055c6:	4770      	bx	lr
 80055c8:	2000003c 	.word	0x2000003c
 80055cc:	200008a0 	.word	0x200008a0

080055d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80055d0:	b480      	push	{r7}
 80055d2:	af00      	add	r7, sp, #0
  return uwTick;
 80055d4:	4b02      	ldr	r3, [pc, #8]	; (80055e0 <HAL_GetTick+0x10>)
 80055d6:	681b      	ldr	r3, [r3, #0]
}
 80055d8:	4618      	mov	r0, r3
 80055da:	46bd      	mov	sp, r7
 80055dc:	bc80      	pop	{r7}
 80055de:	4770      	bx	lr
 80055e0:	200008a0 	.word	0x200008a0

080055e4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b086      	sub	sp, #24
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055ec:	2300      	movs	r3, #0
 80055ee:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80055f0:	2300      	movs	r3, #0
 80055f2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80055f4:	2300      	movs	r3, #0
 80055f6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80055f8:	2300      	movs	r3, #0
 80055fa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d101      	bne.n	8005606 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e0ce      	b.n	80057a4 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005610:	2b00      	cmp	r3, #0
 8005612:	d109      	bne.n	8005628 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f7fb fe12 	bl	800124c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 f9bd 	bl	80059a8 <ADC_ConversionStop_Disable>
 800562e:	4603      	mov	r3, r0
 8005630:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005636:	f003 0310 	and.w	r3, r3, #16
 800563a:	2b00      	cmp	r3, #0
 800563c:	f040 80a9 	bne.w	8005792 <HAL_ADC_Init+0x1ae>
 8005640:	7dfb      	ldrb	r3, [r7, #23]
 8005642:	2b00      	cmp	r3, #0
 8005644:	f040 80a5 	bne.w	8005792 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800564c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005650:	f023 0302 	bic.w	r3, r3, #2
 8005654:	f043 0202 	orr.w	r2, r3, #2
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4951      	ldr	r1, [pc, #324]	; (80057ac <HAL_ADC_Init+0x1c8>)
 8005666:	428b      	cmp	r3, r1
 8005668:	d10a      	bne.n	8005680 <HAL_ADC_Init+0x9c>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	69db      	ldr	r3, [r3, #28]
 800566e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005672:	d002      	beq.n	800567a <HAL_ADC_Init+0x96>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	69db      	ldr	r3, [r3, #28]
 8005678:	e004      	b.n	8005684 <HAL_ADC_Init+0xa0>
 800567a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800567e:	e001      	b.n	8005684 <HAL_ADC_Init+0xa0>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8005684:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800568c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800568e:	68ba      	ldr	r2, [r7, #8]
 8005690:	4313      	orrs	r3, r2
 8005692:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800569c:	d003      	beq.n	80056a6 <HAL_ADC_Init+0xc2>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d102      	bne.n	80056ac <HAL_ADC_Init+0xc8>
 80056a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80056aa:	e000      	b.n	80056ae <HAL_ADC_Init+0xca>
 80056ac:	2300      	movs	r3, #0
 80056ae:	693a      	ldr	r2, [r7, #16]
 80056b0:	4313      	orrs	r3, r2
 80056b2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	695b      	ldr	r3, [r3, #20]
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d119      	bne.n	80056f0 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d109      	bne.n	80056d8 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	699b      	ldr	r3, [r3, #24]
 80056c8:	3b01      	subs	r3, #1
 80056ca:	035a      	lsls	r2, r3, #13
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80056d4:	613b      	str	r3, [r7, #16]
 80056d6:	e00b      	b.n	80056f0 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056dc:	f043 0220 	orr.w	r2, r3, #32
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e8:	f043 0201 	orr.w	r2, r3, #1
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	430a      	orrs	r2, r1
 8005702:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	689a      	ldr	r2, [r3, #8]
 800570a:	4b29      	ldr	r3, [pc, #164]	; (80057b0 <HAL_ADC_Init+0x1cc>)
 800570c:	4013      	ands	r3, r2
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	6812      	ldr	r2, [r2, #0]
 8005712:	68b9      	ldr	r1, [r7, #8]
 8005714:	430b      	orrs	r3, r1
 8005716:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005720:	d003      	beq.n	800572a <HAL_ADC_Init+0x146>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	2b01      	cmp	r3, #1
 8005728:	d104      	bne.n	8005734 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	3b01      	subs	r3, #1
 8005730:	051b      	lsls	r3, r3, #20
 8005732:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800573a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	68fa      	ldr	r2, [r7, #12]
 8005744:	430a      	orrs	r2, r1
 8005746:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	689a      	ldr	r2, [r3, #8]
 800574e:	4b19      	ldr	r3, [pc, #100]	; (80057b4 <HAL_ADC_Init+0x1d0>)
 8005750:	4013      	ands	r3, r2
 8005752:	68ba      	ldr	r2, [r7, #8]
 8005754:	429a      	cmp	r2, r3
 8005756:	d10b      	bne.n	8005770 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005762:	f023 0303 	bic.w	r3, r3, #3
 8005766:	f043 0201 	orr.w	r2, r3, #1
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800576e:	e018      	b.n	80057a2 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005774:	f023 0312 	bic.w	r3, r3, #18
 8005778:	f043 0210 	orr.w	r2, r3, #16
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005784:	f043 0201 	orr.w	r2, r3, #1
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005790:	e007      	b.n	80057a2 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005796:	f043 0210 	orr.w	r2, r3, #16
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80057a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3718      	adds	r7, #24
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	40013c00 	.word	0x40013c00
 80057b0:	ffe1f7fd 	.word	0xffe1f7fd
 80057b4:	ff1f0efe 	.word	0xff1f0efe

080057b8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80057b8:	b480      	push	{r7}
 80057ba:	b085      	sub	sp, #20
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80057c2:	2300      	movs	r3, #0
 80057c4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80057c6:	2300      	movs	r3, #0
 80057c8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d101      	bne.n	80057d8 <HAL_ADC_ConfigChannel+0x20>
 80057d4:	2302      	movs	r3, #2
 80057d6:	e0dc      	b.n	8005992 <HAL_ADC_ConfigChannel+0x1da>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	2b06      	cmp	r3, #6
 80057e6:	d81c      	bhi.n	8005822 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	685a      	ldr	r2, [r3, #4]
 80057f2:	4613      	mov	r3, r2
 80057f4:	009b      	lsls	r3, r3, #2
 80057f6:	4413      	add	r3, r2
 80057f8:	3b05      	subs	r3, #5
 80057fa:	221f      	movs	r2, #31
 80057fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005800:	43db      	mvns	r3, r3
 8005802:	4019      	ands	r1, r3
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	6818      	ldr	r0, [r3, #0]
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	685a      	ldr	r2, [r3, #4]
 800580c:	4613      	mov	r3, r2
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	4413      	add	r3, r2
 8005812:	3b05      	subs	r3, #5
 8005814:	fa00 f203 	lsl.w	r2, r0, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	430a      	orrs	r2, r1
 800581e:	635a      	str	r2, [r3, #52]	; 0x34
 8005820:	e03c      	b.n	800589c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	2b0c      	cmp	r3, #12
 8005828:	d81c      	bhi.n	8005864 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	685a      	ldr	r2, [r3, #4]
 8005834:	4613      	mov	r3, r2
 8005836:	009b      	lsls	r3, r3, #2
 8005838:	4413      	add	r3, r2
 800583a:	3b23      	subs	r3, #35	; 0x23
 800583c:	221f      	movs	r2, #31
 800583e:	fa02 f303 	lsl.w	r3, r2, r3
 8005842:	43db      	mvns	r3, r3
 8005844:	4019      	ands	r1, r3
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	6818      	ldr	r0, [r3, #0]
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	685a      	ldr	r2, [r3, #4]
 800584e:	4613      	mov	r3, r2
 8005850:	009b      	lsls	r3, r3, #2
 8005852:	4413      	add	r3, r2
 8005854:	3b23      	subs	r3, #35	; 0x23
 8005856:	fa00 f203 	lsl.w	r2, r0, r3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	430a      	orrs	r2, r1
 8005860:	631a      	str	r2, [r3, #48]	; 0x30
 8005862:	e01b      	b.n	800589c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	685a      	ldr	r2, [r3, #4]
 800586e:	4613      	mov	r3, r2
 8005870:	009b      	lsls	r3, r3, #2
 8005872:	4413      	add	r3, r2
 8005874:	3b41      	subs	r3, #65	; 0x41
 8005876:	221f      	movs	r2, #31
 8005878:	fa02 f303 	lsl.w	r3, r2, r3
 800587c:	43db      	mvns	r3, r3
 800587e:	4019      	ands	r1, r3
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	6818      	ldr	r0, [r3, #0]
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	685a      	ldr	r2, [r3, #4]
 8005888:	4613      	mov	r3, r2
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	4413      	add	r3, r2
 800588e:	3b41      	subs	r3, #65	; 0x41
 8005890:	fa00 f203 	lsl.w	r2, r0, r3
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	430a      	orrs	r2, r1
 800589a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	2b09      	cmp	r3, #9
 80058a2:	d91c      	bls.n	80058de <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68d9      	ldr	r1, [r3, #12]
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	4613      	mov	r3, r2
 80058b0:	005b      	lsls	r3, r3, #1
 80058b2:	4413      	add	r3, r2
 80058b4:	3b1e      	subs	r3, #30
 80058b6:	2207      	movs	r2, #7
 80058b8:	fa02 f303 	lsl.w	r3, r2, r3
 80058bc:	43db      	mvns	r3, r3
 80058be:	4019      	ands	r1, r3
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	6898      	ldr	r0, [r3, #8]
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	4613      	mov	r3, r2
 80058ca:	005b      	lsls	r3, r3, #1
 80058cc:	4413      	add	r3, r2
 80058ce:	3b1e      	subs	r3, #30
 80058d0:	fa00 f203 	lsl.w	r2, r0, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	430a      	orrs	r2, r1
 80058da:	60da      	str	r2, [r3, #12]
 80058dc:	e019      	b.n	8005912 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	6919      	ldr	r1, [r3, #16]
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	4613      	mov	r3, r2
 80058ea:	005b      	lsls	r3, r3, #1
 80058ec:	4413      	add	r3, r2
 80058ee:	2207      	movs	r2, #7
 80058f0:	fa02 f303 	lsl.w	r3, r2, r3
 80058f4:	43db      	mvns	r3, r3
 80058f6:	4019      	ands	r1, r3
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	6898      	ldr	r0, [r3, #8]
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	4613      	mov	r3, r2
 8005902:	005b      	lsls	r3, r3, #1
 8005904:	4413      	add	r3, r2
 8005906:	fa00 f203 	lsl.w	r2, r0, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	430a      	orrs	r2, r1
 8005910:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	2b10      	cmp	r3, #16
 8005918:	d003      	beq.n	8005922 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800591e:	2b11      	cmp	r3, #17
 8005920:	d132      	bne.n	8005988 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a1d      	ldr	r2, [pc, #116]	; (800599c <HAL_ADC_ConfigChannel+0x1e4>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d125      	bne.n	8005978 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005936:	2b00      	cmp	r3, #0
 8005938:	d126      	bne.n	8005988 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	689a      	ldr	r2, [r3, #8]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005948:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2b10      	cmp	r3, #16
 8005950:	d11a      	bne.n	8005988 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005952:	4b13      	ldr	r3, [pc, #76]	; (80059a0 <HAL_ADC_ConfigChannel+0x1e8>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a13      	ldr	r2, [pc, #76]	; (80059a4 <HAL_ADC_ConfigChannel+0x1ec>)
 8005958:	fba2 2303 	umull	r2, r3, r2, r3
 800595c:	0c9a      	lsrs	r2, r3, #18
 800595e:	4613      	mov	r3, r2
 8005960:	009b      	lsls	r3, r3, #2
 8005962:	4413      	add	r3, r2
 8005964:	005b      	lsls	r3, r3, #1
 8005966:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005968:	e002      	b.n	8005970 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	3b01      	subs	r3, #1
 800596e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1f9      	bne.n	800596a <HAL_ADC_ConfigChannel+0x1b2>
 8005976:	e007      	b.n	8005988 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800597c:	f043 0220 	orr.w	r2, r3, #32
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005990:	7bfb      	ldrb	r3, [r7, #15]
}
 8005992:	4618      	mov	r0, r3
 8005994:	3714      	adds	r7, #20
 8005996:	46bd      	mov	sp, r7
 8005998:	bc80      	pop	{r7}
 800599a:	4770      	bx	lr
 800599c:	40012400 	.word	0x40012400
 80059a0:	20000004 	.word	0x20000004
 80059a4:	431bde83 	.word	0x431bde83

080059a8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059b0:	2300      	movs	r3, #0
 80059b2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	f003 0301 	and.w	r3, r3, #1
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d127      	bne.n	8005a12 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	689a      	ldr	r2, [r3, #8]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f022 0201 	bic.w	r2, r2, #1
 80059d0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80059d2:	f7ff fdfd 	bl	80055d0 <HAL_GetTick>
 80059d6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80059d8:	e014      	b.n	8005a04 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80059da:	f7ff fdf9 	bl	80055d0 <HAL_GetTick>
 80059de:	4602      	mov	r2, r0
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	d90d      	bls.n	8005a04 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ec:	f043 0210 	orr.w	r2, r3, #16
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f8:	f043 0201 	orr.w	r2, r3, #1
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e007      	b.n	8005a14 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d0e3      	beq.n	80059da <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005a12:	2300      	movs	r3, #0
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3710      	adds	r7, #16
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b085      	sub	sp, #20
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f003 0307 	and.w	r3, r3, #7
 8005a2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a2c:	4b0c      	ldr	r3, [pc, #48]	; (8005a60 <NVIC_SetPriorityGrouping+0x44>)
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a32:	68ba      	ldr	r2, [r7, #8]
 8005a34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005a38:	4013      	ands	r3, r2
 8005a3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005a48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a4e:	4a04      	ldr	r2, [pc, #16]	; (8005a60 <NVIC_SetPriorityGrouping+0x44>)
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	60d3      	str	r3, [r2, #12]
}
 8005a54:	bf00      	nop
 8005a56:	3714      	adds	r7, #20
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bc80      	pop	{r7}
 8005a5c:	4770      	bx	lr
 8005a5e:	bf00      	nop
 8005a60:	e000ed00 	.word	0xe000ed00

08005a64 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8005a64:	b480      	push	{r7}
 8005a66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a68:	4b04      	ldr	r3, [pc, #16]	; (8005a7c <NVIC_GetPriorityGrouping+0x18>)
 8005a6a:	68db      	ldr	r3, [r3, #12]
 8005a6c:	0a1b      	lsrs	r3, r3, #8
 8005a6e:	f003 0307 	and.w	r3, r3, #7
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bc80      	pop	{r7}
 8005a78:	4770      	bx	lr
 8005a7a:	bf00      	nop
 8005a7c:	e000ed00 	.word	0xe000ed00

08005a80 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	4603      	mov	r3, r0
 8005a88:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8005a8a:	79fb      	ldrb	r3, [r7, #7]
 8005a8c:	f003 021f 	and.w	r2, r3, #31
 8005a90:	4906      	ldr	r1, [pc, #24]	; (8005aac <NVIC_EnableIRQ+0x2c>)
 8005a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a96:	095b      	lsrs	r3, r3, #5
 8005a98:	2001      	movs	r0, #1
 8005a9a:	fa00 f202 	lsl.w	r2, r0, r2
 8005a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005aa2:	bf00      	nop
 8005aa4:	370c      	adds	r7, #12
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bc80      	pop	{r7}
 8005aaa:	4770      	bx	lr
 8005aac:	e000e100 	.word	0xe000e100

08005ab0 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b083      	sub	sp, #12
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	6039      	str	r1, [r7, #0]
 8005aba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8005abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	da0b      	bge.n	8005adc <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	b2da      	uxtb	r2, r3
 8005ac8:	490c      	ldr	r1, [pc, #48]	; (8005afc <NVIC_SetPriority+0x4c>)
 8005aca:	79fb      	ldrb	r3, [r7, #7]
 8005acc:	f003 030f 	and.w	r3, r3, #15
 8005ad0:	3b04      	subs	r3, #4
 8005ad2:	0112      	lsls	r2, r2, #4
 8005ad4:	b2d2      	uxtb	r2, r2
 8005ad6:	440b      	add	r3, r1
 8005ad8:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005ada:	e009      	b.n	8005af0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	b2da      	uxtb	r2, r3
 8005ae0:	4907      	ldr	r1, [pc, #28]	; (8005b00 <NVIC_SetPriority+0x50>)
 8005ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ae6:	0112      	lsls	r2, r2, #4
 8005ae8:	b2d2      	uxtb	r2, r2
 8005aea:	440b      	add	r3, r1
 8005aec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005af0:	bf00      	nop
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bc80      	pop	{r7}
 8005af8:	4770      	bx	lr
 8005afa:	bf00      	nop
 8005afc:	e000ed00 	.word	0xe000ed00
 8005b00:	e000e100 	.word	0xe000e100

08005b04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b089      	sub	sp, #36	; 0x24
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f003 0307 	and.w	r3, r3, #7
 8005b16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b18:	69fb      	ldr	r3, [r7, #28]
 8005b1a:	f1c3 0307 	rsb	r3, r3, #7
 8005b1e:	2b04      	cmp	r3, #4
 8005b20:	bf28      	it	cs
 8005b22:	2304      	movcs	r3, #4
 8005b24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	3304      	adds	r3, #4
 8005b2a:	2b06      	cmp	r3, #6
 8005b2c:	d902      	bls.n	8005b34 <NVIC_EncodePriority+0x30>
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	3b03      	subs	r3, #3
 8005b32:	e000      	b.n	8005b36 <NVIC_EncodePriority+0x32>
 8005b34:	2300      	movs	r3, #0
 8005b36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b38:	f04f 32ff 	mov.w	r2, #4294967295
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b42:	43da      	mvns	r2, r3
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	401a      	ands	r2, r3
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	fa01 f303 	lsl.w	r3, r1, r3
 8005b56:	43d9      	mvns	r1, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b5c:	4313      	orrs	r3, r2
         );
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3724      	adds	r7, #36	; 0x24
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bc80      	pop	{r7}
 8005b66:	4770      	bx	lr

08005b68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	3b01      	subs	r3, #1
 8005b74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005b78:	d301      	bcc.n	8005b7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e00f      	b.n	8005b9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b7e:	4a0a      	ldr	r2, [pc, #40]	; (8005ba8 <SysTick_Config+0x40>)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	3b01      	subs	r3, #1
 8005b84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005b86:	210f      	movs	r1, #15
 8005b88:	f04f 30ff 	mov.w	r0, #4294967295
 8005b8c:	f7ff ff90 	bl	8005ab0 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005b90:	4b05      	ldr	r3, [pc, #20]	; (8005ba8 <SysTick_Config+0x40>)
 8005b92:	2200      	movs	r2, #0
 8005b94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b96:	4b04      	ldr	r3, [pc, #16]	; (8005ba8 <SysTick_Config+0x40>)
 8005b98:	2207      	movs	r2, #7
 8005b9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005b9c:	2300      	movs	r3, #0
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3708      	adds	r7, #8
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	bf00      	nop
 8005ba8:	e000e010 	.word	0xe000e010

08005bac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b082      	sub	sp, #8
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f7ff ff31 	bl	8005a1c <NVIC_SetPriorityGrouping>
}
 8005bba:	bf00      	nop
 8005bbc:	3708      	adds	r7, #8
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}

08005bc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005bc2:	b580      	push	{r7, lr}
 8005bc4:	b086      	sub	sp, #24
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	4603      	mov	r3, r0
 8005bca:	60b9      	str	r1, [r7, #8]
 8005bcc:	607a      	str	r2, [r7, #4]
 8005bce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005bd4:	f7ff ff46 	bl	8005a64 <NVIC_GetPriorityGrouping>
 8005bd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	68b9      	ldr	r1, [r7, #8]
 8005bde:	6978      	ldr	r0, [r7, #20]
 8005be0:	f7ff ff90 	bl	8005b04 <NVIC_EncodePriority>
 8005be4:	4602      	mov	r2, r0
 8005be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bea:	4611      	mov	r1, r2
 8005bec:	4618      	mov	r0, r3
 8005bee:	f7ff ff5f 	bl	8005ab0 <NVIC_SetPriority>
}
 8005bf2:	bf00      	nop
 8005bf4:	3718      	adds	r7, #24
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}

08005bfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bfa:	b580      	push	{r7, lr}
 8005bfc:	b082      	sub	sp, #8
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	4603      	mov	r3, r0
 8005c02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f7ff ff39 	bl	8005a80 <NVIC_EnableIRQ>
}
 8005c0e:	bf00      	nop
 8005c10:	3708      	adds	r7, #8
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}

08005c16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005c16:	b580      	push	{r7, lr}
 8005c18:	b082      	sub	sp, #8
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f7ff ffa2 	bl	8005b68 <SysTick_Config>
 8005c24:	4603      	mov	r3, r0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3708      	adds	r7, #8
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
	...

08005c30 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b084      	sub	sp, #16
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005c42:	2b02      	cmp	r3, #2
 8005c44:	d005      	beq.n	8005c52 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2204      	movs	r2, #4
 8005c4a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	73fb      	strb	r3, [r7, #15]
 8005c50:	e0d6      	b.n	8005e00 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f022 020e 	bic.w	r2, r2, #14
 8005c60:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f022 0201 	bic.w	r2, r2, #1
 8005c70:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	461a      	mov	r2, r3
 8005c78:	4b64      	ldr	r3, [pc, #400]	; (8005e0c <HAL_DMA_Abort_IT+0x1dc>)
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d958      	bls.n	8005d30 <HAL_DMA_Abort_IT+0x100>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a63      	ldr	r2, [pc, #396]	; (8005e10 <HAL_DMA_Abort_IT+0x1e0>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d04f      	beq.n	8005d28 <HAL_DMA_Abort_IT+0xf8>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a61      	ldr	r2, [pc, #388]	; (8005e14 <HAL_DMA_Abort_IT+0x1e4>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d048      	beq.n	8005d24 <HAL_DMA_Abort_IT+0xf4>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a60      	ldr	r2, [pc, #384]	; (8005e18 <HAL_DMA_Abort_IT+0x1e8>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d040      	beq.n	8005d1e <HAL_DMA_Abort_IT+0xee>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a5e      	ldr	r2, [pc, #376]	; (8005e1c <HAL_DMA_Abort_IT+0x1ec>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d038      	beq.n	8005d18 <HAL_DMA_Abort_IT+0xe8>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a5d      	ldr	r2, [pc, #372]	; (8005e20 <HAL_DMA_Abort_IT+0x1f0>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d030      	beq.n	8005d12 <HAL_DMA_Abort_IT+0xe2>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a5b      	ldr	r2, [pc, #364]	; (8005e24 <HAL_DMA_Abort_IT+0x1f4>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d028      	beq.n	8005d0c <HAL_DMA_Abort_IT+0xdc>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a53      	ldr	r2, [pc, #332]	; (8005e0c <HAL_DMA_Abort_IT+0x1dc>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d020      	beq.n	8005d06 <HAL_DMA_Abort_IT+0xd6>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a57      	ldr	r2, [pc, #348]	; (8005e28 <HAL_DMA_Abort_IT+0x1f8>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d019      	beq.n	8005d02 <HAL_DMA_Abort_IT+0xd2>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a56      	ldr	r2, [pc, #344]	; (8005e2c <HAL_DMA_Abort_IT+0x1fc>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d012      	beq.n	8005cfe <HAL_DMA_Abort_IT+0xce>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a54      	ldr	r2, [pc, #336]	; (8005e30 <HAL_DMA_Abort_IT+0x200>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d00a      	beq.n	8005cf8 <HAL_DMA_Abort_IT+0xc8>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a53      	ldr	r2, [pc, #332]	; (8005e34 <HAL_DMA_Abort_IT+0x204>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d102      	bne.n	8005cf2 <HAL_DMA_Abort_IT+0xc2>
 8005cec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005cf0:	e01b      	b.n	8005d2a <HAL_DMA_Abort_IT+0xfa>
 8005cf2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005cf6:	e018      	b.n	8005d2a <HAL_DMA_Abort_IT+0xfa>
 8005cf8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005cfc:	e015      	b.n	8005d2a <HAL_DMA_Abort_IT+0xfa>
 8005cfe:	2310      	movs	r3, #16
 8005d00:	e013      	b.n	8005d2a <HAL_DMA_Abort_IT+0xfa>
 8005d02:	2301      	movs	r3, #1
 8005d04:	e011      	b.n	8005d2a <HAL_DMA_Abort_IT+0xfa>
 8005d06:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005d0a:	e00e      	b.n	8005d2a <HAL_DMA_Abort_IT+0xfa>
 8005d0c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005d10:	e00b      	b.n	8005d2a <HAL_DMA_Abort_IT+0xfa>
 8005d12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d16:	e008      	b.n	8005d2a <HAL_DMA_Abort_IT+0xfa>
 8005d18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d1c:	e005      	b.n	8005d2a <HAL_DMA_Abort_IT+0xfa>
 8005d1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d22:	e002      	b.n	8005d2a <HAL_DMA_Abort_IT+0xfa>
 8005d24:	2310      	movs	r3, #16
 8005d26:	e000      	b.n	8005d2a <HAL_DMA_Abort_IT+0xfa>
 8005d28:	2301      	movs	r3, #1
 8005d2a:	4a43      	ldr	r2, [pc, #268]	; (8005e38 <HAL_DMA_Abort_IT+0x208>)
 8005d2c:	6053      	str	r3, [r2, #4]
 8005d2e:	e057      	b.n	8005de0 <HAL_DMA_Abort_IT+0x1b0>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a36      	ldr	r2, [pc, #216]	; (8005e10 <HAL_DMA_Abort_IT+0x1e0>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d04f      	beq.n	8005dda <HAL_DMA_Abort_IT+0x1aa>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a35      	ldr	r2, [pc, #212]	; (8005e14 <HAL_DMA_Abort_IT+0x1e4>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d048      	beq.n	8005dd6 <HAL_DMA_Abort_IT+0x1a6>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a33      	ldr	r2, [pc, #204]	; (8005e18 <HAL_DMA_Abort_IT+0x1e8>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d040      	beq.n	8005dd0 <HAL_DMA_Abort_IT+0x1a0>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a32      	ldr	r2, [pc, #200]	; (8005e1c <HAL_DMA_Abort_IT+0x1ec>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d038      	beq.n	8005dca <HAL_DMA_Abort_IT+0x19a>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a30      	ldr	r2, [pc, #192]	; (8005e20 <HAL_DMA_Abort_IT+0x1f0>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d030      	beq.n	8005dc4 <HAL_DMA_Abort_IT+0x194>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a2f      	ldr	r2, [pc, #188]	; (8005e24 <HAL_DMA_Abort_IT+0x1f4>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d028      	beq.n	8005dbe <HAL_DMA_Abort_IT+0x18e>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a26      	ldr	r2, [pc, #152]	; (8005e0c <HAL_DMA_Abort_IT+0x1dc>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d020      	beq.n	8005db8 <HAL_DMA_Abort_IT+0x188>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a2b      	ldr	r2, [pc, #172]	; (8005e28 <HAL_DMA_Abort_IT+0x1f8>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d019      	beq.n	8005db4 <HAL_DMA_Abort_IT+0x184>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a29      	ldr	r2, [pc, #164]	; (8005e2c <HAL_DMA_Abort_IT+0x1fc>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d012      	beq.n	8005db0 <HAL_DMA_Abort_IT+0x180>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a28      	ldr	r2, [pc, #160]	; (8005e30 <HAL_DMA_Abort_IT+0x200>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d00a      	beq.n	8005daa <HAL_DMA_Abort_IT+0x17a>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a26      	ldr	r2, [pc, #152]	; (8005e34 <HAL_DMA_Abort_IT+0x204>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d102      	bne.n	8005da4 <HAL_DMA_Abort_IT+0x174>
 8005d9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005da2:	e01b      	b.n	8005ddc <HAL_DMA_Abort_IT+0x1ac>
 8005da4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005da8:	e018      	b.n	8005ddc <HAL_DMA_Abort_IT+0x1ac>
 8005daa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005dae:	e015      	b.n	8005ddc <HAL_DMA_Abort_IT+0x1ac>
 8005db0:	2310      	movs	r3, #16
 8005db2:	e013      	b.n	8005ddc <HAL_DMA_Abort_IT+0x1ac>
 8005db4:	2301      	movs	r3, #1
 8005db6:	e011      	b.n	8005ddc <HAL_DMA_Abort_IT+0x1ac>
 8005db8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005dbc:	e00e      	b.n	8005ddc <HAL_DMA_Abort_IT+0x1ac>
 8005dbe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005dc2:	e00b      	b.n	8005ddc <HAL_DMA_Abort_IT+0x1ac>
 8005dc4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005dc8:	e008      	b.n	8005ddc <HAL_DMA_Abort_IT+0x1ac>
 8005dca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005dce:	e005      	b.n	8005ddc <HAL_DMA_Abort_IT+0x1ac>
 8005dd0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005dd4:	e002      	b.n	8005ddc <HAL_DMA_Abort_IT+0x1ac>
 8005dd6:	2310      	movs	r3, #16
 8005dd8:	e000      	b.n	8005ddc <HAL_DMA_Abort_IT+0x1ac>
 8005dda:	2301      	movs	r3, #1
 8005ddc:	4a17      	ldr	r2, [pc, #92]	; (8005e3c <HAL_DMA_Abort_IT+0x20c>)
 8005dde:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d003      	beq.n	8005e00 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	4798      	blx	r3
    } 
  }
  return status;
 8005e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3710      	adds	r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	40020080 	.word	0x40020080
 8005e10:	40020008 	.word	0x40020008
 8005e14:	4002001c 	.word	0x4002001c
 8005e18:	40020030 	.word	0x40020030
 8005e1c:	40020044 	.word	0x40020044
 8005e20:	40020058 	.word	0x40020058
 8005e24:	4002006c 	.word	0x4002006c
 8005e28:	40020408 	.word	0x40020408
 8005e2c:	4002041c 	.word	0x4002041c
 8005e30:	40020430 	.word	0x40020430
 8005e34:	40020444 	.word	0x40020444
 8005e38:	40020400 	.word	0x40020400
 8005e3c:	40020000 	.word	0x40020000

08005e40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b08b      	sub	sp, #44	; 0x2c
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8005e52:	2300      	movs	r3, #0
 8005e54:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8005e56:	2300      	movs	r3, #0
 8005e58:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8005e5e:	2300      	movs	r3, #0
 8005e60:	627b      	str	r3, [r7, #36]	; 0x24
 8005e62:	e179      	b.n	8006158 <HAL_GPIO_Init+0x318>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8005e64:	2201      	movs	r2, #1
 8005e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e68:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	69fa      	ldr	r2, [r7, #28]
 8005e74:	4013      	ands	r3, r2
 8005e76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005e78:	69ba      	ldr	r2, [r7, #24]
 8005e7a:	69fb      	ldr	r3, [r7, #28]
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	f040 8168 	bne.w	8006152 <HAL_GPIO_Init+0x312>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	4a96      	ldr	r2, [pc, #600]	; (80060e0 <HAL_GPIO_Init+0x2a0>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d05e      	beq.n	8005f4a <HAL_GPIO_Init+0x10a>
 8005e8c:	4a94      	ldr	r2, [pc, #592]	; (80060e0 <HAL_GPIO_Init+0x2a0>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d875      	bhi.n	8005f7e <HAL_GPIO_Init+0x13e>
 8005e92:	4a94      	ldr	r2, [pc, #592]	; (80060e4 <HAL_GPIO_Init+0x2a4>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d058      	beq.n	8005f4a <HAL_GPIO_Init+0x10a>
 8005e98:	4a92      	ldr	r2, [pc, #584]	; (80060e4 <HAL_GPIO_Init+0x2a4>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d86f      	bhi.n	8005f7e <HAL_GPIO_Init+0x13e>
 8005e9e:	4a92      	ldr	r2, [pc, #584]	; (80060e8 <HAL_GPIO_Init+0x2a8>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d052      	beq.n	8005f4a <HAL_GPIO_Init+0x10a>
 8005ea4:	4a90      	ldr	r2, [pc, #576]	; (80060e8 <HAL_GPIO_Init+0x2a8>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d869      	bhi.n	8005f7e <HAL_GPIO_Init+0x13e>
 8005eaa:	4a90      	ldr	r2, [pc, #576]	; (80060ec <HAL_GPIO_Init+0x2ac>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d04c      	beq.n	8005f4a <HAL_GPIO_Init+0x10a>
 8005eb0:	4a8e      	ldr	r2, [pc, #568]	; (80060ec <HAL_GPIO_Init+0x2ac>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d863      	bhi.n	8005f7e <HAL_GPIO_Init+0x13e>
 8005eb6:	4a8e      	ldr	r2, [pc, #568]	; (80060f0 <HAL_GPIO_Init+0x2b0>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d046      	beq.n	8005f4a <HAL_GPIO_Init+0x10a>
 8005ebc:	4a8c      	ldr	r2, [pc, #560]	; (80060f0 <HAL_GPIO_Init+0x2b0>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d85d      	bhi.n	8005f7e <HAL_GPIO_Init+0x13e>
 8005ec2:	2b12      	cmp	r3, #18
 8005ec4:	d82a      	bhi.n	8005f1c <HAL_GPIO_Init+0xdc>
 8005ec6:	2b12      	cmp	r3, #18
 8005ec8:	d859      	bhi.n	8005f7e <HAL_GPIO_Init+0x13e>
 8005eca:	a201      	add	r2, pc, #4	; (adr r2, 8005ed0 <HAL_GPIO_Init+0x90>)
 8005ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ed0:	08005f4b 	.word	0x08005f4b
 8005ed4:	08005f25 	.word	0x08005f25
 8005ed8:	08005f37 	.word	0x08005f37
 8005edc:	08005f79 	.word	0x08005f79
 8005ee0:	08005f7f 	.word	0x08005f7f
 8005ee4:	08005f7f 	.word	0x08005f7f
 8005ee8:	08005f7f 	.word	0x08005f7f
 8005eec:	08005f7f 	.word	0x08005f7f
 8005ef0:	08005f7f 	.word	0x08005f7f
 8005ef4:	08005f7f 	.word	0x08005f7f
 8005ef8:	08005f7f 	.word	0x08005f7f
 8005efc:	08005f7f 	.word	0x08005f7f
 8005f00:	08005f7f 	.word	0x08005f7f
 8005f04:	08005f7f 	.word	0x08005f7f
 8005f08:	08005f7f 	.word	0x08005f7f
 8005f0c:	08005f7f 	.word	0x08005f7f
 8005f10:	08005f7f 	.word	0x08005f7f
 8005f14:	08005f2d 	.word	0x08005f2d
 8005f18:	08005f41 	.word	0x08005f41
 8005f1c:	4a75      	ldr	r2, [pc, #468]	; (80060f4 <HAL_GPIO_Init+0x2b4>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d013      	beq.n	8005f4a <HAL_GPIO_Init+0x10a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005f22:	e02c      	b.n	8005f7e <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	623b      	str	r3, [r7, #32]
          break;
 8005f2a:	e029      	b.n	8005f80 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	3304      	adds	r3, #4
 8005f32:	623b      	str	r3, [r7, #32]
          break;
 8005f34:	e024      	b.n	8005f80 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	3308      	adds	r3, #8
 8005f3c:	623b      	str	r3, [r7, #32]
          break;
 8005f3e:	e01f      	b.n	8005f80 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	68db      	ldr	r3, [r3, #12]
 8005f44:	330c      	adds	r3, #12
 8005f46:	623b      	str	r3, [r7, #32]
          break;
 8005f48:	e01a      	b.n	8005f80 <HAL_GPIO_Init+0x140>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d102      	bne.n	8005f58 <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005f52:	2304      	movs	r3, #4
 8005f54:	623b      	str	r3, [r7, #32]
          break;
 8005f56:	e013      	b.n	8005f80 <HAL_GPIO_Init+0x140>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d105      	bne.n	8005f6c <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005f60:	2308      	movs	r3, #8
 8005f62:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	69fa      	ldr	r2, [r7, #28]
 8005f68:	611a      	str	r2, [r3, #16]
          break;
 8005f6a:	e009      	b.n	8005f80 <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005f6c:	2308      	movs	r3, #8
 8005f6e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	69fa      	ldr	r2, [r7, #28]
 8005f74:	615a      	str	r2, [r3, #20]
          break;
 8005f76:	e003      	b.n	8005f80 <HAL_GPIO_Init+0x140>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	623b      	str	r3, [r7, #32]
          break;
 8005f7c:	e000      	b.n	8005f80 <HAL_GPIO_Init+0x140>
          break;
 8005f7e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005f80:	69bb      	ldr	r3, [r7, #24]
 8005f82:	2bff      	cmp	r3, #255	; 0xff
 8005f84:	d801      	bhi.n	8005f8a <HAL_GPIO_Init+0x14a>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	e001      	b.n	8005f8e <HAL_GPIO_Init+0x14e>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	3304      	adds	r3, #4
 8005f8e:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	2bff      	cmp	r3, #255	; 0xff
 8005f94:	d802      	bhi.n	8005f9c <HAL_GPIO_Init+0x15c>
 8005f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f98:	009b      	lsls	r3, r3, #2
 8005f9a:	e002      	b.n	8005fa2 <HAL_GPIO_Init+0x162>
 8005f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f9e:	3b08      	subs	r3, #8
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	210f      	movs	r1, #15
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	fa01 f303 	lsl.w	r3, r1, r3
 8005fb0:	43db      	mvns	r3, r3
 8005fb2:	401a      	ands	r2, r3
 8005fb4:	6a39      	ldr	r1, [r7, #32]
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8005fbc:	431a      	orrs	r2, r3
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	f000 80c1 	beq.w	8006152 <HAL_GPIO_Init+0x312>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005fd0:	4b49      	ldr	r3, [pc, #292]	; (80060f8 <HAL_GPIO_Init+0x2b8>)
 8005fd2:	699b      	ldr	r3, [r3, #24]
 8005fd4:	4a48      	ldr	r2, [pc, #288]	; (80060f8 <HAL_GPIO_Init+0x2b8>)
 8005fd6:	f043 0301 	orr.w	r3, r3, #1
 8005fda:	6193      	str	r3, [r2, #24]
 8005fdc:	4b46      	ldr	r3, [pc, #280]	; (80060f8 <HAL_GPIO_Init+0x2b8>)
 8005fde:	699b      	ldr	r3, [r3, #24]
 8005fe0:	f003 0301 	and.w	r3, r3, #1
 8005fe4:	60bb      	str	r3, [r7, #8]
 8005fe6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8005fe8:	4a44      	ldr	r2, [pc, #272]	; (80060fc <HAL_GPIO_Init+0x2bc>)
 8005fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fec:	089b      	lsrs	r3, r3, #2
 8005fee:	3302      	adds	r3, #2
 8005ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ff4:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8005ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff8:	f003 0303 	and.w	r3, r3, #3
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	220f      	movs	r2, #15
 8006000:	fa02 f303 	lsl.w	r3, r2, r3
 8006004:	43db      	mvns	r3, r3
 8006006:	697a      	ldr	r2, [r7, #20]
 8006008:	4013      	ands	r3, r2
 800600a:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a3c      	ldr	r2, [pc, #240]	; (8006100 <HAL_GPIO_Init+0x2c0>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d01f      	beq.n	8006054 <HAL_GPIO_Init+0x214>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4a3b      	ldr	r2, [pc, #236]	; (8006104 <HAL_GPIO_Init+0x2c4>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d019      	beq.n	8006050 <HAL_GPIO_Init+0x210>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	4a3a      	ldr	r2, [pc, #232]	; (8006108 <HAL_GPIO_Init+0x2c8>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d013      	beq.n	800604c <HAL_GPIO_Init+0x20c>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	4a39      	ldr	r2, [pc, #228]	; (800610c <HAL_GPIO_Init+0x2cc>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d00d      	beq.n	8006048 <HAL_GPIO_Init+0x208>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	4a38      	ldr	r2, [pc, #224]	; (8006110 <HAL_GPIO_Init+0x2d0>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d007      	beq.n	8006044 <HAL_GPIO_Init+0x204>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	4a37      	ldr	r2, [pc, #220]	; (8006114 <HAL_GPIO_Init+0x2d4>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d101      	bne.n	8006040 <HAL_GPIO_Init+0x200>
 800603c:	2305      	movs	r3, #5
 800603e:	e00a      	b.n	8006056 <HAL_GPIO_Init+0x216>
 8006040:	2306      	movs	r3, #6
 8006042:	e008      	b.n	8006056 <HAL_GPIO_Init+0x216>
 8006044:	2304      	movs	r3, #4
 8006046:	e006      	b.n	8006056 <HAL_GPIO_Init+0x216>
 8006048:	2303      	movs	r3, #3
 800604a:	e004      	b.n	8006056 <HAL_GPIO_Init+0x216>
 800604c:	2302      	movs	r3, #2
 800604e:	e002      	b.n	8006056 <HAL_GPIO_Init+0x216>
 8006050:	2301      	movs	r3, #1
 8006052:	e000      	b.n	8006056 <HAL_GPIO_Init+0x216>
 8006054:	2300      	movs	r3, #0
 8006056:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006058:	f002 0203 	and.w	r2, r2, #3
 800605c:	0092      	lsls	r2, r2, #2
 800605e:	4093      	lsls	r3, r2
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	4313      	orrs	r3, r2
 8006064:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8006066:	4925      	ldr	r1, [pc, #148]	; (80060fc <HAL_GPIO_Init+0x2bc>)
 8006068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800606a:	089b      	lsrs	r3, r3, #2
 800606c:	3302      	adds	r3, #2
 800606e:	697a      	ldr	r2, [r7, #20]
 8006070:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800607c:	2b00      	cmp	r3, #0
 800607e:	d006      	beq.n	800608e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006080:	4b25      	ldr	r3, [pc, #148]	; (8006118 <HAL_GPIO_Init+0x2d8>)
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	4924      	ldr	r1, [pc, #144]	; (8006118 <HAL_GPIO_Init+0x2d8>)
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	4313      	orrs	r3, r2
 800608a:	600b      	str	r3, [r1, #0]
 800608c:	e006      	b.n	800609c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800608e:	4b22      	ldr	r3, [pc, #136]	; (8006118 <HAL_GPIO_Init+0x2d8>)
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	43db      	mvns	r3, r3
 8006096:	4920      	ldr	r1, [pc, #128]	; (8006118 <HAL_GPIO_Init+0x2d8>)
 8006098:	4013      	ands	r3, r2
 800609a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d006      	beq.n	80060b6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80060a8:	4b1b      	ldr	r3, [pc, #108]	; (8006118 <HAL_GPIO_Init+0x2d8>)
 80060aa:	685a      	ldr	r2, [r3, #4]
 80060ac:	491a      	ldr	r1, [pc, #104]	; (8006118 <HAL_GPIO_Init+0x2d8>)
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	604b      	str	r3, [r1, #4]
 80060b4:	e006      	b.n	80060c4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80060b6:	4b18      	ldr	r3, [pc, #96]	; (8006118 <HAL_GPIO_Init+0x2d8>)
 80060b8:	685a      	ldr	r2, [r3, #4]
 80060ba:	69bb      	ldr	r3, [r7, #24]
 80060bc:	43db      	mvns	r3, r3
 80060be:	4916      	ldr	r1, [pc, #88]	; (8006118 <HAL_GPIO_Init+0x2d8>)
 80060c0:	4013      	ands	r3, r2
 80060c2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d025      	beq.n	800611c <HAL_GPIO_Init+0x2dc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80060d0:	4b11      	ldr	r3, [pc, #68]	; (8006118 <HAL_GPIO_Init+0x2d8>)
 80060d2:	689a      	ldr	r2, [r3, #8]
 80060d4:	4910      	ldr	r1, [pc, #64]	; (8006118 <HAL_GPIO_Init+0x2d8>)
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	4313      	orrs	r3, r2
 80060da:	608b      	str	r3, [r1, #8]
 80060dc:	e025      	b.n	800612a <HAL_GPIO_Init+0x2ea>
 80060de:	bf00      	nop
 80060e0:	10320000 	.word	0x10320000
 80060e4:	10310000 	.word	0x10310000
 80060e8:	10220000 	.word	0x10220000
 80060ec:	10210000 	.word	0x10210000
 80060f0:	10120000 	.word	0x10120000
 80060f4:	10110000 	.word	0x10110000
 80060f8:	40021000 	.word	0x40021000
 80060fc:	40010000 	.word	0x40010000
 8006100:	40010800 	.word	0x40010800
 8006104:	40010c00 	.word	0x40010c00
 8006108:	40011000 	.word	0x40011000
 800610c:	40011400 	.word	0x40011400
 8006110:	40011800 	.word	0x40011800
 8006114:	40011c00 	.word	0x40011c00
 8006118:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800611c:	4b13      	ldr	r3, [pc, #76]	; (800616c <HAL_GPIO_Init+0x32c>)
 800611e:	689a      	ldr	r2, [r3, #8]
 8006120:	69bb      	ldr	r3, [r7, #24]
 8006122:	43db      	mvns	r3, r3
 8006124:	4911      	ldr	r1, [pc, #68]	; (800616c <HAL_GPIO_Init+0x32c>)
 8006126:	4013      	ands	r3, r2
 8006128:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006132:	2b00      	cmp	r3, #0
 8006134:	d006      	beq.n	8006144 <HAL_GPIO_Init+0x304>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006136:	4b0d      	ldr	r3, [pc, #52]	; (800616c <HAL_GPIO_Init+0x32c>)
 8006138:	68da      	ldr	r2, [r3, #12]
 800613a:	490c      	ldr	r1, [pc, #48]	; (800616c <HAL_GPIO_Init+0x32c>)
 800613c:	69bb      	ldr	r3, [r7, #24]
 800613e:	4313      	orrs	r3, r2
 8006140:	60cb      	str	r3, [r1, #12]
 8006142:	e006      	b.n	8006152 <HAL_GPIO_Init+0x312>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006144:	4b09      	ldr	r3, [pc, #36]	; (800616c <HAL_GPIO_Init+0x32c>)
 8006146:	68da      	ldr	r2, [r3, #12]
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	43db      	mvns	r3, r3
 800614c:	4907      	ldr	r1, [pc, #28]	; (800616c <HAL_GPIO_Init+0x32c>)
 800614e:	4013      	ands	r3, r2
 8006150:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8006152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006154:	3301      	adds	r3, #1
 8006156:	627b      	str	r3, [r7, #36]	; 0x24
 8006158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800615a:	2b0f      	cmp	r3, #15
 800615c:	f67f ae82 	bls.w	8005e64 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8006160:	bf00      	nop
 8006162:	bf00      	nop
 8006164:	372c      	adds	r7, #44	; 0x2c
 8006166:	46bd      	mov	sp, r7
 8006168:	bc80      	pop	{r7}
 800616a:	4770      	bx	lr
 800616c:	40010400 	.word	0x40010400

08006170 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006170:	b480      	push	{r7}
 8006172:	b085      	sub	sp, #20
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	460b      	mov	r3, r1
 800617a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	689a      	ldr	r2, [r3, #8]
 8006180:	887b      	ldrh	r3, [r7, #2]
 8006182:	4013      	ands	r3, r2
 8006184:	2b00      	cmp	r3, #0
 8006186:	d002      	beq.n	800618e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006188:	2301      	movs	r3, #1
 800618a:	73fb      	strb	r3, [r7, #15]
 800618c:	e001      	b.n	8006192 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800618e:	2300      	movs	r3, #0
 8006190:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006192:	7bfb      	ldrb	r3, [r7, #15]
}
 8006194:	4618      	mov	r0, r3
 8006196:	3714      	adds	r7, #20
 8006198:	46bd      	mov	sp, r7
 800619a:	bc80      	pop	{r7}
 800619c:	4770      	bx	lr

0800619e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800619e:	b480      	push	{r7}
 80061a0:	b083      	sub	sp, #12
 80061a2:	af00      	add	r7, sp, #0
 80061a4:	6078      	str	r0, [r7, #4]
 80061a6:	460b      	mov	r3, r1
 80061a8:	807b      	strh	r3, [r7, #2]
 80061aa:	4613      	mov	r3, r2
 80061ac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80061ae:	787b      	ldrb	r3, [r7, #1]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d003      	beq.n	80061bc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80061b4:	887a      	ldrh	r2, [r7, #2]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80061ba:	e003      	b.n	80061c4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80061bc:	887b      	ldrh	r3, [r7, #2]
 80061be:	041a      	lsls	r2, r3, #16
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	611a      	str	r2, [r3, #16]
}
 80061c4:	bf00      	nop
 80061c6:	370c      	adds	r7, #12
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bc80      	pop	{r7}
 80061cc:	4770      	bx	lr
	...

080061d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b082      	sub	sp, #8
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	4603      	mov	r3, r0
 80061d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80061da:	4b08      	ldr	r3, [pc, #32]	; (80061fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80061dc:	695a      	ldr	r2, [r3, #20]
 80061de:	88fb      	ldrh	r3, [r7, #6]
 80061e0:	4013      	ands	r3, r2
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d006      	beq.n	80061f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80061e6:	4a05      	ldr	r2, [pc, #20]	; (80061fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80061e8:	88fb      	ldrh	r3, [r7, #6]
 80061ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80061ec:	88fb      	ldrh	r3, [r7, #6]
 80061ee:	4618      	mov	r0, r3
 80061f0:	f000 f806 	bl	8006200 <HAL_GPIO_EXTI_Callback>
  }
}
 80061f4:	bf00      	nop
 80061f6:	3708      	adds	r7, #8
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	40010400 	.word	0x40010400

08006200 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	4603      	mov	r3, r0
 8006208:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800620a:	bf00      	nop
 800620c:	370c      	adds	r7, #12
 800620e:	46bd      	mov	sp, r7
 8006210:	bc80      	pop	{r7}
 8006212:	4770      	bx	lr

08006214 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b086      	sub	sp, #24
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 800621c:	2300      	movs	r3, #0
 800621e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 0301 	and.w	r3, r3, #1
 8006228:	2b00      	cmp	r3, #0
 800622a:	f000 8087 	beq.w	800633c <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800622e:	4b92      	ldr	r3, [pc, #584]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	f003 030c 	and.w	r3, r3, #12
 8006236:	2b04      	cmp	r3, #4
 8006238:	d00c      	beq.n	8006254 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800623a:	4b8f      	ldr	r3, [pc, #572]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	f003 030c 	and.w	r3, r3, #12
 8006242:	2b08      	cmp	r3, #8
 8006244:	d112      	bne.n	800626c <HAL_RCC_OscConfig+0x58>
 8006246:	4b8c      	ldr	r3, [pc, #560]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800624e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006252:	d10b      	bne.n	800626c <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006254:	4b88      	ldr	r3, [pc, #544]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800625c:	2b00      	cmp	r3, #0
 800625e:	d06c      	beq.n	800633a <HAL_RCC_OscConfig+0x126>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d168      	bne.n	800633a <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e22d      	b.n	80066c8 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006274:	d106      	bne.n	8006284 <HAL_RCC_OscConfig+0x70>
 8006276:	4b80      	ldr	r3, [pc, #512]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a7f      	ldr	r2, [pc, #508]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 800627c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006280:	6013      	str	r3, [r2, #0]
 8006282:	e02e      	b.n	80062e2 <HAL_RCC_OscConfig+0xce>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d10c      	bne.n	80062a6 <HAL_RCC_OscConfig+0x92>
 800628c:	4b7a      	ldr	r3, [pc, #488]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a79      	ldr	r2, [pc, #484]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 8006292:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006296:	6013      	str	r3, [r2, #0]
 8006298:	4b77      	ldr	r3, [pc, #476]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a76      	ldr	r2, [pc, #472]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 800629e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062a2:	6013      	str	r3, [r2, #0]
 80062a4:	e01d      	b.n	80062e2 <HAL_RCC_OscConfig+0xce>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80062ae:	d10c      	bne.n	80062ca <HAL_RCC_OscConfig+0xb6>
 80062b0:	4b71      	ldr	r3, [pc, #452]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a70      	ldr	r2, [pc, #448]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 80062b6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80062ba:	6013      	str	r3, [r2, #0]
 80062bc:	4b6e      	ldr	r3, [pc, #440]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a6d      	ldr	r2, [pc, #436]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 80062c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062c6:	6013      	str	r3, [r2, #0]
 80062c8:	e00b      	b.n	80062e2 <HAL_RCC_OscConfig+0xce>
 80062ca:	4b6b      	ldr	r3, [pc, #428]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a6a      	ldr	r2, [pc, #424]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 80062d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062d4:	6013      	str	r3, [r2, #0]
 80062d6:	4b68      	ldr	r3, [pc, #416]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a67      	ldr	r2, [pc, #412]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 80062dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062e0:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d013      	beq.n	8006312 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062ea:	f7ff f971 	bl	80055d0 <HAL_GetTick>
 80062ee:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062f0:	e008      	b.n	8006304 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062f2:	f7ff f96d 	bl	80055d0 <HAL_GetTick>
 80062f6:	4602      	mov	r2, r0
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	1ad3      	subs	r3, r2, r3
 80062fc:	2b64      	cmp	r3, #100	; 0x64
 80062fe:	d901      	bls.n	8006304 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8006300:	2303      	movs	r3, #3
 8006302:	e1e1      	b.n	80066c8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006304:	4b5c      	ldr	r3, [pc, #368]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800630c:	2b00      	cmp	r3, #0
 800630e:	d0f0      	beq.n	80062f2 <HAL_RCC_OscConfig+0xde>
 8006310:	e014      	b.n	800633c <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006312:	f7ff f95d 	bl	80055d0 <HAL_GetTick>
 8006316:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006318:	e008      	b.n	800632c <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800631a:	f7ff f959 	bl	80055d0 <HAL_GetTick>
 800631e:	4602      	mov	r2, r0
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	2b64      	cmp	r3, #100	; 0x64
 8006326:	d901      	bls.n	800632c <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8006328:	2303      	movs	r3, #3
 800632a:	e1cd      	b.n	80066c8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800632c:	4b52      	ldr	r3, [pc, #328]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006334:	2b00      	cmp	r3, #0
 8006336:	d1f0      	bne.n	800631a <HAL_RCC_OscConfig+0x106>
 8006338:	e000      	b.n	800633c <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800633a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0302 	and.w	r3, r3, #2
 8006344:	2b00      	cmp	r3, #0
 8006346:	d063      	beq.n	8006410 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006348:	4b4b      	ldr	r3, [pc, #300]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	f003 030c 	and.w	r3, r3, #12
 8006350:	2b00      	cmp	r3, #0
 8006352:	d00b      	beq.n	800636c <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006354:	4b48      	ldr	r3, [pc, #288]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	f003 030c 	and.w	r3, r3, #12
 800635c:	2b08      	cmp	r3, #8
 800635e:	d11c      	bne.n	800639a <HAL_RCC_OscConfig+0x186>
 8006360:	4b45      	ldr	r3, [pc, #276]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006368:	2b00      	cmp	r3, #0
 800636a:	d116      	bne.n	800639a <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800636c:	4b42      	ldr	r3, [pc, #264]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 0302 	and.w	r3, r3, #2
 8006374:	2b00      	cmp	r3, #0
 8006376:	d005      	beq.n	8006384 <HAL_RCC_OscConfig+0x170>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	691b      	ldr	r3, [r3, #16]
 800637c:	2b01      	cmp	r3, #1
 800637e:	d001      	beq.n	8006384 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8006380:	2301      	movs	r3, #1
 8006382:	e1a1      	b.n	80066c8 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006384:	4b3c      	ldr	r3, [pc, #240]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	695b      	ldr	r3, [r3, #20]
 8006390:	00db      	lsls	r3, r3, #3
 8006392:	4939      	ldr	r1, [pc, #228]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 8006394:	4313      	orrs	r3, r2
 8006396:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006398:	e03a      	b.n	8006410 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	691b      	ldr	r3, [r3, #16]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d020      	beq.n	80063e4 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063a2:	4b36      	ldr	r3, [pc, #216]	; (800647c <HAL_RCC_OscConfig+0x268>)
 80063a4:	2201      	movs	r2, #1
 80063a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063a8:	f7ff f912 	bl	80055d0 <HAL_GetTick>
 80063ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063ae:	e008      	b.n	80063c2 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80063b0:	f7ff f90e 	bl	80055d0 <HAL_GetTick>
 80063b4:	4602      	mov	r2, r0
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	2b02      	cmp	r3, #2
 80063bc:	d901      	bls.n	80063c2 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 80063be:	2303      	movs	r3, #3
 80063c0:	e182      	b.n	80066c8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063c2:	4b2d      	ldr	r3, [pc, #180]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0302 	and.w	r3, r3, #2
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d0f0      	beq.n	80063b0 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063ce:	4b2a      	ldr	r3, [pc, #168]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	695b      	ldr	r3, [r3, #20]
 80063da:	00db      	lsls	r3, r3, #3
 80063dc:	4926      	ldr	r1, [pc, #152]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 80063de:	4313      	orrs	r3, r2
 80063e0:	600b      	str	r3, [r1, #0]
 80063e2:	e015      	b.n	8006410 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063e4:	4b25      	ldr	r3, [pc, #148]	; (800647c <HAL_RCC_OscConfig+0x268>)
 80063e6:	2200      	movs	r2, #0
 80063e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063ea:	f7ff f8f1 	bl	80055d0 <HAL_GetTick>
 80063ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063f0:	e008      	b.n	8006404 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80063f2:	f7ff f8ed 	bl	80055d0 <HAL_GetTick>
 80063f6:	4602      	mov	r2, r0
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	1ad3      	subs	r3, r2, r3
 80063fc:	2b02      	cmp	r3, #2
 80063fe:	d901      	bls.n	8006404 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8006400:	2303      	movs	r3, #3
 8006402:	e161      	b.n	80066c8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006404:	4b1c      	ldr	r3, [pc, #112]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f003 0302 	and.w	r3, r3, #2
 800640c:	2b00      	cmp	r3, #0
 800640e:	d1f0      	bne.n	80063f2 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f003 0308 	and.w	r3, r3, #8
 8006418:	2b00      	cmp	r3, #0
 800641a:	d039      	beq.n	8006490 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	699b      	ldr	r3, [r3, #24]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d019      	beq.n	8006458 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006424:	4b16      	ldr	r3, [pc, #88]	; (8006480 <HAL_RCC_OscConfig+0x26c>)
 8006426:	2201      	movs	r2, #1
 8006428:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800642a:	f7ff f8d1 	bl	80055d0 <HAL_GetTick>
 800642e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006430:	e008      	b.n	8006444 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006432:	f7ff f8cd 	bl	80055d0 <HAL_GetTick>
 8006436:	4602      	mov	r2, r0
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	1ad3      	subs	r3, r2, r3
 800643c:	2b02      	cmp	r3, #2
 800643e:	d901      	bls.n	8006444 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8006440:	2303      	movs	r3, #3
 8006442:	e141      	b.n	80066c8 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006444:	4b0c      	ldr	r3, [pc, #48]	; (8006478 <HAL_RCC_OscConfig+0x264>)
 8006446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006448:	f003 0302 	and.w	r3, r3, #2
 800644c:	2b00      	cmp	r3, #0
 800644e:	d0f0      	beq.n	8006432 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8006450:	2001      	movs	r0, #1
 8006452:	f000 fadf 	bl	8006a14 <RCC_Delay>
 8006456:	e01b      	b.n	8006490 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006458:	4b09      	ldr	r3, [pc, #36]	; (8006480 <HAL_RCC_OscConfig+0x26c>)
 800645a:	2200      	movs	r2, #0
 800645c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800645e:	f7ff f8b7 	bl	80055d0 <HAL_GetTick>
 8006462:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006464:	e00e      	b.n	8006484 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006466:	f7ff f8b3 	bl	80055d0 <HAL_GetTick>
 800646a:	4602      	mov	r2, r0
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	1ad3      	subs	r3, r2, r3
 8006470:	2b02      	cmp	r3, #2
 8006472:	d907      	bls.n	8006484 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8006474:	2303      	movs	r3, #3
 8006476:	e127      	b.n	80066c8 <HAL_RCC_OscConfig+0x4b4>
 8006478:	40021000 	.word	0x40021000
 800647c:	42420000 	.word	0x42420000
 8006480:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006484:	4b92      	ldr	r3, [pc, #584]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 8006486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006488:	f003 0302 	and.w	r3, r3, #2
 800648c:	2b00      	cmp	r3, #0
 800648e:	d1ea      	bne.n	8006466 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f003 0304 	and.w	r3, r3, #4
 8006498:	2b00      	cmp	r3, #0
 800649a:	f000 80a6 	beq.w	80065ea <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 800649e:	2300      	movs	r3, #0
 80064a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064a2:	4b8b      	ldr	r3, [pc, #556]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 80064a4:	69db      	ldr	r3, [r3, #28]
 80064a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d10d      	bne.n	80064ca <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064ae:	4b88      	ldr	r3, [pc, #544]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 80064b0:	69db      	ldr	r3, [r3, #28]
 80064b2:	4a87      	ldr	r2, [pc, #540]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 80064b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064b8:	61d3      	str	r3, [r2, #28]
 80064ba:	4b85      	ldr	r3, [pc, #532]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 80064bc:	69db      	ldr	r3, [r3, #28]
 80064be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064c2:	60fb      	str	r3, [r7, #12]
 80064c4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80064c6:	2301      	movs	r3, #1
 80064c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064ca:	4b82      	ldr	r3, [pc, #520]	; (80066d4 <HAL_RCC_OscConfig+0x4c0>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d118      	bne.n	8006508 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80064d6:	4b7f      	ldr	r3, [pc, #508]	; (80066d4 <HAL_RCC_OscConfig+0x4c0>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a7e      	ldr	r2, [pc, #504]	; (80066d4 <HAL_RCC_OscConfig+0x4c0>)
 80064dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064e2:	f7ff f875 	bl	80055d0 <HAL_GetTick>
 80064e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064e8:	e008      	b.n	80064fc <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064ea:	f7ff f871 	bl	80055d0 <HAL_GetTick>
 80064ee:	4602      	mov	r2, r0
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	2b64      	cmp	r3, #100	; 0x64
 80064f6:	d901      	bls.n	80064fc <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 80064f8:	2303      	movs	r3, #3
 80064fa:	e0e5      	b.n	80066c8 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064fc:	4b75      	ldr	r3, [pc, #468]	; (80066d4 <HAL_RCC_OscConfig+0x4c0>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006504:	2b00      	cmp	r3, #0
 8006506:	d0f0      	beq.n	80064ea <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	2b01      	cmp	r3, #1
 800650e:	d106      	bne.n	800651e <HAL_RCC_OscConfig+0x30a>
 8006510:	4b6f      	ldr	r3, [pc, #444]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 8006512:	6a1b      	ldr	r3, [r3, #32]
 8006514:	4a6e      	ldr	r2, [pc, #440]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 8006516:	f043 0301 	orr.w	r3, r3, #1
 800651a:	6213      	str	r3, [r2, #32]
 800651c:	e02d      	b.n	800657a <HAL_RCC_OscConfig+0x366>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d10c      	bne.n	8006540 <HAL_RCC_OscConfig+0x32c>
 8006526:	4b6a      	ldr	r3, [pc, #424]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 8006528:	6a1b      	ldr	r3, [r3, #32]
 800652a:	4a69      	ldr	r2, [pc, #420]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 800652c:	f023 0301 	bic.w	r3, r3, #1
 8006530:	6213      	str	r3, [r2, #32]
 8006532:	4b67      	ldr	r3, [pc, #412]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 8006534:	6a1b      	ldr	r3, [r3, #32]
 8006536:	4a66      	ldr	r2, [pc, #408]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 8006538:	f023 0304 	bic.w	r3, r3, #4
 800653c:	6213      	str	r3, [r2, #32]
 800653e:	e01c      	b.n	800657a <HAL_RCC_OscConfig+0x366>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	2b05      	cmp	r3, #5
 8006546:	d10c      	bne.n	8006562 <HAL_RCC_OscConfig+0x34e>
 8006548:	4b61      	ldr	r3, [pc, #388]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 800654a:	6a1b      	ldr	r3, [r3, #32]
 800654c:	4a60      	ldr	r2, [pc, #384]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 800654e:	f043 0304 	orr.w	r3, r3, #4
 8006552:	6213      	str	r3, [r2, #32]
 8006554:	4b5e      	ldr	r3, [pc, #376]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 8006556:	6a1b      	ldr	r3, [r3, #32]
 8006558:	4a5d      	ldr	r2, [pc, #372]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 800655a:	f043 0301 	orr.w	r3, r3, #1
 800655e:	6213      	str	r3, [r2, #32]
 8006560:	e00b      	b.n	800657a <HAL_RCC_OscConfig+0x366>
 8006562:	4b5b      	ldr	r3, [pc, #364]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 8006564:	6a1b      	ldr	r3, [r3, #32]
 8006566:	4a5a      	ldr	r2, [pc, #360]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 8006568:	f023 0301 	bic.w	r3, r3, #1
 800656c:	6213      	str	r3, [r2, #32]
 800656e:	4b58      	ldr	r3, [pc, #352]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 8006570:	6a1b      	ldr	r3, [r3, #32]
 8006572:	4a57      	ldr	r2, [pc, #348]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 8006574:	f023 0304 	bic.w	r3, r3, #4
 8006578:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	68db      	ldr	r3, [r3, #12]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d015      	beq.n	80065ae <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006582:	f7ff f825 	bl	80055d0 <HAL_GetTick>
 8006586:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006588:	e00a      	b.n	80065a0 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800658a:	f7ff f821 	bl	80055d0 <HAL_GetTick>
 800658e:	4602      	mov	r2, r0
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	f241 3288 	movw	r2, #5000	; 0x1388
 8006598:	4293      	cmp	r3, r2
 800659a:	d901      	bls.n	80065a0 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 800659c:	2303      	movs	r3, #3
 800659e:	e093      	b.n	80066c8 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065a0:	4b4b      	ldr	r3, [pc, #300]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 80065a2:	6a1b      	ldr	r3, [r3, #32]
 80065a4:	f003 0302 	and.w	r3, r3, #2
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d0ee      	beq.n	800658a <HAL_RCC_OscConfig+0x376>
 80065ac:	e014      	b.n	80065d8 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065ae:	f7ff f80f 	bl	80055d0 <HAL_GetTick>
 80065b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065b4:	e00a      	b.n	80065cc <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80065b6:	f7ff f80b 	bl	80055d0 <HAL_GetTick>
 80065ba:	4602      	mov	r2, r0
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	1ad3      	subs	r3, r2, r3
 80065c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d901      	bls.n	80065cc <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 80065c8:	2303      	movs	r3, #3
 80065ca:	e07d      	b.n	80066c8 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065cc:	4b40      	ldr	r3, [pc, #256]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 80065ce:	6a1b      	ldr	r3, [r3, #32]
 80065d0:	f003 0302 	and.w	r3, r3, #2
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d1ee      	bne.n	80065b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80065d8:	7dfb      	ldrb	r3, [r7, #23]
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d105      	bne.n	80065ea <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065de:	4b3c      	ldr	r3, [pc, #240]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 80065e0:	69db      	ldr	r3, [r3, #28]
 80065e2:	4a3b      	ldr	r2, [pc, #236]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 80065e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065e8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	69db      	ldr	r3, [r3, #28]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d069      	beq.n	80066c6 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80065f2:	4b37      	ldr	r3, [pc, #220]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	f003 030c 	and.w	r3, r3, #12
 80065fa:	2b08      	cmp	r3, #8
 80065fc:	d061      	beq.n	80066c2 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	69db      	ldr	r3, [r3, #28]
 8006602:	2b02      	cmp	r3, #2
 8006604:	d146      	bne.n	8006694 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006606:	4b34      	ldr	r3, [pc, #208]	; (80066d8 <HAL_RCC_OscConfig+0x4c4>)
 8006608:	2200      	movs	r2, #0
 800660a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800660c:	f7fe ffe0 	bl	80055d0 <HAL_GetTick>
 8006610:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006612:	e008      	b.n	8006626 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006614:	f7fe ffdc 	bl	80055d0 <HAL_GetTick>
 8006618:	4602      	mov	r2, r0
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	1ad3      	subs	r3, r2, r3
 800661e:	2b02      	cmp	r3, #2
 8006620:	d901      	bls.n	8006626 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8006622:	2303      	movs	r3, #3
 8006624:	e050      	b.n	80066c8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006626:	4b2a      	ldr	r3, [pc, #168]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800662e:	2b00      	cmp	r3, #0
 8006630:	d1f0      	bne.n	8006614 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6a1b      	ldr	r3, [r3, #32]
 8006636:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800663a:	d108      	bne.n	800664e <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800663c:	4b24      	ldr	r3, [pc, #144]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	4921      	ldr	r1, [pc, #132]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 800664a:	4313      	orrs	r3, r2
 800664c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800664e:	4b20      	ldr	r3, [pc, #128]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a19      	ldr	r1, [r3, #32]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800665e:	430b      	orrs	r3, r1
 8006660:	491b      	ldr	r1, [pc, #108]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 8006662:	4313      	orrs	r3, r2
 8006664:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006666:	4b1c      	ldr	r3, [pc, #112]	; (80066d8 <HAL_RCC_OscConfig+0x4c4>)
 8006668:	2201      	movs	r2, #1
 800666a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800666c:	f7fe ffb0 	bl	80055d0 <HAL_GetTick>
 8006670:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006672:	e008      	b.n	8006686 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006674:	f7fe ffac 	bl	80055d0 <HAL_GetTick>
 8006678:	4602      	mov	r2, r0
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	2b02      	cmp	r3, #2
 8006680:	d901      	bls.n	8006686 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	e020      	b.n	80066c8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006686:	4b12      	ldr	r3, [pc, #72]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800668e:	2b00      	cmp	r3, #0
 8006690:	d0f0      	beq.n	8006674 <HAL_RCC_OscConfig+0x460>
 8006692:	e018      	b.n	80066c6 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006694:	4b10      	ldr	r3, [pc, #64]	; (80066d8 <HAL_RCC_OscConfig+0x4c4>)
 8006696:	2200      	movs	r2, #0
 8006698:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800669a:	f7fe ff99 	bl	80055d0 <HAL_GetTick>
 800669e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80066a0:	e008      	b.n	80066b4 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066a2:	f7fe ff95 	bl	80055d0 <HAL_GetTick>
 80066a6:	4602      	mov	r2, r0
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	2b02      	cmp	r3, #2
 80066ae:	d901      	bls.n	80066b4 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e009      	b.n	80066c8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80066b4:	4b06      	ldr	r3, [pc, #24]	; (80066d0 <HAL_RCC_OscConfig+0x4bc>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d1f0      	bne.n	80066a2 <HAL_RCC_OscConfig+0x48e>
 80066c0:	e001      	b.n	80066c6 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e000      	b.n	80066c8 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 80066c6:	2300      	movs	r3, #0
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3718      	adds	r7, #24
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}
 80066d0:	40021000 	.word	0x40021000
 80066d4:	40007000 	.word	0x40007000
 80066d8:	42420060 	.word	0x42420060

080066dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b084      	sub	sp, #16
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80066e6:	2300      	movs	r3, #0
 80066e8:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80066ea:	4b7e      	ldr	r3, [pc, #504]	; (80068e4 <HAL_RCC_ClockConfig+0x208>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f003 0307 	and.w	r3, r3, #7
 80066f2:	683a      	ldr	r2, [r7, #0]
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d910      	bls.n	800671a <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066f8:	4b7a      	ldr	r3, [pc, #488]	; (80068e4 <HAL_RCC_ClockConfig+0x208>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f023 0207 	bic.w	r2, r3, #7
 8006700:	4978      	ldr	r1, [pc, #480]	; (80068e4 <HAL_RCC_ClockConfig+0x208>)
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	4313      	orrs	r3, r2
 8006706:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006708:	4b76      	ldr	r3, [pc, #472]	; (80068e4 <HAL_RCC_ClockConfig+0x208>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f003 0307 	and.w	r3, r3, #7
 8006710:	683a      	ldr	r2, [r7, #0]
 8006712:	429a      	cmp	r2, r3
 8006714:	d001      	beq.n	800671a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e0e0      	b.n	80068dc <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f003 0302 	and.w	r3, r3, #2
 8006722:	2b00      	cmp	r3, #0
 8006724:	d020      	beq.n	8006768 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 0304 	and.w	r3, r3, #4
 800672e:	2b00      	cmp	r3, #0
 8006730:	d005      	beq.n	800673e <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006732:	4b6d      	ldr	r3, [pc, #436]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	4a6c      	ldr	r2, [pc, #432]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 8006738:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800673c:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f003 0308 	and.w	r3, r3, #8
 8006746:	2b00      	cmp	r3, #0
 8006748:	d005      	beq.n	8006756 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800674a:	4b67      	ldr	r3, [pc, #412]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	4a66      	ldr	r2, [pc, #408]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 8006750:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006754:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006756:	4b64      	ldr	r3, [pc, #400]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	4961      	ldr	r1, [pc, #388]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 8006764:	4313      	orrs	r3, r2
 8006766:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0301 	and.w	r3, r3, #1
 8006770:	2b00      	cmp	r3, #0
 8006772:	d06a      	beq.n	800684a <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	2b01      	cmp	r3, #1
 800677a:	d107      	bne.n	800678c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800677c:	4b5a      	ldr	r3, [pc, #360]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006784:	2b00      	cmp	r3, #0
 8006786:	d115      	bne.n	80067b4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	e0a7      	b.n	80068dc <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	2b02      	cmp	r3, #2
 8006792:	d107      	bne.n	80067a4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006794:	4b54      	ldr	r3, [pc, #336]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800679c:	2b00      	cmp	r3, #0
 800679e:	d109      	bne.n	80067b4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 80067a0:	2301      	movs	r3, #1
 80067a2:	e09b      	b.n	80068dc <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067a4:	4b50      	ldr	r3, [pc, #320]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 0302 	and.w	r3, r3, #2
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d101      	bne.n	80067b4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	e093      	b.n	80068dc <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80067b4:	4b4c      	ldr	r3, [pc, #304]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	f023 0203 	bic.w	r2, r3, #3
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	4949      	ldr	r1, [pc, #292]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 80067c2:	4313      	orrs	r3, r2
 80067c4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80067c6:	f7fe ff03 	bl	80055d0 <HAL_GetTick>
 80067ca:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d112      	bne.n	80067fa <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80067d4:	e00a      	b.n	80067ec <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067d6:	f7fe fefb 	bl	80055d0 <HAL_GetTick>
 80067da:	4602      	mov	r2, r0
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	1ad3      	subs	r3, r2, r3
 80067e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d901      	bls.n	80067ec <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 80067e8:	2303      	movs	r3, #3
 80067ea:	e077      	b.n	80068dc <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80067ec:	4b3e      	ldr	r3, [pc, #248]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	f003 030c 	and.w	r3, r3, #12
 80067f4:	2b04      	cmp	r3, #4
 80067f6:	d1ee      	bne.n	80067d6 <HAL_RCC_ClockConfig+0xfa>
 80067f8:	e027      	b.n	800684a <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	2b02      	cmp	r3, #2
 8006800:	d11d      	bne.n	800683e <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006802:	e00a      	b.n	800681a <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006804:	f7fe fee4 	bl	80055d0 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006812:	4293      	cmp	r3, r2
 8006814:	d901      	bls.n	800681a <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8006816:	2303      	movs	r3, #3
 8006818:	e060      	b.n	80068dc <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800681a:	4b33      	ldr	r3, [pc, #204]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	f003 030c 	and.w	r3, r3, #12
 8006822:	2b08      	cmp	r3, #8
 8006824:	d1ee      	bne.n	8006804 <HAL_RCC_ClockConfig+0x128>
 8006826:	e010      	b.n	800684a <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006828:	f7fe fed2 	bl	80055d0 <HAL_GetTick>
 800682c:	4602      	mov	r2, r0
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	f241 3288 	movw	r2, #5000	; 0x1388
 8006836:	4293      	cmp	r3, r2
 8006838:	d901      	bls.n	800683e <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 800683a:	2303      	movs	r3, #3
 800683c:	e04e      	b.n	80068dc <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800683e:	4b2a      	ldr	r3, [pc, #168]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	f003 030c 	and.w	r3, r3, #12
 8006846:	2b00      	cmp	r3, #0
 8006848:	d1ee      	bne.n	8006828 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800684a:	4b26      	ldr	r3, [pc, #152]	; (80068e4 <HAL_RCC_ClockConfig+0x208>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f003 0307 	and.w	r3, r3, #7
 8006852:	683a      	ldr	r2, [r7, #0]
 8006854:	429a      	cmp	r2, r3
 8006856:	d210      	bcs.n	800687a <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006858:	4b22      	ldr	r3, [pc, #136]	; (80068e4 <HAL_RCC_ClockConfig+0x208>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f023 0207 	bic.w	r2, r3, #7
 8006860:	4920      	ldr	r1, [pc, #128]	; (80068e4 <HAL_RCC_ClockConfig+0x208>)
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	4313      	orrs	r3, r2
 8006866:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006868:	4b1e      	ldr	r3, [pc, #120]	; (80068e4 <HAL_RCC_ClockConfig+0x208>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 0307 	and.w	r3, r3, #7
 8006870:	683a      	ldr	r2, [r7, #0]
 8006872:	429a      	cmp	r2, r3
 8006874:	d001      	beq.n	800687a <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e030      	b.n	80068dc <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 0304 	and.w	r3, r3, #4
 8006882:	2b00      	cmp	r3, #0
 8006884:	d008      	beq.n	8006898 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006886:	4b18      	ldr	r3, [pc, #96]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	4915      	ldr	r1, [pc, #84]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 8006894:	4313      	orrs	r3, r2
 8006896:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 0308 	and.w	r3, r3, #8
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d009      	beq.n	80068b8 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80068a4:	4b10      	ldr	r3, [pc, #64]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	691b      	ldr	r3, [r3, #16]
 80068b0:	00db      	lsls	r3, r3, #3
 80068b2:	490d      	ldr	r1, [pc, #52]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 80068b4:	4313      	orrs	r3, r2
 80068b6:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80068b8:	f000 f81c 	bl	80068f4 <HAL_RCC_GetSysClockFreq>
 80068bc:	4602      	mov	r2, r0
 80068be:	4b0a      	ldr	r3, [pc, #40]	; (80068e8 <HAL_RCC_ClockConfig+0x20c>)
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	091b      	lsrs	r3, r3, #4
 80068c4:	f003 030f 	and.w	r3, r3, #15
 80068c8:	4908      	ldr	r1, [pc, #32]	; (80068ec <HAL_RCC_ClockConfig+0x210>)
 80068ca:	5ccb      	ldrb	r3, [r1, r3]
 80068cc:	fa22 f303 	lsr.w	r3, r2, r3
 80068d0:	4a07      	ldr	r2, [pc, #28]	; (80068f0 <HAL_RCC_ClockConfig+0x214>)
 80068d2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80068d4:	2000      	movs	r0, #0
 80068d6:	f7fe fe39 	bl	800554c <HAL_InitTick>
  
  return HAL_OK;
 80068da:	2300      	movs	r3, #0
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3710      	adds	r7, #16
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}
 80068e4:	40022000 	.word	0x40022000
 80068e8:	40021000 	.word	0x40021000
 80068ec:	080098b8 	.word	0x080098b8
 80068f0:	20000004 	.word	0x20000004

080068f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068f4:	b490      	push	{r4, r7}
 80068f6:	b08a      	sub	sp, #40	; 0x28
 80068f8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80068fa:	4b29      	ldr	r3, [pc, #164]	; (80069a0 <HAL_RCC_GetSysClockFreq+0xac>)
 80068fc:	1d3c      	adds	r4, r7, #4
 80068fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006900:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006904:	f240 2301 	movw	r3, #513	; 0x201
 8006908:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800690a:	2300      	movs	r3, #0
 800690c:	61fb      	str	r3, [r7, #28]
 800690e:	2300      	movs	r3, #0
 8006910:	61bb      	str	r3, [r7, #24]
 8006912:	2300      	movs	r3, #0
 8006914:	627b      	str	r3, [r7, #36]	; 0x24
 8006916:	2300      	movs	r3, #0
 8006918:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800691a:	2300      	movs	r3, #0
 800691c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800691e:	4b21      	ldr	r3, [pc, #132]	; (80069a4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006924:	69fb      	ldr	r3, [r7, #28]
 8006926:	f003 030c 	and.w	r3, r3, #12
 800692a:	2b04      	cmp	r3, #4
 800692c:	d002      	beq.n	8006934 <HAL_RCC_GetSysClockFreq+0x40>
 800692e:	2b08      	cmp	r3, #8
 8006930:	d003      	beq.n	800693a <HAL_RCC_GetSysClockFreq+0x46>
 8006932:	e02b      	b.n	800698c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006934:	4b1c      	ldr	r3, [pc, #112]	; (80069a8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006936:	623b      	str	r3, [r7, #32]
      break;
 8006938:	e02b      	b.n	8006992 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800693a:	69fb      	ldr	r3, [r7, #28]
 800693c:	0c9b      	lsrs	r3, r3, #18
 800693e:	f003 030f 	and.w	r3, r3, #15
 8006942:	3328      	adds	r3, #40	; 0x28
 8006944:	443b      	add	r3, r7
 8006946:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800694a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800694c:	69fb      	ldr	r3, [r7, #28]
 800694e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006952:	2b00      	cmp	r3, #0
 8006954:	d012      	beq.n	800697c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006956:	4b13      	ldr	r3, [pc, #76]	; (80069a4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	0c5b      	lsrs	r3, r3, #17
 800695c:	f003 0301 	and.w	r3, r3, #1
 8006960:	3328      	adds	r3, #40	; 0x28
 8006962:	443b      	add	r3, r7
 8006964:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006968:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	4a0e      	ldr	r2, [pc, #56]	; (80069a8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800696e:	fb03 f202 	mul.w	r2, r3, r2
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	fbb2 f3f3 	udiv	r3, r2, r3
 8006978:	627b      	str	r3, [r7, #36]	; 0x24
 800697a:	e004      	b.n	8006986 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	4a0b      	ldr	r2, [pc, #44]	; (80069ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8006980:	fb02 f303 	mul.w	r3, r2, r3
 8006984:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8006986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006988:	623b      	str	r3, [r7, #32]
      break;
 800698a:	e002      	b.n	8006992 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800698c:	4b06      	ldr	r3, [pc, #24]	; (80069a8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800698e:	623b      	str	r3, [r7, #32]
      break;
 8006990:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006992:	6a3b      	ldr	r3, [r7, #32]
}
 8006994:	4618      	mov	r0, r3
 8006996:	3728      	adds	r7, #40	; 0x28
 8006998:	46bd      	mov	sp, r7
 800699a:	bc90      	pop	{r4, r7}
 800699c:	4770      	bx	lr
 800699e:	bf00      	nop
 80069a0:	08009228 	.word	0x08009228
 80069a4:	40021000 	.word	0x40021000
 80069a8:	007a1200 	.word	0x007a1200
 80069ac:	003d0900 	.word	0x003d0900

080069b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069b0:	b480      	push	{r7}
 80069b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069b4:	4b02      	ldr	r3, [pc, #8]	; (80069c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80069b6:	681b      	ldr	r3, [r3, #0]
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bc80      	pop	{r7}
 80069be:	4770      	bx	lr
 80069c0:	20000004 	.word	0x20000004

080069c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80069c8:	f7ff fff2 	bl	80069b0 <HAL_RCC_GetHCLKFreq>
 80069cc:	4602      	mov	r2, r0
 80069ce:	4b05      	ldr	r3, [pc, #20]	; (80069e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	0a1b      	lsrs	r3, r3, #8
 80069d4:	f003 0307 	and.w	r3, r3, #7
 80069d8:	4903      	ldr	r1, [pc, #12]	; (80069e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069da:	5ccb      	ldrb	r3, [r1, r3]
 80069dc:	fa22 f303 	lsr.w	r3, r2, r3
}    
 80069e0:	4618      	mov	r0, r3
 80069e2:	bd80      	pop	{r7, pc}
 80069e4:	40021000 	.word	0x40021000
 80069e8:	080098c8 	.word	0x080098c8

080069ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80069f0:	f7ff ffde 	bl	80069b0 <HAL_RCC_GetHCLKFreq>
 80069f4:	4602      	mov	r2, r0
 80069f6:	4b05      	ldr	r3, [pc, #20]	; (8006a0c <HAL_RCC_GetPCLK2Freq+0x20>)
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	0adb      	lsrs	r3, r3, #11
 80069fc:	f003 0307 	and.w	r3, r3, #7
 8006a00:	4903      	ldr	r1, [pc, #12]	; (8006a10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a02:	5ccb      	ldrb	r3, [r1, r3]
 8006a04:	fa22 f303 	lsr.w	r3, r2, r3
} 
 8006a08:	4618      	mov	r0, r3
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	40021000 	.word	0x40021000
 8006a10:	080098c8 	.word	0x080098c8

08006a14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b085      	sub	sp, #20
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006a1c:	4b0b      	ldr	r3, [pc, #44]	; (8006a4c <RCC_Delay+0x38>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a0b      	ldr	r2, [pc, #44]	; (8006a50 <RCC_Delay+0x3c>)
 8006a22:	fba2 2303 	umull	r2, r3, r2, r3
 8006a26:	0a5b      	lsrs	r3, r3, #9
 8006a28:	687a      	ldr	r2, [r7, #4]
 8006a2a:	fb02 f303 	mul.w	r3, r2, r3
 8006a2e:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8006a30:	bf00      	nop
}
 8006a32:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	1e5a      	subs	r2, r3, #1
 8006a38:	60fa      	str	r2, [r7, #12]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d1f8      	bne.n	8006a30 <RCC_Delay+0x1c>
}
 8006a3e:	bf00      	nop
 8006a40:	bf00      	nop
 8006a42:	3714      	adds	r7, #20
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bc80      	pop	{r7}
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	20000004 	.word	0x20000004
 8006a50:	10624dd3 	.word	0x10624dd3

08006a54 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b086      	sub	sp, #24
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	613b      	str	r3, [r7, #16]
 8006a60:	2300      	movs	r3, #0
 8006a62:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 0301 	and.w	r3, r3, #1
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d07d      	beq.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8006a70:	2300      	movs	r3, #0
 8006a72:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a74:	4b4f      	ldr	r3, [pc, #316]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a76:	69db      	ldr	r3, [r3, #28]
 8006a78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d10d      	bne.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006a80:	4b4c      	ldr	r3, [pc, #304]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a82:	69db      	ldr	r3, [r3, #28]
 8006a84:	4a4b      	ldr	r2, [pc, #300]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a8a:	61d3      	str	r3, [r2, #28]
 8006a8c:	4b49      	ldr	r3, [pc, #292]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a8e:	69db      	ldr	r3, [r3, #28]
 8006a90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a94:	60bb      	str	r3, [r7, #8]
 8006a96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a9c:	4b46      	ldr	r3, [pc, #280]	; (8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d118      	bne.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006aa8:	4b43      	ldr	r3, [pc, #268]	; (8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a42      	ldr	r2, [pc, #264]	; (8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006aae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ab2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ab4:	f7fe fd8c 	bl	80055d0 <HAL_GetTick>
 8006ab8:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006aba:	e008      	b.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006abc:	f7fe fd88 	bl	80055d0 <HAL_GetTick>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	2b64      	cmp	r3, #100	; 0x64
 8006ac8:	d901      	bls.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006aca:	2303      	movs	r3, #3
 8006acc:	e06d      	b.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ace:	4b3a      	ldr	r3, [pc, #232]	; (8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d0f0      	beq.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006ada:	4b36      	ldr	r3, [pc, #216]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006adc:	6a1b      	ldr	r3, [r3, #32]
 8006ade:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ae2:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d02e      	beq.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006af2:	68fa      	ldr	r2, [r7, #12]
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d027      	beq.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006af8:	4b2e      	ldr	r3, [pc, #184]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006afa:	6a1b      	ldr	r3, [r3, #32]
 8006afc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b00:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006b02:	4b2e      	ldr	r3, [pc, #184]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006b04:	2201      	movs	r2, #1
 8006b06:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006b08:	4b2c      	ldr	r3, [pc, #176]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006b0e:	4a29      	ldr	r2, [pc, #164]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	f003 0301 	and.w	r3, r3, #1
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d014      	beq.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b1e:	f7fe fd57 	bl	80055d0 <HAL_GetTick>
 8006b22:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b24:	e00a      	b.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b26:	f7fe fd53 	bl	80055d0 <HAL_GetTick>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	1ad3      	subs	r3, r2, r3
 8006b30:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d901      	bls.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006b38:	2303      	movs	r3, #3
 8006b3a:	e036      	b.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b3c:	4b1d      	ldr	r3, [pc, #116]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b3e:	6a1b      	ldr	r3, [r3, #32]
 8006b40:	f003 0302 	and.w	r3, r3, #2
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d0ee      	beq.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006b48:	4b1a      	ldr	r3, [pc, #104]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b4a:	6a1b      	ldr	r3, [r3, #32]
 8006b4c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	4917      	ldr	r1, [pc, #92]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b56:	4313      	orrs	r3, r2
 8006b58:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006b5a:	7dfb      	ldrb	r3, [r7, #23]
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d105      	bne.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b60:	4b14      	ldr	r3, [pc, #80]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b62:	69db      	ldr	r3, [r3, #28]
 8006b64:	4a13      	ldr	r2, [pc, #76]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b6a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f003 0302 	and.w	r3, r3, #2
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d008      	beq.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006b78:	4b0e      	ldr	r3, [pc, #56]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	490b      	ldr	r1, [pc, #44]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b86:	4313      	orrs	r3, r2
 8006b88:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f003 0310 	and.w	r3, r3, #16
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d008      	beq.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006b96:	4b07      	ldr	r3, [pc, #28]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	695b      	ldr	r3, [r3, #20]
 8006ba2:	4904      	ldr	r1, [pc, #16]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006ba8:	2300      	movs	r3, #0
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3718      	adds	r7, #24
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}
 8006bb2:	bf00      	nop
 8006bb4:	40021000 	.word	0x40021000
 8006bb8:	40007000 	.word	0x40007000
 8006bbc:	42420440 	.word	0x42420440

08006bc0 <HAL_SRAM_Init>:
  * @param  Timing: Pointer to SRAM control timing structure 
  * @param  ExtTiming: Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing, FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b084      	sub	sp, #16
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	60f8      	str	r0, [r7, #12]
 8006bc8:	60b9      	str	r1, [r7, #8]
 8006bca:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d101      	bne.n	8006bd6 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e034      	b.n	8006c40 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d106      	bne.n	8006bf0 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2200      	movs	r2, #0
 8006be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006bea:	68f8      	ldr	r0, [r7, #12]
 8006bec:	f7fa fc3c 	bl	8001468 <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	3308      	adds	r3, #8
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	4610      	mov	r0, r2
 8006bfc:	f001 fcaa 	bl	8008554 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	6818      	ldr	r0, [r3, #0]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	689b      	ldr	r3, [r3, #8]
 8006c08:	461a      	mov	r2, r3
 8006c0a:	68b9      	ldr	r1, [r7, #8]
 8006c0c:	f001 fd22 	bl	8008654 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	6858      	ldr	r0, [r3, #4]
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	689a      	ldr	r2, [r3, #8]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c1c:	6879      	ldr	r1, [r7, #4]
 8006c1e:	f001 fd4d 	bl	80086bc <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	68fa      	ldr	r2, [r7, #12]
 8006c28:	6892      	ldr	r2, [r2, #8]
 8006c2a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	68fa      	ldr	r2, [r7, #12]
 8006c34:	6892      	ldr	r2, [r2, #8]
 8006c36:	f041 0101 	orr.w	r1, r1, #1
 8006c3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3710      	adds	r7, #16
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b082      	sub	sp, #8
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d101      	bne.n	8006c5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c56:	2301      	movs	r3, #1
 8006c58:	e01d      	b.n	8006c96 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c60:	b2db      	uxtb	r3, r3
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d106      	bne.n	8006c74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f7fd ff48 	bl	8004b04 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2202      	movs	r2, #2
 8006c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	3304      	adds	r3, #4
 8006c84:	4619      	mov	r1, r3
 8006c86:	4610      	mov	r0, r2
 8006c88:	f000 fbac 	bl	80073e4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c94:	2300      	movs	r3, #0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3708      	adds	r7, #8
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}

08006c9e <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006c9e:	b480      	push	{r7}
 8006ca0:	b083      	sub	sp, #12
 8006ca2:	af00      	add	r7, sp, #0
 8006ca4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2202      	movs	r2, #2
 8006caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f042 0201 	orr.w	r2, r2, #1
 8006cbc:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006cc6:	2300      	movs	r3, #0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	370c      	adds	r7, #12
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bc80      	pop	{r7}
 8006cd0:	4770      	bx	lr

08006cd2 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006cd2:	b480      	push	{r7}
 8006cd4:	b083      	sub	sp, #12
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2202      	movs	r2, #2
 8006cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	6a1a      	ldr	r2, [r3, #32]
 8006ce8:	f241 1311 	movw	r3, #4369	; 0x1111
 8006cec:	4013      	ands	r3, r2
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d10f      	bne.n	8006d12 <HAL_TIM_Base_Stop+0x40>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	6a1a      	ldr	r2, [r3, #32]
 8006cf8:	f240 4344 	movw	r3, #1092	; 0x444
 8006cfc:	4013      	ands	r3, r2
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d107      	bne.n	8006d12 <HAL_TIM_Base_Stop+0x40>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f022 0201 	bic.w	r2, r2, #1
 8006d10:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2201      	movs	r2, #1
 8006d16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006d1a:	2300      	movs	r3, #0
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bc80      	pop	{r7}
 8006d24:	4770      	bx	lr

08006d26 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006d26:	b480      	push	{r7}
 8006d28:	b083      	sub	sp, #12
 8006d2a:	af00      	add	r7, sp, #0
 8006d2c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	68da      	ldr	r2, [r3, #12]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f042 0201 	orr.w	r2, r2, #1
 8006d3c:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f042 0201 	orr.w	r2, r2, #1
 8006d4c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006d4e:	2300      	movs	r3, #0
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bc80      	pop	{r7}
 8006d58:	4770      	bx	lr

08006d5a <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006d5a:	b480      	push	{r7}
 8006d5c:	b083      	sub	sp, #12
 8006d5e:	af00      	add	r7, sp, #0
 8006d60:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	68da      	ldr	r2, [r3, #12]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f022 0201 	bic.w	r2, r2, #1
 8006d70:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	6a1a      	ldr	r2, [r3, #32]
 8006d78:	f241 1311 	movw	r3, #4369	; 0x1111
 8006d7c:	4013      	ands	r3, r2
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d10f      	bne.n	8006da2 <HAL_TIM_Base_Stop_IT+0x48>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	6a1a      	ldr	r2, [r3, #32]
 8006d88:	f240 4344 	movw	r3, #1092	; 0x444
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d107      	bne.n	8006da2 <HAL_TIM_Base_Stop_IT+0x48>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f022 0201 	bic.w	r2, r2, #1
 8006da0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006da2:	2300      	movs	r3, #0
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	370c      	adds	r7, #12
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bc80      	pop	{r7}
 8006dac:	4770      	bx	lr

08006dae <HAL_TIM_PWM_Init>:
  *       Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006dae:	b580      	push	{r7, lr}
 8006db0:	b082      	sub	sp, #8
 8006db2:	af00      	add	r7, sp, #0
 8006db4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d101      	bne.n	8006dc0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	e01d      	b.n	8006dfc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dc6:	b2db      	uxtb	r3, r3
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d106      	bne.n	8006dda <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f000 f815 	bl	8006e04 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2202      	movs	r2, #2
 8006dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	3304      	adds	r3, #4
 8006dea:	4619      	mov	r1, r3
 8006dec:	4610      	mov	r0, r2
 8006dee:	f000 faf9 	bl	80073e4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2201      	movs	r2, #1
 8006df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006dfa:	2300      	movs	r3, #0
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	3708      	adds	r7, #8
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}

08006e04 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b083      	sub	sp, #12
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006e0c:	bf00      	nop
 8006e0e:	370c      	adds	r7, #12
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bc80      	pop	{r7}
 8006e14:	4770      	bx	lr

08006e16 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e16:	b580      	push	{r7, lr}
 8006e18:	b082      	sub	sp, #8
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	691b      	ldr	r3, [r3, #16]
 8006e24:	f003 0302 	and.w	r3, r3, #2
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	d122      	bne.n	8006e72 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	f003 0302 	and.w	r3, r3, #2
 8006e36:	2b02      	cmp	r3, #2
 8006e38:	d11b      	bne.n	8006e72 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f06f 0202 	mvn.w	r2, #2
 8006e42:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2201      	movs	r2, #1
 8006e48:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	699b      	ldr	r3, [r3, #24]
 8006e50:	f003 0303 	and.w	r3, r3, #3
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d003      	beq.n	8006e60 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f000 faa8 	bl	80073ae <HAL_TIM_IC_CaptureCallback>
 8006e5e:	e005      	b.n	8006e6c <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f000 fa9b 	bl	800739c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 faaa 	bl	80073c0 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	691b      	ldr	r3, [r3, #16]
 8006e78:	f003 0304 	and.w	r3, r3, #4
 8006e7c:	2b04      	cmp	r3, #4
 8006e7e:	d122      	bne.n	8006ec6 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	68db      	ldr	r3, [r3, #12]
 8006e86:	f003 0304 	and.w	r3, r3, #4
 8006e8a:	2b04      	cmp	r3, #4
 8006e8c:	d11b      	bne.n	8006ec6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f06f 0204 	mvn.w	r2, #4
 8006e96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2202      	movs	r2, #2
 8006e9c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	699b      	ldr	r3, [r3, #24]
 8006ea4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d003      	beq.n	8006eb4 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f000 fa7e 	bl	80073ae <HAL_TIM_IC_CaptureCallback>
 8006eb2:	e005      	b.n	8006ec0 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f000 fa71 	bl	800739c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 fa80 	bl	80073c0 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	691b      	ldr	r3, [r3, #16]
 8006ecc:	f003 0308 	and.w	r3, r3, #8
 8006ed0:	2b08      	cmp	r3, #8
 8006ed2:	d122      	bne.n	8006f1a <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	68db      	ldr	r3, [r3, #12]
 8006eda:	f003 0308 	and.w	r3, r3, #8
 8006ede:	2b08      	cmp	r3, #8
 8006ee0:	d11b      	bne.n	8006f1a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f06f 0208 	mvn.w	r2, #8
 8006eea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2204      	movs	r2, #4
 8006ef0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	69db      	ldr	r3, [r3, #28]
 8006ef8:	f003 0303 	and.w	r3, r3, #3
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d003      	beq.n	8006f08 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f000 fa54 	bl	80073ae <HAL_TIM_IC_CaptureCallback>
 8006f06:	e005      	b.n	8006f14 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f000 fa47 	bl	800739c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 fa56 	bl	80073c0 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2200      	movs	r2, #0
 8006f18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	691b      	ldr	r3, [r3, #16]
 8006f20:	f003 0310 	and.w	r3, r3, #16
 8006f24:	2b10      	cmp	r3, #16
 8006f26:	d122      	bne.n	8006f6e <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	68db      	ldr	r3, [r3, #12]
 8006f2e:	f003 0310 	and.w	r3, r3, #16
 8006f32:	2b10      	cmp	r3, #16
 8006f34:	d11b      	bne.n	8006f6e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f06f 0210 	mvn.w	r2, #16
 8006f3e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2208      	movs	r2, #8
 8006f44:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	69db      	ldr	r3, [r3, #28]
 8006f4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d003      	beq.n	8006f5c <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f000 fa2a 	bl	80073ae <HAL_TIM_IC_CaptureCallback>
 8006f5a:	e005      	b.n	8006f68 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f000 fa1d 	bl	800739c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f000 fa2c 	bl	80073c0 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	691b      	ldr	r3, [r3, #16]
 8006f74:	f003 0301 	and.w	r3, r3, #1
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d10e      	bne.n	8006f9a <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	68db      	ldr	r3, [r3, #12]
 8006f82:	f003 0301 	and.w	r3, r3, #1
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	d107      	bne.n	8006f9a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f06f 0201 	mvn.w	r2, #1
 8006f92:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 f9f8 	bl	800738a <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	691b      	ldr	r3, [r3, #16]
 8006fa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fa4:	2b80      	cmp	r3, #128	; 0x80
 8006fa6:	d10e      	bne.n	8006fc6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	68db      	ldr	r3, [r3, #12]
 8006fae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fb2:	2b80      	cmp	r3, #128	; 0x80
 8006fb4:	d107      	bne.n	8006fc6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006fbe:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f000 fd9b 	bl	8007afc <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	691b      	ldr	r3, [r3, #16]
 8006fcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fd0:	2b40      	cmp	r3, #64	; 0x40
 8006fd2:	d10e      	bne.n	8006ff2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	68db      	ldr	r3, [r3, #12]
 8006fda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fde:	2b40      	cmp	r3, #64	; 0x40
 8006fe0:	d107      	bne.n	8006ff2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006fea:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f000 f9f0 	bl	80073d2 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	691b      	ldr	r3, [r3, #16]
 8006ff8:	f003 0320 	and.w	r3, r3, #32
 8006ffc:	2b20      	cmp	r3, #32
 8006ffe:	d10e      	bne.n	800701e <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	68db      	ldr	r3, [r3, #12]
 8007006:	f003 0320 	and.w	r3, r3, #32
 800700a:	2b20      	cmp	r3, #32
 800700c:	d107      	bne.n	800701e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f06f 0220 	mvn.w	r2, #32
 8007016:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f000 fd66 	bl	8007aea <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800701e:	bf00      	nop
 8007020:	3708      	adds	r7, #8
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}
	...

08007028 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b084      	sub	sp, #16
 800702c:	af00      	add	r7, sp, #0
 800702e:	60f8      	str	r0, [r7, #12]
 8007030:	60b9      	str	r1, [r7, #8]
 8007032:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800703a:	2b01      	cmp	r3, #1
 800703c:	d101      	bne.n	8007042 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800703e:	2302      	movs	r3, #2
 8007040:	e0b4      	b.n	80071ac <HAL_TIM_PWM_ConfigChannel+0x184>
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2201      	movs	r2, #1
 8007046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2202      	movs	r2, #2
 800704e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2b0c      	cmp	r3, #12
 8007056:	f200 809f 	bhi.w	8007198 <HAL_TIM_PWM_ConfigChannel+0x170>
 800705a:	a201      	add	r2, pc, #4	; (adr r2, 8007060 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800705c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007060:	08007095 	.word	0x08007095
 8007064:	08007199 	.word	0x08007199
 8007068:	08007199 	.word	0x08007199
 800706c:	08007199 	.word	0x08007199
 8007070:	080070d5 	.word	0x080070d5
 8007074:	08007199 	.word	0x08007199
 8007078:	08007199 	.word	0x08007199
 800707c:	08007199 	.word	0x08007199
 8007080:	08007117 	.word	0x08007117
 8007084:	08007199 	.word	0x08007199
 8007088:	08007199 	.word	0x08007199
 800708c:	08007199 	.word	0x08007199
 8007090:	08007157 	.word	0x08007157
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	68b9      	ldr	r1, [r7, #8]
 800709a:	4618      	mov	r0, r3
 800709c:	f000 fa20 	bl	80074e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	699a      	ldr	r2, [r3, #24]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f042 0208 	orr.w	r2, r2, #8
 80070ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	699a      	ldr	r2, [r3, #24]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f022 0204 	bic.w	r2, r2, #4
 80070be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	6999      	ldr	r1, [r3, #24]
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	691a      	ldr	r2, [r3, #16]
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	430a      	orrs	r2, r1
 80070d0:	619a      	str	r2, [r3, #24]
    }
    break;
 80070d2:	e062      	b.n	800719a <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	68b9      	ldr	r1, [r7, #8]
 80070da:	4618      	mov	r0, r3
 80070dc:	f000 fa76 	bl	80075cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	699a      	ldr	r2, [r3, #24]
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80070ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	699a      	ldr	r2, [r3, #24]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	6999      	ldr	r1, [r3, #24]
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	691b      	ldr	r3, [r3, #16]
 800710a:	021a      	lsls	r2, r3, #8
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	430a      	orrs	r2, r1
 8007112:	619a      	str	r2, [r3, #24]
    }
    break;
 8007114:	e041      	b.n	800719a <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	68b9      	ldr	r1, [r7, #8]
 800711c:	4618      	mov	r0, r3
 800711e:	f000 facf 	bl	80076c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	69da      	ldr	r2, [r3, #28]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f042 0208 	orr.w	r2, r2, #8
 8007130:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	69da      	ldr	r2, [r3, #28]
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f022 0204 	bic.w	r2, r2, #4
 8007140:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	69d9      	ldr	r1, [r3, #28]
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	691a      	ldr	r2, [r3, #16]
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	430a      	orrs	r2, r1
 8007152:	61da      	str	r2, [r3, #28]
    }
    break;
 8007154:	e021      	b.n	800719a <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68b9      	ldr	r1, [r7, #8]
 800715c:	4618      	mov	r0, r3
 800715e:	f000 fb29 	bl	80077b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	69da      	ldr	r2, [r3, #28]
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007170:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	69da      	ldr	r2, [r3, #28]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007180:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	69d9      	ldr	r1, [r3, #28]
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	691b      	ldr	r3, [r3, #16]
 800718c:	021a      	lsls	r2, r3, #8
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	430a      	orrs	r2, r1
 8007194:	61da      	str	r2, [r3, #28]
    }
    break;
 8007196:	e000      	b.n	800719a <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 8007198:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2201      	movs	r2, #1
 800719e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2200      	movs	r2, #0
 80071a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071aa:	2300      	movs	r3, #0
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3710      	adds	r7, #16
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}

080071b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b084      	sub	sp, #16
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80071be:	2300      	movs	r3, #0
 80071c0:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d101      	bne.n	80071d0 <HAL_TIM_ConfigClockSource+0x1c>
 80071cc:	2302      	movs	r3, #2
 80071ce:	e0d8      	b.n	8007382 <HAL_TIM_ConfigClockSource+0x1ce>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2201      	movs	r2, #1
 80071d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2202      	movs	r2, #2
 80071dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80071ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80071f6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	68fa      	ldr	r2, [r7, #12]
 80071fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007208:	d052      	beq.n	80072b0 <HAL_TIM_ConfigClockSource+0xfc>
 800720a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800720e:	f200 80ae 	bhi.w	800736e <HAL_TIM_ConfigClockSource+0x1ba>
 8007212:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007216:	d027      	beq.n	8007268 <HAL_TIM_ConfigClockSource+0xb4>
 8007218:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800721c:	f200 80a7 	bhi.w	800736e <HAL_TIM_ConfigClockSource+0x1ba>
 8007220:	2b70      	cmp	r3, #112	; 0x70
 8007222:	d02a      	beq.n	800727a <HAL_TIM_ConfigClockSource+0xc6>
 8007224:	2b70      	cmp	r3, #112	; 0x70
 8007226:	f200 80a2 	bhi.w	800736e <HAL_TIM_ConfigClockSource+0x1ba>
 800722a:	2b60      	cmp	r3, #96	; 0x60
 800722c:	d063      	beq.n	80072f6 <HAL_TIM_ConfigClockSource+0x142>
 800722e:	2b60      	cmp	r3, #96	; 0x60
 8007230:	f200 809d 	bhi.w	800736e <HAL_TIM_ConfigClockSource+0x1ba>
 8007234:	2b50      	cmp	r3, #80	; 0x50
 8007236:	d04e      	beq.n	80072d6 <HAL_TIM_ConfigClockSource+0x122>
 8007238:	2b50      	cmp	r3, #80	; 0x50
 800723a:	f200 8098 	bhi.w	800736e <HAL_TIM_ConfigClockSource+0x1ba>
 800723e:	2b40      	cmp	r3, #64	; 0x40
 8007240:	d069      	beq.n	8007316 <HAL_TIM_ConfigClockSource+0x162>
 8007242:	2b40      	cmp	r3, #64	; 0x40
 8007244:	f200 8093 	bhi.w	800736e <HAL_TIM_ConfigClockSource+0x1ba>
 8007248:	2b30      	cmp	r3, #48	; 0x30
 800724a:	f000 8089 	beq.w	8007360 <HAL_TIM_ConfigClockSource+0x1ac>
 800724e:	2b30      	cmp	r3, #48	; 0x30
 8007250:	f200 808d 	bhi.w	800736e <HAL_TIM_ConfigClockSource+0x1ba>
 8007254:	2b20      	cmp	r3, #32
 8007256:	d07c      	beq.n	8007352 <HAL_TIM_ConfigClockSource+0x19e>
 8007258:	2b20      	cmp	r3, #32
 800725a:	f200 8088 	bhi.w	800736e <HAL_TIM_ConfigClockSource+0x1ba>
 800725e:	2b00      	cmp	r3, #0
 8007260:	d069      	beq.n	8007336 <HAL_TIM_ConfigClockSource+0x182>
 8007262:	2b10      	cmp	r3, #16
 8007264:	d06e      	beq.n	8007344 <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 8007266:	e082      	b.n	800736e <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	689a      	ldr	r2, [r3, #8]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f022 0207 	bic.w	r2, r2, #7
 8007276:	609a      	str	r2, [r3, #8]
    break;
 8007278:	e07a      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6818      	ldr	r0, [r3, #0]
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	6899      	ldr	r1, [r3, #8]
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	685a      	ldr	r2, [r3, #4]
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	f000 fb71 	bl	8007970 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	689b      	ldr	r3, [r3, #8]
 8007294:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800729c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80072a4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	68fa      	ldr	r2, [r7, #12]
 80072ac:	609a      	str	r2, [r3, #8]
    break;
 80072ae:	e05f      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6818      	ldr	r0, [r3, #0]
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	6899      	ldr	r1, [r3, #8]
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	685a      	ldr	r2, [r3, #4]
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	68db      	ldr	r3, [r3, #12]
 80072c0:	f000 fb56 	bl	8007970 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	689a      	ldr	r2, [r3, #8]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80072d2:	609a      	str	r2, [r3, #8]
    break;
 80072d4:	e04c      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6818      	ldr	r0, [r3, #0]
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	6859      	ldr	r1, [r3, #4]
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	68db      	ldr	r3, [r3, #12]
 80072e2:	461a      	mov	r2, r3
 80072e4:	f000 fac0 	bl	8007868 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	2150      	movs	r1, #80	; 0x50
 80072ee:	4618      	mov	r0, r3
 80072f0:	f000 fb1f 	bl	8007932 <TIM_ITRx_SetConfig>
    break;
 80072f4:	e03c      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6818      	ldr	r0, [r3, #0]
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	6859      	ldr	r1, [r3, #4]
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	461a      	mov	r2, r3
 8007304:	f000 fae2 	bl	80078cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	2160      	movs	r1, #96	; 0x60
 800730e:	4618      	mov	r0, r3
 8007310:	f000 fb0f 	bl	8007932 <TIM_ITRx_SetConfig>
    break;
 8007314:	e02c      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6818      	ldr	r0, [r3, #0]
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	6859      	ldr	r1, [r3, #4]
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	68db      	ldr	r3, [r3, #12]
 8007322:	461a      	mov	r2, r3
 8007324:	f000 faa0 	bl	8007868 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2140      	movs	r1, #64	; 0x40
 800732e:	4618      	mov	r0, r3
 8007330:	f000 faff 	bl	8007932 <TIM_ITRx_SetConfig>
    break;
 8007334:	e01c      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	2100      	movs	r1, #0
 800733c:	4618      	mov	r0, r3
 800733e:	f000 faf8 	bl	8007932 <TIM_ITRx_SetConfig>
    break;
 8007342:	e015      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	2110      	movs	r1, #16
 800734a:	4618      	mov	r0, r3
 800734c:	f000 faf1 	bl	8007932 <TIM_ITRx_SetConfig>
    break;
 8007350:	e00e      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	2120      	movs	r1, #32
 8007358:	4618      	mov	r0, r3
 800735a:	f000 faea 	bl	8007932 <TIM_ITRx_SetConfig>
    break;
 800735e:	e007      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	2130      	movs	r1, #48	; 0x30
 8007366:	4618      	mov	r0, r3
 8007368:	f000 fae3 	bl	8007932 <TIM_ITRx_SetConfig>
    break;
 800736c:	e000      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x1bc>
    break;
 800736e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2200      	movs	r2, #0
 800737c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007380:	2300      	movs	r3, #0
}
 8007382:	4618      	mov	r0, r3
 8007384:	3710      	adds	r7, #16
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}

0800738a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800738a:	b480      	push	{r7}
 800738c:	b083      	sub	sp, #12
 800738e:	af00      	add	r7, sp, #0
 8007390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */

}
 8007392:	bf00      	nop
 8007394:	370c      	adds	r7, #12
 8007396:	46bd      	mov	sp, r7
 8007398:	bc80      	pop	{r7}
 800739a:	4770      	bx	lr

0800739c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80073a4:	bf00      	nop
 80073a6:	370c      	adds	r7, #12
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bc80      	pop	{r7}
 80073ac:	4770      	bx	lr

080073ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80073ae:	b480      	push	{r7}
 80073b0:	b083      	sub	sp, #12
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80073b6:	bf00      	nop
 80073b8:	370c      	adds	r7, #12
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bc80      	pop	{r7}
 80073be:	4770      	bx	lr

080073c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b083      	sub	sp, #12
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80073c8:	bf00      	nop
 80073ca:	370c      	adds	r7, #12
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bc80      	pop	{r7}
 80073d0:	4770      	bx	lr

080073d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80073d2:	b480      	push	{r7}
 80073d4:	b083      	sub	sp, #12
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80073da:	bf00      	nop
 80073dc:	370c      	adds	r7, #12
 80073de:	46bd      	mov	sp, r7
 80073e0:	bc80      	pop	{r7}
 80073e2:	4770      	bx	lr

080073e4 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80073e4:	b480      	push	{r7}
 80073e6:	b085      	sub	sp, #20
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80073ee:	2300      	movs	r3, #0
 80073f0:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	4a34      	ldr	r2, [pc, #208]	; (80074cc <TIM_Base_SetConfig+0xe8>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d013      	beq.n	8007428 <TIM_Base_SetConfig+0x44>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a33      	ldr	r2, [pc, #204]	; (80074d0 <TIM_Base_SetConfig+0xec>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d00f      	beq.n	8007428 <TIM_Base_SetConfig+0x44>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800740e:	d00b      	beq.n	8007428 <TIM_Base_SetConfig+0x44>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	4a30      	ldr	r2, [pc, #192]	; (80074d4 <TIM_Base_SetConfig+0xf0>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d007      	beq.n	8007428 <TIM_Base_SetConfig+0x44>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	4a2f      	ldr	r2, [pc, #188]	; (80074d8 <TIM_Base_SetConfig+0xf4>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d003      	beq.n	8007428 <TIM_Base_SetConfig+0x44>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	4a2e      	ldr	r2, [pc, #184]	; (80074dc <TIM_Base_SetConfig+0xf8>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d108      	bne.n	800743a <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800742e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	68fa      	ldr	r2, [r7, #12]
 8007436:	4313      	orrs	r3, r2
 8007438:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	4a23      	ldr	r2, [pc, #140]	; (80074cc <TIM_Base_SetConfig+0xe8>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d013      	beq.n	800746a <TIM_Base_SetConfig+0x86>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	4a22      	ldr	r2, [pc, #136]	; (80074d0 <TIM_Base_SetConfig+0xec>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d00f      	beq.n	800746a <TIM_Base_SetConfig+0x86>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007450:	d00b      	beq.n	800746a <TIM_Base_SetConfig+0x86>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	4a1f      	ldr	r2, [pc, #124]	; (80074d4 <TIM_Base_SetConfig+0xf0>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d007      	beq.n	800746a <TIM_Base_SetConfig+0x86>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	4a1e      	ldr	r2, [pc, #120]	; (80074d8 <TIM_Base_SetConfig+0xf4>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d003      	beq.n	800746a <TIM_Base_SetConfig+0x86>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	4a1d      	ldr	r2, [pc, #116]	; (80074dc <TIM_Base_SetConfig+0xf8>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d108      	bne.n	800747c <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007470:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	68db      	ldr	r3, [r3, #12]
 8007476:	68fa      	ldr	r2, [r7, #12]
 8007478:	4313      	orrs	r3, r2
 800747a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007482:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	695b      	ldr	r3, [r3, #20]
 8007488:	68fa      	ldr	r2, [r7, #12]
 800748a:	4313      	orrs	r3, r2
 800748c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	68fa      	ldr	r2, [r7, #12]
 8007492:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	689a      	ldr	r2, [r3, #8]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	4a09      	ldr	r2, [pc, #36]	; (80074cc <TIM_Base_SetConfig+0xe8>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d003      	beq.n	80074b4 <TIM_Base_SetConfig+0xd0>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	4a08      	ldr	r2, [pc, #32]	; (80074d0 <TIM_Base_SetConfig+0xec>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d103      	bne.n	80074bc <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	691a      	ldr	r2, [r3, #16]
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2201      	movs	r2, #1
 80074c0:	615a      	str	r2, [r3, #20]
}
 80074c2:	bf00      	nop
 80074c4:	3714      	adds	r7, #20
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bc80      	pop	{r7}
 80074ca:	4770      	bx	lr
 80074cc:	40012c00 	.word	0x40012c00
 80074d0:	40013400 	.word	0x40013400
 80074d4:	40000400 	.word	0x40000400
 80074d8:	40000800 	.word	0x40000800
 80074dc:	40000c00 	.word	0x40000c00

080074e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b087      	sub	sp, #28
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
 80074e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80074ea:	2300      	movs	r3, #0
 80074ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80074ee:	2300      	movs	r3, #0
 80074f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80074f2:	2300      	movs	r3, #0
 80074f4:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6a1b      	ldr	r3, [r3, #32]
 80074fa:	f023 0201 	bic.w	r2, r3, #1
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6a1b      	ldr	r3, [r3, #32]
 8007506:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	699b      	ldr	r3, [r3, #24]
 8007512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800751a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	f023 0303 	bic.w	r3, r3, #3
 8007522:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	68fa      	ldr	r2, [r7, #12]
 800752a:	4313      	orrs	r3, r2
 800752c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	f023 0302 	bic.w	r3, r3, #2
 8007534:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	697a      	ldr	r2, [r7, #20]
 800753c:	4313      	orrs	r3, r2
 800753e:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	4a20      	ldr	r2, [pc, #128]	; (80075c4 <TIM_OC1_SetConfig+0xe4>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d003      	beq.n	8007550 <TIM_OC1_SetConfig+0x70>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4a1f      	ldr	r2, [pc, #124]	; (80075c8 <TIM_OC1_SetConfig+0xe8>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d10c      	bne.n	800756a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	f023 0308 	bic.w	r3, r3, #8
 8007556:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	68db      	ldr	r3, [r3, #12]
 800755c:	697a      	ldr	r2, [r7, #20]
 800755e:	4313      	orrs	r3, r2
 8007560:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007562:	697b      	ldr	r3, [r7, #20]
 8007564:	f023 0304 	bic.w	r3, r3, #4
 8007568:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	4a15      	ldr	r2, [pc, #84]	; (80075c4 <TIM_OC1_SetConfig+0xe4>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d003      	beq.n	800757a <TIM_OC1_SetConfig+0x9a>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	4a14      	ldr	r2, [pc, #80]	; (80075c8 <TIM_OC1_SetConfig+0xe8>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d111      	bne.n	800759e <TIM_OC1_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007580:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007588:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	695b      	ldr	r3, [r3, #20]
 800758e:	693a      	ldr	r2, [r7, #16]
 8007590:	4313      	orrs	r3, r2
 8007592:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	699b      	ldr	r3, [r3, #24]
 8007598:	693a      	ldr	r2, [r7, #16]
 800759a:	4313      	orrs	r3, r2
 800759c:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	693a      	ldr	r2, [r7, #16]
 80075a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	68fa      	ldr	r2, [r7, #12]
 80075a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	685a      	ldr	r2, [r3, #4]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	697a      	ldr	r2, [r7, #20]
 80075b6:	621a      	str	r2, [r3, #32]
}
 80075b8:	bf00      	nop
 80075ba:	371c      	adds	r7, #28
 80075bc:	46bd      	mov	sp, r7
 80075be:	bc80      	pop	{r7}
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop
 80075c4:	40012c00 	.word	0x40012c00
 80075c8:	40013400 	.word	0x40013400

080075cc <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b087      	sub	sp, #28
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
 80075d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80075d6:	2300      	movs	r3, #0
 80075d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80075da:	2300      	movs	r3, #0
 80075dc:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80075de:	2300      	movs	r3, #0
 80075e0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6a1b      	ldr	r3, [r3, #32]
 80075e6:	f023 0210 	bic.w	r2, r3, #16
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6a1b      	ldr	r3, [r3, #32]
 80075f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	699b      	ldr	r3, [r3, #24]
 80075fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800760e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	021b      	lsls	r3, r3, #8
 8007616:	68fa      	ldr	r2, [r7, #12]
 8007618:	4313      	orrs	r3, r2
 800761a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	f023 0320 	bic.w	r3, r3, #32
 8007622:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	011b      	lsls	r3, r3, #4
 800762a:	697a      	ldr	r2, [r7, #20]
 800762c:	4313      	orrs	r3, r2
 800762e:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	4a21      	ldr	r2, [pc, #132]	; (80076b8 <TIM_OC2_SetConfig+0xec>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d003      	beq.n	8007640 <TIM_OC2_SetConfig+0x74>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a20      	ldr	r2, [pc, #128]	; (80076bc <TIM_OC2_SetConfig+0xf0>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d10d      	bne.n	800765c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007646:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	68db      	ldr	r3, [r3, #12]
 800764c:	011b      	lsls	r3, r3, #4
 800764e:	697a      	ldr	r2, [r7, #20]
 8007650:	4313      	orrs	r3, r2
 8007652:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800765a:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	4a16      	ldr	r2, [pc, #88]	; (80076b8 <TIM_OC2_SetConfig+0xec>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d003      	beq.n	800766c <TIM_OC2_SetConfig+0xa0>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	4a15      	ldr	r2, [pc, #84]	; (80076bc <TIM_OC2_SetConfig+0xf0>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d113      	bne.n	8007694 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800766c:	693b      	ldr	r3, [r7, #16]
 800766e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007672:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800767a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	695b      	ldr	r3, [r3, #20]
 8007680:	009b      	lsls	r3, r3, #2
 8007682:	693a      	ldr	r2, [r7, #16]
 8007684:	4313      	orrs	r3, r2
 8007686:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	699b      	ldr	r3, [r3, #24]
 800768c:	009b      	lsls	r3, r3, #2
 800768e:	693a      	ldr	r2, [r7, #16]
 8007690:	4313      	orrs	r3, r2
 8007692:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	693a      	ldr	r2, [r7, #16]
 8007698:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	68fa      	ldr	r2, [r7, #12]
 800769e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	685a      	ldr	r2, [r3, #4]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	697a      	ldr	r2, [r7, #20]
 80076ac:	621a      	str	r2, [r3, #32]
}
 80076ae:	bf00      	nop
 80076b0:	371c      	adds	r7, #28
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bc80      	pop	{r7}
 80076b6:	4770      	bx	lr
 80076b8:	40012c00 	.word	0x40012c00
 80076bc:	40013400 	.word	0x40013400

080076c0 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b087      	sub	sp, #28
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80076ca:	2300      	movs	r3, #0
 80076cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80076ce:	2300      	movs	r3, #0
 80076d0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80076d2:	2300      	movs	r3, #0
 80076d4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6a1b      	ldr	r3, [r3, #32]
 80076da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6a1b      	ldr	r3, [r3, #32]
 80076e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	69db      	ldr	r3, [r3, #28]
 80076f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	f023 0303 	bic.w	r3, r3, #3
 8007702:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	68fa      	ldr	r2, [r7, #12]
 800770a:	4313      	orrs	r3, r2
 800770c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800770e:	697b      	ldr	r3, [r7, #20]
 8007710:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007714:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	021b      	lsls	r3, r3, #8
 800771c:	697a      	ldr	r2, [r7, #20]
 800771e:	4313      	orrs	r3, r2
 8007720:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a21      	ldr	r2, [pc, #132]	; (80077ac <TIM_OC3_SetConfig+0xec>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d003      	beq.n	8007732 <TIM_OC3_SetConfig+0x72>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4a20      	ldr	r2, [pc, #128]	; (80077b0 <TIM_OC3_SetConfig+0xf0>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d10d      	bne.n	800774e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007738:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	021b      	lsls	r3, r3, #8
 8007740:	697a      	ldr	r2, [r7, #20]
 8007742:	4313      	orrs	r3, r2
 8007744:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800774c:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	4a16      	ldr	r2, [pc, #88]	; (80077ac <TIM_OC3_SetConfig+0xec>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d003      	beq.n	800775e <TIM_OC3_SetConfig+0x9e>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	4a15      	ldr	r2, [pc, #84]	; (80077b0 <TIM_OC3_SetConfig+0xf0>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d113      	bne.n	8007786 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800775e:	693b      	ldr	r3, [r7, #16]
 8007760:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007764:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800776c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	695b      	ldr	r3, [r3, #20]
 8007772:	011b      	lsls	r3, r3, #4
 8007774:	693a      	ldr	r2, [r7, #16]
 8007776:	4313      	orrs	r3, r2
 8007778:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	699b      	ldr	r3, [r3, #24]
 800777e:	011b      	lsls	r3, r3, #4
 8007780:	693a      	ldr	r2, [r7, #16]
 8007782:	4313      	orrs	r3, r2
 8007784:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	693a      	ldr	r2, [r7, #16]
 800778a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	68fa      	ldr	r2, [r7, #12]
 8007790:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	685a      	ldr	r2, [r3, #4]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	697a      	ldr	r2, [r7, #20]
 800779e:	621a      	str	r2, [r3, #32]
}
 80077a0:	bf00      	nop
 80077a2:	371c      	adds	r7, #28
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bc80      	pop	{r7}
 80077a8:	4770      	bx	lr
 80077aa:	bf00      	nop
 80077ac:	40012c00 	.word	0x40012c00
 80077b0:	40013400 	.word	0x40013400

080077b4 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b087      	sub	sp, #28
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
 80077bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80077be:	2300      	movs	r3, #0
 80077c0:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80077c2:	2300      	movs	r3, #0
 80077c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 80077c6:	2300      	movs	r3, #0
 80077c8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6a1b      	ldr	r3, [r3, #32]
 80077ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6a1b      	ldr	r3, [r3, #32]
 80077da:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	69db      	ldr	r3, [r3, #28]
 80077e6:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077ee:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077f6:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	021b      	lsls	r3, r3, #8
 80077fe:	693a      	ldr	r2, [r7, #16]
 8007800:	4313      	orrs	r3, r2
 8007802:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800780a:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	689b      	ldr	r3, [r3, #8]
 8007810:	031b      	lsls	r3, r3, #12
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	4313      	orrs	r3, r2
 8007816:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	4a11      	ldr	r2, [pc, #68]	; (8007860 <TIM_OC4_SetConfig+0xac>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d003      	beq.n	8007828 <TIM_OC4_SetConfig+0x74>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4a10      	ldr	r2, [pc, #64]	; (8007864 <TIM_OC4_SetConfig+0xb0>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d109      	bne.n	800783c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800782e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	695b      	ldr	r3, [r3, #20]
 8007834:	019b      	lsls	r3, r3, #6
 8007836:	697a      	ldr	r2, [r7, #20]
 8007838:	4313      	orrs	r3, r2
 800783a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	697a      	ldr	r2, [r7, #20]
 8007840:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	693a      	ldr	r2, [r7, #16]
 8007846:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	685a      	ldr	r2, [r3, #4]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	68fa      	ldr	r2, [r7, #12]
 8007854:	621a      	str	r2, [r3, #32]
}
 8007856:	bf00      	nop
 8007858:	371c      	adds	r7, #28
 800785a:	46bd      	mov	sp, r7
 800785c:	bc80      	pop	{r7}
 800785e:	4770      	bx	lr
 8007860:	40012c00 	.word	0x40012c00
 8007864:	40013400 	.word	0x40013400

08007868 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007868:	b480      	push	{r7}
 800786a:	b087      	sub	sp, #28
 800786c:	af00      	add	r7, sp, #0
 800786e:	60f8      	str	r0, [r7, #12]
 8007870:	60b9      	str	r1, [r7, #8]
 8007872:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8007874:	2300      	movs	r3, #0
 8007876:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8007878:	2300      	movs	r3, #0
 800787a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	6a1b      	ldr	r3, [r3, #32]
 8007880:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	6a1b      	ldr	r3, [r3, #32]
 8007886:	f023 0201 	bic.w	r2, r3, #1
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	699b      	ldr	r3, [r3, #24]
 8007892:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800789a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	011b      	lsls	r3, r3, #4
 80078a0:	697a      	ldr	r2, [r7, #20]
 80078a2:	4313      	orrs	r3, r2
 80078a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	f023 030a 	bic.w	r3, r3, #10
 80078ac:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80078ae:	693a      	ldr	r2, [r7, #16]
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	4313      	orrs	r3, r2
 80078b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	697a      	ldr	r2, [r7, #20]
 80078ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	693a      	ldr	r2, [r7, #16]
 80078c0:	621a      	str	r2, [r3, #32]
}
 80078c2:	bf00      	nop
 80078c4:	371c      	adds	r7, #28
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bc80      	pop	{r7}
 80078ca:	4770      	bx	lr

080078cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b087      	sub	sp, #28
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	60f8      	str	r0, [r7, #12]
 80078d4:	60b9      	str	r1, [r7, #8]
 80078d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80078d8:	2300      	movs	r3, #0
 80078da:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80078dc:	2300      	movs	r3, #0
 80078de:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	6a1b      	ldr	r3, [r3, #32]
 80078e4:	f023 0210 	bic.w	r2, r3, #16
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	699b      	ldr	r3, [r3, #24]
 80078f0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	6a1b      	ldr	r3, [r3, #32]
 80078f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80078fe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	031b      	lsls	r3, r3, #12
 8007904:	697a      	ldr	r2, [r7, #20]
 8007906:	4313      	orrs	r3, r2
 8007908:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007910:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	011b      	lsls	r3, r3, #4
 8007916:	693a      	ldr	r2, [r7, #16]
 8007918:	4313      	orrs	r3, r2
 800791a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	697a      	ldr	r2, [r7, #20]
 8007920:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	693a      	ldr	r2, [r7, #16]
 8007926:	621a      	str	r2, [r3, #32]
}
 8007928:	bf00      	nop
 800792a:	371c      	adds	r7, #28
 800792c:	46bd      	mov	sp, r7
 800792e:	bc80      	pop	{r7}
 8007930:	4770      	bx	lr

08007932 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8007932:	b480      	push	{r7}
 8007934:	b085      	sub	sp, #20
 8007936:	af00      	add	r7, sp, #0
 8007938:	6078      	str	r0, [r7, #4]
 800793a:	460b      	mov	r3, r1
 800793c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 800793e:	2300      	movs	r3, #0
 8007940:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800794e:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8007950:	887b      	ldrh	r3, [r7, #2]
 8007952:	f043 0307 	orr.w	r3, r3, #7
 8007956:	b29b      	uxth	r3, r3
 8007958:	461a      	mov	r2, r3
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	4313      	orrs	r3, r2
 800795e:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	609a      	str	r2, [r3, #8]
}
 8007966:	bf00      	nop
 8007968:	3714      	adds	r7, #20
 800796a:	46bd      	mov	sp, r7
 800796c:	bc80      	pop	{r7}
 800796e:	4770      	bx	lr

08007970 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007970:	b480      	push	{r7}
 8007972:	b087      	sub	sp, #28
 8007974:	af00      	add	r7, sp, #0
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	60b9      	str	r1, [r7, #8]
 800797a:	607a      	str	r2, [r7, #4]
 800797c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800797e:	2300      	movs	r3, #0
 8007980:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800798e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	021a      	lsls	r2, r3, #8
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	431a      	orrs	r2, r3
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	4313      	orrs	r3, r2
 800799c:	697a      	ldr	r2, [r7, #20]
 800799e:	4313      	orrs	r3, r2
 80079a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	697a      	ldr	r2, [r7, #20]
 80079a6:	609a      	str	r2, [r3, #8]
}
 80079a8:	bf00      	nop
 80079aa:	371c      	adds	r7, #28
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bc80      	pop	{r7}
 80079b0:	4770      	bx	lr

080079b2 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80079b2:	b480      	push	{r7}
 80079b4:	b085      	sub	sp, #20
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
 80079ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 80079bc:	2300      	movs	r3, #0
 80079be:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d101      	bne.n	80079ce <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80079ca:	2302      	movs	r3, #2
 80079cc:	e044      	b.n	8007a58 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2201      	movs	r2, #1
 80079d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	68db      	ldr	r3, [r3, #12]
 80079e0:	4313      	orrs	r3, r2
 80079e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	4313      	orrs	r3, r2
 80079fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	691b      	ldr	r3, [r3, #16]
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	695b      	ldr	r3, [r3, #20]
 8007a26:	4313      	orrs	r3, r2
 8007a28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	699b      	ldr	r3, [r3, #24]
 8007a34:	4313      	orrs	r3, r2
 8007a36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	699b      	ldr	r3, [r3, #24]
 8007a42:	4313      	orrs	r3, r2
 8007a44:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	68fa      	ldr	r2, [r7, #12]
 8007a4c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a56:	2300      	movs	r3, #0
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3714      	adds	r7, #20
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bc80      	pop	{r7}
 8007a60:	4770      	bx	lr

08007a62 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8007a62:	b480      	push	{r7}
 8007a64:	b083      	sub	sp, #12
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	6078      	str	r0, [r7, #4]
 8007a6a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a72:	2b01      	cmp	r3, #1
 8007a74:	d101      	bne.n	8007a7a <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a76:	2302      	movs	r3, #2
 8007a78:	e032      	b.n	8007ae0 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2202      	movs	r2, #2
 8007a86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	685a      	ldr	r2, [r3, #4]
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007a98:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	6859      	ldr	r1, [r3, #4]
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	430a      	orrs	r2, r1
 8007aaa:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	689a      	ldr	r2, [r3, #8]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007aba:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	6899      	ldr	r1, [r3, #8]
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	685a      	ldr	r2, [r3, #4]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	430a      	orrs	r2, r1
 8007acc:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ade:	2300      	movs	r3, #0
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	370c      	adds	r7, #12
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bc80      	pop	{r7}
 8007ae8:	4770      	bx	lr

08007aea <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8007aea:	b480      	push	{r7}
 8007aec:	b083      	sub	sp, #12
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8007af2:	bf00      	nop
 8007af4:	370c      	adds	r7, #12
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bc80      	pop	{r7}
 8007afa:	4770      	bx	lr

08007afc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b083      	sub	sp, #12
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b04:	bf00      	nop
 8007b06:	370c      	adds	r7, #12
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bc80      	pop	{r7}
 8007b0c:	4770      	bx	lr

08007b0e <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b0e:	b580      	push	{r7, lr}
 8007b10:	b082      	sub	sp, #8
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d101      	bne.n	8007b20 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e03f      	b.n	8007ba0 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007b26:	b2db      	uxtb	r3, r3
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d106      	bne.n	8007b3a <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f7fd f933 	bl	8004da0 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2224      	movs	r2, #36	; 0x24
 8007b3e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	68da      	ldr	r2, [r3, #12]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007b50:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f000 fbe6 	bl	8008324 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	691a      	ldr	r2, [r3, #16]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b66:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	695a      	ldr	r2, [r3, #20]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b76:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	68da      	ldr	r2, [r3, #12]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b86:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2220      	movs	r2, #32
 8007b92:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2220      	movs	r2, #32
 8007b9a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8007b9e:	2300      	movs	r3, #0
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3708      	adds	r7, #8
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}

08007ba8 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b088      	sub	sp, #32
 8007bac:	af02      	add	r7, sp, #8
 8007bae:	60f8      	str	r0, [r7, #12]
 8007bb0:	60b9      	str	r1, [r7, #8]
 8007bb2:	603b      	str	r3, [r7, #0]
 8007bb4:	4613      	mov	r3, r2
 8007bb6:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8007bb8:	2300      	movs	r3, #0
 8007bba:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007bc2:	b2db      	uxtb	r3, r3
 8007bc4:	2b20      	cmp	r3, #32
 8007bc6:	f040 8083 	bne.w	8007cd0 <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d002      	beq.n	8007bd6 <HAL_UART_Transmit+0x2e>
 8007bd0:	88fb      	ldrh	r3, [r7, #6]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d101      	bne.n	8007bda <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	e07b      	b.n	8007cd2 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d101      	bne.n	8007be8 <HAL_UART_Transmit+0x40>
 8007be4:	2302      	movs	r3, #2
 8007be6:	e074      	b.n	8007cd2 <HAL_UART_Transmit+0x12a>
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	2201      	movs	r2, #1
 8007bec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2221      	movs	r2, #33	; 0x21
 8007bfa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007bfe:	f7fd fce7 	bl	80055d0 <HAL_GetTick>
 8007c02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	88fa      	ldrh	r2, [r7, #6]
 8007c08:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	88fa      	ldrh	r2, [r7, #6]
 8007c0e:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8007c10:	e042      	b.n	8007c98 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	3b01      	subs	r3, #1
 8007c1a:	b29a      	uxth	r2, r3
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c28:	d122      	bne.n	8007c70 <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	9300      	str	r3, [sp, #0]
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	2200      	movs	r2, #0
 8007c32:	2180      	movs	r1, #128	; 0x80
 8007c34:	68f8      	ldr	r0, [r7, #12]
 8007c36:	f000 fa0c 	bl	8008052 <UART_WaitOnFlagUntilTimeout>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d001      	beq.n	8007c44 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8007c40:	2303      	movs	r3, #3
 8007c42:	e046      	b.n	8007cd2 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	881b      	ldrh	r3, [r3, #0]
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c56:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	691b      	ldr	r3, [r3, #16]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d103      	bne.n	8007c68 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	3302      	adds	r3, #2
 8007c64:	60bb      	str	r3, [r7, #8]
 8007c66:	e017      	b.n	8007c98 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	3301      	adds	r3, #1
 8007c6c:	60bb      	str	r3, [r7, #8]
 8007c6e:	e013      	b.n	8007c98 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	9300      	str	r3, [sp, #0]
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	2200      	movs	r2, #0
 8007c78:	2180      	movs	r1, #128	; 0x80
 8007c7a:	68f8      	ldr	r0, [r7, #12]
 8007c7c:	f000 f9e9 	bl	8008052 <UART_WaitOnFlagUntilTimeout>
 8007c80:	4603      	mov	r3, r0
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d001      	beq.n	8007c8a <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8007c86:	2303      	movs	r3, #3
 8007c88:	e023      	b.n	8007cd2 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	1c5a      	adds	r2, r3, #1
 8007c8e:	60ba      	str	r2, [r7, #8]
 8007c90:	781a      	ldrb	r2, [r3, #0]
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c9c:	b29b      	uxth	r3, r3
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1b7      	bne.n	8007c12 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	9300      	str	r3, [sp, #0]
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	2140      	movs	r1, #64	; 0x40
 8007cac:	68f8      	ldr	r0, [r7, #12]
 8007cae:	f000 f9d0 	bl	8008052 <UART_WaitOnFlagUntilTimeout>
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d001      	beq.n	8007cbc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8007cb8:	2303      	movs	r3, #3
 8007cba:	e00a      	b.n	8007cd2 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2220      	movs	r2, #32
 8007cc0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	e000      	b.n	8007cd2 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8007cd0:	2302      	movs	r3, #2
  }
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3718      	adds	r7, #24
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}

08007cda <HAL_UART_Receive>:
  * @param  Size: Amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007cda:	b580      	push	{r7, lr}
 8007cdc:	b088      	sub	sp, #32
 8007cde:	af02      	add	r7, sp, #8
 8007ce0:	60f8      	str	r0, [r7, #12]
 8007ce2:	60b9      	str	r1, [r7, #8]
 8007ce4:	603b      	str	r3, [r7, #0]
 8007ce6:	4613      	mov	r3, r2
 8007ce8:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8007cea:	2300      	movs	r3, #0
 8007cec:	617b      	str	r3, [r7, #20]
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007cf4:	b2db      	uxtb	r3, r3
 8007cf6:	2b20      	cmp	r3, #32
 8007cf8:	f040 8090 	bne.w	8007e1c <HAL_UART_Receive+0x142>
  {
    if((pData == NULL) || (Size == 0U))
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d002      	beq.n	8007d08 <HAL_UART_Receive+0x2e>
 8007d02:	88fb      	ldrh	r3, [r7, #6]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d101      	bne.n	8007d0c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e088      	b.n	8007e1e <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	d101      	bne.n	8007d1a <HAL_UART_Receive+0x40>
 8007d16:	2302      	movs	r3, #2
 8007d18:	e081      	b.n	8007e1e <HAL_UART_Receive+0x144>
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2200      	movs	r2, #0
 8007d26:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2222      	movs	r2, #34	; 0x22
 8007d2c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007d30:	f7fd fc4e 	bl	80055d0 <HAL_GetTick>
 8007d34:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	88fa      	ldrh	r2, [r7, #6]
 8007d3a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	88fa      	ldrh	r2, [r7, #6]
 8007d40:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while(huart->RxXferCount > 0U)
 8007d42:	e05c      	b.n	8007dfe <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	3b01      	subs	r3, #1
 8007d4c:	b29a      	uxth	r2, r3
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	85da      	strh	r2, [r3, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d5a:	d12b      	bne.n	8007db4 <HAL_UART_Receive+0xda>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	9300      	str	r3, [sp, #0]
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	2200      	movs	r2, #0
 8007d64:	2120      	movs	r1, #32
 8007d66:	68f8      	ldr	r0, [r7, #12]
 8007d68:	f000 f973 	bl	8008052 <UART_WaitOnFlagUntilTimeout>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d001      	beq.n	8007d76 <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 8007d72:	2303      	movs	r3, #3
 8007d74:	e053      	b.n	8007e1e <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t*)pData;
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	613b      	str	r3, [r7, #16]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	691b      	ldr	r3, [r3, #16]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d10c      	bne.n	8007d9c <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d8e:	b29a      	uxth	r2, r3
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	801a      	strh	r2, [r3, #0]
          pData +=2U;
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	3302      	adds	r3, #2
 8007d98:	60bb      	str	r3, [r7, #8]
 8007d9a:	e030      	b.n	8007dfe <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	b29b      	uxth	r3, r3
 8007da4:	b2db      	uxtb	r3, r3
 8007da6:	b29a      	uxth	r2, r3
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	801a      	strh	r2, [r3, #0]
          pData +=1U;
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	3301      	adds	r3, #1
 8007db0:	60bb      	str	r3, [r7, #8]
 8007db2:	e024      	b.n	8007dfe <HAL_UART_Receive+0x124>
        }

      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	9300      	str	r3, [sp, #0]
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	2120      	movs	r1, #32
 8007dbe:	68f8      	ldr	r0, [r7, #12]
 8007dc0:	f000 f947 	bl	8008052 <UART_WaitOnFlagUntilTimeout>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d001      	beq.n	8007dce <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 8007dca:	2303      	movs	r3, #3
 8007dcc:	e027      	b.n	8007e1e <HAL_UART_Receive+0x144>
        }
        if(huart->Init.Parity == UART_PARITY_NONE)
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	691b      	ldr	r3, [r3, #16]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d108      	bne.n	8007de8 <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	6859      	ldr	r1, [r3, #4]
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	1c5a      	adds	r2, r3, #1
 8007de0:	60ba      	str	r2, [r7, #8]
 8007de2:	b2ca      	uxtb	r2, r1
 8007de4:	701a      	strb	r2, [r3, #0]
 8007de6:	e00a      	b.n	8007dfe <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	b2da      	uxtb	r2, r3
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	1c59      	adds	r1, r3, #1
 8007df4:	60b9      	str	r1, [r7, #8]
 8007df6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007dfa:	b2d2      	uxtb	r2, r2
 8007dfc:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e02:	b29b      	uxth	r3, r3
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d19d      	bne.n	8007d44 <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2220      	movs	r2, #32
 8007e0c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	2200      	movs	r2, #0
 8007e14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	e000      	b.n	8007e1e <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8007e1c:	2302      	movs	r3, #2
  }
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3718      	adds	r7, #24
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
	...

08007e28 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b088      	sub	sp, #32
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	68db      	ldr	r3, [r3, #12]
 8007e3e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	695b      	ldr	r3, [r3, #20]
 8007e46:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007e50:	69fb      	ldr	r3, [r7, #28]
 8007e52:	f003 030f 	and.w	r3, r3, #15
 8007e56:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d10d      	bne.n	8007e7a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007e5e:	69fb      	ldr	r3, [r7, #28]
 8007e60:	f003 0320 	and.w	r3, r3, #32
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d008      	beq.n	8007e7a <HAL_UART_IRQHandler+0x52>
 8007e68:	69bb      	ldr	r3, [r7, #24]
 8007e6a:	f003 0320 	and.w	r3, r3, #32
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d003      	beq.n	8007e7a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	f000 f9d5 	bl	8008222 <UART_Receive_IT>
      return;
 8007e78:	e0cb      	b.n	8008012 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007e7a:	693b      	ldr	r3, [r7, #16]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	f000 80ab 	beq.w	8007fd8 <HAL_UART_IRQHandler+0x1b0>
 8007e82:	697b      	ldr	r3, [r7, #20]
 8007e84:	f003 0301 	and.w	r3, r3, #1
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d105      	bne.n	8007e98 <HAL_UART_IRQHandler+0x70>
 8007e8c:	69bb      	ldr	r3, [r7, #24]
 8007e8e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	f000 80a0 	beq.w	8007fd8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007e98:	69fb      	ldr	r3, [r7, #28]
 8007e9a:	f003 0301 	and.w	r3, r3, #1
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d00a      	beq.n	8007eb8 <HAL_UART_IRQHandler+0x90>
 8007ea2:	69bb      	ldr	r3, [r7, #24]
 8007ea4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d005      	beq.n	8007eb8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eb0:	f043 0201 	orr.w	r2, r3, #1
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007eb8:	69fb      	ldr	r3, [r7, #28]
 8007eba:	f003 0304 	and.w	r3, r3, #4
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d00a      	beq.n	8007ed8 <HAL_UART_IRQHandler+0xb0>
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	f003 0301 	and.w	r3, r3, #1
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d005      	beq.n	8007ed8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ed0:	f043 0202 	orr.w	r2, r3, #2
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007ed8:	69fb      	ldr	r3, [r7, #28]
 8007eda:	f003 0302 	and.w	r3, r3, #2
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d00a      	beq.n	8007ef8 <HAL_UART_IRQHandler+0xd0>
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	f003 0301 	and.w	r3, r3, #1
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d005      	beq.n	8007ef8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ef0:	f043 0204 	orr.w	r2, r3, #4
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007ef8:	69fb      	ldr	r3, [r7, #28]
 8007efa:	f003 0308 	and.w	r3, r3, #8
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d00a      	beq.n	8007f18 <HAL_UART_IRQHandler+0xf0>
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	f003 0301 	and.w	r3, r3, #1
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d005      	beq.n	8007f18 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f10:	f043 0208 	orr.w	r2, r3, #8
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d077      	beq.n	8008010 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007f20:	69fb      	ldr	r3, [r7, #28]
 8007f22:	f003 0320 	and.w	r3, r3, #32
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d007      	beq.n	8007f3a <HAL_UART_IRQHandler+0x112>
 8007f2a:	69bb      	ldr	r3, [r7, #24]
 8007f2c:	f003 0320 	and.w	r3, r3, #32
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d002      	beq.n	8007f3a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f000 f974 	bl	8008222 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	695b      	ldr	r3, [r3, #20]
 8007f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	bf14      	ite	ne
 8007f48:	2301      	movne	r3, #1
 8007f4a:	2300      	moveq	r3, #0
 8007f4c:	b2db      	uxtb	r3, r3
 8007f4e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f54:	f003 0308 	and.w	r3, r3, #8
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d102      	bne.n	8007f62 <HAL_UART_IRQHandler+0x13a>
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d031      	beq.n	8007fc6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 f8bf 	bl	80080e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	695b      	ldr	r3, [r3, #20]
 8007f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d023      	beq.n	8007fbe <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	695a      	ldr	r2, [r3, #20]
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f84:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d013      	beq.n	8007fb6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f92:	4a21      	ldr	r2, [pc, #132]	; (8008018 <HAL_UART_IRQHandler+0x1f0>)
 8007f94:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f7fd fe48 	bl	8005c30 <HAL_DMA_Abort_IT>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d016      	beq.n	8007fd4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007faa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fac:	687a      	ldr	r2, [r7, #4]
 8007fae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007fb0:	4610      	mov	r0, r2
 8007fb2:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fb4:	e00e      	b.n	8007fd4 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 f842 	bl	8008040 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fbc:	e00a      	b.n	8007fd4 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f000 f83e 	bl	8008040 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fc4:	e006      	b.n	8007fd4 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f000 f83a 	bl	8008040 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007fd2:	e01d      	b.n	8008010 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fd4:	bf00      	nop
    return;
 8007fd6:	e01b      	b.n	8008010 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007fd8:	69fb      	ldr	r3, [r7, #28]
 8007fda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d008      	beq.n	8007ff4 <HAL_UART_IRQHandler+0x1cc>
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d003      	beq.n	8007ff4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f000 f8ab 	bl	8008148 <UART_Transmit_IT>
    return;
 8007ff2:	e00e      	b.n	8008012 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007ff4:	69fb      	ldr	r3, [r7, #28]
 8007ff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d009      	beq.n	8008012 <HAL_UART_IRQHandler+0x1ea>
 8007ffe:	69bb      	ldr	r3, [r7, #24]
 8008000:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008004:	2b00      	cmp	r3, #0
 8008006:	d004      	beq.n	8008012 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f000 f8f2 	bl	80081f2 <UART_EndTransmit_IT>
    return;
 800800e:	e000      	b.n	8008012 <HAL_UART_IRQHandler+0x1ea>
    return;
 8008010:	bf00      	nop
  }
}
 8008012:	3720      	adds	r7, #32
 8008014:	46bd      	mov	sp, r7
 8008016:	bd80      	pop	{r7, pc}
 8008018:	08008121 	.word	0x08008121

0800801c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800801c:	b480      	push	{r7}
 800801e:	b083      	sub	sp, #12
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8008024:	bf00      	nop
 8008026:	370c      	adds	r7, #12
 8008028:	46bd      	mov	sp, r7
 800802a:	bc80      	pop	{r7}
 800802c:	4770      	bx	lr

0800802e <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800802e:	b480      	push	{r7}
 8008030:	b083      	sub	sp, #12
 8008032:	af00      	add	r7, sp, #0
 8008034:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008036:	bf00      	nop
 8008038:	370c      	adds	r7, #12
 800803a:	46bd      	mov	sp, r7
 800803c:	bc80      	pop	{r7}
 800803e:	4770      	bx	lr

08008040 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008040:	b480      	push	{r7}
 8008042:	b083      	sub	sp, #12
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8008048:	bf00      	nop
 800804a:	370c      	adds	r7, #12
 800804c:	46bd      	mov	sp, r7
 800804e:	bc80      	pop	{r7}
 8008050:	4770      	bx	lr

08008052 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008052:	b580      	push	{r7, lr}
 8008054:	b084      	sub	sp, #16
 8008056:	af00      	add	r7, sp, #0
 8008058:	60f8      	str	r0, [r7, #12]
 800805a:	60b9      	str	r1, [r7, #8]
 800805c:	603b      	str	r3, [r7, #0]
 800805e:	4613      	mov	r3, r2
 8008060:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8008062:	e02c      	b.n	80080be <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8008064:	69bb      	ldr	r3, [r7, #24]
 8008066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800806a:	d028      	beq.n	80080be <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800806c:	69bb      	ldr	r3, [r7, #24]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d007      	beq.n	8008082 <UART_WaitOnFlagUntilTimeout+0x30>
 8008072:	f7fd faad 	bl	80055d0 <HAL_GetTick>
 8008076:	4602      	mov	r2, r0
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	1ad3      	subs	r3, r2, r3
 800807c:	69ba      	ldr	r2, [r7, #24]
 800807e:	429a      	cmp	r2, r3
 8008080:	d21d      	bcs.n	80080be <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	68da      	ldr	r2, [r3, #12]
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008090:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	695a      	ldr	r2, [r3, #20]
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f022 0201 	bic.w	r2, r2, #1
 80080a0:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	2220      	movs	r2, #32
 80080a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2220      	movs	r2, #32
 80080ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2200      	movs	r2, #0
 80080b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 80080ba:	2303      	movs	r3, #3
 80080bc:	e00f      	b.n	80080de <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	681a      	ldr	r2, [r3, #0]
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	4013      	ands	r3, r2
 80080c8:	68ba      	ldr	r2, [r7, #8]
 80080ca:	429a      	cmp	r2, r3
 80080cc:	bf0c      	ite	eq
 80080ce:	2301      	moveq	r3, #1
 80080d0:	2300      	movne	r3, #0
 80080d2:	b2db      	uxtb	r3, r3
 80080d4:	461a      	mov	r2, r3
 80080d6:	79fb      	ldrb	r3, [r7, #7]
 80080d8:	429a      	cmp	r2, r3
 80080da:	d0c3      	beq.n	8008064 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 80080dc:	2300      	movs	r3, #0
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3710      	adds	r7, #16
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}

080080e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80080e6:	b480      	push	{r7}
 80080e8:	b083      	sub	sp, #12
 80080ea:	af00      	add	r7, sp, #0
 80080ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	68da      	ldr	r2, [r3, #12]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80080fc:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	695a      	ldr	r2, [r3, #20]
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f022 0201 	bic.w	r2, r2, #1
 800810c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2220      	movs	r2, #32
 8008112:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008116:	bf00      	nop
 8008118:	370c      	adds	r7, #12
 800811a:	46bd      	mov	sp, r7
 800811c:	bc80      	pop	{r7}
 800811e:	4770      	bx	lr

08008120 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b084      	sub	sp, #16
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800812c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2200      	movs	r2, #0
 8008132:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2200      	movs	r2, #0
 8008138:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800813a:	68f8      	ldr	r0, [r7, #12]
 800813c:	f7ff ff80 	bl	8008040 <HAL_UART_ErrorCallback>
}
 8008140:	bf00      	nop
 8008142:	3710      	adds	r7, #16
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}

08008148 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008148:	b480      	push	{r7}
 800814a:	b085      	sub	sp, #20
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008156:	b2db      	uxtb	r3, r3
 8008158:	2b21      	cmp	r3, #33	; 0x21
 800815a:	d144      	bne.n	80081e6 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008164:	d11a      	bne.n	800819c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6a1b      	ldr	r3, [r3, #32]
 800816a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	881b      	ldrh	r3, [r3, #0]
 8008170:	461a      	mov	r2, r3
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800817a:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	691b      	ldr	r3, [r3, #16]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d105      	bne.n	8008190 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	6a1b      	ldr	r3, [r3, #32]
 8008188:	1c9a      	adds	r2, r3, #2
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	621a      	str	r2, [r3, #32]
 800818e:	e00e      	b.n	80081ae <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6a1b      	ldr	r3, [r3, #32]
 8008194:	1c5a      	adds	r2, r3, #1
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	621a      	str	r2, [r3, #32]
 800819a:	e008      	b.n	80081ae <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6a1b      	ldr	r3, [r3, #32]
 80081a0:	1c59      	adds	r1, r3, #1
 80081a2:	687a      	ldr	r2, [r7, #4]
 80081a4:	6211      	str	r1, [r2, #32]
 80081a6:	781a      	ldrb	r2, [r3, #0]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80081b2:	b29b      	uxth	r3, r3
 80081b4:	3b01      	subs	r3, #1
 80081b6:	b29b      	uxth	r3, r3
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	4619      	mov	r1, r3
 80081bc:	84d1      	strh	r1, [r2, #38]	; 0x26
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d10f      	bne.n	80081e2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	68da      	ldr	r2, [r3, #12]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80081d0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	68da      	ldr	r2, [r3, #12]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80081e0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80081e2:	2300      	movs	r3, #0
 80081e4:	e000      	b.n	80081e8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80081e6:	2302      	movs	r3, #2
  }
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3714      	adds	r7, #20
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bc80      	pop	{r7}
 80081f0:	4770      	bx	lr

080081f2 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80081f2:	b580      	push	{r7, lr}
 80081f4:	b082      	sub	sp, #8
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	68da      	ldr	r2, [r3, #12]
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008208:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2220      	movs	r2, #32
 800820e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f7ff ff02 	bl	800801c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8008218:	2300      	movs	r3, #0
}
 800821a:	4618      	mov	r0, r3
 800821c:	3708      	adds	r7, #8
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}

08008222 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008222:	b580      	push	{r7, lr}
 8008224:	b084      	sub	sp, #16
 8008226:	af00      	add	r7, sp, #0
 8008228:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008230:	b2db      	uxtb	r3, r3
 8008232:	2b22      	cmp	r3, #34	; 0x22
 8008234:	d171      	bne.n	800831a <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	689b      	ldr	r3, [r3, #8]
 800823a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800823e:	d123      	bne.n	8008288 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008244:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	691b      	ldr	r3, [r3, #16]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d10e      	bne.n	800826c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	b29b      	uxth	r3, r3
 8008256:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800825a:	b29a      	uxth	r2, r3
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008264:	1c9a      	adds	r2, r3, #2
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	629a      	str	r2, [r3, #40]	; 0x28
 800826a:	e029      	b.n	80082c0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	b29b      	uxth	r3, r3
 8008274:	b2db      	uxtb	r3, r3
 8008276:	b29a      	uxth	r2, r3
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008280:	1c5a      	adds	r2, r3, #1
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	629a      	str	r2, [r3, #40]	; 0x28
 8008286:	e01b      	b.n	80082c0 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	691b      	ldr	r3, [r3, #16]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d10a      	bne.n	80082a6 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	6858      	ldr	r0, [r3, #4]
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800829a:	1c59      	adds	r1, r3, #1
 800829c:	687a      	ldr	r2, [r7, #4]
 800829e:	6291      	str	r1, [r2, #40]	; 0x28
 80082a0:	b2c2      	uxtb	r2, r0
 80082a2:	701a      	strb	r2, [r3, #0]
 80082a4:	e00c      	b.n	80082c0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	b2da      	uxtb	r2, r3
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082b2:	1c58      	adds	r0, r3, #1
 80082b4:	6879      	ldr	r1, [r7, #4]
 80082b6:	6288      	str	r0, [r1, #40]	; 0x28
 80082b8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80082bc:	b2d2      	uxtb	r2, r2
 80082be:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80082c4:	b29b      	uxth	r3, r3
 80082c6:	3b01      	subs	r3, #1
 80082c8:	b29b      	uxth	r3, r3
 80082ca:	687a      	ldr	r2, [r7, #4]
 80082cc:	4619      	mov	r1, r3
 80082ce:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d120      	bne.n	8008316 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	68da      	ldr	r2, [r3, #12]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f022 0220 	bic.w	r2, r2, #32
 80082e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	68da      	ldr	r2, [r3, #12]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80082f2:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	695a      	ldr	r2, [r3, #20]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f022 0201 	bic.w	r2, r2, #1
 8008302:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2220      	movs	r2, #32
 8008308:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f7ff fe8e 	bl	800802e <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8008312:	2300      	movs	r3, #0
 8008314:	e002      	b.n	800831c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008316:	2300      	movs	r3, #0
 8008318:	e000      	b.n	800831c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800831a:	2302      	movs	r3, #2
  }
}
 800831c:	4618      	mov	r0, r3
 800831e:	3710      	adds	r7, #16
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}

08008324 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008324:	b5b0      	push	{r4, r5, r7, lr}
 8008326:	b084      	sub	sp, #16
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800832c:	2300      	movs	r3, #0
 800832e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	691b      	ldr	r3, [r3, #16]
 8008336:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	68da      	ldr	r2, [r3, #12]
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	430a      	orrs	r2, r1
 8008344:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	689a      	ldr	r2, [r3, #8]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	691b      	ldr	r3, [r3, #16]
 800834e:	431a      	orrs	r2, r3
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	695b      	ldr	r3, [r3, #20]
 8008354:	4313      	orrs	r3, r2
 8008356:	68fa      	ldr	r2, [r7, #12]
 8008358:	4313      	orrs	r3, r2
 800835a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	68db      	ldr	r3, [r3, #12]
 8008362:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008366:	f023 030c 	bic.w	r3, r3, #12
 800836a:	687a      	ldr	r2, [r7, #4]
 800836c:	6812      	ldr	r2, [r2, #0]
 800836e:	68f9      	ldr	r1, [r7, #12]
 8008370:	430b      	orrs	r3, r1
 8008372:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	695b      	ldr	r3, [r3, #20]
 800837a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	699a      	ldr	r2, [r3, #24]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	430a      	orrs	r2, r1
 8008388:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4a6f      	ldr	r2, [pc, #444]	; (800854c <UART_SetConfig+0x228>)
 8008390:	4293      	cmp	r3, r2
 8008392:	d16b      	bne.n	800846c <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008394:	f7fe fb2a 	bl	80069ec <HAL_RCC_GetPCLK2Freq>
 8008398:	4602      	mov	r2, r0
 800839a:	4613      	mov	r3, r2
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	4413      	add	r3, r2
 80083a0:	009a      	lsls	r2, r3, #2
 80083a2:	441a      	add	r2, r3
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	009b      	lsls	r3, r3, #2
 80083aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80083ae:	4a68      	ldr	r2, [pc, #416]	; (8008550 <UART_SetConfig+0x22c>)
 80083b0:	fba2 2303 	umull	r2, r3, r2, r3
 80083b4:	095b      	lsrs	r3, r3, #5
 80083b6:	011c      	lsls	r4, r3, #4
 80083b8:	f7fe fb18 	bl	80069ec <HAL_RCC_GetPCLK2Freq>
 80083bc:	4602      	mov	r2, r0
 80083be:	4613      	mov	r3, r2
 80083c0:	009b      	lsls	r3, r3, #2
 80083c2:	4413      	add	r3, r2
 80083c4:	009a      	lsls	r2, r3, #2
 80083c6:	441a      	add	r2, r3
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	009b      	lsls	r3, r3, #2
 80083ce:	fbb2 f5f3 	udiv	r5, r2, r3
 80083d2:	f7fe fb0b 	bl	80069ec <HAL_RCC_GetPCLK2Freq>
 80083d6:	4602      	mov	r2, r0
 80083d8:	4613      	mov	r3, r2
 80083da:	009b      	lsls	r3, r3, #2
 80083dc:	4413      	add	r3, r2
 80083de:	009a      	lsls	r2, r3, #2
 80083e0:	441a      	add	r2, r3
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	685b      	ldr	r3, [r3, #4]
 80083e6:	009b      	lsls	r3, r3, #2
 80083e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80083ec:	4a58      	ldr	r2, [pc, #352]	; (8008550 <UART_SetConfig+0x22c>)
 80083ee:	fba2 2303 	umull	r2, r3, r2, r3
 80083f2:	095b      	lsrs	r3, r3, #5
 80083f4:	2264      	movs	r2, #100	; 0x64
 80083f6:	fb02 f303 	mul.w	r3, r2, r3
 80083fa:	1aeb      	subs	r3, r5, r3
 80083fc:	011b      	lsls	r3, r3, #4
 80083fe:	3332      	adds	r3, #50	; 0x32
 8008400:	4a53      	ldr	r2, [pc, #332]	; (8008550 <UART_SetConfig+0x22c>)
 8008402:	fba2 2303 	umull	r2, r3, r2, r3
 8008406:	095b      	lsrs	r3, r3, #5
 8008408:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800840c:	441c      	add	r4, r3
 800840e:	f7fe faed 	bl	80069ec <HAL_RCC_GetPCLK2Freq>
 8008412:	4602      	mov	r2, r0
 8008414:	4613      	mov	r3, r2
 8008416:	009b      	lsls	r3, r3, #2
 8008418:	4413      	add	r3, r2
 800841a:	009a      	lsls	r2, r3, #2
 800841c:	441a      	add	r2, r3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	009b      	lsls	r3, r3, #2
 8008424:	fbb2 f5f3 	udiv	r5, r2, r3
 8008428:	f7fe fae0 	bl	80069ec <HAL_RCC_GetPCLK2Freq>
 800842c:	4602      	mov	r2, r0
 800842e:	4613      	mov	r3, r2
 8008430:	009b      	lsls	r3, r3, #2
 8008432:	4413      	add	r3, r2
 8008434:	009a      	lsls	r2, r3, #2
 8008436:	441a      	add	r2, r3
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	685b      	ldr	r3, [r3, #4]
 800843c:	009b      	lsls	r3, r3, #2
 800843e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008442:	4a43      	ldr	r2, [pc, #268]	; (8008550 <UART_SetConfig+0x22c>)
 8008444:	fba2 2303 	umull	r2, r3, r2, r3
 8008448:	095b      	lsrs	r3, r3, #5
 800844a:	2264      	movs	r2, #100	; 0x64
 800844c:	fb02 f303 	mul.w	r3, r2, r3
 8008450:	1aeb      	subs	r3, r5, r3
 8008452:	011b      	lsls	r3, r3, #4
 8008454:	3332      	adds	r3, #50	; 0x32
 8008456:	4a3e      	ldr	r2, [pc, #248]	; (8008550 <UART_SetConfig+0x22c>)
 8008458:	fba2 2303 	umull	r2, r3, r2, r3
 800845c:	095b      	lsrs	r3, r3, #5
 800845e:	f003 020f 	and.w	r2, r3, #15
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	4422      	add	r2, r4
 8008468:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800846a:	e06a      	b.n	8008542 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800846c:	f7fe faaa 	bl	80069c4 <HAL_RCC_GetPCLK1Freq>
 8008470:	4602      	mov	r2, r0
 8008472:	4613      	mov	r3, r2
 8008474:	009b      	lsls	r3, r3, #2
 8008476:	4413      	add	r3, r2
 8008478:	009a      	lsls	r2, r3, #2
 800847a:	441a      	add	r2, r3
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	685b      	ldr	r3, [r3, #4]
 8008480:	009b      	lsls	r3, r3, #2
 8008482:	fbb2 f3f3 	udiv	r3, r2, r3
 8008486:	4a32      	ldr	r2, [pc, #200]	; (8008550 <UART_SetConfig+0x22c>)
 8008488:	fba2 2303 	umull	r2, r3, r2, r3
 800848c:	095b      	lsrs	r3, r3, #5
 800848e:	011c      	lsls	r4, r3, #4
 8008490:	f7fe fa98 	bl	80069c4 <HAL_RCC_GetPCLK1Freq>
 8008494:	4602      	mov	r2, r0
 8008496:	4613      	mov	r3, r2
 8008498:	009b      	lsls	r3, r3, #2
 800849a:	4413      	add	r3, r2
 800849c:	009a      	lsls	r2, r3, #2
 800849e:	441a      	add	r2, r3
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	009b      	lsls	r3, r3, #2
 80084a6:	fbb2 f5f3 	udiv	r5, r2, r3
 80084aa:	f7fe fa8b 	bl	80069c4 <HAL_RCC_GetPCLK1Freq>
 80084ae:	4602      	mov	r2, r0
 80084b0:	4613      	mov	r3, r2
 80084b2:	009b      	lsls	r3, r3, #2
 80084b4:	4413      	add	r3, r2
 80084b6:	009a      	lsls	r2, r3, #2
 80084b8:	441a      	add	r2, r3
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	009b      	lsls	r3, r3, #2
 80084c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80084c4:	4a22      	ldr	r2, [pc, #136]	; (8008550 <UART_SetConfig+0x22c>)
 80084c6:	fba2 2303 	umull	r2, r3, r2, r3
 80084ca:	095b      	lsrs	r3, r3, #5
 80084cc:	2264      	movs	r2, #100	; 0x64
 80084ce:	fb02 f303 	mul.w	r3, r2, r3
 80084d2:	1aeb      	subs	r3, r5, r3
 80084d4:	011b      	lsls	r3, r3, #4
 80084d6:	3332      	adds	r3, #50	; 0x32
 80084d8:	4a1d      	ldr	r2, [pc, #116]	; (8008550 <UART_SetConfig+0x22c>)
 80084da:	fba2 2303 	umull	r2, r3, r2, r3
 80084de:	095b      	lsrs	r3, r3, #5
 80084e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80084e4:	441c      	add	r4, r3
 80084e6:	f7fe fa6d 	bl	80069c4 <HAL_RCC_GetPCLK1Freq>
 80084ea:	4602      	mov	r2, r0
 80084ec:	4613      	mov	r3, r2
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	4413      	add	r3, r2
 80084f2:	009a      	lsls	r2, r3, #2
 80084f4:	441a      	add	r2, r3
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	009b      	lsls	r3, r3, #2
 80084fc:	fbb2 f5f3 	udiv	r5, r2, r3
 8008500:	f7fe fa60 	bl	80069c4 <HAL_RCC_GetPCLK1Freq>
 8008504:	4602      	mov	r2, r0
 8008506:	4613      	mov	r3, r2
 8008508:	009b      	lsls	r3, r3, #2
 800850a:	4413      	add	r3, r2
 800850c:	009a      	lsls	r2, r3, #2
 800850e:	441a      	add	r2, r3
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	009b      	lsls	r3, r3, #2
 8008516:	fbb2 f3f3 	udiv	r3, r2, r3
 800851a:	4a0d      	ldr	r2, [pc, #52]	; (8008550 <UART_SetConfig+0x22c>)
 800851c:	fba2 2303 	umull	r2, r3, r2, r3
 8008520:	095b      	lsrs	r3, r3, #5
 8008522:	2264      	movs	r2, #100	; 0x64
 8008524:	fb02 f303 	mul.w	r3, r2, r3
 8008528:	1aeb      	subs	r3, r5, r3
 800852a:	011b      	lsls	r3, r3, #4
 800852c:	3332      	adds	r3, #50	; 0x32
 800852e:	4a08      	ldr	r2, [pc, #32]	; (8008550 <UART_SetConfig+0x22c>)
 8008530:	fba2 2303 	umull	r2, r3, r2, r3
 8008534:	095b      	lsrs	r3, r3, #5
 8008536:	f003 020f 	and.w	r2, r3, #15
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4422      	add	r2, r4
 8008540:	609a      	str	r2, [r3, #8]
}
 8008542:	bf00      	nop
 8008544:	3710      	adds	r7, #16
 8008546:	46bd      	mov	sp, r7
 8008548:	bdb0      	pop	{r4, r5, r7, pc}
 800854a:	bf00      	nop
 800854c:	40013800 	.word	0x40013800
 8008550:	51eb851f 	.word	0x51eb851f

08008554 <FSMC_NORSRAM_Init>:
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Init: Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef *Init)
{
 8008554:	b480      	push	{r7}
 8008556:	b083      	sub	sp, #12
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
 800855c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	681a      	ldr	r2, [r3, #0]
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008568:	683a      	ldr	r2, [r7, #0]
 800856a:	6812      	ldr	r2, [r2, #0]
 800856c:	f023 0101 	bic.w	r1, r3, #1
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	2b08      	cmp	r3, #8
 800857c:	d132      	bne.n	80085e4 <FSMC_NORSRAM_Init+0x90>
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_ENABLE
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008588:	4b31      	ldr	r3, [pc, #196]	; (8008650 <FSMC_NORSRAM_Init+0xfc>)
 800858a:	4013      	ands	r3, r2
 800858c:	683a      	ldr	r2, [r7, #0]
 800858e:	6851      	ldr	r1, [r2, #4]
 8008590:	683a      	ldr	r2, [r7, #0]
 8008592:	6892      	ldr	r2, [r2, #8]
 8008594:	4311      	orrs	r1, r2
 8008596:	683a      	ldr	r2, [r7, #0]
 8008598:	68d2      	ldr	r2, [r2, #12]
 800859a:	4311      	orrs	r1, r2
 800859c:	683a      	ldr	r2, [r7, #0]
 800859e:	6912      	ldr	r2, [r2, #16]
 80085a0:	4311      	orrs	r1, r2
 80085a2:	683a      	ldr	r2, [r7, #0]
 80085a4:	6952      	ldr	r2, [r2, #20]
 80085a6:	4311      	orrs	r1, r2
 80085a8:	683a      	ldr	r2, [r7, #0]
 80085aa:	6992      	ldr	r2, [r2, #24]
 80085ac:	4311      	orrs	r1, r2
 80085ae:	683a      	ldr	r2, [r7, #0]
 80085b0:	69d2      	ldr	r2, [r2, #28]
 80085b2:	4311      	orrs	r1, r2
 80085b4:	683a      	ldr	r2, [r7, #0]
 80085b6:	6a12      	ldr	r2, [r2, #32]
 80085b8:	4311      	orrs	r1, r2
 80085ba:	683a      	ldr	r2, [r7, #0]
 80085bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80085be:	4311      	orrs	r1, r2
 80085c0:	683a      	ldr	r2, [r7, #0]
 80085c2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80085c4:	4311      	orrs	r1, r2
 80085c6:	683a      	ldr	r2, [r7, #0]
 80085c8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80085ca:	4311      	orrs	r1, r2
 80085cc:	683a      	ldr	r2, [r7, #0]
 80085ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80085d0:	430a      	orrs	r2, r1
 80085d2:	4313      	orrs	r3, r2
 80085d4:	683a      	ldr	r2, [r7, #0]
 80085d6:	6812      	ldr	r2, [r2, #0]
 80085d8:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80085e2:	e02f      	b.n	8008644 <FSMC_NORSRAM_Init+0xf0>
                                                                     )
              );
  }
  else
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_DISABLE
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80085ee:	4b18      	ldr	r3, [pc, #96]	; (8008650 <FSMC_NORSRAM_Init+0xfc>)
 80085f0:	4013      	ands	r3, r2
 80085f2:	683a      	ldr	r2, [r7, #0]
 80085f4:	6851      	ldr	r1, [r2, #4]
 80085f6:	683a      	ldr	r2, [r7, #0]
 80085f8:	6892      	ldr	r2, [r2, #8]
 80085fa:	4311      	orrs	r1, r2
 80085fc:	683a      	ldr	r2, [r7, #0]
 80085fe:	68d2      	ldr	r2, [r2, #12]
 8008600:	4311      	orrs	r1, r2
 8008602:	683a      	ldr	r2, [r7, #0]
 8008604:	6912      	ldr	r2, [r2, #16]
 8008606:	4311      	orrs	r1, r2
 8008608:	683a      	ldr	r2, [r7, #0]
 800860a:	6952      	ldr	r2, [r2, #20]
 800860c:	4311      	orrs	r1, r2
 800860e:	683a      	ldr	r2, [r7, #0]
 8008610:	6992      	ldr	r2, [r2, #24]
 8008612:	4311      	orrs	r1, r2
 8008614:	683a      	ldr	r2, [r7, #0]
 8008616:	69d2      	ldr	r2, [r2, #28]
 8008618:	4311      	orrs	r1, r2
 800861a:	683a      	ldr	r2, [r7, #0]
 800861c:	6a12      	ldr	r2, [r2, #32]
 800861e:	4311      	orrs	r1, r2
 8008620:	683a      	ldr	r2, [r7, #0]
 8008622:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008624:	4311      	orrs	r1, r2
 8008626:	683a      	ldr	r2, [r7, #0]
 8008628:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800862a:	4311      	orrs	r1, r2
 800862c:	683a      	ldr	r2, [r7, #0]
 800862e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008630:	4311      	orrs	r1, r2
 8008632:	683a      	ldr	r2, [r7, #0]
 8008634:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008636:	4311      	orrs	r1, r2
 8008638:	683a      	ldr	r2, [r7, #0]
 800863a:	6812      	ldr	r2, [r2, #0]
 800863c:	4319      	orrs	r1, r3
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
               | Init->WriteBurst
                                                                     )
              );
  }

  return HAL_OK;
 8008644:	2300      	movs	r3, #0
}
 8008646:	4618      	mov	r0, r3
 8008648:	370c      	adds	r7, #12
 800864a:	46bd      	mov	sp, r7
 800864c:	bc80      	pop	{r7}
 800864e:	4770      	bx	lr
 8008650:	fff70081 	.word	0xfff70081

08008654 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008654:	b480      	push	{r7}
 8008656:	b085      	sub	sp, #20
 8008658:	af00      	add	r7, sp, #0
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	60b9      	str	r1, [r7, #8]
 800865e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U],                                                        \
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	1c5a      	adds	r2, r3, #1
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800866a:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	681a      	ldr	r2, [r3, #0]
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	011b      	lsls	r3, r3, #4
 8008678:	431a      	orrs	r2, r3
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	689b      	ldr	r3, [r3, #8]
 800867e:	021b      	lsls	r3, r3, #8
 8008680:	431a      	orrs	r2, r3
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	68db      	ldr	r3, [r3, #12]
 8008686:	041b      	lsls	r3, r3, #16
 8008688:	431a      	orrs	r2, r3
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	691b      	ldr	r3, [r3, #16]
 800868e:	3b01      	subs	r3, #1
 8008690:	051b      	lsls	r3, r3, #20
 8008692:	431a      	orrs	r2, r3
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	695b      	ldr	r3, [r3, #20]
 8008698:	3b02      	subs	r3, #2
 800869a:	061b      	lsls	r3, r3, #24
 800869c:	431a      	orrs	r2, r3
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	699b      	ldr	r3, [r3, #24]
 80086a2:	4313      	orrs	r3, r2
 80086a4:	687a      	ldr	r2, [r7, #4]
 80086a6:	3201      	adds	r2, #1
 80086a8:	4319      	orrs	r1, r3
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                        ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos)       | \
                        (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)        | \
                        (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)        | \
                        (Timing->AccessMode)));

  return HAL_OK;
 80086b0:	2300      	movs	r3, #0
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	3714      	adds	r7, #20
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bc80      	pop	{r7}
 80086ba:	4770      	bx	lr

080086bc <FSMC_NORSRAM_Extended_Timing_Init>:
  *            @arg FSMC_EXTENDED_MODE_DISABLE
  *            @arg FSMC_EXTENDED_MODE_ENABLE
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80086bc:	b480      	push	{r7}
 80086be:	b085      	sub	sp, #20
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	60f8      	str	r0, [r7, #12]
 80086c4:	60b9      	str	r1, [r7, #8]
 80086c6:	607a      	str	r2, [r7, #4]
 80086c8:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80086d0:	d11d      	bne.n	800870e <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
    MODIFY_REG(Device->BWTR[Bank],                                                      \
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	687a      	ldr	r2, [r7, #4]
 80086d6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80086da:	4b13      	ldr	r3, [pc, #76]	; (8008728 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80086dc:	4013      	ands	r3, r2
 80086de:	68ba      	ldr	r2, [r7, #8]
 80086e0:	6811      	ldr	r1, [r2, #0]
 80086e2:	68ba      	ldr	r2, [r7, #8]
 80086e4:	6852      	ldr	r2, [r2, #4]
 80086e6:	0112      	lsls	r2, r2, #4
 80086e8:	4311      	orrs	r1, r2
 80086ea:	68ba      	ldr	r2, [r7, #8]
 80086ec:	6892      	ldr	r2, [r2, #8]
 80086ee:	0212      	lsls	r2, r2, #8
 80086f0:	4311      	orrs	r1, r2
 80086f2:	68ba      	ldr	r2, [r7, #8]
 80086f4:	6992      	ldr	r2, [r2, #24]
 80086f6:	4311      	orrs	r1, r2
 80086f8:	68ba      	ldr	r2, [r7, #8]
 80086fa:	68d2      	ldr	r2, [r2, #12]
 80086fc:	0412      	lsls	r2, r2, #16
 80086fe:	430a      	orrs	r2, r1
 8008700:	ea43 0102 	orr.w	r1, r3, r2
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	687a      	ldr	r2, [r7, #4]
 8008708:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800870c:	e005      	b.n	800871a <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                          (((Timing->DataLatency) - 2U)  << FSMC_BWTRx_DATLAT_Pos)));
#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	687a      	ldr	r2, [r7, #4]
 8008712:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8008716:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800871a:	2300      	movs	r3, #0
}
 800871c:	4618      	mov	r0, r3
 800871e:	3714      	adds	r7, #20
 8008720:	46bd      	mov	sp, r7
 8008722:	bc80      	pop	{r7}
 8008724:	4770      	bx	lr
 8008726:	bf00      	nop
 8008728:	cff00000 	.word	0xcff00000

0800872c <__cxa_pure_virtual>:
 800872c:	b508      	push	{r3, lr}
 800872e:	f000 f80d 	bl	800874c <_ZSt9terminatev>

08008732 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8008732:	b508      	push	{r3, lr}
 8008734:	4780      	blx	r0
 8008736:	f000 f80e 	bl	8008756 <abort>
	...

0800873c <_ZSt13get_terminatev>:
 800873c:	4b02      	ldr	r3, [pc, #8]	; (8008748 <_ZSt13get_terminatev+0xc>)
 800873e:	6818      	ldr	r0, [r3, #0]
 8008740:	f3bf 8f5b 	dmb	ish
 8008744:	4770      	bx	lr
 8008746:	bf00      	nop
 8008748:	20000040 	.word	0x20000040

0800874c <_ZSt9terminatev>:
 800874c:	b508      	push	{r3, lr}
 800874e:	f7ff fff5 	bl	800873c <_ZSt13get_terminatev>
 8008752:	f7ff ffee 	bl	8008732 <_ZN10__cxxabiv111__terminateEPFvvE>

08008756 <abort>:
 8008756:	2006      	movs	r0, #6
 8008758:	b508      	push	{r3, lr}
 800875a:	f000 f85d 	bl	8008818 <raise>
 800875e:	2001      	movs	r0, #1
 8008760:	f7fb ffcd 	bl	80046fe <_exit>

08008764 <__errno>:
 8008764:	4b01      	ldr	r3, [pc, #4]	; (800876c <__errno+0x8>)
 8008766:	6818      	ldr	r0, [r3, #0]
 8008768:	4770      	bx	lr
 800876a:	bf00      	nop
 800876c:	20000044 	.word	0x20000044

08008770 <__libc_init_array>:
 8008770:	b570      	push	{r4, r5, r6, lr}
 8008772:	2600      	movs	r6, #0
 8008774:	4d0c      	ldr	r5, [pc, #48]	; (80087a8 <__libc_init_array+0x38>)
 8008776:	4c0d      	ldr	r4, [pc, #52]	; (80087ac <__libc_init_array+0x3c>)
 8008778:	1b64      	subs	r4, r4, r5
 800877a:	10a4      	asrs	r4, r4, #2
 800877c:	42a6      	cmp	r6, r4
 800877e:	d109      	bne.n	8008794 <__libc_init_array+0x24>
 8008780:	f000 fcf8 	bl	8009174 <_init>
 8008784:	2600      	movs	r6, #0
 8008786:	4d0a      	ldr	r5, [pc, #40]	; (80087b0 <__libc_init_array+0x40>)
 8008788:	4c0a      	ldr	r4, [pc, #40]	; (80087b4 <__libc_init_array+0x44>)
 800878a:	1b64      	subs	r4, r4, r5
 800878c:	10a4      	asrs	r4, r4, #2
 800878e:	42a6      	cmp	r6, r4
 8008790:	d105      	bne.n	800879e <__libc_init_array+0x2e>
 8008792:	bd70      	pop	{r4, r5, r6, pc}
 8008794:	f855 3b04 	ldr.w	r3, [r5], #4
 8008798:	4798      	blx	r3
 800879a:	3601      	adds	r6, #1
 800879c:	e7ee      	b.n	800877c <__libc_init_array+0xc>
 800879e:	f855 3b04 	ldr.w	r3, [r5], #4
 80087a2:	4798      	blx	r3
 80087a4:	3601      	adds	r6, #1
 80087a6:	e7f2      	b.n	800878e <__libc_init_array+0x1e>
 80087a8:	0800990c 	.word	0x0800990c
 80087ac:	0800990c 	.word	0x0800990c
 80087b0:	0800990c 	.word	0x0800990c
 80087b4:	08009914 	.word	0x08009914

080087b8 <memset>:
 80087b8:	4603      	mov	r3, r0
 80087ba:	4402      	add	r2, r0
 80087bc:	4293      	cmp	r3, r2
 80087be:	d100      	bne.n	80087c2 <memset+0xa>
 80087c0:	4770      	bx	lr
 80087c2:	f803 1b01 	strb.w	r1, [r3], #1
 80087c6:	e7f9      	b.n	80087bc <memset+0x4>

080087c8 <_raise_r>:
 80087c8:	291f      	cmp	r1, #31
 80087ca:	b538      	push	{r3, r4, r5, lr}
 80087cc:	4604      	mov	r4, r0
 80087ce:	460d      	mov	r5, r1
 80087d0:	d904      	bls.n	80087dc <_raise_r+0x14>
 80087d2:	2316      	movs	r3, #22
 80087d4:	6003      	str	r3, [r0, #0]
 80087d6:	f04f 30ff 	mov.w	r0, #4294967295
 80087da:	bd38      	pop	{r3, r4, r5, pc}
 80087dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80087de:	b112      	cbz	r2, 80087e6 <_raise_r+0x1e>
 80087e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80087e4:	b94b      	cbnz	r3, 80087fa <_raise_r+0x32>
 80087e6:	4620      	mov	r0, r4
 80087e8:	f000 f830 	bl	800884c <_getpid_r>
 80087ec:	462a      	mov	r2, r5
 80087ee:	4601      	mov	r1, r0
 80087f0:	4620      	mov	r0, r4
 80087f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087f6:	f000 b817 	b.w	8008828 <_kill_r>
 80087fa:	2b01      	cmp	r3, #1
 80087fc:	d00a      	beq.n	8008814 <_raise_r+0x4c>
 80087fe:	1c59      	adds	r1, r3, #1
 8008800:	d103      	bne.n	800880a <_raise_r+0x42>
 8008802:	2316      	movs	r3, #22
 8008804:	6003      	str	r3, [r0, #0]
 8008806:	2001      	movs	r0, #1
 8008808:	e7e7      	b.n	80087da <_raise_r+0x12>
 800880a:	2400      	movs	r4, #0
 800880c:	4628      	mov	r0, r5
 800880e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008812:	4798      	blx	r3
 8008814:	2000      	movs	r0, #0
 8008816:	e7e0      	b.n	80087da <_raise_r+0x12>

08008818 <raise>:
 8008818:	4b02      	ldr	r3, [pc, #8]	; (8008824 <raise+0xc>)
 800881a:	4601      	mov	r1, r0
 800881c:	6818      	ldr	r0, [r3, #0]
 800881e:	f7ff bfd3 	b.w	80087c8 <_raise_r>
 8008822:	bf00      	nop
 8008824:	20000044 	.word	0x20000044

08008828 <_kill_r>:
 8008828:	b538      	push	{r3, r4, r5, lr}
 800882a:	2300      	movs	r3, #0
 800882c:	4d06      	ldr	r5, [pc, #24]	; (8008848 <_kill_r+0x20>)
 800882e:	4604      	mov	r4, r0
 8008830:	4608      	mov	r0, r1
 8008832:	4611      	mov	r1, r2
 8008834:	602b      	str	r3, [r5, #0]
 8008836:	f7fb ff52 	bl	80046de <_kill>
 800883a:	1c43      	adds	r3, r0, #1
 800883c:	d102      	bne.n	8008844 <_kill_r+0x1c>
 800883e:	682b      	ldr	r3, [r5, #0]
 8008840:	b103      	cbz	r3, 8008844 <_kill_r+0x1c>
 8008842:	6023      	str	r3, [r4, #0]
 8008844:	bd38      	pop	{r3, r4, r5, pc}
 8008846:	bf00      	nop
 8008848:	200008ac 	.word	0x200008ac

0800884c <_getpid_r>:
 800884c:	f7fb bf40 	b.w	80046d0 <_getpid>

08008850 <siprintf>:
 8008850:	b40e      	push	{r1, r2, r3}
 8008852:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008856:	b500      	push	{lr}
 8008858:	b09c      	sub	sp, #112	; 0x70
 800885a:	ab1d      	add	r3, sp, #116	; 0x74
 800885c:	9002      	str	r0, [sp, #8]
 800885e:	9006      	str	r0, [sp, #24]
 8008860:	9107      	str	r1, [sp, #28]
 8008862:	9104      	str	r1, [sp, #16]
 8008864:	4808      	ldr	r0, [pc, #32]	; (8008888 <siprintf+0x38>)
 8008866:	4909      	ldr	r1, [pc, #36]	; (800888c <siprintf+0x3c>)
 8008868:	f853 2b04 	ldr.w	r2, [r3], #4
 800886c:	9105      	str	r1, [sp, #20]
 800886e:	6800      	ldr	r0, [r0, #0]
 8008870:	a902      	add	r1, sp, #8
 8008872:	9301      	str	r3, [sp, #4]
 8008874:	f000 f914 	bl	8008aa0 <_svfiprintf_r>
 8008878:	2200      	movs	r2, #0
 800887a:	9b02      	ldr	r3, [sp, #8]
 800887c:	701a      	strb	r2, [r3, #0]
 800887e:	b01c      	add	sp, #112	; 0x70
 8008880:	f85d eb04 	ldr.w	lr, [sp], #4
 8008884:	b003      	add	sp, #12
 8008886:	4770      	bx	lr
 8008888:	20000044 	.word	0x20000044
 800888c:	ffff0208 	.word	0xffff0208

08008890 <strcat>:
 8008890:	4602      	mov	r2, r0
 8008892:	b510      	push	{r4, lr}
 8008894:	7814      	ldrb	r4, [r2, #0]
 8008896:	4613      	mov	r3, r2
 8008898:	3201      	adds	r2, #1
 800889a:	2c00      	cmp	r4, #0
 800889c:	d1fa      	bne.n	8008894 <strcat+0x4>
 800889e:	3b01      	subs	r3, #1
 80088a0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80088a4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80088a8:	2a00      	cmp	r2, #0
 80088aa:	d1f9      	bne.n	80088a0 <strcat+0x10>
 80088ac:	bd10      	pop	{r4, pc}

080088ae <strcpy>:
 80088ae:	4603      	mov	r3, r0
 80088b0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80088b4:	f803 2b01 	strb.w	r2, [r3], #1
 80088b8:	2a00      	cmp	r2, #0
 80088ba:	d1f9      	bne.n	80088b0 <strcpy+0x2>
 80088bc:	4770      	bx	lr
	...

080088c0 <sbrk_aligned>:
 80088c0:	b570      	push	{r4, r5, r6, lr}
 80088c2:	4e0e      	ldr	r6, [pc, #56]	; (80088fc <sbrk_aligned+0x3c>)
 80088c4:	460c      	mov	r4, r1
 80088c6:	6831      	ldr	r1, [r6, #0]
 80088c8:	4605      	mov	r5, r0
 80088ca:	b911      	cbnz	r1, 80088d2 <sbrk_aligned+0x12>
 80088cc:	f000 fb7e 	bl	8008fcc <_sbrk_r>
 80088d0:	6030      	str	r0, [r6, #0]
 80088d2:	4621      	mov	r1, r4
 80088d4:	4628      	mov	r0, r5
 80088d6:	f000 fb79 	bl	8008fcc <_sbrk_r>
 80088da:	1c43      	adds	r3, r0, #1
 80088dc:	d00a      	beq.n	80088f4 <sbrk_aligned+0x34>
 80088de:	1cc4      	adds	r4, r0, #3
 80088e0:	f024 0403 	bic.w	r4, r4, #3
 80088e4:	42a0      	cmp	r0, r4
 80088e6:	d007      	beq.n	80088f8 <sbrk_aligned+0x38>
 80088e8:	1a21      	subs	r1, r4, r0
 80088ea:	4628      	mov	r0, r5
 80088ec:	f000 fb6e 	bl	8008fcc <_sbrk_r>
 80088f0:	3001      	adds	r0, #1
 80088f2:	d101      	bne.n	80088f8 <sbrk_aligned+0x38>
 80088f4:	f04f 34ff 	mov.w	r4, #4294967295
 80088f8:	4620      	mov	r0, r4
 80088fa:	bd70      	pop	{r4, r5, r6, pc}
 80088fc:	200008a8 	.word	0x200008a8

08008900 <_malloc_r>:
 8008900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008904:	1ccd      	adds	r5, r1, #3
 8008906:	f025 0503 	bic.w	r5, r5, #3
 800890a:	3508      	adds	r5, #8
 800890c:	2d0c      	cmp	r5, #12
 800890e:	bf38      	it	cc
 8008910:	250c      	movcc	r5, #12
 8008912:	2d00      	cmp	r5, #0
 8008914:	4607      	mov	r7, r0
 8008916:	db01      	blt.n	800891c <_malloc_r+0x1c>
 8008918:	42a9      	cmp	r1, r5
 800891a:	d905      	bls.n	8008928 <_malloc_r+0x28>
 800891c:	230c      	movs	r3, #12
 800891e:	2600      	movs	r6, #0
 8008920:	603b      	str	r3, [r7, #0]
 8008922:	4630      	mov	r0, r6
 8008924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008928:	4e2e      	ldr	r6, [pc, #184]	; (80089e4 <_malloc_r+0xe4>)
 800892a:	f000 fb95 	bl	8009058 <__malloc_lock>
 800892e:	6833      	ldr	r3, [r6, #0]
 8008930:	461c      	mov	r4, r3
 8008932:	bb34      	cbnz	r4, 8008982 <_malloc_r+0x82>
 8008934:	4629      	mov	r1, r5
 8008936:	4638      	mov	r0, r7
 8008938:	f7ff ffc2 	bl	80088c0 <sbrk_aligned>
 800893c:	1c43      	adds	r3, r0, #1
 800893e:	4604      	mov	r4, r0
 8008940:	d14d      	bne.n	80089de <_malloc_r+0xde>
 8008942:	6834      	ldr	r4, [r6, #0]
 8008944:	4626      	mov	r6, r4
 8008946:	2e00      	cmp	r6, #0
 8008948:	d140      	bne.n	80089cc <_malloc_r+0xcc>
 800894a:	6823      	ldr	r3, [r4, #0]
 800894c:	4631      	mov	r1, r6
 800894e:	4638      	mov	r0, r7
 8008950:	eb04 0803 	add.w	r8, r4, r3
 8008954:	f000 fb3a 	bl	8008fcc <_sbrk_r>
 8008958:	4580      	cmp	r8, r0
 800895a:	d13a      	bne.n	80089d2 <_malloc_r+0xd2>
 800895c:	6821      	ldr	r1, [r4, #0]
 800895e:	3503      	adds	r5, #3
 8008960:	1a6d      	subs	r5, r5, r1
 8008962:	f025 0503 	bic.w	r5, r5, #3
 8008966:	3508      	adds	r5, #8
 8008968:	2d0c      	cmp	r5, #12
 800896a:	bf38      	it	cc
 800896c:	250c      	movcc	r5, #12
 800896e:	4638      	mov	r0, r7
 8008970:	4629      	mov	r1, r5
 8008972:	f7ff ffa5 	bl	80088c0 <sbrk_aligned>
 8008976:	3001      	adds	r0, #1
 8008978:	d02b      	beq.n	80089d2 <_malloc_r+0xd2>
 800897a:	6823      	ldr	r3, [r4, #0]
 800897c:	442b      	add	r3, r5
 800897e:	6023      	str	r3, [r4, #0]
 8008980:	e00e      	b.n	80089a0 <_malloc_r+0xa0>
 8008982:	6822      	ldr	r2, [r4, #0]
 8008984:	1b52      	subs	r2, r2, r5
 8008986:	d41e      	bmi.n	80089c6 <_malloc_r+0xc6>
 8008988:	2a0b      	cmp	r2, #11
 800898a:	d916      	bls.n	80089ba <_malloc_r+0xba>
 800898c:	1961      	adds	r1, r4, r5
 800898e:	42a3      	cmp	r3, r4
 8008990:	6025      	str	r5, [r4, #0]
 8008992:	bf18      	it	ne
 8008994:	6059      	strne	r1, [r3, #4]
 8008996:	6863      	ldr	r3, [r4, #4]
 8008998:	bf08      	it	eq
 800899a:	6031      	streq	r1, [r6, #0]
 800899c:	5162      	str	r2, [r4, r5]
 800899e:	604b      	str	r3, [r1, #4]
 80089a0:	4638      	mov	r0, r7
 80089a2:	f104 060b 	add.w	r6, r4, #11
 80089a6:	f000 fb5d 	bl	8009064 <__malloc_unlock>
 80089aa:	f026 0607 	bic.w	r6, r6, #7
 80089ae:	1d23      	adds	r3, r4, #4
 80089b0:	1af2      	subs	r2, r6, r3
 80089b2:	d0b6      	beq.n	8008922 <_malloc_r+0x22>
 80089b4:	1b9b      	subs	r3, r3, r6
 80089b6:	50a3      	str	r3, [r4, r2]
 80089b8:	e7b3      	b.n	8008922 <_malloc_r+0x22>
 80089ba:	6862      	ldr	r2, [r4, #4]
 80089bc:	42a3      	cmp	r3, r4
 80089be:	bf0c      	ite	eq
 80089c0:	6032      	streq	r2, [r6, #0]
 80089c2:	605a      	strne	r2, [r3, #4]
 80089c4:	e7ec      	b.n	80089a0 <_malloc_r+0xa0>
 80089c6:	4623      	mov	r3, r4
 80089c8:	6864      	ldr	r4, [r4, #4]
 80089ca:	e7b2      	b.n	8008932 <_malloc_r+0x32>
 80089cc:	4634      	mov	r4, r6
 80089ce:	6876      	ldr	r6, [r6, #4]
 80089d0:	e7b9      	b.n	8008946 <_malloc_r+0x46>
 80089d2:	230c      	movs	r3, #12
 80089d4:	4638      	mov	r0, r7
 80089d6:	603b      	str	r3, [r7, #0]
 80089d8:	f000 fb44 	bl	8009064 <__malloc_unlock>
 80089dc:	e7a1      	b.n	8008922 <_malloc_r+0x22>
 80089de:	6025      	str	r5, [r4, #0]
 80089e0:	e7de      	b.n	80089a0 <_malloc_r+0xa0>
 80089e2:	bf00      	nop
 80089e4:	200008a4 	.word	0x200008a4

080089e8 <__ssputs_r>:
 80089e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089ec:	688e      	ldr	r6, [r1, #8]
 80089ee:	4682      	mov	sl, r0
 80089f0:	429e      	cmp	r6, r3
 80089f2:	460c      	mov	r4, r1
 80089f4:	4690      	mov	r8, r2
 80089f6:	461f      	mov	r7, r3
 80089f8:	d838      	bhi.n	8008a6c <__ssputs_r+0x84>
 80089fa:	898a      	ldrh	r2, [r1, #12]
 80089fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a00:	d032      	beq.n	8008a68 <__ssputs_r+0x80>
 8008a02:	6825      	ldr	r5, [r4, #0]
 8008a04:	6909      	ldr	r1, [r1, #16]
 8008a06:	3301      	adds	r3, #1
 8008a08:	eba5 0901 	sub.w	r9, r5, r1
 8008a0c:	6965      	ldr	r5, [r4, #20]
 8008a0e:	444b      	add	r3, r9
 8008a10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a18:	106d      	asrs	r5, r5, #1
 8008a1a:	429d      	cmp	r5, r3
 8008a1c:	bf38      	it	cc
 8008a1e:	461d      	movcc	r5, r3
 8008a20:	0553      	lsls	r3, r2, #21
 8008a22:	d531      	bpl.n	8008a88 <__ssputs_r+0xa0>
 8008a24:	4629      	mov	r1, r5
 8008a26:	f7ff ff6b 	bl	8008900 <_malloc_r>
 8008a2a:	4606      	mov	r6, r0
 8008a2c:	b950      	cbnz	r0, 8008a44 <__ssputs_r+0x5c>
 8008a2e:	230c      	movs	r3, #12
 8008a30:	f04f 30ff 	mov.w	r0, #4294967295
 8008a34:	f8ca 3000 	str.w	r3, [sl]
 8008a38:	89a3      	ldrh	r3, [r4, #12]
 8008a3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a3e:	81a3      	strh	r3, [r4, #12]
 8008a40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a44:	464a      	mov	r2, r9
 8008a46:	6921      	ldr	r1, [r4, #16]
 8008a48:	f000 fade 	bl	8009008 <memcpy>
 8008a4c:	89a3      	ldrh	r3, [r4, #12]
 8008a4e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008a52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a56:	81a3      	strh	r3, [r4, #12]
 8008a58:	6126      	str	r6, [r4, #16]
 8008a5a:	444e      	add	r6, r9
 8008a5c:	6026      	str	r6, [r4, #0]
 8008a5e:	463e      	mov	r6, r7
 8008a60:	6165      	str	r5, [r4, #20]
 8008a62:	eba5 0509 	sub.w	r5, r5, r9
 8008a66:	60a5      	str	r5, [r4, #8]
 8008a68:	42be      	cmp	r6, r7
 8008a6a:	d900      	bls.n	8008a6e <__ssputs_r+0x86>
 8008a6c:	463e      	mov	r6, r7
 8008a6e:	4632      	mov	r2, r6
 8008a70:	4641      	mov	r1, r8
 8008a72:	6820      	ldr	r0, [r4, #0]
 8008a74:	f000 fad6 	bl	8009024 <memmove>
 8008a78:	68a3      	ldr	r3, [r4, #8]
 8008a7a:	2000      	movs	r0, #0
 8008a7c:	1b9b      	subs	r3, r3, r6
 8008a7e:	60a3      	str	r3, [r4, #8]
 8008a80:	6823      	ldr	r3, [r4, #0]
 8008a82:	4433      	add	r3, r6
 8008a84:	6023      	str	r3, [r4, #0]
 8008a86:	e7db      	b.n	8008a40 <__ssputs_r+0x58>
 8008a88:	462a      	mov	r2, r5
 8008a8a:	f000 fb39 	bl	8009100 <_realloc_r>
 8008a8e:	4606      	mov	r6, r0
 8008a90:	2800      	cmp	r0, #0
 8008a92:	d1e1      	bne.n	8008a58 <__ssputs_r+0x70>
 8008a94:	4650      	mov	r0, sl
 8008a96:	6921      	ldr	r1, [r4, #16]
 8008a98:	f000 faea 	bl	8009070 <_free_r>
 8008a9c:	e7c7      	b.n	8008a2e <__ssputs_r+0x46>
	...

08008aa0 <_svfiprintf_r>:
 8008aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aa4:	4698      	mov	r8, r3
 8008aa6:	898b      	ldrh	r3, [r1, #12]
 8008aa8:	4607      	mov	r7, r0
 8008aaa:	061b      	lsls	r3, r3, #24
 8008aac:	460d      	mov	r5, r1
 8008aae:	4614      	mov	r4, r2
 8008ab0:	b09d      	sub	sp, #116	; 0x74
 8008ab2:	d50e      	bpl.n	8008ad2 <_svfiprintf_r+0x32>
 8008ab4:	690b      	ldr	r3, [r1, #16]
 8008ab6:	b963      	cbnz	r3, 8008ad2 <_svfiprintf_r+0x32>
 8008ab8:	2140      	movs	r1, #64	; 0x40
 8008aba:	f7ff ff21 	bl	8008900 <_malloc_r>
 8008abe:	6028      	str	r0, [r5, #0]
 8008ac0:	6128      	str	r0, [r5, #16]
 8008ac2:	b920      	cbnz	r0, 8008ace <_svfiprintf_r+0x2e>
 8008ac4:	230c      	movs	r3, #12
 8008ac6:	603b      	str	r3, [r7, #0]
 8008ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8008acc:	e0d1      	b.n	8008c72 <_svfiprintf_r+0x1d2>
 8008ace:	2340      	movs	r3, #64	; 0x40
 8008ad0:	616b      	str	r3, [r5, #20]
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	9309      	str	r3, [sp, #36]	; 0x24
 8008ad6:	2320      	movs	r3, #32
 8008ad8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008adc:	2330      	movs	r3, #48	; 0x30
 8008ade:	f04f 0901 	mov.w	r9, #1
 8008ae2:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ae6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008c8c <_svfiprintf_r+0x1ec>
 8008aea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008aee:	4623      	mov	r3, r4
 8008af0:	469a      	mov	sl, r3
 8008af2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008af6:	b10a      	cbz	r2, 8008afc <_svfiprintf_r+0x5c>
 8008af8:	2a25      	cmp	r2, #37	; 0x25
 8008afa:	d1f9      	bne.n	8008af0 <_svfiprintf_r+0x50>
 8008afc:	ebba 0b04 	subs.w	fp, sl, r4
 8008b00:	d00b      	beq.n	8008b1a <_svfiprintf_r+0x7a>
 8008b02:	465b      	mov	r3, fp
 8008b04:	4622      	mov	r2, r4
 8008b06:	4629      	mov	r1, r5
 8008b08:	4638      	mov	r0, r7
 8008b0a:	f7ff ff6d 	bl	80089e8 <__ssputs_r>
 8008b0e:	3001      	adds	r0, #1
 8008b10:	f000 80aa 	beq.w	8008c68 <_svfiprintf_r+0x1c8>
 8008b14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b16:	445a      	add	r2, fp
 8008b18:	9209      	str	r2, [sp, #36]	; 0x24
 8008b1a:	f89a 3000 	ldrb.w	r3, [sl]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	f000 80a2 	beq.w	8008c68 <_svfiprintf_r+0x1c8>
 8008b24:	2300      	movs	r3, #0
 8008b26:	f04f 32ff 	mov.w	r2, #4294967295
 8008b2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b2e:	f10a 0a01 	add.w	sl, sl, #1
 8008b32:	9304      	str	r3, [sp, #16]
 8008b34:	9307      	str	r3, [sp, #28]
 8008b36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b3a:	931a      	str	r3, [sp, #104]	; 0x68
 8008b3c:	4654      	mov	r4, sl
 8008b3e:	2205      	movs	r2, #5
 8008b40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b44:	4851      	ldr	r0, [pc, #324]	; (8008c8c <_svfiprintf_r+0x1ec>)
 8008b46:	f000 fa51 	bl	8008fec <memchr>
 8008b4a:	9a04      	ldr	r2, [sp, #16]
 8008b4c:	b9d8      	cbnz	r0, 8008b86 <_svfiprintf_r+0xe6>
 8008b4e:	06d0      	lsls	r0, r2, #27
 8008b50:	bf44      	itt	mi
 8008b52:	2320      	movmi	r3, #32
 8008b54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b58:	0711      	lsls	r1, r2, #28
 8008b5a:	bf44      	itt	mi
 8008b5c:	232b      	movmi	r3, #43	; 0x2b
 8008b5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b62:	f89a 3000 	ldrb.w	r3, [sl]
 8008b66:	2b2a      	cmp	r3, #42	; 0x2a
 8008b68:	d015      	beq.n	8008b96 <_svfiprintf_r+0xf6>
 8008b6a:	4654      	mov	r4, sl
 8008b6c:	2000      	movs	r0, #0
 8008b6e:	f04f 0c0a 	mov.w	ip, #10
 8008b72:	9a07      	ldr	r2, [sp, #28]
 8008b74:	4621      	mov	r1, r4
 8008b76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b7a:	3b30      	subs	r3, #48	; 0x30
 8008b7c:	2b09      	cmp	r3, #9
 8008b7e:	d94e      	bls.n	8008c1e <_svfiprintf_r+0x17e>
 8008b80:	b1b0      	cbz	r0, 8008bb0 <_svfiprintf_r+0x110>
 8008b82:	9207      	str	r2, [sp, #28]
 8008b84:	e014      	b.n	8008bb0 <_svfiprintf_r+0x110>
 8008b86:	eba0 0308 	sub.w	r3, r0, r8
 8008b8a:	fa09 f303 	lsl.w	r3, r9, r3
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	46a2      	mov	sl, r4
 8008b92:	9304      	str	r3, [sp, #16]
 8008b94:	e7d2      	b.n	8008b3c <_svfiprintf_r+0x9c>
 8008b96:	9b03      	ldr	r3, [sp, #12]
 8008b98:	1d19      	adds	r1, r3, #4
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	9103      	str	r1, [sp, #12]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	bfbb      	ittet	lt
 8008ba2:	425b      	neglt	r3, r3
 8008ba4:	f042 0202 	orrlt.w	r2, r2, #2
 8008ba8:	9307      	strge	r3, [sp, #28]
 8008baa:	9307      	strlt	r3, [sp, #28]
 8008bac:	bfb8      	it	lt
 8008bae:	9204      	strlt	r2, [sp, #16]
 8008bb0:	7823      	ldrb	r3, [r4, #0]
 8008bb2:	2b2e      	cmp	r3, #46	; 0x2e
 8008bb4:	d10c      	bne.n	8008bd0 <_svfiprintf_r+0x130>
 8008bb6:	7863      	ldrb	r3, [r4, #1]
 8008bb8:	2b2a      	cmp	r3, #42	; 0x2a
 8008bba:	d135      	bne.n	8008c28 <_svfiprintf_r+0x188>
 8008bbc:	9b03      	ldr	r3, [sp, #12]
 8008bbe:	3402      	adds	r4, #2
 8008bc0:	1d1a      	adds	r2, r3, #4
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	9203      	str	r2, [sp, #12]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	bfb8      	it	lt
 8008bca:	f04f 33ff 	movlt.w	r3, #4294967295
 8008bce:	9305      	str	r3, [sp, #20]
 8008bd0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8008c90 <_svfiprintf_r+0x1f0>
 8008bd4:	2203      	movs	r2, #3
 8008bd6:	4650      	mov	r0, sl
 8008bd8:	7821      	ldrb	r1, [r4, #0]
 8008bda:	f000 fa07 	bl	8008fec <memchr>
 8008bde:	b140      	cbz	r0, 8008bf2 <_svfiprintf_r+0x152>
 8008be0:	2340      	movs	r3, #64	; 0x40
 8008be2:	eba0 000a 	sub.w	r0, r0, sl
 8008be6:	fa03 f000 	lsl.w	r0, r3, r0
 8008bea:	9b04      	ldr	r3, [sp, #16]
 8008bec:	3401      	adds	r4, #1
 8008bee:	4303      	orrs	r3, r0
 8008bf0:	9304      	str	r3, [sp, #16]
 8008bf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bf6:	2206      	movs	r2, #6
 8008bf8:	4826      	ldr	r0, [pc, #152]	; (8008c94 <_svfiprintf_r+0x1f4>)
 8008bfa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008bfe:	f000 f9f5 	bl	8008fec <memchr>
 8008c02:	2800      	cmp	r0, #0
 8008c04:	d038      	beq.n	8008c78 <_svfiprintf_r+0x1d8>
 8008c06:	4b24      	ldr	r3, [pc, #144]	; (8008c98 <_svfiprintf_r+0x1f8>)
 8008c08:	bb1b      	cbnz	r3, 8008c52 <_svfiprintf_r+0x1b2>
 8008c0a:	9b03      	ldr	r3, [sp, #12]
 8008c0c:	3307      	adds	r3, #7
 8008c0e:	f023 0307 	bic.w	r3, r3, #7
 8008c12:	3308      	adds	r3, #8
 8008c14:	9303      	str	r3, [sp, #12]
 8008c16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c18:	4433      	add	r3, r6
 8008c1a:	9309      	str	r3, [sp, #36]	; 0x24
 8008c1c:	e767      	b.n	8008aee <_svfiprintf_r+0x4e>
 8008c1e:	460c      	mov	r4, r1
 8008c20:	2001      	movs	r0, #1
 8008c22:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c26:	e7a5      	b.n	8008b74 <_svfiprintf_r+0xd4>
 8008c28:	2300      	movs	r3, #0
 8008c2a:	f04f 0c0a 	mov.w	ip, #10
 8008c2e:	4619      	mov	r1, r3
 8008c30:	3401      	adds	r4, #1
 8008c32:	9305      	str	r3, [sp, #20]
 8008c34:	4620      	mov	r0, r4
 8008c36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c3a:	3a30      	subs	r2, #48	; 0x30
 8008c3c:	2a09      	cmp	r2, #9
 8008c3e:	d903      	bls.n	8008c48 <_svfiprintf_r+0x1a8>
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d0c5      	beq.n	8008bd0 <_svfiprintf_r+0x130>
 8008c44:	9105      	str	r1, [sp, #20]
 8008c46:	e7c3      	b.n	8008bd0 <_svfiprintf_r+0x130>
 8008c48:	4604      	mov	r4, r0
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c50:	e7f0      	b.n	8008c34 <_svfiprintf_r+0x194>
 8008c52:	ab03      	add	r3, sp, #12
 8008c54:	9300      	str	r3, [sp, #0]
 8008c56:	462a      	mov	r2, r5
 8008c58:	4638      	mov	r0, r7
 8008c5a:	4b10      	ldr	r3, [pc, #64]	; (8008c9c <_svfiprintf_r+0x1fc>)
 8008c5c:	a904      	add	r1, sp, #16
 8008c5e:	f3af 8000 	nop.w
 8008c62:	1c42      	adds	r2, r0, #1
 8008c64:	4606      	mov	r6, r0
 8008c66:	d1d6      	bne.n	8008c16 <_svfiprintf_r+0x176>
 8008c68:	89ab      	ldrh	r3, [r5, #12]
 8008c6a:	065b      	lsls	r3, r3, #25
 8008c6c:	f53f af2c 	bmi.w	8008ac8 <_svfiprintf_r+0x28>
 8008c70:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c72:	b01d      	add	sp, #116	; 0x74
 8008c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c78:	ab03      	add	r3, sp, #12
 8008c7a:	9300      	str	r3, [sp, #0]
 8008c7c:	462a      	mov	r2, r5
 8008c7e:	4638      	mov	r0, r7
 8008c80:	4b06      	ldr	r3, [pc, #24]	; (8008c9c <_svfiprintf_r+0x1fc>)
 8008c82:	a904      	add	r1, sp, #16
 8008c84:	f000 f87c 	bl	8008d80 <_printf_i>
 8008c88:	e7eb      	b.n	8008c62 <_svfiprintf_r+0x1c2>
 8008c8a:	bf00      	nop
 8008c8c:	080098d0 	.word	0x080098d0
 8008c90:	080098d6 	.word	0x080098d6
 8008c94:	080098da 	.word	0x080098da
 8008c98:	00000000 	.word	0x00000000
 8008c9c:	080089e9 	.word	0x080089e9

08008ca0 <_printf_common>:
 8008ca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ca4:	4616      	mov	r6, r2
 8008ca6:	4699      	mov	r9, r3
 8008ca8:	688a      	ldr	r2, [r1, #8]
 8008caa:	690b      	ldr	r3, [r1, #16]
 8008cac:	4607      	mov	r7, r0
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	bfb8      	it	lt
 8008cb2:	4613      	movlt	r3, r2
 8008cb4:	6033      	str	r3, [r6, #0]
 8008cb6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008cba:	460c      	mov	r4, r1
 8008cbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008cc0:	b10a      	cbz	r2, 8008cc6 <_printf_common+0x26>
 8008cc2:	3301      	adds	r3, #1
 8008cc4:	6033      	str	r3, [r6, #0]
 8008cc6:	6823      	ldr	r3, [r4, #0]
 8008cc8:	0699      	lsls	r1, r3, #26
 8008cca:	bf42      	ittt	mi
 8008ccc:	6833      	ldrmi	r3, [r6, #0]
 8008cce:	3302      	addmi	r3, #2
 8008cd0:	6033      	strmi	r3, [r6, #0]
 8008cd2:	6825      	ldr	r5, [r4, #0]
 8008cd4:	f015 0506 	ands.w	r5, r5, #6
 8008cd8:	d106      	bne.n	8008ce8 <_printf_common+0x48>
 8008cda:	f104 0a19 	add.w	sl, r4, #25
 8008cde:	68e3      	ldr	r3, [r4, #12]
 8008ce0:	6832      	ldr	r2, [r6, #0]
 8008ce2:	1a9b      	subs	r3, r3, r2
 8008ce4:	42ab      	cmp	r3, r5
 8008ce6:	dc28      	bgt.n	8008d3a <_printf_common+0x9a>
 8008ce8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008cec:	1e13      	subs	r3, r2, #0
 8008cee:	6822      	ldr	r2, [r4, #0]
 8008cf0:	bf18      	it	ne
 8008cf2:	2301      	movne	r3, #1
 8008cf4:	0692      	lsls	r2, r2, #26
 8008cf6:	d42d      	bmi.n	8008d54 <_printf_common+0xb4>
 8008cf8:	4649      	mov	r1, r9
 8008cfa:	4638      	mov	r0, r7
 8008cfc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008d00:	47c0      	blx	r8
 8008d02:	3001      	adds	r0, #1
 8008d04:	d020      	beq.n	8008d48 <_printf_common+0xa8>
 8008d06:	6823      	ldr	r3, [r4, #0]
 8008d08:	68e5      	ldr	r5, [r4, #12]
 8008d0a:	f003 0306 	and.w	r3, r3, #6
 8008d0e:	2b04      	cmp	r3, #4
 8008d10:	bf18      	it	ne
 8008d12:	2500      	movne	r5, #0
 8008d14:	6832      	ldr	r2, [r6, #0]
 8008d16:	f04f 0600 	mov.w	r6, #0
 8008d1a:	68a3      	ldr	r3, [r4, #8]
 8008d1c:	bf08      	it	eq
 8008d1e:	1aad      	subeq	r5, r5, r2
 8008d20:	6922      	ldr	r2, [r4, #16]
 8008d22:	bf08      	it	eq
 8008d24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	bfc4      	itt	gt
 8008d2c:	1a9b      	subgt	r3, r3, r2
 8008d2e:	18ed      	addgt	r5, r5, r3
 8008d30:	341a      	adds	r4, #26
 8008d32:	42b5      	cmp	r5, r6
 8008d34:	d11a      	bne.n	8008d6c <_printf_common+0xcc>
 8008d36:	2000      	movs	r0, #0
 8008d38:	e008      	b.n	8008d4c <_printf_common+0xac>
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	4652      	mov	r2, sl
 8008d3e:	4649      	mov	r1, r9
 8008d40:	4638      	mov	r0, r7
 8008d42:	47c0      	blx	r8
 8008d44:	3001      	adds	r0, #1
 8008d46:	d103      	bne.n	8008d50 <_printf_common+0xb0>
 8008d48:	f04f 30ff 	mov.w	r0, #4294967295
 8008d4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d50:	3501      	adds	r5, #1
 8008d52:	e7c4      	b.n	8008cde <_printf_common+0x3e>
 8008d54:	2030      	movs	r0, #48	; 0x30
 8008d56:	18e1      	adds	r1, r4, r3
 8008d58:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008d5c:	1c5a      	adds	r2, r3, #1
 8008d5e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008d62:	4422      	add	r2, r4
 8008d64:	3302      	adds	r3, #2
 8008d66:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008d6a:	e7c5      	b.n	8008cf8 <_printf_common+0x58>
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	4622      	mov	r2, r4
 8008d70:	4649      	mov	r1, r9
 8008d72:	4638      	mov	r0, r7
 8008d74:	47c0      	blx	r8
 8008d76:	3001      	adds	r0, #1
 8008d78:	d0e6      	beq.n	8008d48 <_printf_common+0xa8>
 8008d7a:	3601      	adds	r6, #1
 8008d7c:	e7d9      	b.n	8008d32 <_printf_common+0x92>
	...

08008d80 <_printf_i>:
 8008d80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008d84:	7e0f      	ldrb	r7, [r1, #24]
 8008d86:	4691      	mov	r9, r2
 8008d88:	2f78      	cmp	r7, #120	; 0x78
 8008d8a:	4680      	mov	r8, r0
 8008d8c:	460c      	mov	r4, r1
 8008d8e:	469a      	mov	sl, r3
 8008d90:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008d92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008d96:	d807      	bhi.n	8008da8 <_printf_i+0x28>
 8008d98:	2f62      	cmp	r7, #98	; 0x62
 8008d9a:	d80a      	bhi.n	8008db2 <_printf_i+0x32>
 8008d9c:	2f00      	cmp	r7, #0
 8008d9e:	f000 80d9 	beq.w	8008f54 <_printf_i+0x1d4>
 8008da2:	2f58      	cmp	r7, #88	; 0x58
 8008da4:	f000 80a4 	beq.w	8008ef0 <_printf_i+0x170>
 8008da8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008dac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008db0:	e03a      	b.n	8008e28 <_printf_i+0xa8>
 8008db2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008db6:	2b15      	cmp	r3, #21
 8008db8:	d8f6      	bhi.n	8008da8 <_printf_i+0x28>
 8008dba:	a101      	add	r1, pc, #4	; (adr r1, 8008dc0 <_printf_i+0x40>)
 8008dbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008dc0:	08008e19 	.word	0x08008e19
 8008dc4:	08008e2d 	.word	0x08008e2d
 8008dc8:	08008da9 	.word	0x08008da9
 8008dcc:	08008da9 	.word	0x08008da9
 8008dd0:	08008da9 	.word	0x08008da9
 8008dd4:	08008da9 	.word	0x08008da9
 8008dd8:	08008e2d 	.word	0x08008e2d
 8008ddc:	08008da9 	.word	0x08008da9
 8008de0:	08008da9 	.word	0x08008da9
 8008de4:	08008da9 	.word	0x08008da9
 8008de8:	08008da9 	.word	0x08008da9
 8008dec:	08008f3b 	.word	0x08008f3b
 8008df0:	08008e5d 	.word	0x08008e5d
 8008df4:	08008f1d 	.word	0x08008f1d
 8008df8:	08008da9 	.word	0x08008da9
 8008dfc:	08008da9 	.word	0x08008da9
 8008e00:	08008f5d 	.word	0x08008f5d
 8008e04:	08008da9 	.word	0x08008da9
 8008e08:	08008e5d 	.word	0x08008e5d
 8008e0c:	08008da9 	.word	0x08008da9
 8008e10:	08008da9 	.word	0x08008da9
 8008e14:	08008f25 	.word	0x08008f25
 8008e18:	682b      	ldr	r3, [r5, #0]
 8008e1a:	1d1a      	adds	r2, r3, #4
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	602a      	str	r2, [r5, #0]
 8008e20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e28:	2301      	movs	r3, #1
 8008e2a:	e0a4      	b.n	8008f76 <_printf_i+0x1f6>
 8008e2c:	6820      	ldr	r0, [r4, #0]
 8008e2e:	6829      	ldr	r1, [r5, #0]
 8008e30:	0606      	lsls	r6, r0, #24
 8008e32:	f101 0304 	add.w	r3, r1, #4
 8008e36:	d50a      	bpl.n	8008e4e <_printf_i+0xce>
 8008e38:	680e      	ldr	r6, [r1, #0]
 8008e3a:	602b      	str	r3, [r5, #0]
 8008e3c:	2e00      	cmp	r6, #0
 8008e3e:	da03      	bge.n	8008e48 <_printf_i+0xc8>
 8008e40:	232d      	movs	r3, #45	; 0x2d
 8008e42:	4276      	negs	r6, r6
 8008e44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e48:	230a      	movs	r3, #10
 8008e4a:	485e      	ldr	r0, [pc, #376]	; (8008fc4 <_printf_i+0x244>)
 8008e4c:	e019      	b.n	8008e82 <_printf_i+0x102>
 8008e4e:	680e      	ldr	r6, [r1, #0]
 8008e50:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008e54:	602b      	str	r3, [r5, #0]
 8008e56:	bf18      	it	ne
 8008e58:	b236      	sxthne	r6, r6
 8008e5a:	e7ef      	b.n	8008e3c <_printf_i+0xbc>
 8008e5c:	682b      	ldr	r3, [r5, #0]
 8008e5e:	6820      	ldr	r0, [r4, #0]
 8008e60:	1d19      	adds	r1, r3, #4
 8008e62:	6029      	str	r1, [r5, #0]
 8008e64:	0601      	lsls	r1, r0, #24
 8008e66:	d501      	bpl.n	8008e6c <_printf_i+0xec>
 8008e68:	681e      	ldr	r6, [r3, #0]
 8008e6a:	e002      	b.n	8008e72 <_printf_i+0xf2>
 8008e6c:	0646      	lsls	r6, r0, #25
 8008e6e:	d5fb      	bpl.n	8008e68 <_printf_i+0xe8>
 8008e70:	881e      	ldrh	r6, [r3, #0]
 8008e72:	2f6f      	cmp	r7, #111	; 0x6f
 8008e74:	bf0c      	ite	eq
 8008e76:	2308      	moveq	r3, #8
 8008e78:	230a      	movne	r3, #10
 8008e7a:	4852      	ldr	r0, [pc, #328]	; (8008fc4 <_printf_i+0x244>)
 8008e7c:	2100      	movs	r1, #0
 8008e7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008e82:	6865      	ldr	r5, [r4, #4]
 8008e84:	2d00      	cmp	r5, #0
 8008e86:	bfa8      	it	ge
 8008e88:	6821      	ldrge	r1, [r4, #0]
 8008e8a:	60a5      	str	r5, [r4, #8]
 8008e8c:	bfa4      	itt	ge
 8008e8e:	f021 0104 	bicge.w	r1, r1, #4
 8008e92:	6021      	strge	r1, [r4, #0]
 8008e94:	b90e      	cbnz	r6, 8008e9a <_printf_i+0x11a>
 8008e96:	2d00      	cmp	r5, #0
 8008e98:	d04d      	beq.n	8008f36 <_printf_i+0x1b6>
 8008e9a:	4615      	mov	r5, r2
 8008e9c:	fbb6 f1f3 	udiv	r1, r6, r3
 8008ea0:	fb03 6711 	mls	r7, r3, r1, r6
 8008ea4:	5dc7      	ldrb	r7, [r0, r7]
 8008ea6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008eaa:	4637      	mov	r7, r6
 8008eac:	42bb      	cmp	r3, r7
 8008eae:	460e      	mov	r6, r1
 8008eb0:	d9f4      	bls.n	8008e9c <_printf_i+0x11c>
 8008eb2:	2b08      	cmp	r3, #8
 8008eb4:	d10b      	bne.n	8008ece <_printf_i+0x14e>
 8008eb6:	6823      	ldr	r3, [r4, #0]
 8008eb8:	07de      	lsls	r6, r3, #31
 8008eba:	d508      	bpl.n	8008ece <_printf_i+0x14e>
 8008ebc:	6923      	ldr	r3, [r4, #16]
 8008ebe:	6861      	ldr	r1, [r4, #4]
 8008ec0:	4299      	cmp	r1, r3
 8008ec2:	bfde      	ittt	le
 8008ec4:	2330      	movle	r3, #48	; 0x30
 8008ec6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008eca:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008ece:	1b52      	subs	r2, r2, r5
 8008ed0:	6122      	str	r2, [r4, #16]
 8008ed2:	464b      	mov	r3, r9
 8008ed4:	4621      	mov	r1, r4
 8008ed6:	4640      	mov	r0, r8
 8008ed8:	f8cd a000 	str.w	sl, [sp]
 8008edc:	aa03      	add	r2, sp, #12
 8008ede:	f7ff fedf 	bl	8008ca0 <_printf_common>
 8008ee2:	3001      	adds	r0, #1
 8008ee4:	d14c      	bne.n	8008f80 <_printf_i+0x200>
 8008ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8008eea:	b004      	add	sp, #16
 8008eec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ef0:	4834      	ldr	r0, [pc, #208]	; (8008fc4 <_printf_i+0x244>)
 8008ef2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008ef6:	6829      	ldr	r1, [r5, #0]
 8008ef8:	6823      	ldr	r3, [r4, #0]
 8008efa:	f851 6b04 	ldr.w	r6, [r1], #4
 8008efe:	6029      	str	r1, [r5, #0]
 8008f00:	061d      	lsls	r5, r3, #24
 8008f02:	d514      	bpl.n	8008f2e <_printf_i+0x1ae>
 8008f04:	07df      	lsls	r7, r3, #31
 8008f06:	bf44      	itt	mi
 8008f08:	f043 0320 	orrmi.w	r3, r3, #32
 8008f0c:	6023      	strmi	r3, [r4, #0]
 8008f0e:	b91e      	cbnz	r6, 8008f18 <_printf_i+0x198>
 8008f10:	6823      	ldr	r3, [r4, #0]
 8008f12:	f023 0320 	bic.w	r3, r3, #32
 8008f16:	6023      	str	r3, [r4, #0]
 8008f18:	2310      	movs	r3, #16
 8008f1a:	e7af      	b.n	8008e7c <_printf_i+0xfc>
 8008f1c:	6823      	ldr	r3, [r4, #0]
 8008f1e:	f043 0320 	orr.w	r3, r3, #32
 8008f22:	6023      	str	r3, [r4, #0]
 8008f24:	2378      	movs	r3, #120	; 0x78
 8008f26:	4828      	ldr	r0, [pc, #160]	; (8008fc8 <_printf_i+0x248>)
 8008f28:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008f2c:	e7e3      	b.n	8008ef6 <_printf_i+0x176>
 8008f2e:	0659      	lsls	r1, r3, #25
 8008f30:	bf48      	it	mi
 8008f32:	b2b6      	uxthmi	r6, r6
 8008f34:	e7e6      	b.n	8008f04 <_printf_i+0x184>
 8008f36:	4615      	mov	r5, r2
 8008f38:	e7bb      	b.n	8008eb2 <_printf_i+0x132>
 8008f3a:	682b      	ldr	r3, [r5, #0]
 8008f3c:	6826      	ldr	r6, [r4, #0]
 8008f3e:	1d18      	adds	r0, r3, #4
 8008f40:	6961      	ldr	r1, [r4, #20]
 8008f42:	6028      	str	r0, [r5, #0]
 8008f44:	0635      	lsls	r5, r6, #24
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	d501      	bpl.n	8008f4e <_printf_i+0x1ce>
 8008f4a:	6019      	str	r1, [r3, #0]
 8008f4c:	e002      	b.n	8008f54 <_printf_i+0x1d4>
 8008f4e:	0670      	lsls	r0, r6, #25
 8008f50:	d5fb      	bpl.n	8008f4a <_printf_i+0x1ca>
 8008f52:	8019      	strh	r1, [r3, #0]
 8008f54:	2300      	movs	r3, #0
 8008f56:	4615      	mov	r5, r2
 8008f58:	6123      	str	r3, [r4, #16]
 8008f5a:	e7ba      	b.n	8008ed2 <_printf_i+0x152>
 8008f5c:	682b      	ldr	r3, [r5, #0]
 8008f5e:	2100      	movs	r1, #0
 8008f60:	1d1a      	adds	r2, r3, #4
 8008f62:	602a      	str	r2, [r5, #0]
 8008f64:	681d      	ldr	r5, [r3, #0]
 8008f66:	6862      	ldr	r2, [r4, #4]
 8008f68:	4628      	mov	r0, r5
 8008f6a:	f000 f83f 	bl	8008fec <memchr>
 8008f6e:	b108      	cbz	r0, 8008f74 <_printf_i+0x1f4>
 8008f70:	1b40      	subs	r0, r0, r5
 8008f72:	6060      	str	r0, [r4, #4]
 8008f74:	6863      	ldr	r3, [r4, #4]
 8008f76:	6123      	str	r3, [r4, #16]
 8008f78:	2300      	movs	r3, #0
 8008f7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f7e:	e7a8      	b.n	8008ed2 <_printf_i+0x152>
 8008f80:	462a      	mov	r2, r5
 8008f82:	4649      	mov	r1, r9
 8008f84:	4640      	mov	r0, r8
 8008f86:	6923      	ldr	r3, [r4, #16]
 8008f88:	47d0      	blx	sl
 8008f8a:	3001      	adds	r0, #1
 8008f8c:	d0ab      	beq.n	8008ee6 <_printf_i+0x166>
 8008f8e:	6823      	ldr	r3, [r4, #0]
 8008f90:	079b      	lsls	r3, r3, #30
 8008f92:	d413      	bmi.n	8008fbc <_printf_i+0x23c>
 8008f94:	68e0      	ldr	r0, [r4, #12]
 8008f96:	9b03      	ldr	r3, [sp, #12]
 8008f98:	4298      	cmp	r0, r3
 8008f9a:	bfb8      	it	lt
 8008f9c:	4618      	movlt	r0, r3
 8008f9e:	e7a4      	b.n	8008eea <_printf_i+0x16a>
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	4632      	mov	r2, r6
 8008fa4:	4649      	mov	r1, r9
 8008fa6:	4640      	mov	r0, r8
 8008fa8:	47d0      	blx	sl
 8008faa:	3001      	adds	r0, #1
 8008fac:	d09b      	beq.n	8008ee6 <_printf_i+0x166>
 8008fae:	3501      	adds	r5, #1
 8008fb0:	68e3      	ldr	r3, [r4, #12]
 8008fb2:	9903      	ldr	r1, [sp, #12]
 8008fb4:	1a5b      	subs	r3, r3, r1
 8008fb6:	42ab      	cmp	r3, r5
 8008fb8:	dcf2      	bgt.n	8008fa0 <_printf_i+0x220>
 8008fba:	e7eb      	b.n	8008f94 <_printf_i+0x214>
 8008fbc:	2500      	movs	r5, #0
 8008fbe:	f104 0619 	add.w	r6, r4, #25
 8008fc2:	e7f5      	b.n	8008fb0 <_printf_i+0x230>
 8008fc4:	080098e1 	.word	0x080098e1
 8008fc8:	080098f2 	.word	0x080098f2

08008fcc <_sbrk_r>:
 8008fcc:	b538      	push	{r3, r4, r5, lr}
 8008fce:	2300      	movs	r3, #0
 8008fd0:	4d05      	ldr	r5, [pc, #20]	; (8008fe8 <_sbrk_r+0x1c>)
 8008fd2:	4604      	mov	r4, r0
 8008fd4:	4608      	mov	r0, r1
 8008fd6:	602b      	str	r3, [r5, #0]
 8008fd8:	f7fb fb9c 	bl	8004714 <_sbrk>
 8008fdc:	1c43      	adds	r3, r0, #1
 8008fde:	d102      	bne.n	8008fe6 <_sbrk_r+0x1a>
 8008fe0:	682b      	ldr	r3, [r5, #0]
 8008fe2:	b103      	cbz	r3, 8008fe6 <_sbrk_r+0x1a>
 8008fe4:	6023      	str	r3, [r4, #0]
 8008fe6:	bd38      	pop	{r3, r4, r5, pc}
 8008fe8:	200008ac 	.word	0x200008ac

08008fec <memchr>:
 8008fec:	4603      	mov	r3, r0
 8008fee:	b510      	push	{r4, lr}
 8008ff0:	b2c9      	uxtb	r1, r1
 8008ff2:	4402      	add	r2, r0
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	d101      	bne.n	8008ffe <memchr+0x12>
 8008ffa:	2000      	movs	r0, #0
 8008ffc:	e003      	b.n	8009006 <memchr+0x1a>
 8008ffe:	7804      	ldrb	r4, [r0, #0]
 8009000:	3301      	adds	r3, #1
 8009002:	428c      	cmp	r4, r1
 8009004:	d1f6      	bne.n	8008ff4 <memchr+0x8>
 8009006:	bd10      	pop	{r4, pc}

08009008 <memcpy>:
 8009008:	440a      	add	r2, r1
 800900a:	4291      	cmp	r1, r2
 800900c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009010:	d100      	bne.n	8009014 <memcpy+0xc>
 8009012:	4770      	bx	lr
 8009014:	b510      	push	{r4, lr}
 8009016:	f811 4b01 	ldrb.w	r4, [r1], #1
 800901a:	4291      	cmp	r1, r2
 800901c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009020:	d1f9      	bne.n	8009016 <memcpy+0xe>
 8009022:	bd10      	pop	{r4, pc}

08009024 <memmove>:
 8009024:	4288      	cmp	r0, r1
 8009026:	b510      	push	{r4, lr}
 8009028:	eb01 0402 	add.w	r4, r1, r2
 800902c:	d902      	bls.n	8009034 <memmove+0x10>
 800902e:	4284      	cmp	r4, r0
 8009030:	4623      	mov	r3, r4
 8009032:	d807      	bhi.n	8009044 <memmove+0x20>
 8009034:	1e43      	subs	r3, r0, #1
 8009036:	42a1      	cmp	r1, r4
 8009038:	d008      	beq.n	800904c <memmove+0x28>
 800903a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800903e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009042:	e7f8      	b.n	8009036 <memmove+0x12>
 8009044:	4601      	mov	r1, r0
 8009046:	4402      	add	r2, r0
 8009048:	428a      	cmp	r2, r1
 800904a:	d100      	bne.n	800904e <memmove+0x2a>
 800904c:	bd10      	pop	{r4, pc}
 800904e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009052:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009056:	e7f7      	b.n	8009048 <memmove+0x24>

08009058 <__malloc_lock>:
 8009058:	4801      	ldr	r0, [pc, #4]	; (8009060 <__malloc_lock+0x8>)
 800905a:	f000 b880 	b.w	800915e <__retarget_lock_acquire_recursive>
 800905e:	bf00      	nop
 8009060:	200008b0 	.word	0x200008b0

08009064 <__malloc_unlock>:
 8009064:	4801      	ldr	r0, [pc, #4]	; (800906c <__malloc_unlock+0x8>)
 8009066:	f000 b87b 	b.w	8009160 <__retarget_lock_release_recursive>
 800906a:	bf00      	nop
 800906c:	200008b0 	.word	0x200008b0

08009070 <_free_r>:
 8009070:	b538      	push	{r3, r4, r5, lr}
 8009072:	4605      	mov	r5, r0
 8009074:	2900      	cmp	r1, #0
 8009076:	d040      	beq.n	80090fa <_free_r+0x8a>
 8009078:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800907c:	1f0c      	subs	r4, r1, #4
 800907e:	2b00      	cmp	r3, #0
 8009080:	bfb8      	it	lt
 8009082:	18e4      	addlt	r4, r4, r3
 8009084:	f7ff ffe8 	bl	8009058 <__malloc_lock>
 8009088:	4a1c      	ldr	r2, [pc, #112]	; (80090fc <_free_r+0x8c>)
 800908a:	6813      	ldr	r3, [r2, #0]
 800908c:	b933      	cbnz	r3, 800909c <_free_r+0x2c>
 800908e:	6063      	str	r3, [r4, #4]
 8009090:	6014      	str	r4, [r2, #0]
 8009092:	4628      	mov	r0, r5
 8009094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009098:	f7ff bfe4 	b.w	8009064 <__malloc_unlock>
 800909c:	42a3      	cmp	r3, r4
 800909e:	d908      	bls.n	80090b2 <_free_r+0x42>
 80090a0:	6820      	ldr	r0, [r4, #0]
 80090a2:	1821      	adds	r1, r4, r0
 80090a4:	428b      	cmp	r3, r1
 80090a6:	bf01      	itttt	eq
 80090a8:	6819      	ldreq	r1, [r3, #0]
 80090aa:	685b      	ldreq	r3, [r3, #4]
 80090ac:	1809      	addeq	r1, r1, r0
 80090ae:	6021      	streq	r1, [r4, #0]
 80090b0:	e7ed      	b.n	800908e <_free_r+0x1e>
 80090b2:	461a      	mov	r2, r3
 80090b4:	685b      	ldr	r3, [r3, #4]
 80090b6:	b10b      	cbz	r3, 80090bc <_free_r+0x4c>
 80090b8:	42a3      	cmp	r3, r4
 80090ba:	d9fa      	bls.n	80090b2 <_free_r+0x42>
 80090bc:	6811      	ldr	r1, [r2, #0]
 80090be:	1850      	adds	r0, r2, r1
 80090c0:	42a0      	cmp	r0, r4
 80090c2:	d10b      	bne.n	80090dc <_free_r+0x6c>
 80090c4:	6820      	ldr	r0, [r4, #0]
 80090c6:	4401      	add	r1, r0
 80090c8:	1850      	adds	r0, r2, r1
 80090ca:	4283      	cmp	r3, r0
 80090cc:	6011      	str	r1, [r2, #0]
 80090ce:	d1e0      	bne.n	8009092 <_free_r+0x22>
 80090d0:	6818      	ldr	r0, [r3, #0]
 80090d2:	685b      	ldr	r3, [r3, #4]
 80090d4:	4401      	add	r1, r0
 80090d6:	6011      	str	r1, [r2, #0]
 80090d8:	6053      	str	r3, [r2, #4]
 80090da:	e7da      	b.n	8009092 <_free_r+0x22>
 80090dc:	d902      	bls.n	80090e4 <_free_r+0x74>
 80090de:	230c      	movs	r3, #12
 80090e0:	602b      	str	r3, [r5, #0]
 80090e2:	e7d6      	b.n	8009092 <_free_r+0x22>
 80090e4:	6820      	ldr	r0, [r4, #0]
 80090e6:	1821      	adds	r1, r4, r0
 80090e8:	428b      	cmp	r3, r1
 80090ea:	bf01      	itttt	eq
 80090ec:	6819      	ldreq	r1, [r3, #0]
 80090ee:	685b      	ldreq	r3, [r3, #4]
 80090f0:	1809      	addeq	r1, r1, r0
 80090f2:	6021      	streq	r1, [r4, #0]
 80090f4:	6063      	str	r3, [r4, #4]
 80090f6:	6054      	str	r4, [r2, #4]
 80090f8:	e7cb      	b.n	8009092 <_free_r+0x22>
 80090fa:	bd38      	pop	{r3, r4, r5, pc}
 80090fc:	200008a4 	.word	0x200008a4

08009100 <_realloc_r>:
 8009100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009104:	4680      	mov	r8, r0
 8009106:	4614      	mov	r4, r2
 8009108:	460e      	mov	r6, r1
 800910a:	b921      	cbnz	r1, 8009116 <_realloc_r+0x16>
 800910c:	4611      	mov	r1, r2
 800910e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009112:	f7ff bbf5 	b.w	8008900 <_malloc_r>
 8009116:	b92a      	cbnz	r2, 8009124 <_realloc_r+0x24>
 8009118:	f7ff ffaa 	bl	8009070 <_free_r>
 800911c:	4625      	mov	r5, r4
 800911e:	4628      	mov	r0, r5
 8009120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009124:	f000 f81d 	bl	8009162 <_malloc_usable_size_r>
 8009128:	4284      	cmp	r4, r0
 800912a:	4607      	mov	r7, r0
 800912c:	d802      	bhi.n	8009134 <_realloc_r+0x34>
 800912e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009132:	d812      	bhi.n	800915a <_realloc_r+0x5a>
 8009134:	4621      	mov	r1, r4
 8009136:	4640      	mov	r0, r8
 8009138:	f7ff fbe2 	bl	8008900 <_malloc_r>
 800913c:	4605      	mov	r5, r0
 800913e:	2800      	cmp	r0, #0
 8009140:	d0ed      	beq.n	800911e <_realloc_r+0x1e>
 8009142:	42bc      	cmp	r4, r7
 8009144:	4622      	mov	r2, r4
 8009146:	4631      	mov	r1, r6
 8009148:	bf28      	it	cs
 800914a:	463a      	movcs	r2, r7
 800914c:	f7ff ff5c 	bl	8009008 <memcpy>
 8009150:	4631      	mov	r1, r6
 8009152:	4640      	mov	r0, r8
 8009154:	f7ff ff8c 	bl	8009070 <_free_r>
 8009158:	e7e1      	b.n	800911e <_realloc_r+0x1e>
 800915a:	4635      	mov	r5, r6
 800915c:	e7df      	b.n	800911e <_realloc_r+0x1e>

0800915e <__retarget_lock_acquire_recursive>:
 800915e:	4770      	bx	lr

08009160 <__retarget_lock_release_recursive>:
 8009160:	4770      	bx	lr

08009162 <_malloc_usable_size_r>:
 8009162:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009166:	1f18      	subs	r0, r3, #4
 8009168:	2b00      	cmp	r3, #0
 800916a:	bfbc      	itt	lt
 800916c:	580b      	ldrlt	r3, [r1, r0]
 800916e:	18c0      	addlt	r0, r0, r3
 8009170:	4770      	bx	lr
	...

08009174 <_init>:
 8009174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009176:	bf00      	nop
 8009178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800917a:	bc08      	pop	{r3}
 800917c:	469e      	mov	lr, r3
 800917e:	4770      	bx	lr

08009180 <_fini>:
 8009180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009182:	bf00      	nop
 8009184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009186:	bc08      	pop	{r3}
 8009188:	469e      	mov	lr, r3
 800918a:	4770      	bx	lr
