<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="CM_PER" id="CM_PER">
  
  
  <register acronym="PRCM_CM_PER_L3_CLKSTCTRL" description="This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain." id="PRCM_CM_PER_L3_CLKSTCTRL" offset="0x0" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" This field indicates the state of the  L3_GCLK clock in the domain." end="10" id="CLKACTIVITY_L3_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" " end="9" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description=" This field indicates the state of the  DLL_AGING_GCLK clock in the domain." end="8" id="CLKACTIVITY_DLL_AGING_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Controls the clock state transition of the L3 clock domain." end="0" id="CLKTRCTRL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="SW_WKUP: Start a software forced wake-up transition on the domain." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="SW_SLEEP: Start a software forced sleep transition on the domain." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_L3_CLKCTRL" description="This register manages the L3 Interconnect clocks." id="PRCM_CM_PER_L3_CLKCTRL" offset="0x20" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_L3_INSTR_CLKCTRL" description="This register manages the L3 INSTR clocks." id="PRCM_CM_PER_L3_INSTR_CLKCTRL" offset="0x40" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_OCMCRAM_CLKCTRL" description="This register manages the OCMC clocks." id="PRCM_CM_PER_OCMCRAM_CLKCTRL" offset="0x50" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_VPFE0_CLKCTRL" description="This register manages the VPFE0 clocks." id="PRCM_CM_PER_VPFE0_CLKCTRL" offset="0x68" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" Module standby status." end="18" id="STBYST" rwaccess="R" width="1">
    <bitenum description="Module is in standby" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is functional (not in standby)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_VPFE1_CLKCTRL" description="This register manages the VPFE1 clocks." id="PRCM_CM_PER_VPFE1_CLKCTRL" offset="0x70" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" Module standby status." end="18" id="STBYST" rwaccess="R" width="1">
    <bitenum description="Module is in standby" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is functional (not in standby)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_TPCC_CLKCTRL" description="This register manages the TPCC clocks." id="PRCM_CM_PER_TPCC_CLKCTRL" offset="0x78" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_TPTC0_CLKCTRL" description="This register manages the TPTC clocks." id="PRCM_CM_PER_TPTC0_CLKCTRL" offset="0x80" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" Module standby status." end="18" id="STBYST" rwaccess="R" width="1">
    <bitenum description="Module is in standby" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is functional (not in standby)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_TPTC1_CLKCTRL" description="This register manages the TPTC1 clocks." id="PRCM_CM_PER_TPTC1_CLKCTRL" offset="0x88" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" Module standby status." end="18" id="STBYST" rwaccess="R" width="1">
    <bitenum description="Module is in standby" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is functional (not in standby)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_TPTC2_CLKCTRL" description="This register manages the TPTC2 clocks." id="PRCM_CM_PER_TPTC2_CLKCTRL" offset="0x90" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" Module standby status." end="18" id="STBYST" rwaccess="R" width="1">
    <bitenum description="Module is in standby" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is functional (not in standby)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_DLL_AGING_CLKCTRL" description="This register manages the DLL_AGING clocks." id="PRCM_CM_PER_DLL_AGING_CLKCTRL" offset="0x98" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_L4HS_CLKCTRL" description="This register manages the L4 Fast clocks." id="PRCM_CM_PER_L4HS_CLKCTRL" offset="0xA0" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_L3S_CLKSTCTRL" description="This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain." id="PRCM_CM_PER_L3S_CLKSTCTRL" offset="0x200" width="32">
    
  <bitfield begin="31" description=" " end="13" id="RESERVED_1" rwaccess="R" width="19"></bitfield>
    
  <bitfield begin="12" description=" This field indicates the state of the  USB_OTG_SS_REFCLK clock in the domain." end="12" id="CLKACTIVITY_USB_OTG_SS_REFCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" This field indicates the state of the  MMC_GCLK clock in the domain." end="11" id="CLKACTIVITY_MMC_FCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" This field indicates the state of the  MCASP_GCLK clock in the domain." end="10" id="CLKACTIVITY_MCASP_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" This register manages the ADC1 clocks." end="9" id="CLKACTIVITY_ADC1_FGCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" This field indicates the state of the  L3S_GCLK clock in the domain." end="8" id="CLKACTIVITY_L3S_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Controls the clock state transition of the L3 Slow clock domain." end="0" id="CLKTRCTRL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="SW_WKUP: Start a software forced wake-up transition on the domain." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="SW_SLEEP: Start a software forced sleep transition on the domain." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_GPMC_CLKCTRL" description="This register manages the GPMC clocks." id="PRCM_CM_PER_GPMC_CLKCTRL" offset="0x220" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_ADC1_CLKCTRL" description="This register manages the ADC1 clocks." id="PRCM_CM_PER_ADC1_CLKCTRL" offset="0x230" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_MCASP0_CLKCTRL" description="This register manages the MCASP0 clocks." id="PRCM_CM_PER_MCASP0_CLKCTRL" offset="0x238" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_MCASP1_CLKCTRL" description="This register manages the MCASP1 clocks." id="PRCM_CM_PER_MCASP1_CLKCTRL" offset="0x240" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_MMC2_CLKCTRL" description="This register manages the MMC2 clocks." id="PRCM_CM_PER_MMC2_CLKCTRL" offset="0x248" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" " end="18" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_3" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_QSPI_CLKCTRL" description="This register manages the QSPI clocks." id="PRCM_CM_PER_QSPI_CLKCTRL" offset="0x258" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" " end="18" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_3" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_USB_OTG_SS0_CLKCTRL" description="This register manages the USB_OTG_SS0 clocks." id="PRCM_CM_PER_USB_OTG_SS0_CLKCTRL" offset="0x260" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" Module standby status. [[br]][warm reset insensitive] " end="18" id="STBYST" rwaccess="R" width="1">
    <bitenum description="Module is in standby" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is functional (not in standby)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Module idle status. [[br]][warm reset insensitive] " end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" USB_OTG optional clock control: REFCLK960(960MHz)" end="8" id="OPTFCLKEN_REFCLK960M" rwaccess="RW" width="1">
    <bitenum description="Optional functional clock is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Optional functional clock is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_USB_OTG_SS1_CLKCTRL" description="This register manages the USB_OTG_SS1 clocks." id="PRCM_CM_PER_USB_OTG_SS1_CLKCTRL" offset="0x268" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" Module standby status. [[br]][warm reset insensitive] " end="18" id="STBYST" rwaccess="R" width="1">
    <bitenum description="Module is in standby" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is functional (not in standby)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Module idle status. [[br]][warm reset insensitive] " end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" USB_OTG optional clock control: REFCLK960(960MHz)" end="8" id="OPTFCLKEN_REFCLK960M" rwaccess="RW" width="1">
    <bitenum description="Optional functional clock is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Optional functional clock is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_PRU_ICSS_CLKSTCTRL" description="This register enables the clock domain state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain." id="PRCM_CM_PER_PRU_ICSS_CLKSTCTRL" offset="0x300" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" This field indicates the state of the PRU-ICSS UART clock in the domain." end="10" id="CLKACTIVITY_PRU_ICSS_UART_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" This field indicates the state of the PRU-ICSS IEP clock in the domain." end="9" id="CLKACTIVITY_PRU_ICSS_IEP_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" This field indicates the state of the PRU-ICSS OCP clock in the domain." end="8" id="CLKACTIVITY_PRU_ICSS_OCP_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Controls the clock state transition of the PRU-ICSS OCP clock domain." end="0" id="CLKTRCTRL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="SW_WKUP: Start a software forced wake-up transition on the domain." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="SW_SLEEP: Start a software forced sleep transition on the domain." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_PRU_ICSS_CLKCTRL" description="This register manages the ICSS clocks." id="PRCM_CM_PER_PRU_ICSS_CLKCTRL" offset="0x320" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" Module standby status." end="18" id="STBYST" rwaccess="R" width="1">
    <bitenum description="Module is in standby" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is functional (not in standby)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_L4LS_CLKSTCTRL" description="This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-PER and ON-INPER states. It also hold one status bit per clock input of the domain." id="PRCM_CM_PER_L4LS_CLKSTCTRL" offset="0x400" width="32">
    
  <bitfield begin="31" description=" " end="28" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="27" description=" This field indicates the state of the I2C _FCLK  clock in the domain." end="27" id="CLKACTIVITY_I2C_FCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="26" description=" This field indicates the state of the GPIO5_GDBCLK  clock in the domain." end="26" id="CLKACTIVITY_GPIO_5_GDBCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="25" description=" This field indicates the state of the GPIO4_GDBCLK  clock in the domain." end="25" id="CLKACTIVITY_GPIO_4_GDBCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="24" description=" This field indicates the state of the GPIO3_GDBCLK  clock in the domain." end="24" id="CLKACTIVITY_GPIO_3_GDBCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" This field indicates the state of the GPIO2_ GDBCLK clock in the domain." end="23" id="CLKACTIVITY_GPIO_2_GDBCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="22" description=" This field indicates the state of the GPIO1_GDBCLK  clock in the domain." end="22" id="CLKACTIVITY_GPIO_1_GDBCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="21" description=" This field indicates the state of the TIMER11 CLKTIMER  clock in the domain." end="21" id="CLKACTIVITY_TIMER11_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="20" description=" This field indicates the state of the TIMER10 CLKTIMER  clock in the domain." end="20" id="CLKACTIVITY_TIMER10_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" This field indicates the state of the TIMER9 CLKTIMER  clock in the domain." end="19" id="CLKACTIVITY_TIMER9_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="18" description=" This field indicates the state of the TIMER8 CLKTIMER  clock in the domain." end="18" id="CLKACTIVITY_TIMER8_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" This field indicates the state of the TIMER7 CLKTIMER  clock in the domain." end="17" id="CLKACTIVITY_TIMER7_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="16" description=" This field indicates the state of the TIMER6 CLKTIMER  clock in the domain." end="16" id="CLKACTIVITY_TIMER6_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" This field indicates the state of the TIMER5 CLKTIMER  clock in the domain." end="15" id="CLKACTIVITY_TIMER5_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" This field indicates the state of the TIMER4 CLKTIMER  clock in the domain." end="14" id="CLKACTIVITY_TIMER4_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" This field indicates the state of the TIMER3 CLKTIMER  clock in the domain." end="13" id="CLKACTIVITY_TIMER3_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" This field indicates the state of the TIMER2 CLKTIMER  clock in the domain." end="12" id="CLKACTIVITY_TIMER2_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" This field indicates the state of the CAN_CLK clock in the domain." end="11" id="CLKACTIVITY_CAN_CLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" This field indicates the state of the UART_GFCLK  clock in the domain." end="10" id="CLKACTIVITY_UART_GFCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" This field indicates the state of the SPI_GCLK  clock in the domain." end="9" id="CLKACTIVITY_SPI_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" This field indicates the state of the L4LS_GCLK  clock in the domain." end="8" id="CLKACTIVITY_L4LS_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Controls the clock state transition of the L4 SLOW clock domain in PER power domain." end="0" id="CLKTRCTRL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="SW_WKUP: Start a software forced wake-up transition on the domain." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="SW_SLEEP: Start a software forced sleep transition on the domain." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_L4LS_CLKCTRL" description="This register manages the L4LS clocks." id="PRCM_CM_PER_L4LS_CLKCTRL" offset="0x420" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_DCAN0_CLKCTRL" description="This register manages the DCAN0 clocks." id="PRCM_CM_PER_DCAN0_CLKCTRL" offset="0x428" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" " end="18" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_3" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_DCAN1_CLKCTRL" description="This register manages the DCAN1 clocks." id="PRCM_CM_PER_DCAN1_CLKCTRL" offset="0x430" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" " end="18" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_3" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_PWMSS0_CLKCTRL" description="This register manages the PWMSS0 clocks." id="PRCM_CM_PER_PWMSS0_CLKCTRL" offset="0x438" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_PWMSS1_CLKCTRL" description="This register manages the PWMSS1 clocks." id="PRCM_CM_PER_PWMSS1_CLKCTRL" offset="0x440" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_PWMSS2_CLKCTRL" description="This register manages the PWMSS2 clocks." id="PRCM_CM_PER_PWMSS2_CLKCTRL" offset="0x448" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_PWMSS3_CLKCTRL" description="This register manages the PWMSS3 clocks." id="PRCM_CM_PER_PWMSS3_CLKCTRL" offset="0x450" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_PWMSS4_CLKCTRL" description="This register manages the PWMSS4 clocks." id="PRCM_CM_PER_PWMSS4_CLKCTRL" offset="0x458" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_PWMSS5_CLKCTRL" description="This register manages the PWMSS5 clocks." id="PRCM_CM_PER_PWMSS5_CLKCTRL" offset="0x460" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_ELM_CLKCTRL" description="This register manages the ELM clocks." id="PRCM_CM_PER_ELM_CLKCTRL" offset="0x468" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_ERMC_CLKCTRL" description="This register manages the ERMC clocks." id="PRCM_CM_PER_ERMC_CLKCTRL" offset="0x470" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_GPIO1_CLKCTRL" description="This register manages the GPIO1 clocks." id="PRCM_CM_PER_GPIO1_CLKCTRL" offset="0x478" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Optional functional clock control." end="8" id="OPTFCLKEN_GPIO_1_GDBCLK" rwaccess="RW" width="1">
    <bitenum description="Optional functional clock is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Optional functional clock is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_GPIO2_CLKCTRL" description="This register manages the GPIO2 clocks." id="PRCM_CM_PER_GPIO2_CLKCTRL" offset="0x480" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Optional functional clock control." end="8" id="OPTFCLKEN_GPIO_2_GDBCLK" rwaccess="RW" width="1">
    <bitenum description="Optional functional clock is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Optional functional clock is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_GPIO3_CLKCTRL" description="This register manages the GPIO3 clocks." id="PRCM_CM_PER_GPIO3_CLKCTRL" offset="0x488" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Optional functional clock control." end="8" id="OPTFCLKEN_GPIO_3_GDBCLK" rwaccess="RW" width="1">
    <bitenum description="Optional functional clock is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Optional functional clock is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_GPIO4_CLKCTRL" description="This register manages the GPIO4 clocks." id="PRCM_CM_PER_GPIO4_CLKCTRL" offset="0x490" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Optional functional clock control." end="8" id="OPTFCLKEN_GPIO_4_GDBCLK" rwaccess="RW" width="1">
    <bitenum description="Optional functional clock is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Optional functional clock is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_GPIO5_CLKCTRL" description="This register manages the GPIO5 clocks." id="PRCM_CM_PER_GPIO5_CLKCTRL" offset="0x498" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Optional functional clock control." end="8" id="OPTFCLKEN_GPIO_5_GDBCLK" rwaccess="RW" width="1">
    <bitenum description="Optional functional clock is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Optional functional clock is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_HDQ1W_CLKCTRL" description="This register manages the HDQ1W clocks." id="PRCM_CM_PER_HDQ1W_CLKCTRL" offset="0x4A0" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_I2C1_CLKCTRL" description="This register manages the I2C1 clocks." id="PRCM_CM_PER_I2C1_CLKCTRL" offset="0x4A8" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_I2C2_CLKCTRL" description="This register manages the I2C2 clocks." id="PRCM_CM_PER_I2C2_CLKCTRL" offset="0x4B0" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_MAILBOX0_CLKCTRL" description="This register manages the MAILBOX0 clocks." id="PRCM_CM_PER_MAILBOX0_CLKCTRL" offset="0x4B8" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_MMC0_CLKCTRL" description="This register manages the MMC0 clocks." id="PRCM_CM_PER_MMC0_CLKCTRL" offset="0x4C0" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" " end="18" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_3" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_MMC1_CLKCTRL" description="This register manages the MMC1 clocks." id="PRCM_CM_PER_MMC1_CLKCTRL" offset="0x4C8" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" " end="18" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_3" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_SPI0_CLKCTRL" description="This register manages the SPI0 clocks." id="PRCM_CM_PER_SPI0_CLKCTRL" offset="0x500" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_SPI1_CLKCTRL" description="This register manages the SPI1 clocks." id="PRCM_CM_PER_SPI1_CLKCTRL" offset="0x508" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_SPI2_CLKCTRL" description="This register manages the SPI2 clocks." id="PRCM_CM_PER_SPI2_CLKCTRL" offset="0x510" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_SPI3_CLKCTRL" description="This register manages the SPI3 clocks." id="PRCM_CM_PER_SPI3_CLKCTRL" offset="0x518" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_SPI4_CLKCTRL" description="This register manages the SPI4 clocks." id="PRCM_CM_PER_SPI4_CLKCTRL" offset="0x520" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_SPINLOCK_CLKCTRL" description="This register manages the SPINLOCK clocks." id="PRCM_CM_PER_SPINLOCK_CLKCTRL" offset="0x528" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_TIMER2_CLKCTRL" description="This register manages the TIMER2 clocks." id="PRCM_CM_PER_TIMER2_CLKCTRL" offset="0x530" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_TIMER3_CLKCTRL" description="This register manages the TIMER3 clocks." id="PRCM_CM_PER_TIMER3_CLKCTRL" offset="0x538" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_TIMER4_CLKCTRL" description="This register manages the TIMER4 clocks." id="PRCM_CM_PER_TIMER4_CLKCTRL" offset="0x540" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_TIMER5_CLKCTRL" description="This register manages the TIMER5 clocks." id="PRCM_CM_PER_TIMER5_CLKCTRL" offset="0x548" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_TIMER6_CLKCTRL" description="This register manages the TIMER6 clocks." id="PRCM_CM_PER_TIMER6_CLKCTRL" offset="0x550" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_TIMER7_CLKCTRL" description="This register manages the TIMER7 clocks." id="PRCM_CM_PER_TIMER7_CLKCTRL" offset="0x558" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_TIMER8_CLKCTRL" description="This register manages the TIMER8 clocks." id="PRCM_CM_PER_TIMER8_CLKCTRL" offset="0x560" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_TIMER9_CLKCTRL" description="This register manages the TIMER9 clocks." id="PRCM_CM_PER_TIMER9_CLKCTRL" offset="0x568" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_TIMER10_CLKCTRL" description="This register manages the TIMER10 clocks." id="PRCM_CM_PER_TIMER10_CLKCTRL" offset="0x570" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_TIMER11_CLKCTRL" description="This register manages the TIMER11 clocks." id="PRCM_CM_PER_TIMER11_CLKCTRL" offset="0x578" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_UART1_CLKCTRL" description="This register manages the IART1 clocks." id="PRCM_CM_PER_UART1_CLKCTRL" offset="0x580" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_UART2_CLKCTRL" description="This register manages the UART2 clocks." id="PRCM_CM_PER_UART2_CLKCTRL" offset="0x588" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_UART3_CLKCTRL" description="This register manages the UART3 clocks." id="PRCM_CM_PER_UART3_CLKCTRL" offset="0x590" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_UART4_CLKCTRL" description="This register manages the UART4 clocks." id="PRCM_CM_PER_UART4_CLKCTRL" offset="0x598" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_UART5_CLKCTRL" description="This register manages the UART5 clocks." id="PRCM_CM_PER_UART5_CLKCTRL" offset="0x5A0" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_USBPHYOCP2SCP0_CLKCTRL" description="This register manages the USBPHYOCP2SCP0 clocks and the optional clock of USB PHY." id="PRCM_CM_PER_USBPHYOCP2SCP0_CLKCTRL" offset="0x5B8" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status. [[br]][warm reset insensitive] " end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_USBPHYOCP2SCP1_CLKCTRL" description="This register manages the USBPHYOCP2SCP1 clocks and the optional clock of USB PHY." id="PRCM_CM_PER_USBPHYOCP2SCP1_CLKCTRL" offset="0x5C0" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status. [[br]][warm reset insensitive] " end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_EMIF_CLKSTCTRL" description="This register enables the clock domain state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain." id="PRCM_CM_PER_EMIF_CLKSTCTRL" offset="0x700" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" This field indicates the state of the  EMIF PHY clock in the domain." end="10" id="CLKACTIVITY_EMIF_PHY_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" This field indicates the state of the  DLL clock in the domain." end="9" id="CLKACTIVITY_DLL_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" This field indicates the state of the  EMIF L3 clock in the domain." end="8" id="CLKACTIVITY_EMIF_L3_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Controls the clock state transition of the ICSS OCP clock domain." end="0" id="CLKTRCTRL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="SW_WKUP: Start a software forced wake-up transition on the domain." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="SW_SLEEP: Start a software forced sleep transition on the domain." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_EMIF_CLKCTRL" description="This register manages the EMIF clocks." id="PRCM_CM_PER_EMIF_CLKCTRL" offset="0x720" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_DLL_CLKCTRL" description="This register manages the DLL clock." id="PRCM_CM_PER_DLL_CLKCTRL" offset="0x728" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Optional functional clock control." end="8" id="OPTFCLKEN_DLL_CLK" rwaccess="RW" width="1">
    <bitenum description="Optional functional clock is enabled. DLL_CLK is garantied to not be gated if already running." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Optional functional clock is disabled. DLL_CLK can be gated when EMIF domain performs sleep transition" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="0" id="RESERVED_2" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_LCDC_CLKSTCTRL" description="This register enables the clock domain state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain." id="PRCM_CM_PER_LCDC_CLKSTCTRL" offset="0x800" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" This field indicates the state of the LCD clock in the domain." end="10" id="CLKACTIVITY_LCDC_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" " end="9" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description=" This field indicates the state of the  LCDC L3 OCP clock in the domain." end="8" id="CLKACTIVITY_LCDC_L3_OCP_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Controls the clock state transition of the LCDC OCP clock domain." end="0" id="CLKTRCTRL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="SW_WKUP: Start a software forced wake-up transition on the domain." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="SW_SLEEP: Start a software forced sleep transition on the domain." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_DSS_CLKSTCTRL" description="This register enables the clock domain state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain." id="PRCM_CM_PER_DSS_CLKSTCTRL" offset="0xA00" width="32">
    
  <bitfield begin="31" description=" " end="12" id="RESERVED_1" rwaccess="R" width="20"></bitfield>
    
  <bitfield begin="11" description=" This field indicates the state of the  DSS L3 OCP clock in the domain." end="11" id="CLKACTIVITY_DSS_L3_OCP_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" This field indicates the state of the  DSS SYSCLK clock in the domain." end="10" id="CLKACTIVITY_DSS_SYSCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" This field indicates the state of the  DSS CLK clock in the domain." end="9" id="CLKACTIVITY_DSS_CLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" " end="2" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="1" description=" Controls the clock state transition of the DSS OCP clock domain." end="0" id="CLKTRCTRL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="SW_WKUP: Start a software forced wake-up transition on the domain." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="SW_SLEEP: Start a software forced sleep transition on the domain." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_DSS_CLKCTRL" description="This register manages the DSS clocks." id="PRCM_CM_PER_DSS_CLKCTRL" offset="0xA20" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" Module standby status." end="18" id="STBYST" rwaccess="R" width="1">
    <bitenum description="Module is in standby" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is functional (not in standby)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_CPSW_CLKSTCTRL" description="This register enables the clock domain state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain." id="PRCM_CM_PER_CPSW_CLKSTCTRL" offset="0xB00" width="32">
    
  <bitfield begin="31" description=" " end="13" id="RESERVED_1" rwaccess="R" width="19"></bitfield>
    
  <bitfield begin="12" description=" This field indicates the state of the  CPSW_5MHZ_GCLK clock in the domain." end="12" id="CLKACTIVITY_CPSW_5MHZ_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" This field indicates the state of the  CPSW_50MHZ_GCLK clock in the domain." end="11" id="CLKACTIVITY_CPSW_50MHZ_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" This field indicates the state of the  CPSW_250MHZ_GCLK clock in the domain." end="10" id="CLKACTIVITY_CPSW_250MHZ_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" This field indicates the state of the  CLKACTIVITY_CPTS_RFT_GCLK clock in the domain." end="9" id="CLKACTIVITY_CPTS_RFT_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" This field indicates the state of the  CPSW 125 MHz OCP clock in the domain." end="8" id="CLKACTIVITY_CPSW_125MHZ_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Controls the clock state transition of the CPSW OCP clock domain." end="0" id="CLKTRCTRL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="SW_WKUP: Start a software forced wake-up transition on the domain." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="SW_SLEEP: Start a software forced sleep transition on the domain." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_CPGMAC0_CLKCTRL" description="This register manages the CPSW clocks." id="PRCM_CM_PER_CPGMAC0_CLKCTRL" offset="0xB20" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" Module standby status. [[br]]This bit is warm reset insensitive when CPSW RESET_ISO is enabled " end="18" id="STBYST" rwaccess="R" width="1">
    <bitenum description="Module is in standby" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is functional (not in standby)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Module idle status. [[br]]This bit is warm reset insensitive when CPSW RESET_ISO is enabled " end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed. [[br]]This bit is warm reset insensitive when CPSW RESET_ISO is enabled " end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_OCPWP_L3_CLKSTCTRL" description="This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain." id="PRCM_CM_PER_OCPWP_L3_CLKSTCTRL" offset="0xC00" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" This field indicates the state of the  OCPWP L3 clock in the domain." end="8" id="CLKACTIVITY_OCPWP_L3_GCLK" rwaccess="R" width="1">
    <bitenum description="1" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="0" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Controls the clock state transition of the OCPWP clock domain." end="0" id="CLKTRCTRL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="SW_WKUP: Start a software forced wake-up transition on the domain." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="SW_SLEEP: Start a software forced sleep transition on the domain." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_PER_OCPWP_CLKCTRL" description="This register manages the OCPWP clocks." id="PRCM_CM_PER_OCPWP_CLKCTRL" offset="0xC20" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
</module>
