verilog work "bcd_7_seg.v"
