

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_s'
================================================================
* Date:           Wed Aug 14 11:42:36 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.196 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.115 us|  0.115 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.19>
ST_1 : Operation 25 [1/1] (1.41ns)   --->   "%layer2_out_read = read i384 @_ssdm_op_Read.ap_fifo.volatile.i384P0A, i384 %layer2_out" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 25 'read' 'layer2_out_read' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 384> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a = trunc i384 %layer2_out_read" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 26 'trunc' 'a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%a_23 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 352, i32 367" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 27 'partselect' 'a_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%a_22 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 368, i32 383" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 28 'partselect' 'a_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%a_1 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 16, i32 31" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 29 'partselect' 'a_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_2 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 32, i32 47" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 30 'partselect' 'a_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%a_3 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 48, i32 63" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 31 'partselect' 'a_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a_4 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 64, i32 79" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 32 'partselect' 'a_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%a_5 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 80, i32 95" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 33 'partselect' 'a_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%a_6 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 96, i32 111" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 34 'partselect' 'a_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%a_7 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 112, i32 127" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 35 'partselect' 'a_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%a_8 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 128, i32 143" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 36 'partselect' 'a_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%a_9 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 144, i32 159" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 37 'partselect' 'a_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%a_21 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 160, i32 175" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 38 'partselect' 'a_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%a_10 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 176, i32 191" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 39 'partselect' 'a_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%a_11 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 192, i32 207" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 40 'partselect' 'a_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%a_12 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 208, i32 223" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 41 'partselect' 'a_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%a_13 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 224, i32 239" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 42 'partselect' 'a_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%a_14 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 240, i32 255" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 43 'partselect' 'a_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%a_15 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 256, i32 271" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 44 'partselect' 'a_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%a_16 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 272, i32 287" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 45 'partselect' 'a_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%a_17 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 288, i32 303" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 46 'partselect' 'a_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%a_18 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 304, i32 319" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 47 'partselect' 'a_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%a_19 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 320, i32 335" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 48 'partselect' 'a_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%a_20 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %layer2_out_read, i32 336, i32 351" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 49 'partselect' 'a_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %a" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 50 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.94ns)   --->   "%mul_ln42 = mul i26 %sext_ln42, i26 1717" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 51 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.84ns)   --->   "%add_ln42 = add i26 %mul_ln42, i26 159744" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 52 'add' 'add_ln42' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 53 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i16 %a_1" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 54 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.94ns)   --->   "%mul_ln42_1 = mul i26 %sext_ln42_1, i26 3285" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 55 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.84ns)   --->   "%add_ln42_1 = add i26 %mul_ln42_1, i26 65887232" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 56 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_1, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 57 'partselect' 'trunc_ln41_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i16 %a_2" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 58 'sext' 'sext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.94ns)   --->   "%mul_ln42_2 = mul i26 %sext_ln42_2, i26 2755" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 59 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.84ns)   --->   "%add_ln42_2 = add i26 %mul_ln42_2, i26 66532352" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 60 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_2, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 61 'partselect' 'trunc_ln41_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i16 %a_3" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 62 'sext' 'sext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.94ns)   --->   "%mul_ln42_3 = mul i26 %sext_ln42_3, i26 2171" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 63 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.84ns)   --->   "%add_ln42_3 = add i26 %mul_ln42_3, i26 14336" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 64 'add' 'add_ln42_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln41_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_3, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 65 'partselect' 'trunc_ln41_3' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln42_4 = sext i16 %a_4" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 66 'sext' 'sext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.94ns)   --->   "%mul_ln42_4 = mul i26 %sext_ln42_4, i26 4135" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 67 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.84ns)   --->   "%add_ln42_4 = add i26 %mul_ln42_4, i26 66523136" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 68 'add' 'add_ln42_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln41_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_4, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 69 'partselect' 'trunc_ln41_4' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln42_5 = sext i16 %a_5" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 70 'sext' 'sext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.94ns)   --->   "%mul_ln42_5 = mul i26 %sext_ln42_5, i26 2116" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 71 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.84ns)   --->   "%add_ln42_5 = add i26 %mul_ln42_5, i26 1182720" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 72 'add' 'add_ln42_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln41_5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_5, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 73 'partselect' 'trunc_ln41_5' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln42_6 = sext i16 %a_6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 74 'sext' 'sext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.94ns)   --->   "%mul_ln42_6 = mul i26 %sext_ln42_6, i26 7316" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 75 'mul' 'mul_ln42_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.84ns)   --->   "%add_ln42_6 = add i26 %mul_ln42_6, i26 883712" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 76 'add' 'add_ln42_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln41_6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_6, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 77 'partselect' 'trunc_ln41_6' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.78>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln42_7 = sext i16 %a_7" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 78 'sext' 'sext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.94ns)   --->   "%mul_ln42_7 = mul i26 %sext_ln42_7, i26 2084" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 79 'mul' 'mul_ln42_7' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.84ns)   --->   "%add_ln42_7 = add i26 %mul_ln42_7, i26 1024000" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 80 'add' 'add_ln42_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln41_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_7, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 81 'partselect' 'trunc_ln41_7' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.78>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln42_8 = sext i16 %a_8" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 82 'sext' 'sext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (1.94ns)   --->   "%mul_ln42_8 = mul i26 %sext_ln42_8, i26 2384" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 83 'mul' 'mul_ln42_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.84ns)   --->   "%add_ln42_8 = add i26 %mul_ln42_8, i26 67077120" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 84 'add' 'add_ln42_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln41_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_8, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 85 'partselect' 'trunc_ln41_8' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.78>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln42_9 = sext i16 %a_9" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 86 'sext' 'sext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (1.94ns)   --->   "%mul_ln42_9 = mul i26 %sext_ln42_9, i26 3542" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 87 'mul' 'mul_ln42_9' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.84ns)   --->   "%add_ln42_9 = add i26 %mul_ln42_9, i26 66590720" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 88 'add' 'add_ln42_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln41_9 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_9, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 89 'partselect' 'trunc_ln41_9' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln42_10 = sext i16 %a_21" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 90 'sext' 'sext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (1.94ns)   --->   "%mul_ln42_10 = mul i26 %sext_ln42_10, i26 3635" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 91 'mul' 'mul_ln42_10' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.84ns)   --->   "%add_ln42_10 = add i26 %mul_ln42_10, i26 1882112" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 92 'add' 'add_ln42_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln41_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_10, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 93 'partselect' 'trunc_ln41_s' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.78>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln42_11 = sext i16 %a_10" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 94 'sext' 'sext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (1.94ns)   --->   "%mul_ln42_11 = mul i26 %sext_ln42_11, i26 3715" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 95 'mul' 'mul_ln42_11' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (0.84ns)   --->   "%add_ln42_11 = add i26 %mul_ln42_11, i26 1441792" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 96 'add' 'add_ln42_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln41_10 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_11, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 97 'partselect' 'trunc_ln41_10' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.78>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln42_12 = sext i16 %a_11" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 98 'sext' 'sext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (1.94ns)   --->   "%mul_ln42_12 = mul i26 %sext_ln42_12, i26 3291" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 99 'mul' 'mul_ln42_12' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.84ns)   --->   "%add_ln42_12 = add i26 %mul_ln42_12, i26 419840" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 100 'add' 'add_ln42_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln41_11 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_12, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 101 'partselect' 'trunc_ln41_11' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.78>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln42_13 = sext i16 %a_12" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 102 'sext' 'sext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (1.94ns)   --->   "%mul_ln42_13 = mul i26 %sext_ln42_13, i26 3179" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 103 'mul' 'mul_ln42_13' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 104 [1/1] (0.84ns)   --->   "%add_ln42_13 = add i26 %mul_ln42_13, i26 66196480" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 104 'add' 'add_ln42_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln41_12 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_13, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 105 'partselect' 'trunc_ln41_12' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.78>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln42_14 = sext i16 %a_13" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 106 'sext' 'sext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (1.94ns)   --->   "%mul_ln42_14 = mul i26 %sext_ln42_14, i26 5519" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 107 'mul' 'mul_ln42_14' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.84ns)   --->   "%add_ln42_14 = add i26 %mul_ln42_14, i26 1274880" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 108 'add' 'add_ln42_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln41_13 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_14, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 109 'partselect' 'trunc_ln41_13' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.78>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln42_15 = sext i16 %a_14" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 110 'sext' 'sext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (1.94ns)   --->   "%mul_ln42_15 = mul i26 %sext_ln42_15, i26 2365" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 111 'mul' 'mul_ln42_15' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [1/1] (0.84ns)   --->   "%add_ln42_15 = add i26 %mul_ln42_15, i26 66560" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 112 'add' 'add_ln42_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln41_14 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_15, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 113 'partselect' 'trunc_ln41_14' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.78>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln42_16 = sext i16 %a_15" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 114 'sext' 'sext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (1.94ns)   --->   "%mul_ln42_16 = mul i26 %sext_ln42_16, i26 2520" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 115 'mul' 'mul_ln42_16' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 116 [1/1] (0.84ns)   --->   "%add_ln42_16 = add i26 %mul_ln42_16, i26 66622464" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 116 'add' 'add_ln42_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln41_15 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_16, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 117 'partselect' 'trunc_ln41_15' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.78>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln42_17 = sext i16 %a_16" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 118 'sext' 'sext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (1.94ns)   --->   "%mul_ln42_17 = mul i26 %sext_ln42_17, i26 3038" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 119 'mul' 'mul_ln42_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [1/1] (0.84ns)   --->   "%add_ln42_17 = add i26 %mul_ln42_17, i26 66136064" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 120 'add' 'add_ln42_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln41_16 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_17, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 121 'partselect' 'trunc_ln41_16' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.78>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln42_18 = sext i16 %a_17" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 122 'sext' 'sext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (1.94ns)   --->   "%mul_ln42_18 = mul i26 %sext_ln42_18, i26 4815" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 123 'mul' 'mul_ln42_18' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 124 [1/1] (0.84ns)   --->   "%add_ln42_18 = add i26 %mul_ln42_18, i26 66037760" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 124 'add' 'add_ln42_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln41_17 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_18, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 125 'partselect' 'trunc_ln41_17' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.78>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln42_19 = sext i16 %a_18" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 126 'sext' 'sext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (1.94ns)   --->   "%mul_ln42_19 = mul i26 %sext_ln42_19, i26 1974" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 127 'mul' 'mul_ln42_19' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 128 [1/1] (0.84ns)   --->   "%add_ln42_19 = add i26 %mul_ln42_19, i26 67098624" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 128 'add' 'add_ln42_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln41_18 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_19, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 129 'partselect' 'trunc_ln41_18' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.78>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln42_20 = sext i16 %a_19" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 130 'sext' 'sext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (1.94ns)   --->   "%mul_ln42_20 = mul i26 %sext_ln42_20, i26 3434" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 131 'mul' 'mul_ln42_20' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 132 [1/1] (0.84ns)   --->   "%add_ln42_20 = add i26 %mul_ln42_20, i26 66621440" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 132 'add' 'add_ln42_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln41_19 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_20, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 133 'partselect' 'trunc_ln41_19' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 2.78>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln42_21 = sext i16 %a_20" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 134 'sext' 'sext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (1.94ns)   --->   "%mul_ln42_21 = mul i26 %sext_ln42_21, i26 4017" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 135 'mul' 'mul_ln42_21' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 136 [1/1] (0.84ns)   --->   "%add_ln42_21 = add i26 %mul_ln42_21, i26 743424" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 136 'add' 'add_ln42_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln41_20 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_21, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 137 'partselect' 'trunc_ln41_20' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 2.78>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln42_22 = sext i16 %a_23" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 138 'sext' 'sext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (1.94ns)   --->   "%mul_ln42_22 = mul i26 %sext_ln42_22, i26 4264" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 139 'mul' 'mul_ln42_22' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 140 [1/1] (0.84ns)   --->   "%add_ln42_22 = add i26 %mul_ln42_22, i26 67584" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 140 'add' 'add_ln42_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln41_21 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_22, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 141 'partselect' 'trunc_ln41_21' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 4.19>
ST_24 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %layer4_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %layer2_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_3, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_batchnorm_stream.h:22]   --->   Operation 144 'specresourcelimit' 'specresourcelimit_ln22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln42_23 = sext i16 %a_22" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 145 'sext' 'sext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (1.94ns)   --->   "%mul_ln42_23 = mul i26 %sext_ln42_23, i26 2184" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 146 'mul' 'mul_ln42_23' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 147 [1/1] (0.84ns)   --->   "%add_ln42_23 = add i26 %mul_ln42_23, i26 750592" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 147 'add' 'add_ln42_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln41_22 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_23, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 148 'partselect' 'trunc_ln41_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %trunc_ln41_22, i16 %trunc_ln41_21, i16 %trunc_ln41_20, i16 %trunc_ln41_19, i16 %trunc_ln41_18, i16 %trunc_ln41_17, i16 %trunc_ln41_16, i16 %trunc_ln41_15, i16 %trunc_ln41_14, i16 %trunc_ln41_13, i16 %trunc_ln41_12, i16 %trunc_ln41_11, i16 %trunc_ln41_10, i16 %trunc_ln41_s, i16 %trunc_ln41_9, i16 %trunc_ln41_8, i16 %trunc_ln41_7, i16 %trunc_ln41_6, i16 %trunc_ln41_5, i16 %trunc_ln41_4, i16 %trunc_ln41_3, i16 %trunc_ln41_2, i16 %trunc_ln41_1, i16 %trunc_ln" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 149 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (1.41ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i384P0A, i384 %layer4_out, i384 %p_0" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 150 'write' 'write_ln46' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 384> <Depth = 1> <FIFO>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 151 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.196ns
The critical path consists of the following:
	fifo read operation ('layer2_out_read', firmware/nnet_utils/nnet_batchnorm_stream.h:28) on port 'layer2_out' (firmware/nnet_utils/nnet_batchnorm_stream.h:28) [6]  (1.412 ns)
	'mul' operation ('mul_ln42', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [32]  (1.940 ns)
	'add' operation ('add_ln42', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [33]  (0.844 ns)

 <State 2>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_1', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [36]  (1.940 ns)
	'add' operation ('add_ln42_1', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [37]  (0.844 ns)

 <State 3>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_2', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [40]  (1.940 ns)
	'add' operation ('add_ln42_2', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [41]  (0.844 ns)

 <State 4>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_3', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [44]  (1.940 ns)
	'add' operation ('add_ln42_3', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [45]  (0.844 ns)

 <State 5>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_4', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [48]  (1.940 ns)
	'add' operation ('add_ln42_4', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [49]  (0.844 ns)

 <State 6>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_5', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [52]  (1.940 ns)
	'add' operation ('add_ln42_5', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [53]  (0.844 ns)

 <State 7>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_6', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [56]  (1.940 ns)
	'add' operation ('add_ln42_6', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [57]  (0.844 ns)

 <State 8>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_7', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [60]  (1.940 ns)
	'add' operation ('add_ln42_7', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [61]  (0.844 ns)

 <State 9>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_8', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [64]  (1.940 ns)
	'add' operation ('add_ln42_8', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [65]  (0.844 ns)

 <State 10>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_9', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [68]  (1.940 ns)
	'add' operation ('add_ln42_9', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [69]  (0.844 ns)

 <State 11>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_10', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [72]  (1.940 ns)
	'add' operation ('add_ln42_10', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [73]  (0.844 ns)

 <State 12>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_11', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [76]  (1.940 ns)
	'add' operation ('add_ln42_11', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [77]  (0.844 ns)

 <State 13>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_12', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [80]  (1.940 ns)
	'add' operation ('add_ln42_12', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [81]  (0.844 ns)

 <State 14>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_13', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [84]  (1.940 ns)
	'add' operation ('add_ln42_13', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [85]  (0.844 ns)

 <State 15>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_14', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [88]  (1.940 ns)
	'add' operation ('add_ln42_14', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [89]  (0.844 ns)

 <State 16>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_15', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [92]  (1.940 ns)
	'add' operation ('add_ln42_15', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [93]  (0.844 ns)

 <State 17>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_16', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [96]  (1.940 ns)
	'add' operation ('add_ln42_16', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [97]  (0.844 ns)

 <State 18>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_17', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [100]  (1.940 ns)
	'add' operation ('add_ln42_17', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [101]  (0.844 ns)

 <State 19>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_18', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [104]  (1.940 ns)
	'add' operation ('add_ln42_18', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [105]  (0.844 ns)

 <State 20>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_19', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [108]  (1.940 ns)
	'add' operation ('add_ln42_19', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [109]  (0.844 ns)

 <State 21>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_20', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [112]  (1.940 ns)
	'add' operation ('add_ln42_20', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [113]  (0.844 ns)

 <State 22>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_21', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [116]  (1.940 ns)
	'add' operation ('add_ln42_21', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [117]  (0.844 ns)

 <State 23>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_22', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [120]  (1.940 ns)
	'add' operation ('add_ln42_22', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [121]  (0.844 ns)

 <State 24>: 4.196ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_23', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [124]  (1.940 ns)
	'add' operation ('add_ln42_23', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [125]  (0.844 ns)
	fifo write operation ('write_ln46', firmware/nnet_utils/nnet_batchnorm_stream.h:46) on port 'layer4_out' (firmware/nnet_utils/nnet_batchnorm_stream.h:46) [128]  (1.412 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
