set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {reg4bitsc.vho reg4bitsc_vhd.sdo}}
	{{"Fast Model"} {reg4bitsc_fast.vho reg4bitsc_vhd_fast.sdo}}
}
