# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do function1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/etudiant/Desktop/MOUNIR_VHDL/regsitre.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:08 on Dec 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/regsitre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regsitre
# -- Compiling architecture arch_registre of regsitre
# End time: 19:30:08 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:08 on Dec 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gestion
# -- Compiling architecture rtl of gestion
# End time: 19:30:08 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/etudiant/Desktop/MOUNIR_VHDL/gen_imp.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:08 on Dec 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/gen_imp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gen_imp
# -- Compiling architecture rtl of gen_imp
# End time: 19:30:08 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/etudiant/Desktop/MOUNIR_VHDL/edge_detector.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:08 on Dec 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/edge_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity edge_detector
# -- Compiling architecture rtl of edge_detector
# End time: 19:30:08 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/etudiant/Desktop/MOUNIR_VHDL/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:09 on Dec 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture rtl of counter
# End time: 19:30:09 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/etudiant/Desktop/MOUNIR_VHDL/mef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:09 on Dec 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/mef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mef
# -- Compiling architecture rtl of mef
# End time: 19:30:09 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Dec 11,2022
# vcom -reportprogress 300 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture rtl of counter
# End time: 19:30:44 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/edge_detector.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Dec 11,2022
# vcom -reportprogress 300 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/edge_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity edge_detector
# -- Compiling architecture rtl of edge_detector
# End time: 19:30:44 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/gen_imp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Dec 11,2022
# vcom -reportprogress 300 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/gen_imp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gen_imp
# -- Compiling architecture rtl of gen_imp
# End time: 19:30:44 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Dec 11,2022
# vcom -reportprogress 300 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gestion
# -- Compiling architecture rtl of gestion
# End time: 19:30:44 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/mef.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Dec 11,2022
# vcom -reportprogress 300 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/mef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mef
# -- Compiling architecture rtl of mef
# End time: 19:30:44 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/regsitre.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Dec 11,2022
# vcom -reportprogress 300 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/regsitre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regsitre
# -- Compiling architecture arch_registre of regsitre
# End time: 19:30:44 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/tb_gestion.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:44 on Dec 11,2022
# vcom -reportprogress 300 -work work C:/Users/etudiant/Desktop/MOUNIR_VHDL/tb_gestion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_gestion
# -- Compiling architecture tb of tb_gestion
# -- Loading entity gestion
# End time: 19:30:44 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_gestion
# vsim -gui -l msim_transcript work.tb_gestion 
# Start time: 19:30:54 on Dec 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_gestion(tb)
# Loading work.gestion(rtl)
# Loading work.edge_detector(rtl)
# Loading work.gen_imp(rtl)
# Loading work.counter(rtl)
# Loading work.regsitre(arch_registre)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mef(rtl)
add wave -position insertpoint sim:/tb_gestion/*
add wave -position insertpoint sim:/tb_gestion/gestion_anemometre/machine/*
add wave -position insertpoint sim:/tb_gestion/gestion_anemometre/edge/*
add wave -position insertpoint sim:/tb_gestion/gestion_anemometre/count/*
add wave -position insertpoint sim:/tb_gestion/gestion_anemometre/gen/*
run
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 1  Instance: /tb_gestion/gestion_anemometre/gen
# WARNING: No extended dataflow license exists
run
run
# End time: 19:36:36 on Dec 11,2022, Elapsed time: 0:05:42
# Errors: 0, Warnings: 2
