
---------- Begin Simulation Statistics ----------
# Stats desc: Network start
final_tick                                40007219200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              152825661                       # Simulator instruction rate (inst/s)
host_mem_usage                                9872896                       # Number of bytes of host memory used
host_op_rate                                278807087                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.16                       # Real time elapsed on the host
host_tick_rate                               82394365                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    23903845                       # Number of instructions simulated
sim_ops                                      43625597                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000013                       # Number of seconds simulated
sim_ticks                                    12893600                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.ruby.Directory_Controller.Fetch            342      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch          342      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data          342      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data          342      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1325                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1325    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1325                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1516                      
system.ruby.IFETCH.latency_hist_seqr     |        1516    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1516                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          191                      
system.ruby.IFETCH.miss_latency_hist_seqr |         191    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          191                      
system.ruby.L1Cache_Controller.Data_Exclusive |         124    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          124                      
system.ruby.L1Cache_Controller.Data_all_Acks |         225    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total          225                      
system.ruby.L1Cache_Controller.E.Load    |         416    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total          416                      
system.ruby.L1Cache_Controller.E.Store   |          18    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           18                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total           29                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         124    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          124                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         196    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          196                      
system.ruby.L1Cache_Controller.Ifetch    |        1516    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total         1516                      
system.ruby.L1Cache_Controller.L1_Replacement |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total            9                      
system.ruby.L1Cache_Controller.Load      |         822    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total          822                      
system.ruby.L1Cache_Controller.M.Load    |         273    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total          273                      
system.ruby.L1Cache_Controller.M.Store   |         370    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total          370                      
system.ruby.L1Cache_Controller.NP.Ifetch |         191    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          191                      
system.ruby.L1Cache_Controller.NP.Load   |         129    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          129                      
system.ruby.L1Cache_Controller.NP.Store  |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total           29                      
system.ruby.L1Cache_Controller.S.Ifetch  |        1325    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total         1325                      
system.ruby.L1Cache_Controller.S.L1_Replacement |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total            9                      
system.ruby.L1Cache_Controller.S.Load    |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            4                      
system.ruby.L1Cache_Controller.Store     |         417    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total          417                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          153      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data           29      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          189      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          124      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            129      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX             29      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          191      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          153      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data           342      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          124      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX           29      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          189      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR            2      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          693                      
system.ruby.LD.hit_latency_hist_seqr     |         693    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          693                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          822                      
system.ruby.LD.latency_hist_seqr         |         822    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           822                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          129                      
system.ruby.LD.miss_latency_hist_seqr    |         129    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          129                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           37                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          37    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           37                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           40                      
system.ruby.RMW_Read.latency_hist_seqr   |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           40                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            3                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            3                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          351                      
system.ruby.ST.hit_latency_hist_seqr     |         351    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          351                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          377                      
system.ruby.ST.latency_hist_seqr         |         377    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           377                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           26                      
system.ruby.ST.miss_latency_hist_seqr    |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           26                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   1193                       # delay histogram for all message
system.ruby.delayHist::mean                  0.003353                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.115808                       # delay histogram for all message
system.ruby.delayHist                    |        1192     99.92%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           1      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     1193                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           502                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         502    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             502                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           691                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.005789                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.152167                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         690     99.86%     99.86% |           0      0.00%     99.86% |           0      0.00%     99.86% |           0      0.00%     99.86% |           1      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             691                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.013262                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4021.107369                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.013262                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   496.901564                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.014271                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   496.920953                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         2406                      
system.ruby.hit_latency_hist_seqr        |        2406    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         2406                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1239                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         1081                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          158                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1516                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1325                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          191                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             9                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.151951                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   499.945710                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.027068                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   999.813861                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.013534                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3482.789913                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005933                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   493.353292                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.026525                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.503630                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.013534                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  3998.324750                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          349                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            7                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          342                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          349                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             7                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          342                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.013805                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   501.031519                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.013262                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3477.496589                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.005933                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3452.658687                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           2755                      
system.ruby.latency_hist_seqr            |        2755    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             2755                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          349                      
system.ruby.miss_latency_hist_seqr       |         349    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          349                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.013534                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  1999.472607                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.005933                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time  1479.943539                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.013262                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2022.875688                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.013534                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1496.424583                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.013262                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time  1490.588355                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.013534                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2489.684806                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.013534                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  2998.976236                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.013262                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time  2484.120030                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.005933                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time  2466.378671                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.013262                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3022.069087                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            16584                      
system.ruby.network.msg_byte.Response_Control         3672                      
system.ruby.network.msg_byte.Response_Data        82920                      
system.ruby.network.msg_count.Control            2073                      
system.ruby.network.msg_count.Response_Control          459                      
system.ruby.network.msg_count.Response_Data         2073                      
system.ruby.network.routers0.msg_bytes.Control::0         2792                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         1224                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        13960                      
system.ruby.network.routers0.msg_count.Control::0          349                      
system.ruby.network.routers0.msg_count.Response_Control::2          153                      
system.ruby.network.routers0.msg_count.Response_Data::1          349                      
system.ruby.network.routers0.percent_links_utilized     2.178423                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.013534                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  2986.256749                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.013534                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1499.662623                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.005933                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time   986.667805                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     3.383488                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        13960                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          349                      
system.ruby.network.routers0.throttle1.link_utilization     0.973359                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         2792                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         1224                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          349                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          153                      
system.ruby.network.routers1.msg_bytes.Control::0         5528                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         1224                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        27640                      
system.ruby.network.routers1.msg_count.Control::0          691                      
system.ruby.network.routers1.msg_count.Response_Control::2          153                      
system.ruby.network.routers1.msg_count.Response_Data::1          691                      
system.ruby.network.routers1.percent_links_utilized     4.167798                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.013534                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3498.669883                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.013262                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  2980.827699                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.005933                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time  2959.538069                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.013573                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1523.220821                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.013611                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time   999.736303                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     4.288983                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         2792                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         1224                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        13680                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          349                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          153                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          342                      
system.ruby.network.routers1.throttle1.link_utilization     4.046613                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         2736                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        13960                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          342                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          349                      
system.ruby.network.routers2.msg_bytes.Control::0         2736                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        13680                      
system.ruby.network.routers2.msg_count.Control::0          342                      
system.ruby.network.routers2.msg_count.Response_Data::1          342                      
system.ruby.network.routers2.percent_links_utilized     1.989374                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.013262                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3521.607618                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.013262                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time   993.764349                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.663125                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         2736                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          342                      
system.ruby.network.routers2.throttle1.link_utilization     3.315624                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        13680                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          342                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         5528                      
system.ruby.network.routers6.msg_bytes.Response_Control::2         1224                      
system.ruby.network.routers6.msg_bytes.Response_Data::1        27640                      
system.ruby.network.routers6.msg_count.Control::0          691                      
system.ruby.network.routers6.msg_count.Response_Control::2          153                      
system.ruby.network.routers6.msg_count.Response_Data::1          691                      
system.ruby.network.routers6.percent_links_utilized     1.389266                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.013534                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  1993.074084                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.013534                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2499.243811                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.013262                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time  1987.373582                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.005933                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time  1973.180495                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.013262                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2522.491777                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization     3.383488                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1        13960                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          349                      
system.ruby.network.routers6.throttle1.link_utilization     4.288983                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         2792                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2         1224                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1        13680                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          349                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2          153                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1          342                      
system.ruby.network.routers6.throttle2.link_utilization     0.663125                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0         2736                      
system.ruby.network.routers6.throttle2.msg_count.Control::0          342                      
system.ruby.network.routers6.throttle3.link_utilization            0                      
system.ruby.network.routers6.throttle4.link_utilization            0                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples         2749                      
system.ruby.outstanding_req_hist_seqr::mean     3.474354                      
system.ruby.outstanding_req_hist_seqr::gmean     2.859570                      
system.ruby.outstanding_req_hist_seqr::stdev     2.273946                      
system.ruby.outstanding_req_hist_seqr    |         445     16.19%     16.19% |        1238     45.03%     61.22% |         602     21.90%     83.12% |         318     11.57%     94.69% |         103      3.75%     98.44% |          16      0.58%     99.02% |           7      0.25%     99.27% |           7      0.25%     99.53% |          13      0.47%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         2749                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         1668                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          264                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1526                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          358                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         1668                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1310                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            1966                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             156                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          225                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              2972                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             1628                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          264                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                592                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           278                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         5601                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         2263                       # Number of instructions committed
system.switch_cpus.commit.committedOps           4403                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         8577                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.513350                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.665284                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         7482     87.23%     87.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          279      3.25%     90.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          180      2.10%     92.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          134      1.56%     94.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           91      1.06%     95.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           57      0.66%     95.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           43      0.50%     96.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           33      0.38%     96.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          278      3.24%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         8577                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 48                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           63                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              4397                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   656                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            3      0.07%      0.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         3344     75.95%     76.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            3      0.07%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           21      0.48%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          632     14.35%     90.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          352      7.99%     98.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           24      0.55%     99.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           24      0.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         4403                       # Class of committed instruction
system.switch_cpus.commit.refs                   1032                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                2263                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  4403                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.121962                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.121962                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          3074                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          12362                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             4306                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1615                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            271                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           271                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                1128                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    33                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 658                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                1966                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1537                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  4647                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           138                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                   6835                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles             542                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.121983                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         4576                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          514                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.424086                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         9542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.476630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.858254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             7146     74.89%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              205      2.15%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              205      2.15%     79.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              203      2.13%     81.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              116      1.22%     82.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              198      2.08%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               89      0.93%     85.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              162      1.70%     87.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1218     12.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         9542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                46                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               55                       # number of floating regfile writes
system.switch_cpus.idleCycles                    6575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          334                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              977                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.491282                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 1796                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                655                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1223                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1469                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           32                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          976                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        10008                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1141                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          526                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          7918                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             12                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            271                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            22                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           87                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          812                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          599                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            9                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              7700                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  7724                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.657792                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              5065                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.479246                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   7775                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            10781                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            6040                       # number of integer regfile writes
system.switch_cpus.ipc                       0.140411                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.140411                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          107      1.27%      1.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          6365     75.34%     76.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            4      0.05%     76.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            28      0.33%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           14      0.17%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1120     13.26%     90.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          671      7.94%     98.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           96      1.14%     99.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           43      0.51%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           8448                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             165                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          322                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          101                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          288                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 127                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015033                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              95     74.80%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              9      7.09%     81.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            11      8.66%     90.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            9      7.09%     97.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            3      2.36%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           8303                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        26289                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         7623                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        15321                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               9987                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              8448                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           21                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         5593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           50                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         6603                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         9542                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.885349                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.867719                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         7171     75.15%     75.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          532      5.58%     80.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          389      4.08%     84.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          335      3.51%     88.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          323      3.39%     91.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          296      3.10%     94.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          226      2.37%     97.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          155      1.62%     98.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          115      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         9542                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.524167                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1537                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    29                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           44                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           26                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1469                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          976                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            4021                       # number of misc regfile reads
system.switch_cpus.numCycles                    16117                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            2804                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          4617                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            139                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             4440                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            70                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         27979                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          11629                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        11481                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1721                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents             19                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            271                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           254                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             6841                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           87                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        17143                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           47                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            3                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               644                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                18303                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               21003                       # The number of ROB writes
system.switch_cpus.timesIdled                     115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF  40007219200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst        49152                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data         7509                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      276173620                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst        49152                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    242260376                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data         2703                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19251649                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst         1536                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data         1028                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36182557                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data          379                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2694361                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  18785383756282                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  2629656186015                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst   3812123844                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data    582381957                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      21419434448098                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 18785383756282                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst   3812123844                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 18789195880127                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 1492907023640                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    209638891                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     1493116662530                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 18785383756282                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 4122563209654                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst   3812123844                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data    792020848                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     22912551110629                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        10944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              10944                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 342                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    848793200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848793200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    848793200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            848793200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000426700                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 660                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         342                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7129985                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14824985                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20847.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43347.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      213                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   342                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.016529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.284277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.714961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           57     47.11%     47.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           42     34.71%     81.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            7      5.79%     87.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      2.48%     90.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      3.31%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      4.13%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.65%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      0.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          121                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  21888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   10944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1697.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      12809500                       # Total gap between requests
system.mem_ctrls.avgGap                      37454.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        10944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 848793199.726996302605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          342                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     14824985                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     43347.91                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    62.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         170027.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         75398.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              818202                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     233517.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1233614.350000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      9030.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2539790.150000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        196.980684                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE         9900                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     12343700                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         221642.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               103488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              919842                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     233517.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1225165.350000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      9082.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2712738.350000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        210.394176                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        96400                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     12257200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       12893600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40007219200                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Reordering start
final_tick                                40030460800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              122935924                       # Simulator instruction rate (inst/s)
host_mem_usage                                9878016                       # Number of bytes of host memory used
host_op_rate                                224319152                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.19                       # Real time elapsed on the host
host_tick_rate                              119423269                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    23917233                       # Number of instructions simulated
sim_ops                                      43652612                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000023                       # Number of seconds simulated
sim_ticks                                    23241600                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.ruby.Directory_Controller.Fetch            710      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch          710      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data          709      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data          709      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         5183                      
system.ruby.IFETCH.hit_latency_hist_seqr |        5183    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         5183                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         5548                      
system.ruby.IFETCH.latency_hist_seqr     |        5548    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         5548                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          365                      
system.ruby.IFETCH.miss_latency_hist_seqr |         365    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          365                      
system.ruby.L1Cache_Controller.Data_Exclusive |         286    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          286                      
system.ruby.L1Cache_Controller.Data_all_Acks |         627    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total          627                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          15    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           15                      
system.ruby.L1Cache_Controller.E.Load    |        2605    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         2605                      
system.ruby.L1Cache_Controller.E.Store   |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           32                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |          61    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total           61                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         286    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          286                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         566    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          566                      
system.ruby.L1Cache_Controller.Ifetch    |        7070    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total         7070                      
system.ruby.L1Cache_Controller.L1_Replacement |         230    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          230                      
system.ruby.L1Cache_Controller.Load      |        5164    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total         5164                      
system.ruby.L1Cache_Controller.M.L1_Replacement |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total            7                      
system.ruby.L1Cache_Controller.M.Load    |        2256    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total         2256                      
system.ruby.L1Cache_Controller.M.Store   |        2657    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         2657                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           5    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            5                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          22    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           22                      
system.ruby.L1Cache_Controller.NP.Ifetch |         557    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          557                      
system.ruby.L1Cache_Controller.NP.Load   |         296    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          296                      
system.ruby.L1Cache_Controller.NP.Store  |          61    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total           61                      
system.ruby.L1Cache_Controller.S.Ifetch  |        6508    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total         6508                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         208    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          208                      
system.ruby.L1Cache_Controller.S.Load    |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            7                      
system.ruby.L1Cache_Controller.Store     |        2750    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total         2750                      
system.ruby.L1Cache_Controller.WB_Ack    |          22    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           22                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          347      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data           53      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          379      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          277      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            296      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX             61      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          557      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             22      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            9      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           22      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          344      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data           709      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          277      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX           53      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          380      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           10      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            3      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          172      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock            3      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         4175                      
system.ruby.LD.hit_latency_hist_seqr     |        4175    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         4175                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         4342                      
system.ruby.LD.latency_hist_seqr         |        4342    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          4342                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          167                      
system.ruby.LD.miss_latency_hist_seqr    |         167    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          167                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            5                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            5                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           10                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            5                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            5                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           10                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           10                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          142                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         142    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          142                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          153                      
system.ruby.RMW_Read.latency_hist_seqr   |         153    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          153                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           11                      
system.ruby.RMW_Read.miss_latency_hist_seqr |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           11                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         2144                      
system.ruby.ST.hit_latency_hist_seqr     |        2144    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         2144                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         2160                      
system.ruby.ST.latency_hist_seqr         |        2160    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          2160                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           16                      
system.ruby.ST.miss_latency_hist_seqr    |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           16                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   1734                       # delay histogram for all message
system.ruby.delayHist::mean                  0.026528                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.328296                       # delay histogram for all message
system.ruby.delayHist                    |        1722     99.31%     99.31% |           0      0.00%     99.31% |           2      0.12%     99.42% |           0      0.00%     99.42% |           9      0.52%     99.94% |           0      0.00%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     1734                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           781                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.051216                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.461257                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         771     98.72%     98.72% |           0      0.00%     98.72% |           1      0.13%     98.85% |           0      0.00%     98.85% |           8      1.02%     99.87% |           0      0.00%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             781                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           953                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.006296                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.144806                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         951     99.79%     99.79% |           0      0.00%     99.79% |           1      0.10%     99.90% |           0      0.00%     99.90% |           1      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             953                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.007917                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4002.689143                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.007895                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.008414                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        11659                      
system.ruby.hit_latency_hist_seqr        |       11659    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        11659                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         6675                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         6476                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          199                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         5549                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         5183                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          366                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           111                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.380297                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   510.358581                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            5                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.025256                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.012607                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3634.220530                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004174                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.015834                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   399.580928                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.012628                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4006.410918                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          565                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          197                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          368                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          565                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           197                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          368                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.016845                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   633.757997                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.007895                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.004174                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          12223                      
system.ruby.latency_hist_seqr            |       12223    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            12223                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          564                      
system.ruby.miss_latency_hist_seqr       |         564    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          564                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.012628                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2003.345295                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.004174                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.007917                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2002.689143                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.012607                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1634.220530                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.007895                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.012607                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2634.220530                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.012628                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3006.410918                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.007895                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.004174                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.007917                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3002.689143                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            22392                      
system.ruby.network.msg_byte.Response_Control         5184                      
system.ruby.network.msg_byte.Response_Data       111720                      
system.ruby.network.msg_byte.Writeback_Control          360                      
system.ruby.network.msg_byte.Writeback_Data          840                      
system.ruby.network.msg_count.Control            2799                      
system.ruby.network.msg_count.Response_Control          648                      
system.ruby.network.msg_count.Response_Data         2793                      
system.ruby.network.msg_count.Writeback_Control           45                      
system.ruby.network.msg_count.Writeback_Data           21                      
system.ruby.network.routers0.msg_bytes.Control::0         4520                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          176                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         1552                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        22560                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0          120                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          280                      
system.ruby.network.routers0.msg_count.Control::0          565                      
system.ruby.network.routers0.msg_count.Response_Control::1           22                      
system.ruby.network.routers0.msg_count.Response_Control::2          194                      
system.ruby.network.routers0.msg_count.Response_Data::1          564                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           15                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            7                      
system.ruby.network.routers0.percent_links_utilized     3.172127                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.012607                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3134.220530                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.012865                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1503.345295                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.004174                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     4.934062                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          176                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        22560                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           22                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          564                      
system.ruby.network.routers0.throttle1.link_utilization     1.410193                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         4520                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         1552                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0          120                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          280                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          565                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          194                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           15                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            7                      
system.ruby.network.routers1.msg_bytes.Control::0         7464                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          176                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         1552                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        37240                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0          120                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          280                      
system.ruby.network.routers1.msg_count.Control::0          933                      
system.ruby.network.routers1.msg_count.Response_Control::1           22                      
system.ruby.network.routers1.msg_count.Response_Control::2          194                      
system.ruby.network.routers1.msg_count.Response_Data::1          931                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           15                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            7                      
system.ruby.network.routers1.percent_links_utilized     5.460598                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.012628                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3506.410918                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.007895                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.004174                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.008046                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1502.689143                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.012671                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1134.220530                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     5.223415                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         4520                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         1552                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        14680                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0          120                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          280                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          565                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          194                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          367                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           15                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            7                      
system.ruby.network.routers1.throttle1.link_utilization     5.697782                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         2944                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          176                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        22560                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          368                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           22                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          564                      
system.ruby.network.routers2.msg_bytes.Control::0         2944                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        14680                      
system.ruby.network.routers2.msg_count.Control::0          368                      
system.ruby.network.routers2.msg_count.Response_Data::1          367                      
system.ruby.network.routers2.percent_links_utilized     2.288471                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.007917                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3502.689143                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.007895                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.763720                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         2944                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          368                      
system.ruby.network.routers2.throttle1.link_utilization     3.813222                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        14680                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          367                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         7464                      
system.ruby.network.routers6.msg_bytes.Response_Control::1          176                      
system.ruby.network.routers6.msg_bytes.Response_Control::2         1552                      
system.ruby.network.routers6.msg_bytes.Response_Data::1        37240                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0          120                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0          280                      
system.ruby.network.routers6.msg_count.Control::0          933                      
system.ruby.network.routers6.msg_count.Response_Control::1           22                      
system.ruby.network.routers6.msg_count.Response_Control::2          194                      
system.ruby.network.routers6.msg_count.Response_Data::1          931                      
system.ruby.network.routers6.msg_count.Writeback_Control::0           15                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            7                      
system.ruby.network.routers6.percent_links_utilized     1.820199                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.012607                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2134.220530                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.012822                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2506.410918                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.007895                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.004174                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.007917                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2502.689143                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization     4.934062                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1          176                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1        22560                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1           22                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          564                      
system.ruby.network.routers6.throttle1.link_utilization     5.223415                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         4520                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2         1552                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1        14680                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0          120                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0          280                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          565                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2          194                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1          367                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0           15                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            7                      
system.ruby.network.routers6.throttle2.link_utilization     0.763720                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0         2944                      
system.ruby.network.routers6.throttle2.msg_count.Control::0          368                      
system.ruby.network.routers6.throttle3.link_utilization            0                      
system.ruby.network.routers6.throttle4.link_utilization            0                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        12187                      
system.ruby.outstanding_req_hist_seqr::mean     2.356610                      
system.ruby.outstanding_req_hist_seqr::gmean     1.943238                      
system.ruby.outstanding_req_hist_seqr::stdev     1.600411                      
system.ruby.outstanding_req_hist_seqr    |        4565     37.46%     37.46% |        5350     43.90%     81.36% |        1630     13.37%     94.73% |         485      3.98%     98.71% |         134      1.10%     99.81% |          10      0.08%     99.89% |          13      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        12187                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         5539                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          646                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         5418                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         1769                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         5539                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3770                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            6707                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             599                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          521                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             15289                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             8675                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          646                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               3316                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          1691                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           37                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        14388                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        13388                       # Number of instructions committed
system.switch_cpus.commit.committedOps          27015                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        19242                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.403960                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.517348                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        12574     65.35%     65.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         1684      8.75%     74.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          950      4.94%     79.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         1009      5.24%     84.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          525      2.73%     87.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          280      1.46%     88.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          327      1.70%     90.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          202      1.05%     91.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         1691      8.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        19242                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 76                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          348                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             26893                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  4110                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           79      0.29%      0.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        20246     74.94%     75.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           42      0.16%     75.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          366      1.35%     76.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           10      0.04%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         4087     15.13%     91.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         2124      7.86%     99.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           23      0.09%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           38      0.14%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        27015                       # Class of committed instruction
system.switch_cpus.commit.refs                   6272                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               13388                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 27015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.170003                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.170003                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          5582                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          48767                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             7522                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              7142                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            658                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           721                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                5344                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    31                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2734                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                6707                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              5580                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 12801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           244                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  25387                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            1316                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.230862                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         8166                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         2368                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.873847                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        21625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.441757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.312808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            12498     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              805      3.72%     61.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              637      2.95%     64.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             1139      5.27%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              456      2.11%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              536      2.48%     74.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              464      2.15%     76.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              701      3.24%     79.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             4389     20.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        21625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               144                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              100                       # number of floating regfile writes
system.switch_cpus.idleCycles                    7427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          796                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             4146                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.225320                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 8026                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2717                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            3133                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          6243                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           45                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           57                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         3445                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        41396                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          5309                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1390                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         35598                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             22                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            658                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            30                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          394                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2133                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1284                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          709                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           87                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             37511                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 35164                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.644691                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             24183                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.210381                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  35368                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            52333                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           28989                       # number of integer regfile writes
system.switch_cpus.ipc                       0.460829                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.460829                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          263      0.71%      0.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         27856     75.32%     76.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           42      0.11%     76.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           378      1.02%     77.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           28      0.08%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           20      0.05%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         5428     14.68%     91.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2773      7.50%     99.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          100      0.27%     99.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           96      0.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          36984                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             251                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          502                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          202                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          466                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 474                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012816                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             414     87.34%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             30      6.33%     93.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            30      6.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          36944                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        95694                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        34962                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        55333                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              41275                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             36984                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          121                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        14388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          125                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        18543                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        21625                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.710243                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.342548                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        11873     54.90%     54.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         1605      7.42%     62.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         1660      7.68%     70.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         1443      6.67%     76.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         1383      6.40%     83.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         1420      6.57%     89.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1040      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          750      3.47%     97.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          451      2.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        21625                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.273028                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                5580                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    16                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          239                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          219                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         6243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         3445                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           17074                       # number of misc regfile reads
system.switch_cpus.numCycles                    29052                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            4603                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         29441                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            288                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             7934                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            106                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           119                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        114606                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          46287                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        49676                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              7372                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            186                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            658                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           736                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            20255                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          248                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        70797                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          322                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            6                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts              1461                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            6                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                58954                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               85216                       # The number of ROB writes
system.switch_cpus.timesIdled                     129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF     23241600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     23241600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     23241600                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     23241600                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       227616                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data        41905                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      276386480                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       227616                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    242438840                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        18295                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19267241                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst         7113                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data         5974                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36193080                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         2553                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2696535                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  10421452223599                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  1458838246937                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst   9793473771                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   1803017004                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      11891886961311                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 10421452223599                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst   9793473771                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 10431245697370                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 828210880490                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    787166116                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     828998046606                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 10421452223599                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 2287049127427                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst   9793473771                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   2590183120                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     12720885007917                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED     23241600                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     23241600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        11744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              11744                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 367                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    505300840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             505300840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    505300840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            505300840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000425700                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 719                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         368                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8126437                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                16406437                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22082.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44582.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      211                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   368                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.930818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.454162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   165.847082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           91     57.23%     57.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           43     27.04%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12      7.55%     91.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      3.14%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      1.89%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.26%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.63%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2      1.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          159                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  23552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   11776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1013.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    506.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      23296000                       # Total gap between requests
system.mem_ctrls.avgGap                      63304.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        11776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 506677681.398870944977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     16406437                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     44582.71                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    57.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         227715.000000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         113836.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              843612                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     467035.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     2212129.250000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     27770.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3892098.650000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        167.462595                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE        79400                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     22082200                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         248968.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         121228.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1026564                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     467035.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     2088834.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     134415.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4087045.600000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        175.850441                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1393100                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     20768500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       36135200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40030460800                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Reordering end
final_tick                                40077250400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               76134597                       # Simulator instruction rate (inst/s)
host_mem_usage                                9880064                       # Number of bytes of host memory used
host_op_rate                                138906443                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.31                       # Real time elapsed on the host
host_tick_rate                              148563985                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    23973051                       # Number of instructions simulated
sim_ops                                      43745103                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                    46789600                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.Directory_Controller.Fetch           1301      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         1301      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         1300      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         1300      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         9536                      
system.ruby.IFETCH.hit_latency_hist_seqr |        9536    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         9536                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         9678                      
system.ruby.IFETCH.latency_hist_seqr     |        9678    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         9678                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          142                      
system.ruby.IFETCH.miss_latency_hist_seqr |         142    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          142                      
system.ruby.L1Cache_Controller.Data_Exclusive |         698    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          698                      
system.ruby.L1Cache_Controller.Data_all_Acks |         828    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total          828                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          62    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           62                      
system.ruby.L1Cache_Controller.E.Load    |        4297    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         4297                      
system.ruby.L1Cache_Controller.E.Store   |          38    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           38                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         118    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          118                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         698    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          698                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         710    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          710                      
system.ruby.L1Cache_Controller.Ifetch    |       16748    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        16748                      
system.ruby.L1Cache_Controller.L1_Replacement |         339    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          339                      
system.ruby.L1Cache_Controller.Load      |       20701    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        20701                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           11                      
system.ruby.L1Cache_Controller.M.Load    |       15686    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        15686                      
system.ruby.L1Cache_Controller.M.Store   |        4568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         4568                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           5    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            5                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          73    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           73                      
system.ruby.L1Cache_Controller.NP.Ifetch |         699    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          699                      
system.ruby.L1Cache_Controller.NP.Load   |         710    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          710                      
system.ruby.L1Cache_Controller.NP.Store  |         118    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          118                      
system.ruby.L1Cache_Controller.S.Ifetch  |       16044    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        16044                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         266    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          266                      
system.ruby.L1Cache_Controller.S.Load    |           8    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            8                      
system.ruby.L1Cache_Controller.Store     |        4724    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total         4724                      
system.ruby.L1Cache_Controller.WB_Ack    |          73    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           73                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          816      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          110      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          503      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          687      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            710      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            118      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          699      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             73      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           73      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          813      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          1300      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          687      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          110      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          504      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           12      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            3      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          190      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock            3      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        15123                      
system.ruby.LD.hit_latency_hist_seqr     |       15123    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        15123                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples        15537                      
system.ruby.LD.latency_hist_seqr         |       15537    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         15537                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          414                      
system.ruby.LD.miss_latency_hist_seqr    |         414    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          414                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           38                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          38    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           38                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           38                      
system.ruby.RMW_Read.latency_hist_seqr   |          38    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           38                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         1879                      
system.ruby.ST.hit_latency_hist_seqr     |        1879    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         1879                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         1936                      
system.ruby.ST.latency_hist_seqr         |        1936    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          1936                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           57                      
system.ruby.ST.miss_latency_hist_seqr    |          57    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           57                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   2388                       # delay histogram for all message
system.ruby.delayHist::mean                  0.007538                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.168614                       # delay histogram for all message
system.ruby.delayHist                    |        2383     99.79%     99.79% |           0      0.00%     99.79% |           1      0.04%     99.83% |           0      0.00%     99.83% |           4      0.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     2388                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          1133                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.015887                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.244577                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        1128     99.56%     99.56% |           0      0.00%     99.56% |           1      0.09%     99.65% |           0      0.00%     99.65% |           4      0.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            1133                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          1255                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1255    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            1255                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.006316                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4000.566365                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.006316                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.006442                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        26576                      
system.ruby.hit_latency_hist_seqr        |       26576    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        26576                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        17511                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        17040                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          471                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         9678                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         9536                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          142                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           257                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.416161                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.005343                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.014191                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.007096                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3504.167593                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005012                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.012631                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.007096                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4005.423214                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          613                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           22                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          591                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          613                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            22                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          591                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.007331                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   504.167593                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.006316                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.005012                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          27189                      
system.ruby.latency_hist_seqr            |       27189    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            27189                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          613                      
system.ruby.miss_latency_hist_seqr       |         613    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          613                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.007096                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2005.150717                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.005012                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.006316                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2000.566365                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.007096                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1504.167593                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.006316                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.007096                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2504.167593                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.007096                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3005.423214                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.006316                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.005012                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.006316                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3000.566365                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            28896                      
system.ruby.network.msg_byte.Response_Control        12480                      
system.ruby.network.msg_byte.Response_Data       144480                      
system.ruby.network.msg_byte.Writeback_Control         1128                      
system.ruby.network.msg_byte.Writeback_Data          480                      
system.ruby.network.msg_count.Control            3612                      
system.ruby.network.msg_count.Response_Control         1560                      
system.ruby.network.msg_count.Response_Data         3612                      
system.ruby.network.msg_count.Writeback_Control          141                      
system.ruby.network.msg_count.Writeback_Data           12                      
system.ruby.network.routers0.msg_bytes.Control::0         4904                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          408                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         3752                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        24520                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0          376                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          160                      
system.ruby.network.routers0.msg_count.Control::0          613                      
system.ruby.network.routers0.msg_count.Response_Control::1           51                      
system.ruby.network.routers0.msg_count.Response_Control::2          469                      
system.ruby.network.routers0.msg_count.Response_Data::1          613                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           47                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            4                      
system.ruby.network.routers0.percent_links_utilized     2.715086                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.007096                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3004.167593                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.007181                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1505.150717                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.005012                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     4.115774                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          408                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        24520                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           51                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          613                      
system.ruby.network.routers0.throttle1.link_utilization     1.314397                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         4904                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         3752                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0          376                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          160                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          613                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          469                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           47                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            4                      
system.ruby.network.routers1.msg_bytes.Control::0         9632                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          408                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         3752                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        48160                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0          376                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          160                      
system.ruby.network.routers1.msg_count.Control::0         1204                      
system.ruby.network.routers1.msg_count.Response_Control::1           51                      
system.ruby.network.routers1.msg_count.Response_Control::2          469                      
system.ruby.network.routers1.msg_count.Response_Data::1         1204                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           47                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            4                      
system.ruby.network.routers1.percent_links_utilized     4.799154                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.007096                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3505.423214                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.006316                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.005012                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.006337                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1500.566365                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.007096                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1004.167593                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     4.787399                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         4904                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         3752                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        23640                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0          376                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          160                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          613                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          469                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          591                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           47                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            4                      
system.ruby.network.routers1.throttle1.link_utilization     4.810908                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         4728                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          408                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        24520                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          591                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           51                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          613                      
system.ruby.network.routers2.msg_bytes.Control::0         4728                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        23640                      
system.ruby.network.routers2.msg_count.Control::0          591                      
system.ruby.network.routers2.msg_count.Response_Data::1          591                      
system.ruby.network.routers2.percent_links_utilized     2.084068                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.006316                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3500.566365                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.006316                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.695135                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         4728                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          591                      
system.ruby.network.routers2.throttle1.link_utilization     3.473001                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        23640                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          591                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         9632                      
system.ruby.network.routers6.msg_bytes.Response_Control::1          408                      
system.ruby.network.routers6.msg_bytes.Response_Control::2         3752                      
system.ruby.network.routers6.msg_bytes.Response_Data::1        48160                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0          376                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0          160                      
system.ruby.network.routers6.msg_count.Control::0         1204                      
system.ruby.network.routers6.msg_count.Response_Control::1           51                      
system.ruby.network.routers6.msg_count.Response_Control::2          469                      
system.ruby.network.routers6.msg_count.Response_Data::1         1204                      
system.ruby.network.routers6.msg_count.Writeback_Control::0           47                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            4                      
system.ruby.network.routers6.percent_links_utilized     1.599718                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.007096                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2004.167593                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.007106                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2505.423214                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.006316                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.005012                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.006316                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2500.566365                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization     4.115774                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1          408                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1        24520                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1           51                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          613                      
system.ruby.network.routers6.throttle1.link_utilization     4.787399                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         4904                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2         3752                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1        23640                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0          376                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0          160                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          613                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2          469                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1          591                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0           47                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            4                      
system.ruby.network.routers6.throttle2.link_utilization     0.695135                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0         4728                      
system.ruby.network.routers6.throttle2.msg_count.Control::0          591                      
system.ruby.network.routers6.throttle3.link_utilization            0                      
system.ruby.network.routers6.throttle4.link_utilization            0                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        27186                      
system.ruby.outstanding_req_hist_seqr::mean     2.107151                      
system.ruby.outstanding_req_hist_seqr::gmean     1.864952                      
system.ruby.outstanding_req_hist_seqr::stdev     1.051880                      
system.ruby.outstanding_req_hist_seqr    |        8966     32.98%     32.98% |       15235     56.04%     89.02% |        2899     10.66%     99.68% |          76      0.28%     99.96% |           7      0.03%     99.99% |           2      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        27186                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         8194                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          179                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         8149                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         1708                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         8194                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6486                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            8312                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              75                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          134                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             39321                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            48956                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          179                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               7613                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          9670                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         2901                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        55818                       # Number of instructions committed
system.switch_cpus.commit.committedOps          92491                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        53374                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.732885                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.111643                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        37978     71.15%     71.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         2609      4.89%     76.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          170      0.32%     76.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         1230      2.30%     78.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          894      1.67%     80.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           83      0.16%     80.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          679      1.27%     81.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           61      0.11%     81.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         9670     18.12%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        53374                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 24                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           37                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             92453                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 17953                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           28      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        67870     73.38%     73.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         4704      5.09%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        17943     19.40%     97.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1924      2.08%     99.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           10      0.01%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           12      0.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        92491                       # Class of committed instruction
system.switch_cpus.commit.refs                  19889                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               55818                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 92491                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.047816                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.047816                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         31655                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          96994                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             6399                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             14704                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            187                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           907                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               18226                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     5                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2024                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                8312                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              9701                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 47396                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           109                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  58519                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             374                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.142117                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         6269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         1783                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.000547                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        53852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.816850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.061478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            36904     68.53%     68.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             2044      3.80%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              138      0.26%     72.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             2867      5.32%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              523      0.97%     78.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             1698      3.15%     82.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               85      0.16%     82.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              916      1.70%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             8677     16.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        53852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                16                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               12                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          201                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             7781                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.613333                       # Inst execution rate
system.switch_cpus.iew.exec_refs                20250                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2024                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             291                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         18372                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           49                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         2146                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        95402                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         18226                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          314                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         94359                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            187                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             2                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          921                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          414                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          210                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          164                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           37                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            112601                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 94254                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.664044                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             74772                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.611538                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  94290                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           150266                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           89096                       # number of integer regfile writes
system.switch_cpus.ipc                       0.954366                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.954366                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           72      0.08%      0.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         69585     73.50%     73.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         4704      4.97%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        18250     19.28%     97.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2034      2.15%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           18      0.02%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           12      0.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          94675                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              32                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           64                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           24                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           56                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 563                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005947                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             547     97.16%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     97.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             13      2.31%     99.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             3      0.53%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          95134                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       243738                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        94230                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        98251                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              95401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             94675                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         2896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           39                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         2936                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        53852                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.758059                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.445684                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        30565     56.76%     56.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         3221      5.98%     62.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         3172      5.89%     68.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         3853      7.15%     75.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         3275      6.08%     81.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         3314      6.15%     88.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         2904      5.39%     93.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1927      3.58%     96.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         1621      3.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        53852                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.618736                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                9701                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     5                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         1599                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           34                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        18372                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         2146                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           36069                       # number of misc regfile reads
system.switch_cpus.numCycles                    58487                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             952                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps        136151                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             26                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             7099                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents          30528                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            34                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        230836                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          96393                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       140134                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             14897                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            187                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles         30717                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             3957                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           24                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups       153380                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts              3255                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               139096                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              191294                       # The number of ROB writes
system.switch_cpus.timesIdled                      86                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF     46789600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     46789600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     46789600                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     46789600                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       538112                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       137315                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      276792386                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       538112                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    242749336                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        28743                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19277689                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        16816                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        23277                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36220086                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         4489                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2698471                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  5176603860687                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  724642548772                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  11500675364                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   2934733360                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      5915681818182                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 5176603860687                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  11500675364                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 5188104536051                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 411393685776                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    614303178                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     412007988955                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 5176603860687                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 1136036234548                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  11500675364                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   3549036538                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     6327689807137                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED     46789600                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     46789600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        18912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              18912                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 591                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    404192385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             404192385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    404192385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            404192385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000427700                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1205                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         591                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       591                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4176099                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                17473599                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7066.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29566.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      511                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   591                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           80                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   301.825251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.863159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           19     23.75%     23.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            9     11.25%     35.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12     15.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10     12.50%     62.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      5.00%     67.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      5.00%     72.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      1.25%     73.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           21     26.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           80                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  37824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   18912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       808.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    404.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      46805000                       # Total gap between requests
system.mem_ctrls.avgGap                      79196.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        18912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 404192384.632482469082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          591                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     17473599                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     29566.16                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         115375.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         56179.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              924924                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     4102110.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     359710.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       6492369.600000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        138.756681                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      3800500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     40829100                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         127520.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         62092.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2078538.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934070.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     4205006.950000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     270709.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7677937.750000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        164.094964                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2536400                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     42093200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       82924800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40077250400                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                40082179200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              235940596                       # Simulator instruction rate (inst/s)
host_mem_usage                                9881088                       # Number of bytes of host memory used
host_op_rate                                430343635                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.10                       # Real time elapsed on the host
host_tick_rate                               48473813                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    23976180                       # Number of instructions simulated
sim_ops                                      43751313                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     4928800                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.ruby.Directory_Controller.Fetch           1360      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         1360      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         1359      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         1359      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1265                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1265    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1265                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1365                      
system.ruby.IFETCH.latency_hist_seqr     |        1365    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1365                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          100                      
system.ruby.IFETCH.miss_latency_hist_seqr |         100    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          100                      
system.ruby.L1Cache_Controller.Ack_all   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            1                      
system.ruby.L1Cache_Controller.Data_Exclusive |         732    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          732                      
system.ruby.L1Cache_Controller.Data_all_Acks |         934    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total          934                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          75    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           75                      
system.ruby.L1Cache_Controller.E.Load    |        4813    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         4813                      
system.ruby.L1Cache_Controller.E.Store   |          40    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           40                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         122    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          122                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         732    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          732                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         812    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          812                      
system.ruby.L1Cache_Controller.Ifetch    |       18115    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        18115                      
system.ruby.L1Cache_Controller.L1_Replacement |         436    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          436                      
system.ruby.L1Cache_Controller.Load      |       21696    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        21696                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           20                      
system.ruby.L1Cache_Controller.M.Load    |       16127    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        16127                      
system.ruby.L1Cache_Controller.M.Store   |        5128    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         5128                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            7                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          95    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           95                      
system.ruby.L1Cache_Controller.NP.Ifetch |         799    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          799                      
system.ruby.L1Cache_Controller.NP.Load   |         746    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          746                      
system.ruby.L1Cache_Controller.NP.Store  |         122    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          122                      
system.ruby.L1Cache_Controller.S.Ifetch  |       17309    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        17309                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         341    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          341                      
system.ruby.L1Cache_Controller.S.Load    |          10    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           10                      
system.ruby.L1Cache_Controller.S.Store   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            1                      
system.ruby.L1Cache_Controller.SM.Ack_all |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            1                      
system.ruby.L1Cache_Controller.Store     |        5291    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total         5291                      
system.ruby.L1Cache_Controller.WB_Ack    |          95    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           95                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          855      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          112      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          542      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          705      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            746      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            122      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          799      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             95      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            1      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           27      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            7      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           95      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          850      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          1359      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          705      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          112      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          543      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           14      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          249      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            1      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock            5      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          959                      
system.ruby.LD.hit_latency_hist_seqr     |         959    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          959                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          995                      
system.ruby.LD.latency_hist_seqr         |         995    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           995                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           36                      
system.ruby.LD.miss_latency_hist_seqr    |          36    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           36                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            3                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            3                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            4                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           29                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           29                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           31                      
system.ruby.RMW_Read.latency_hist_seqr   |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           31                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            2                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            2                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          526                      
system.ruby.ST.hit_latency_hist_seqr     |         526    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          526                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          528                      
system.ruby.ST.latency_hist_seqr         |         528    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           528                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            2                      
system.ruby.ST.miss_latency_hist_seqr    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            2                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    424                       # delay histogram for all message
system.ruby.delayHist::mean                  0.108491                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.613114                       # delay histogram for all message
system.ruby.delayHist                    |         410     96.70%     96.70% |           0      0.00%     96.70% |           5      1.18%     97.88% |           0      0.00%     97.88% |           9      2.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      424                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           202                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.168317                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.767101                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         192     95.05%     95.05% |           0      0.00%     95.05% |           3      1.49%     96.53% |           0      0.00%     96.53% |           7      3.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             202                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           222                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.054054                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.421972                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         218     98.20%     98.20% |           0      0.00%     98.20% |           2      0.90%     99.10% |           0      0.00%     99.10% |           2      0.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             222                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.005985                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4010.195177                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.005985                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.006188                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         2786                      
system.ruby.hit_latency_hist_seqr        |        2786    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         2786                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1562                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         1521                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1365                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1265                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          100                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            23                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.432539                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   502.586836                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.033071                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.016535                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3726.140293                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003956                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.011970                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000203                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.016535                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4046.968827                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          141                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           82                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           59                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          141                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            82                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           59                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.024752                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   720.915898                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.005985                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.003956                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           2927                      
system.ruby.latency_hist_seqr            |        2927    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             2927                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          141                      
system.ruby.miss_latency_hist_seqr       |         141    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          141                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.016535                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2046.968827                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.003956                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.005985                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2010.195177                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.016535                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1726.343182                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.005985                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.016535                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2726.241737                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.016535                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3046.968827                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.005985                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.003956                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.005985                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3010.195177                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             4800                      
system.ruby.network.msg_byte.Response_Control         1488                      
system.ruby.network.msg_byte.Response_Data        23880                      
system.ruby.network.msg_byte.Writeback_Control          312                      
system.ruby.network.msg_byte.Writeback_Data         1080                      
system.ruby.network.msg_count.Control             600                      
system.ruby.network.msg_count.Response_Control          186                      
system.ruby.network.msg_count.Response_Data          597                      
system.ruby.network.msg_count.Writeback_Control           39                      
system.ruby.network.msg_count.Writeback_Data           27                      
system.ruby.network.routers0.msg_bytes.Control::0         1128                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          184                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          312                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         5600                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0          104                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers0.msg_count.Control::0          141                      
system.ruby.network.routers0.msg_count.Response_Control::1           23                      
system.ruby.network.routers0.msg_count.Response_Control::2           39                      
system.ruby.network.routers0.msg_count.Response_Data::1          140                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           13                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers0.percent_links_utilized    28.210590                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.016535                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3226.191015                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.018260                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1546.968827                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.003956                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    42.736863                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          184                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         5600                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           23                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          140                      
system.ruby.network.routers0.throttle1.link_utilization    13.684317                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         1128                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          312                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0          104                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          141                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           39                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           13                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers1.msg_bytes.Control::0         1600                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          184                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          312                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         7960                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0          104                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers1.msg_count.Control::0          200                      
system.ruby.network.routers1.msg_count.Response_Control::1           23                      
system.ruby.network.routers1.msg_count.Response_Control::2           39                      
system.ruby.network.routers1.msg_count.Response_Data::1          199                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           13                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers1.percent_links_utilized    48.891763                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.016535                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3546.968827                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.005985                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.003956                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.006087                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1510.195177                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.017144                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1226.393904                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    48.148712                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         1128                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          312                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         2360                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0          104                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          141                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           39                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           59                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           13                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers1.throttle1.link_utilization    49.634814                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          472                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          184                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         5600                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           59                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           23                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          140                      
system.ruby.network.routers2.msg_bytes.Control::0          472                      
system.ruby.network.routers2.msg_bytes.Response_Data::1         2360                      
system.ruby.network.routers2.msg_count.Control::0           59                      
system.ruby.network.routers2.msg_count.Response_Data::1           59                      
system.ruby.network.routers2.percent_links_utilized    20.681173                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.005985                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3510.195177                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.005985                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     6.897951                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          472                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           59                      
system.ruby.network.routers2.throttle1.link_utilization    34.464394                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1         2360                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           59                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         1600                      
system.ruby.network.routers6.msg_bytes.Response_Control::1          184                      
system.ruby.network.routers6.msg_bytes.Response_Control::2          312                      
system.ruby.network.routers6.msg_bytes.Response_Data::1         7960                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0          104                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers6.msg_count.Control::0          200                      
system.ruby.network.routers6.msg_count.Response_Control::1           23                      
system.ruby.network.routers6.msg_count.Response_Control::2           39                      
system.ruby.network.routers6.msg_count.Response_Data::1          199                      
system.ruby.network.routers6.msg_count.Writeback_Control::0           13                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers6.percent_links_utilized    16.297254                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.016535                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2226.292459                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.016535                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2546.968827                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.005985                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.003956                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.005985                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2510.195177                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization    42.736863                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1          184                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         5600                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1           23                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          140                      
system.ruby.network.routers6.throttle1.link_utilization    48.148712                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         1128                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2          312                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1         2360                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0          104                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          141                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           39                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1           59                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0           13                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers6.throttle2.link_utilization     6.897951                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0          472                      
system.ruby.network.routers6.throttle2.msg_count.Control::0           59                      
system.ruby.network.routers6.throttle3.link_utilization            0                      
system.ruby.network.routers6.throttle4.link_utilization            0                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples         2916                      
system.ruby.outstanding_req_hist_seqr::mean     2.365226                      
system.ruby.outstanding_req_hist_seqr::gmean     2.017079                      
system.ruby.outstanding_req_hist_seqr::stdev     1.458404                      
system.ruby.outstanding_req_hist_seqr    |         882     30.25%     30.25% |        1557     53.40%     83.64% |         365     12.52%     96.16% |          86      2.95%     99.11% |          13      0.45%     99.55% |          11      0.38%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         2916                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         1444                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          195                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1423                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          354                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         1444                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1090                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            1748                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             139                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          161                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              3410                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             1969                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          195                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                744                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           334                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           14                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         3995                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         3129                       # Number of instructions committed
system.switch_cpus.commit.committedOps           6210                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         4560                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.361842                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.416900                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         2935     64.36%     64.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          421      9.23%     73.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          263      5.77%     79.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          262      5.75%     85.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          129      2.83%     87.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           66      1.45%     89.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           91      2.00%     91.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           59      1.29%     92.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          334      7.32%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         4560                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 24                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           79                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              6189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   950                       # Number of loads committed
system.switch_cpus.commit.membars                   8                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            6      0.10%      0.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         4684     75.43%     75.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.11%     75.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           30      0.48%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            4      0.06%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          944     15.20%     91.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          517      8.33%     99.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            6      0.10%     99.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           12      0.19%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         6210                       # Class of committed instruction
system.switch_cpus.commit.refs                   1479                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                3129                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  6210                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.969000                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.969000                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          1174                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          12369                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1897                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1760                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            196                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           194                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                1254                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     3                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 698                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                1748                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1384                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  3039                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            78                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   6402                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             392                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.283720                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         1986                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          493                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.039117                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         5221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.555641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.366646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             2927     56.06%     56.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              212      4.06%     60.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              184      3.52%     63.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              240      4.60%     68.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              118      2.26%     70.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              118      2.26%     72.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              118      2.26%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              159      3.05%     78.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1145     21.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         5221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                44                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               41                       # number of floating regfile writes
system.switch_cpus.idleCycles                     940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          231                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              953                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.388736                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 1945                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                695                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             563                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1524                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           13                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           31                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          931                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        10190                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1250                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          450                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          8556                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              5                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            196                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             7                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          105                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          579                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          402                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          211                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           20                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              8578                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  8428                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.669503                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              5743                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.367960                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   8486                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            12161                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            6803                       # number of integer regfile writes
system.switch_cpus.ipc                       0.507872                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.507872                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           56      0.62%      0.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          6812     75.65%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.08%     76.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            33      0.37%     76.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     76.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            8      0.09%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1277     14.18%     90.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          729      8.10%     99.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           45      0.50%     99.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           38      0.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           9005                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              96                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          191                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           69                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          182                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 128                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014214                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             101     78.91%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             15     11.72%     90.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            10      7.81%     98.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      0.78%     99.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            1      0.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           8981                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        23222                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         8359                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        14005                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              10159                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              9005                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           31                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         3995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           53                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         5088                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         5221                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.724765                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.364630                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         2882     55.20%     55.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          384      7.35%     62.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          382      7.32%     69.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          309      5.92%     75.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          344      6.59%     82.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          365      6.99%     89.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          271      5.19%     94.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          169      3.24%     97.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          115      2.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         5221                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.461613                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1384                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           61                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           47                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1524                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          931                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            4153                       # number of misc regfile reads
system.switch_cpus.numCycles                     6161                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            1100                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          6653                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             39                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             2005                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            23                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         28061                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          11655                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        11968                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1828                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            196                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            68                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             5341                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           78                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        17256                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           24                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            3                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               246                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                14431                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               21064                       # The number of ROB writes
system.switch_cpus.timesIdled                      21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF      4928800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      4928800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      4928800                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      4928800                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       582336                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       145488                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      276844783                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       582336                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    242793560                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        32617                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19281563                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        18198                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        24427                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36222618                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         5021                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2699003                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  49142027268301                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  6879105461776                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 118149651031                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  29517935400                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      56168800316507                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 49142027268301                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 118149651031                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 49260176919331                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 3905402126278                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   6617635124                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     3912019761402                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 49142027268301                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 10784507588054                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 118149651031                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  36135570524                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     60080820077909                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      4928800                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      4928800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               1920                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  60                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    389547151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             389547151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    389547151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            389547151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        59.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000068498                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 119                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          59                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        59                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       581000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1908500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9847.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32347.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       38                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    59                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           22                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    142.545455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.552934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   203.281819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           13     59.09%     59.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            8     36.36%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      4.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           22                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   3776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    1888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       766.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    383.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       4901500                       # Total gap between requests
system.mem_ctrls.avgGap                      83076.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         1888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 383054698.912514209747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           59                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0      1908500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     32347.46                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    64.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         42506.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         20697.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        254100.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     460349.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     13467.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy             868961                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        176.302751                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       125400                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      4623400                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         21253.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         11827.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        45738.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     468074.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      6786.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       631518.400000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        128.128226                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        45400                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      4703400                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       87853600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40082179200                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                40085787200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              280128807                       # Simulator instruction rate (inst/s)
host_mem_usage                                9881088                       # Number of bytes of host memory used
host_op_rate                                510874714                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.09                       # Real time elapsed on the host
host_tick_rate                               42117404                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    23977300                       # Number of instructions simulated
sim_ops                                      43753471                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000004                       # Number of seconds simulated
sim_ticks                                     3608000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.Directory_Controller.Fetch           1433      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         1433      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         1430      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         1430      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          286                      
system.ruby.IFETCH.hit_latency_hist_seqr |         286    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          286                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          352                      
system.ruby.IFETCH.latency_hist_seqr     |         352    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          352                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           66                      
system.ruby.IFETCH.miss_latency_hist_seqr |          66    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           66                      
system.ruby.L1Cache_Controller.Ack_all   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            1                      
system.ruby.L1Cache_Controller.Data_Exclusive |         744    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          744                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1000    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1000                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          81    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           81                      
system.ruby.L1Cache_Controller.E.Load    |        4946    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         4946                      
system.ruby.L1Cache_Controller.E.Store   |          41    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           41                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         122    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          122                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         744    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          744                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         878    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          878                      
system.ruby.L1Cache_Controller.Ifetch    |       18469    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        18469                      
system.ruby.L1Cache_Controller.L1_Replacement |         457    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          457                      
system.ruby.L1Cache_Controller.Load      |       22011    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        22011                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          21    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           21                      
system.ruby.L1Cache_Controller.M.Load    |       16297    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        16297                      
system.ruby.L1Cache_Controller.M.Store   |        5305    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         5305                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            7                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         102    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          102                      
system.ruby.L1Cache_Controller.NP.Ifetch |         867    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          867                      
system.ruby.L1Cache_Controller.NP.Load   |         758    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          758                      
system.ruby.L1Cache_Controller.NP.Store  |         122    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          122                      
system.ruby.L1Cache_Controller.S.Ifetch  |       17595    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        17595                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         355    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          355                      
system.ruby.L1Cache_Controller.S.Load    |          10    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           10                      
system.ruby.L1Cache_Controller.S.Store   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            1                      
system.ruby.L1Cache_Controller.SM.Ack_all |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            1                      
system.ruby.L1Cache_Controller.Store     |        5469    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total         5469                      
system.ruby.L1Cache_Controller.WB_Ack    |         102    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          102                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          867      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          112      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          601      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          717      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            758      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            122      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          867      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            102      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            1      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           27      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            7      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          102      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          862      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          1430      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          717      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          112      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          604      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           14      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          256      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            1      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock            5      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          303                      
system.ruby.LD.hit_latency_hist_seqr     |         303    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          303                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          315                      
system.ruby.LD.latency_hist_seqr         |         315    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           315                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           12                      
system.ruby.LD.miss_latency_hist_seqr    |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           12                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            6                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            6                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            6                      
system.ruby.RMW_Read.latency_hist_seqr   |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            6                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          172                      
system.ruby.ST.hit_latency_hist_seqr     |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          172                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          172                      
system.ruby.ST.latency_hist_seqr         |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           172                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    255                       # delay histogram for all message
system.ruby.delayHist::mean                  0.047059                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.394027                       # delay histogram for all message
system.ruby.delayHist                    |         251     98.43%     98.43% |           0      0.00%     98.43% |           2      0.78%     99.22% |           0      0.00%     99.22% |           2      0.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      255                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            99                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.121212                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.627153                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          95     95.96%     95.96% |           0      0.00%     95.96% |           2      2.02%     97.98% |           0      0.00%     97.98% |           2      2.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              99                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           156                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         156    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             156                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.010116                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.009839                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.010047                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          767                      
system.ruby.hit_latency_hist_seqr        |         767    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          767                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          493                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          481                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           12                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          354                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          286                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           68                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.167711                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.138581                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.024113                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.011779                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3513.622502                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001663                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.020233                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.012057                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4051.690673                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           80                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            7                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           73                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           80                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             7                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           73                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.012749                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   513.206759                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.009839                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001663                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples            845                      
system.ruby.latency_hist_seqr            |         845    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total              845                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           78                      
system.ruby.miss_latency_hist_seqr       |          78    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           78                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.012057                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2050.027702                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.001663                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.010116                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.011779                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1513.345340                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.009839                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.011779                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2513.483921                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.012057                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3051.690673                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.009839                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.001663                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.010116                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             3672                      
system.ruby.network.msg_byte.Response_Control          456                      
system.ruby.network.msg_byte.Response_Data        17880                      
system.ruby.network.msg_byte.Writeback_Control          144                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control             459                      
system.ruby.network.msg_count.Response_Control           57                      
system.ruby.network.msg_count.Response_Data          447                      
system.ruby.network.msg_count.Writeback_Control           18                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0          640                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           56                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         3120                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           48                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0           80                      
system.ruby.network.routers0.msg_count.Response_Control::1            7                      
system.ruby.network.routers0.msg_count.Response_Control::2           12                      
system.ruby.network.routers0.msg_count.Response_Data::1           78                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            6                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized    40.271619                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.011779                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3013.553211                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.012611                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1550.027702                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.001663                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    61.134978                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           56                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         3120                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            7                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           78                      
system.ruby.network.routers0.throttle1.link_utilization    19.408259                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          640                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           48                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           80                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           12                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            6                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0         1224                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           56                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         5960                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           48                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0          153                      
system.ruby.network.routers1.msg_count.Response_Control::1            7                      
system.ruby.network.routers1.msg_count.Response_Control::2           12                      
system.ruby.network.routers1.msg_count.Response_Data::1          149                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            6                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized    70.007622                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.012057                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3551.690673                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.009839                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.001663                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.010116                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.011779                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1013.276050                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    68.950942                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          640                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         2840                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           48                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           80                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           12                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           71                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            6                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization    71.064302                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          584                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           56                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         3120                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           73                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            7                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           78                      
system.ruby.network.routers2.msg_bytes.Control::0          584                      
system.ruby.network.routers2.msg_bytes.Response_Data::1         2840                      
system.ruby.network.routers2.msg_count.Control::0           73                      
system.ruby.network.routers2.msg_count.Response_Data::1           71                      
system.ruby.network.routers2.percent_links_utilized    29.736003                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.010116                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.009839                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     9.929324                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          584                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           73                      
system.ruby.network.routers2.throttle1.link_utilization    49.542683                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1         2840                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           71                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         1224                      
system.ruby.network.routers6.msg_bytes.Response_Control::1           56                      
system.ruby.network.routers6.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers6.msg_bytes.Response_Data::1         5960                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0           48                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers6.msg_count.Control::0          153                      
system.ruby.network.routers6.msg_count.Response_Control::1            7                      
system.ruby.network.routers6.msg_count.Response_Control::2           12                      
system.ruby.network.routers6.msg_count.Response_Data::1          149                      
system.ruby.network.routers6.msg_count.Writeback_Control::0            6                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers6.percent_links_utilized    23.335874                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.011779                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2013.414630                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.012334                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2551.690673                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.009839                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.001663                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.010116                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization    61.134978                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1           56                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         3120                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1            7                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1           78                      
system.ruby.network.routers6.throttle1.link_utilization    68.950942                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0          640                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1         2840                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0           48                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers6.throttle1.msg_count.Control::0           80                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           12                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1           71                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            6                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers6.throttle2.link_utilization     9.929324                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0          584                      
system.ruby.network.routers6.throttle2.msg_count.Control::0           73                      
system.ruby.network.routers6.throttle3.link_utilization            0                      
system.ruby.network.routers6.throttle4.link_utilization            0                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples          847                      
system.ruby.outstanding_req_hist_seqr::mean     3.007084                      
system.ruby.outstanding_req_hist_seqr::gmean     2.682915                      
system.ruby.outstanding_req_hist_seqr::stdev     1.474751                      
system.ruby.outstanding_req_hist_seqr    |          79      9.33%      9.33% |         522     61.63%     70.96% |         180     21.25%     92.21% |          60      7.08%     99.29% |           4      0.47%     99.76% |           2      0.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total          847                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          437                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           69                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          402                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           45                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          437                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          392                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             492                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              39                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           69                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              1265                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              751                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           69                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                261                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           109                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts          995                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1120                       # Number of instructions committed
system.switch_cpus.commit.committedOps           2158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         2067                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.044025                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.185824                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         1512     73.15%     73.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          130      6.29%     79.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           94      4.55%     83.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3           82      3.97%     87.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           54      2.61%     90.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           37      1.79%     92.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           22      1.06%     93.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           27      1.31%     94.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          109      5.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         2067                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  4                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              2156                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   299                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            1      0.05%      0.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         1683     77.99%     78.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            3      0.14%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          298     13.81%     91.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          170      7.88%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            1      0.05%     99.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            2      0.09%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         2158                       # Class of committed instruction
system.switch_cpus.commit.refs                    471                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1120                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  2158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.026786                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.026786                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           203                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           3531                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1416                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               497                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             70                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            57                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 370                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 228                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 492                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               380                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                   751                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            42                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   1840                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             140                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.109091                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         1422                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches           84                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.407982                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         2243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.646901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.991390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             1633     72.80%     72.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               40      1.78%     74.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               56      2.50%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               40      1.78%     78.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               37      1.65%     80.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               38      1.69%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               32      1.43%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               44      1.96%     85.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              323     14.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         2243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                 4                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes                7                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           87                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              327                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.622395                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  598                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                228                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             106                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           412                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          275                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         3168                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           370                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          124                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          2807                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             70                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            8                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          113                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          102                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              2822                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  2770                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.670092                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              1891                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.614191                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   2786                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             4031                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            2204                       # number of integer regfile writes
system.switch_cpus.ipc                       0.248337                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.248337                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           19      0.65%      0.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          2291     78.03%     78.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            3      0.10%     78.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     78.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            1      0.03%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          367     12.50%     91.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          236      8.04%     99.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           14      0.48%     99.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            5      0.17%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           2936                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              21                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           42                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            9                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           56                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  46                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015668                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              46    100.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           2942                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         8125                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         2761                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         4108                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               3167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              2936                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined          995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           11                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined          895                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         2243                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.308961                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.177339                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         1490     66.43%     66.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          122      5.44%     71.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          104      4.64%     76.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          102      4.55%     81.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          118      5.26%     86.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          113      5.04%     91.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          111      4.95%     96.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           67      2.99%     99.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           16      0.71%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         2243                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.650998                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 380                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            3                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            6                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          412                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          275                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1326                       # number of misc regfile reads
system.switch_cpus.numCycles                     4510                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             200                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          2379                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents              1                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             1432                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents             3                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups          8036                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           3426                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         3470                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               537                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             70                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles             4                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1068                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           16                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         4951                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                11                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 5111                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                6509                       # The number of ROB writes
system.switch_cpus.timesIdled                      43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF      3608000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      3608000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      3608000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      3608000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       594432                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       148170                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      276859561                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       594432                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    242805656                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        33874                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19282820                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        18576                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        24789                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36223358                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         5193                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2699175                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  67131713968958                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  9397376662971                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 164753880266                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  41067073171                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      76734911585366                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 67131713968958                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 164753880266                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 67296467849224                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 5335073725055                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   9388580931                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     5344462305987                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 67131713968958                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 14732450388027                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 164753880266                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  50455654102                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     82079373891353                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      3608000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      3608000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               2240                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  70                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    620842572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             620842572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    620842572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            620842572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        73.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000330500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 145                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          73                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        73                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       981750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2624250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13448.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35948.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       56                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    73                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           16                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.113269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   336.406104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            6     37.50%     37.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            4     25.00%     62.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            1      6.25%     68.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1      6.25%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      6.25%     81.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      6.25%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2     12.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           16                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   4672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    2336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1294.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    647.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       3633000                       # Total gap between requests
system.mem_ctrls.avgGap                      49767.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         2336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 647450110.864745020866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           73                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0      2624250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     35948.63                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         24289.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         10348.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        71148.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     328907.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     16860.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       529393.700000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        146.727744                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       165400                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      3262600                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         24289.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         13305.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              284592                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     341399.950000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      6055.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       747481.550000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        207.173379                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      3428000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       91461600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40085787200                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                40442701600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 759401                       # Simulator instruction rate (inst/s)
host_mem_usage                               10167184                       # Number of bytes of host memory used
host_op_rate                                  1385875                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.63                       # Real time elapsed on the host
host_tick_rate                               11283543                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24020892                       # Number of instructions simulated
sim_ops                                      43837159                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000357                       # Number of seconds simulated
sim_ticks                                   356914400                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles          151308                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                317044                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    83                       # Number of system calls
system.ruby.DMA_Controller.Ack                     16      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         12609      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             16      0.00%      0.00%
system.ruby.DMA_Controller.Data                 12609      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        12609      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           16      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          12609      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            16      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        12609      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2007      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        12560      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2007      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        12560      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           16      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2006      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           65      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        14566      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples        10584                      
system.ruby.IFETCH.hit_latency_hist_seqr |       10584    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total        10584                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples        11142                      
system.ruby.IFETCH.latency_hist_seqr     |       11142    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total        11142                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          558                      
system.ruby.IFETCH.miss_latency_hist_seqr |         558    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          558                      
system.ruby.L1Cache_Controller.Ack       |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           16                      
system.ruby.L1Cache_Controller.Ack_all   |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           20                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.Data_Exclusive |         898    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          898                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1593     99.01%     99.01% |          16      0.99%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1609                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         109    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          109                      
system.ruby.L1Cache_Controller.E.Load    |       10467    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        10467                      
system.ruby.L1Cache_Controller.E.Store   |          50    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           50                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.I.Load    |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           16                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          14    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           14                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         154     90.59%     90.59% |          16      9.41%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          170                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         898    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          898                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1439    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1439                      
system.ruby.L1Cache_Controller.Ifetch    |       29613    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        29613                      
system.ruby.L1Cache_Controller.Inv       |          44     73.33%     73.33% |          16     26.67%    100.00%
system.ruby.L1Cache_Controller.Inv::total           60                      
system.ruby.L1Cache_Controller.L1_Replacement |         838    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          838                      
system.ruby.L1Cache_Controller.Load      |       33390    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        33390                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          27    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           27                      
system.ruby.L1Cache_Controller.M.Load    |       21968    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        21968                      
system.ruby.L1Cache_Controller.M.Store   |       11654    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        11654                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           11                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         136    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          136                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1423    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1423                      
system.ruby.L1Cache_Controller.NP.Load   |         915    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          915                      
system.ruby.L1Cache_Controller.NP.Store  |         154     98.72%     98.72% |           2      1.28%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          156                      
system.ruby.L1Cache_Controller.S.Ifetch  |       28179    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        28179                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           16                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         702    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          702                      
system.ruby.L1Cache_Controller.S.Load    |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           24                      
system.ruby.L1Cache_Controller.S.Store   |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           20                      
system.ruby.L1Cache_Controller.SM.Ack    |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           16                      
system.ruby.L1Cache_Controller.SM.Ack_all |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           20                      
system.ruby.L1Cache_Controller.Store     |       11878     99.87%     99.87% |          16      0.13%    100.00%
system.ruby.L1Cache_Controller.Store::total        11894                      
system.ruby.L1Cache_Controller.WB_Ack    |         136    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          136                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1088      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          143      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          993      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          870      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            931      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            170      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1423      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            136      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           28      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          136      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1063      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           16      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2006      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          870      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          143      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          994      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          418      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           25      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             16      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             60      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        11206                      
system.ruby.LD.hit_latency_hist_seqr     |       11206    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        11206                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples        11379                      
system.ruby.LD.latency_hist_seqr         |       11379    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         11379                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          173                      
system.ruby.LD.miss_latency_hist_seqr    |         173    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          173                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          265                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         265    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          265                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          273                      
system.ruby.RMW_Read.latency_hist_seqr   |         273    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          273                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            8                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            8                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         6093                      
system.ruby.ST.hit_latency_hist_seqr     |        6093    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         6093                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         6152                      
system.ruby.ST.latency_hist_seqr         |        6152    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          6152                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           59                      
system.ruby.ST.miss_latency_hist_seqr    |          59    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           59                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                   2741                       # delay histogram for all message
system.ruby.delayHist::mean                  0.458227                       # delay histogram for all message
system.ruby.delayHist::stdev                 3.190798                       # delay histogram for all message
system.ruby.delayHist                    |        2695     98.32%     98.32% |          18      0.66%     98.98% |           9      0.33%     99.31% |           9      0.33%     99.64% |           3      0.11%     99.74% |           7      0.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     2741                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          1116                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.736559                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        4.680131                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        1088     97.49%     97.49% |           4      0.36%     97.85% |           5      0.45%     98.30% |           9      0.81%     99.10% |           3      0.27%     99.37% |           7      0.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            1116                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          1533                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.283105                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        1.472359                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1468     95.76%     95.76% |          47      3.07%     98.83% |          10      0.65%     99.48% |           4      0.26%     99.74% |           3      0.20%     99.93% |           1      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            1533                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples            92                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |          92    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total              92                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestFromDir.avg_buf_msgs     0.000412                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time  2845.279709                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.018490                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5660.619460                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.018562                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.019366                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3793.678961                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        28148                      
system.ruby.hit_latency_hist_seqr        |       28148    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        28148                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        17788                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        17564                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          224                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        11140                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        10584                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          556                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           341                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.058702                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.971521                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.002281                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000084                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3319.419447                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000168                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   948.402754                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.001166                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3817.914463                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.000310                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses           16                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses           16                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time   446.058075                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time   892.113347                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time  3122.136850                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time   892.036298                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time  3568.335714                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time   446.041264                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.001608                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001231                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4002.655399                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          796                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          190                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          606                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          764                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           190                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          574                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.fully_busy_cycles            11                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001498                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   815.824326                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000960                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3523.455204                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000332                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          28946                      
system.ruby.latency_hist_seqr            |       28946    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            28946                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          798                      
system.ruby.miss_latency_hist_seqr       |         798    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          798                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.001140                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2000.724964                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_buf_msgs     0.000084                       # Average number of messages in buffer
system.ruby.network.int_link_buffers01.avg_stall_time  2009.251938                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.000310                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.000804                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2000.280179                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.001189                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1815.875458                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_buf_msgs     0.000129                       # Average number of messages in buffer
system.ruby.network.int_link_buffers05.avg_stall_time  1422.616740                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.network.int_link_buffers06.avg_stall_time 13748.335597                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.018562                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time  1500.218540                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.network.int_link_buffers09.avg_stall_time  1784.221091                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.network.int_link_buffers10.avg_stall_time  1786.648844                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.network.int_link_buffers11.avg_stall_time  1338.119589                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_buf_msgs     0.017686                       # Average number of messages in buffer
system.ruby.network.int_link_buffers12.avg_stall_time  3793.762314                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.001166                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2817.914463                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_buf_msgs     0.000084                       # Average number of messages in buffer
system.ruby.network.int_link_buffers20.avg_stall_time  2371.020895                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.001231                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3002.655399                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.000960                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time  2523.455204                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.000332                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.018490                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  4660.619460                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.network.int_link_buffers25.avg_stall_time  2845.280409                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.network.int_link_buffers28.avg_stall_time  2676.260191                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.int_link_buffers29.avg_stall_time  2230.104754                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_buf_msgs     0.017686                       # Average number of messages in buffer
system.ruby.network.int_link_buffers31.avg_stall_time  2371.137870                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            32880                      
system.ruby.network.msg_byte.Request_Control         3384                      
system.ruby.network.msg_byte.Response_Control         8520                      
system.ruby.network.msg_byte.Response_Data      1683480                      
system.ruby.network.msg_byte.Writeback_Control       304056                      
system.ruby.network.msg_byte.Writeback_Data         6000                      
system.ruby.network.msg_count.Control            4110                      
system.ruby.network.msg_count.Request_Control          423                      
system.ruby.network.msg_count.Response_Control         1065                      
system.ruby.network.msg_count.Response_Data        42087                      
system.ruby.network.msg_count.Writeback_Control        38007                      
system.ruby.network.msg_count.Writeback_Data          150                      
system.ruby.network.routers0.msg_bytes.Control::0         6240                      
system.ruby.network.routers0.msg_bytes.Request_Control::2          480                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          552                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         1768                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        31160                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0          224                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          240                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::1         1760                      
system.ruby.network.routers0.msg_count.Control::0          780                      
system.ruby.network.routers0.msg_count.Request_Control::2           60                      
system.ruby.network.routers0.msg_count.Response_Control::1           69                      
system.ruby.network.routers0.msg_count.Response_Control::2          221                      
system.ruby.network.routers0.msg_count.Response_Data::1          779                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           28                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            6                      
system.ruby.network.routers0.msg_count.Writeback_Data::1           44                      
system.ruby.network.routers0.percent_links_utilized     0.592824                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.001166                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3317.914463                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_buf_msgs     0.000084                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers02.avg_stall_time  2845.220871                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.001156                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1500.724964                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_buf_msgs     0.000224                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers04.avg_stall_time  1535.054063                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.000310                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     0.894262                      
system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2          480                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          552                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        30520                      
system.ruby.network.routers0.throttle0.msg_count.Request_Control::2           60                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           69                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          763                      
system.ruby.network.routers0.throttle1.link_utilization     0.291386                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         6240                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         1768                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0          224                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          240                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::1         1760                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          780                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          221                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::1           16                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           28                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            6                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::1           44                      
system.ruby.network.routers1.msg_bytes.Control::0        10960                      
system.ruby.network.routers1.msg_bytes.Request_Control::0          392                      
system.ruby.network.routers1.msg_bytes.Request_Control::2          736                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          816                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         1896                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        55520                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0          224                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          240                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::1         1760                      
system.ruby.network.routers1.msg_count.Control::0         1370                      
system.ruby.network.routers1.msg_count.Request_Control::0           49                      
system.ruby.network.routers1.msg_count.Request_Control::2           92                      
system.ruby.network.routers1.msg_count.Response_Control::1          102                      
system.ruby.network.routers1.msg_count.Response_Control::2          237                      
system.ruby.network.routers1.msg_count.Response_Data::1         1388                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           28                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            6                      
system.ruby.network.routers1.msg_count.Writeback_Data::1           44                      
system.ruby.network.routers1.percent_links_utilized     1.025281                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.001231                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3502.655399                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.000960                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3023.455204                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.000332                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.000811                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1500.280179                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.001202                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1315.875458                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_buf_msgs     0.000129                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers05.avg_stall_time   948.412561                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     1.003041                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         6368                      
system.ruby.network.routers1.throttle0.msg_bytes.Request_Control::0          392                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::1          392                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         1896                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        23680                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0          224                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          240                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::1         1760                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          796                      
system.ruby.network.routers1.throttle0.msg_count.Request_Control::0           49                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::1           49                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          237                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          592                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           28                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            6                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::1           44                      
system.ruby.network.routers1.throttle1.link_utilization     1.047520                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         4592                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2          736                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          424                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        31840                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          574                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::2           92                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           53                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          796                      
system.ruby.network.routers2.msg_bytes.Control::0         4592                      
system.ruby.network.routers2.msg_bytes.Request_Control::0          392                      
system.ruby.network.routers2.msg_bytes.Response_Control::1          392                      
system.ruby.network.routers2.msg_bytes.Response_Data::1       529360                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0       101000                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers2.msg_count.Control::0          574                      
system.ruby.network.routers2.msg_count.Request_Control::0           49                      
system.ruby.network.routers2.msg_count.Response_Control::1           49                      
system.ruby.network.routers2.msg_count.Response_Data::1        13234                      
system.ruby.network.routers2.msg_count.Writeback_Control::0        12625                      
system.ruby.network.routers2.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers2.percent_links_utilized     3.084282                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.018490                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  5160.619460                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers01.avg_stall_time  3319.480386                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_buf_msgs     0.000304                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers02.avg_stall_time 13274.143326                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.018709                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time  1000.218540                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     1.042056                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         4592                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::1         1960                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0       101000                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          574                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::1           49                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0        12625                      
system.ruby.network.routers2.throttle1.link_utilization     5.126508                      
system.ruby.network.routers2.throttle1.msg_bytes.Request_Control::0          392                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Control::1          392                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1       527400                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers2.throttle1.msg_count.Request_Control::0           49                      
system.ruby.network.routers2.throttle1.msg_count.Response_Control::1           49                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1        13185                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers3.msg_bytes.Control::0          128                      
system.ruby.network.routers3.msg_bytes.Request_Control::2          256                      
system.ruby.network.routers3.msg_bytes.Response_Control::1          128                      
system.ruby.network.routers3.msg_bytes.Response_Control::2          128                      
system.ruby.network.routers3.msg_bytes.Response_Data::1         1920                      
system.ruby.network.routers3.msg_count.Control::0           16                      
system.ruby.network.routers3.msg_count.Request_Control::2           32                      
system.ruby.network.routers3.msg_count.Response_Control::1           16                      
system.ruby.network.routers3.msg_count.Response_Control::2           16                      
system.ruby.network.routers3.msg_count.Response_Data::1           48                      
system.ruby.network.routers3.percent_links_utilized     0.011207                      
system.ruby.network.routers3.port_buffers01.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers01.avg_stall_time  3122.298653                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers02.avg_stall_time  2676.121502                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time  1338.167920                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers04.avg_stall_time  1340.634197                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers05.avg_stall_time   892.081127                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.007845                      
system.ruby.network.routers3.throttle0.msg_bytes.Request_Control::2          256                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers3.throttle0.msg_count.Request_Control::2           32                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::1           16                      
system.ruby.network.routers3.throttle1.link_utilization     0.014569                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::0          128                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1          128                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::2          128                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1         1280                      
system.ruby.network.routers3.throttle1.msg_count.Control::0           16                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::1           16                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::2           16                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1           32                      
system.ruby.network.routers4.msg_bytes.Response_Data::1       504360                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::0       101000                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers4.msg_count.Response_Data::1        12609                      
system.ruby.network.routers4.msg_count.Writeback_Control::0        12625                      
system.ruby.network.routers4.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers4.percent_links_utilized     2.650705                      
system.ruby.network.routers4.port_buffers01.avg_buf_msgs     0.017686                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers01.avg_stall_time  2845.318234                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_buf_msgs     0.017686                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers02.avg_stall_time  3319.546928                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     4.417094                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::1       504360                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::1        12609                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers4.throttle1.link_utilization     0.884315                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Control::0       101000                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Control::0        12625                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0        10960                      
system.ruby.network.routers6.msg_bytes.Request_Control::0          392                      
system.ruby.network.routers6.msg_bytes.Request_Control::2          736                      
system.ruby.network.routers6.msg_bytes.Response_Control::1          944                      
system.ruby.network.routers6.msg_bytes.Response_Control::2         1896                      
system.ruby.network.routers6.msg_bytes.Response_Data::1       561160                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0       101224                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0          240                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::1         1760                      
system.ruby.network.routers6.msg_count.Control::0         1370                      
system.ruby.network.routers6.msg_count.Request_Control::0           49                      
system.ruby.network.routers6.msg_count.Request_Control::2           92                      
system.ruby.network.routers6.msg_count.Response_Control::1          118                      
system.ruby.network.routers6.msg_count.Response_Control::2          237                      
system.ruby.network.routers6.msg_count.Response_Data::1        14029                      
system.ruby.network.routers6.msg_count.Writeback_Control::0        12653                      
system.ruby.network.routers6.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            6                      
system.ruby.network.routers6.msg_count.Writeback_Data::1           44                      
system.ruby.network.routers6.percent_links_utilized     1.227383                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.001166                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2317.914463                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_buf_msgs     0.000084                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers02.avg_stall_time  1896.819518                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.001556                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2502.655399                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.001004                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time  2023.455204                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.000332                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.018617                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  4160.619460                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers07.avg_stall_time  2371.079032                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers10.avg_stall_time  2230.220328                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers11.avg_stall_time  1784.086605                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_buf_msgs     0.017686                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers13.avg_stall_time  1896.956105                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization     0.894262                      
system.ruby.network.routers6.throttle0.msg_bytes.Request_Control::2          480                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1          552                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1        30520                      
system.ruby.network.routers6.throttle0.msg_count.Request_Control::2           60                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1           69                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          763                      
system.ruby.network.routers6.throttle1.link_utilization     1.003041                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         6368                      
system.ruby.network.routers6.throttle1.msg_bytes.Request_Control::0          392                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::1          392                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2         1896                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1        23680                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0          224                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0          240                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::1         1760                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          796                      
system.ruby.network.routers6.throttle1.msg_count.Request_Control::0           49                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::1           49                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2          237                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1          592                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0           28                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            6                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::1           44                      
system.ruby.network.routers6.throttle2.link_utilization     1.042056                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0         4592                      
system.ruby.network.routers6.throttle2.msg_bytes.Response_Data::1         1960                      
system.ruby.network.routers6.throttle2.msg_bytes.Writeback_Control::0       101000                      
system.ruby.network.routers6.throttle2.msg_count.Control::0          574                      
system.ruby.network.routers6.throttle2.msg_count.Response_Data::1           49                      
system.ruby.network.routers6.throttle2.msg_count.Writeback_Control::0        12625                      
system.ruby.network.routers6.throttle3.link_utilization     0.007845                      
system.ruby.network.routers6.throttle3.msg_bytes.Request_Control::2          256                      
system.ruby.network.routers6.throttle3.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers6.throttle3.msg_count.Request_Control::2           32                      
system.ruby.network.routers6.throttle3.msg_count.Response_Data::1           16                      
system.ruby.network.routers6.throttle4.link_utilization     4.417094                      
system.ruby.network.routers6.throttle4.msg_bytes.Response_Data::1       504360                      
system.ruby.network.routers6.throttle4.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers6.throttle4.msg_count.Response_Data::1        12609                      
system.ruby.network.routers6.throttle4.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        28857                      
system.ruby.outstanding_req_hist_seqr::mean     2.153897                      
system.ruby.outstanding_req_hist_seqr::gmean     1.854431                      
system.ruby.outstanding_req_hist_seqr::stdev     1.247892                      
system.ruby.outstanding_req_hist_seqr    |       10688     37.04%     37.04% |       14533     50.36%     87.40% |        3091     10.71%     98.11% |         444      1.54%     99.65% |          88      0.30%     99.95% |          11      0.04%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        28857                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.017688                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time   474.225893                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_buf_msgs     0.106118                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time  2845.330141                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_buf_msgs     0.017686                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time  3319.497196                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        10465                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          661                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        10277                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         3456                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        10465                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         7009                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           12733                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            1168                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          605                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             43137                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            25238                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          661                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              10296                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          5730                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           84                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        11283                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        43592                       # Number of instructions committed
system.switch_cpus.commit.committedOps          83688                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        38522                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.172473                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.981542                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        20399     52.95%     52.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         3342      8.68%     61.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         2134      5.54%     67.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         2555      6.63%     73.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         1760      4.57%     78.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          924      2.40%     80.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          833      2.16%     82.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          845      2.19%     85.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         5730     14.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        38522                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                742                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          991                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             83118                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 12733                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           35      0.04%      0.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        64131     76.63%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          164      0.20%     76.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           97      0.12%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          392      0.47%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        12634     15.10%     92.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         6034      7.21%     99.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           99      0.12%     99.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          102      0.12%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        83688                       # Class of committed instruction
system.switch_cpus.commit.refs                  18869                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               43592                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 83688                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.243118                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.243118                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          8621                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         100401                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            14579                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             15680                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            677                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           870                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               13757                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     9                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                6555                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               12733                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             11260                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 24689                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           310                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  53224                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            1354                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.234970                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        15061                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         4624                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.982174                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        40427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.549954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.293933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            22401     55.41%     55.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             1381      3.42%     58.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1316      3.26%     62.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             1974      4.88%     66.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             1375      3.40%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             1360      3.36%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             1509      3.73%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             1090      2.70%     80.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             8021     19.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        40427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               934                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              633                       # number of floating regfile writes
system.switch_cpus.idleCycles                   13763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          846                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            10875                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.665197                       # Inst execution rate
system.switch_cpus.iew.exec_refs                20303                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               6554                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            2633                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         14572                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           87                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         7143                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        94954                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         13749                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1507                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         90237                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             44                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            677                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            52                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         1189                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         1839                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1007                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           18                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          824                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           22                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             99103                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 89794                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.647438                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             64163                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.657022                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  90012                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           132717                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           71887                       # number of integer regfile writes
system.switch_cpus.ipc                       0.804429                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.804429                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          194      0.21%      0.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         70156     76.47%     76.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          169      0.18%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             1      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           98      0.11%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           14      0.02%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          392      0.43%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        13857     15.10%     92.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         6540      7.13%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          162      0.18%     99.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          155      0.17%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          91738                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             876                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         1749                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          826                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes         1054                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                1239                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013506                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1084     87.49%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     87.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            118      9.52%     97.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            34      2.74%     99.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            3      0.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          91907                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       223529                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        88968                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       105194                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              94867                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             91738                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           87                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        11276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          130                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        13754                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        40427                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.269226                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.505126                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        18171     44.95%     44.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         2515      6.22%     51.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         2840      7.03%     58.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         3369      8.33%     66.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         3730      9.23%     75.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         3684      9.11%     84.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         3533      8.74%     93.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1782      4.41%     98.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          803      1.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        40427                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.692895                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               11260                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     6                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          366                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          293                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        14572                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         7143                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           43836                       # number of misc regfile reads
system.switch_cpus.numCycles                    54190                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.quiesceCycles               391953                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.rename.BlockCycles            5073                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         91458                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            249                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            14984                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents             38                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           108                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        241765                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          98874                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       106188                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             16068                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents             63                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            677                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           669                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            14750                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          984                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups       145924                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2956                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           86                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts              2052                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               127763                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              191851                       # The number of ROB writes
system.switch_cpus.timesIdled                     264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.numPwrStateTransitions           32                       # Number of power state transitions
system.switch_cpus.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean     19598200                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::stdev 247554.998603                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value     19029200                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value     20115200                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total           16                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON     23853600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED    313571200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF     19489600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    356914400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    356914400                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    356914400                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       402976                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       954880                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       237302                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      277712117                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       954880                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243166104                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath          512                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           64                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        78051                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19327573                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        12593                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        29840                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        37353                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36259779                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        11329                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2705343                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   1129055034                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  678625530379                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data   94996825569                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst   2675375384                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data    664870905                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      778091657271                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 678625530379                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst   2675375384                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 681300905763                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath      1434518                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       179315                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data  53931547732                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    218682687                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total      54151844252                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   1130489552                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       179315                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 678625530379                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 148928373302                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst   2675375384                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data    883553592                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     832243501523                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    356914400                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    356914400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0       420352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             420352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0         2080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0        13136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0           65                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 65                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0   1177738976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1177738976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0      5827728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5827728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0   1183566704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1183566704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples     13168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000671959500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16349                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 18                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13134                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         65                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13134                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       65                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    31                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    829301142                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   65670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1124816142                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     63141.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                85641.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12097                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      17                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 13134                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   65                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    7204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    810.071222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   622.778971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   362.038787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          112     10.78%     10.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           63      6.06%     16.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26      2.50%     19.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           25      2.41%     21.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           20      1.92%     23.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      2.31%     25.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      2.50%     28.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      1.83%     30.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          724     69.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1039                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean          14528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  14528.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             19                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 840576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  420288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2355.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1177.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     356885500                       # Total gap between requests
system.mem_ctrls.avgGap                      27038.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0       420288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.ruby.dir_cntrl0          608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 1177559661.364181518555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.ruby.dir_cntrl0 1703489.688283801544                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0        13134                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0           65                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0   1124816142                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.ruby.dir_cntrl0   5376445750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     85641.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0  82714550.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1846009.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         898867.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            38562216                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       63712.000000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7161206.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     18817009.300000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     13533633.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       80882653.500000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        226.616392                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    156141100                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     16560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    184213300                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1311638.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         637190.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            28200018                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       11946.000000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7161206.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     16445012.900000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     15585301.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       69352313.900000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        194.310776                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    180404250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     16560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    159950150                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      448376000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40442701600                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                40443018400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              318249318                       # Simulator instruction rate (inst/s)
host_mem_usage                               10167184                       # Number of bytes of host memory used
host_op_rate                                580417743                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                                4193755                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24020935                       # Number of instructions simulated
sim_ops                                      43837255                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      316800                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack                     16      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         12609      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             16      0.00%      0.00%
system.ruby.DMA_Controller.Data                 12609      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        12609      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           16      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          12609      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            16      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        12609      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2012      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        12560      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2012      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        12560      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           16      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2012      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           65      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        14572      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples           18                      
system.ruby.IFETCH.hit_latency_hist_seqr |          18    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total           18                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples           24                      
system.ruby.IFETCH.latency_hist_seqr     |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total           24                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples            6                      
system.ruby.IFETCH.miss_latency_hist_seqr |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total            6                      
system.ruby.L1Cache_Controller.Ack       |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           16                      
system.ruby.L1Cache_Controller.Ack_all   |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           20                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.Data_Exclusive |         899    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          899                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1599     99.01%     99.01% |          16      0.99%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1615                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         109    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          109                      
system.ruby.L1Cache_Controller.E.Load    |       10475    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        10475                      
system.ruby.L1Cache_Controller.E.Store   |          50    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           50                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.I.Load    |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           16                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          14    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           14                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         154     90.59%     90.59% |          16      9.41%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          170                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         899    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          899                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1445    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1445                      
system.ruby.L1Cache_Controller.Ifetch    |       29636    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        29636                      
system.ruby.L1Cache_Controller.Inv       |          44     73.33%     73.33% |          16     26.67%    100.00%
system.ruby.L1Cache_Controller.Inv::total           60                      
system.ruby.L1Cache_Controller.L1_Replacement |         843    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          843                      
system.ruby.L1Cache_Controller.Load      |       33414    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        33414                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          27    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           27                      
system.ruby.L1Cache_Controller.M.Load    |       21983    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        21983                      
system.ruby.L1Cache_Controller.M.Store   |       11663    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        11663                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           11                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         136    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          136                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1428    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1428                      
system.ruby.L1Cache_Controller.NP.Load   |         916    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          916                      
system.ruby.L1Cache_Controller.NP.Store  |         154     98.72%     98.72% |           2      1.28%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          156                      
system.ruby.L1Cache_Controller.S.Ifetch  |       28197    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        28197                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           16                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         707    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          707                      
system.ruby.L1Cache_Controller.S.Load    |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           24                      
system.ruby.L1Cache_Controller.S.Store   |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           20                      
system.ruby.L1Cache_Controller.SM.Ack    |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           16                      
system.ruby.L1Cache_Controller.SM.Ack_all |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           20                      
system.ruby.L1Cache_Controller.Store     |       11887     99.87%     99.87% |          16      0.13%    100.00%
system.ruby.L1Cache_Controller.Store::total        11903                      
system.ruby.L1Cache_Controller.WB_Ack    |         136    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          136                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1089      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          143      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          998      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          871      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            932      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            170      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1428      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            136      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           28      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          136      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1064      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           16      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2012      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          871      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          143      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          998      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          419      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           25      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             16      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             60      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples           23                      
system.ruby.LD.hit_latency_hist_seqr     |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total           23                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples           24                      
system.ruby.LD.latency_hist_seqr         |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total            24                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            1                      
system.ruby.LD.miss_latency_hist_seqr::stdev          nan                      
system.ruby.LD.miss_latency_hist_seqr    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples            9                      
system.ruby.ST.hit_latency_hist_seqr     |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total            9                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples            9                      
system.ruby.ST.latency_hist_seqr         |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total             9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     20                       # delay histogram for all message
system.ruby.delayHist                    |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       20                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples             7                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total               7                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            13                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              13                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.007891                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.009470                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.009470                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples           50                      
system.ruby.hit_latency_hist_seqr        |          50    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total           50                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses           33                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits           32                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            1                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses           23                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits           18                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            5                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.124687                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.018939                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.011048                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3515.626529                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001578                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.015783                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.009470                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses            6                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            1                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            5                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses            6                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             1                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            5                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.012626                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   520.361362                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.009470                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001578                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples             57                      
system.ruby.latency_hist_seqr            |          57    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total               57                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples            7                      
system.ruby.miss_latency_hist_seqr       |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total            7                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.009470                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.001578                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.007891                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.011048                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1518.783085                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time        14500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.009470                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.011048                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2517.204807                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.009470                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.009470                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.001578                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.007891                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              264                      
system.ruby.network.msg_byte.Response_Control           24                      
system.ruby.network.msg_byte.Response_Data         1560                      
system.ruby.network.msg_count.Control              33                      
system.ruby.network.msg_count.Response_Control            3                      
system.ruby.network.msg_count.Response_Data           39                      
system.ruby.network.routers0.msg_bytes.Control::0           48                      
system.ruby.network.routers0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          280                      
system.ruby.network.routers0.msg_count.Control::0            6                      
system.ruby.network.routers0.msg_count.Response_Control::2            1                      
system.ruby.network.routers0.msg_count.Response_Data::1            7                      
system.ruby.network.routers0.percent_links_utilized   670.181675                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.011048                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3016.415668                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.009470                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.001578                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization  1011.216430                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          280                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1            7                      
system.ruby.network.routers0.throttle1.link_utilization   329.146919                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0           48                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.throttle1.msg_count.Control::0            6                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_bytes.Control::0           88                      
system.ruby.network.routers1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers1.msg_count.Control::0           11                      
system.ruby.network.routers1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_count.Response_Data::1           13                      
system.ruby.network.routers1.percent_links_utilized  1159.241706                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.009470                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.009470                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.001578                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.007891                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.011048                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1019.572224                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization  1134.044234                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0           48                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers1.throttle0.msg_count.Control::0            6                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            6                      
system.ruby.network.routers1.throttle1.link_utilization  1184.439179                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0           40                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          280                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            5                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1            7                      
system.ruby.network.routers2.msg_bytes.Control::0           40                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers2.msg_count.Control::0            5                      
system.ruby.network.routers2.msg_count.Response_Data::1            6                      
system.ruby.network.routers2.percent_links_utilized  3479.502370                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.007891                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time        14000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.009470                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization  1175.513428                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0           40                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            5                      
system.ruby.network.routers2.throttle1.link_utilization  5783.491311                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            6                      
system.ruby.network.routers3.percent_links_utilized    12.638231                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     8.846761                      
system.ruby.network.routers3.throttle1.link_utilization    16.429700                      
system.ruby.network.routers4.percent_links_utilized  2989.178515                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization  4981.121643                      
system.ruby.network.routers4.throttle1.link_utilization   997.235387                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0           88                      
system.ruby.network.routers6.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers6.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers6.msg_count.Control::0           11                      
system.ruby.network.routers6.msg_count.Response_Control::2            1                      
system.ruby.network.routers6.msg_count.Response_Data::1           13                      
system.ruby.network.routers6.percent_links_utilized  1385.123749                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.011048                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2017.993946                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.009470                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.009470                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.001578                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.007891                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization  1011.216430                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1          280                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1            7                      
system.ruby.network.routers6.throttle1.link_utilization  1134.044234                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0           48                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers6.throttle1.msg_count.Control::0            6                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1            6                      
system.ruby.network.routers6.throttle2.link_utilization  1175.513428                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0           40                      
system.ruby.network.routers6.throttle2.msg_count.Control::0            5                      
system.ruby.network.routers6.throttle3.link_utilization     8.846761                      
system.ruby.network.routers6.throttle4.link_utilization  4981.121643                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples           57                      
system.ruby.outstanding_req_hist_seqr::mean     1.684211                      
system.ruby.outstanding_req_hist_seqr::gmean     1.535468                      
system.ruby.outstanding_req_hist_seqr::stdev     0.735767                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |          27     47.37%     47.37% |          21     36.84%     84.21% |           9     15.79%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total           57                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups           17                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            3                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted           15                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            1                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           17                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           16                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups              23                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               6                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads                42                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes               32                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts            3                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                 10                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             2                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts           67                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts           43                       # Number of instructions committed
system.switch_cpus.commit.committedOps             96                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples          175                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.548571                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.412866                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          141     80.57%     80.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            9      5.14%     85.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           11      6.29%     92.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            5      2.86%     94.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4            4      2.29%     97.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            1      0.57%     97.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            1      0.57%     98.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            1      0.57%     98.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            2      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          175                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts                96                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                    17                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu           70     72.92%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead           17     17.71%     90.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            9      9.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total           96                       # Class of committed instruction
system.switch_cpus.commit.refs                     26                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                  43                       # Number of Instructions Simulated
system.switch_cpus.committedOps                    96                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       9.209302                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 9.209302                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles             6                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts            227                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              138                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles                35                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles              3                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles             2                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                  29                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   8                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                  23                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines                24                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                    42                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             1                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                     96                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles               6                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.058081                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          139                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches            7                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.242424                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples          184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.288043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.735852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              145     78.80%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                4      2.17%     80.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                1      0.54%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                0      0.00%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                8      4.35%     85.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                1      0.54%     86.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                2      1.09%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                2      1.09%     88.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8               21     11.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts            3                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches               12                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.340909                       # Inst execution rate
system.switch_cpus.iew.exec_refs                   37                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                  8                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles               6                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts            43                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts            8                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts          185                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts            29                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            5                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts           135                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              3                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            1                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads           17                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            3                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers               125                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                   131                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.728000                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers                91                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.330808                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                    134                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads              195                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes             113                       # number of integer regfile writes
system.switch_cpus.ipc                       0.108586                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.108586                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu           104     72.73%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead           31     21.68%     94.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            8      5.59%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total            143                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses            143                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads          467                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses          131                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes          252                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded                184                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued               143                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined           67                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined           86                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples          184                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.777174                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.567888                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          136     73.91%     73.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           12      6.52%     80.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           11      5.98%     86.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3            5      2.72%     89.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4           11      5.98%     95.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            6      3.26%     98.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            1      0.54%     98.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            2      1.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          184                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.361111                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                  24                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            1                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads           43                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores            8                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads              64                       # number of misc regfile reads
system.switch_cpus.numCycles                      396                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles               6                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps            98                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles              141                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups           483                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts            210                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands          221                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles                34                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles              3                       # Number of cycles rename is squashing
system.switch_cpus.rename.UndoneMaps               94                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups          330                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                  336                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                 358                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON       316800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED       316800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED       316800                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED       316800                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       402976                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       955680                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       237497                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      277713112                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       955680                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243166904                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath          512                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           64                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        78123                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19327645                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        12593                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        29865                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        37380                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36259831                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        11338                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2705352                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 1272020202020                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  764555631313131                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  107025678661616                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 3016666666667                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 749674873737                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      876619671717172                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 764555631313131                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 3016666666667                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 767572297979798                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath   1616161616                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache    202020202                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 60760561868687                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 246600378788                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     61008980429293                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 1273636363636                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache    202020202                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 764555631313131                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 167786240530303                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 3016666666667                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 996275252525                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     937628652146465                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED       316800                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       316800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                192                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   6                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    606060606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             606060606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    606060606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            606060606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000058500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  10                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           5                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         5                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        36000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      25000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  148500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7200.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29700.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        4                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     5                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1010.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    505.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                        260000                       # Total gap between requests
system.mem_ctrls.avgGap                      52000.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 505050505.050505101681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            5                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       148500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     29700.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          1478.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                5082                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     30597.450000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       40194.050000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        126.875158                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       316800                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               20328                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     30597.450000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       50925.450000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        160.749527                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT       316800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      448692800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40443018400                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                40446666400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              229685111                       # Simulator instruction rate (inst/s)
host_mem_usage                               10167184                       # Number of bytes of host memory used
host_op_rate                                418970855                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.10                       # Real time elapsed on the host
host_tick_rate                               34855867                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24024072                       # Number of instructions simulated
sim_ops                                      43843485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000004                       # Number of seconds simulated
sim_ticks                                     3648000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.ruby.DMA_Controller.Ack                     16      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         12609      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             16      0.00%      0.00%
system.ruby.DMA_Controller.Data                 12609      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        12609      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           16      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          12609      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            16      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        12609      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2025      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        12560      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2025      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        12560      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           16      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2025      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           65      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        14585      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1272                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1272    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1272                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1398                      
system.ruby.IFETCH.latency_hist_seqr     |        1398    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1398                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          126                      
system.ruby.IFETCH.miss_latency_hist_seqr |         126    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          126                      
system.ruby.L1Cache_Controller.Ack       |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           16                      
system.ruby.L1Cache_Controller.Ack_all   |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           20                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.Data_Exclusive |         916    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          916                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1727     99.08%     99.08% |          16      0.92%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1743                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         122    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          122                      
system.ruby.L1Cache_Controller.E.Load    |       11033    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        11033                      
system.ruby.L1Cache_Controller.E.Store   |          51    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           51                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.I.Load    |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           16                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          14    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           14                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         156     90.70%     90.70% |          16      9.30%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          172                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         916    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          916                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1571    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1571                      
system.ruby.L1Cache_Controller.Ifetch    |       31034    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        31034                      
system.ruby.L1Cache_Controller.Inv       |          44     73.33%     73.33% |          16     26.67%    100.00%
system.ruby.L1Cache_Controller.Inv::total           60                      
system.ruby.L1Cache_Controller.L1_Replacement |         983    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          983                      
system.ruby.L1Cache_Controller.Load      |       34431    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        34431                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           28                      
system.ruby.L1Cache_Controller.M.Load    |       22425    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        22425                      
system.ruby.L1Cache_Controller.M.Store   |       12229    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        12229                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           11                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         150    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          150                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1554    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1554                      
system.ruby.L1Cache_Controller.NP.Load   |         933    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          933                      
system.ruby.L1Cache_Controller.NP.Store  |         156     98.73%     98.73% |           2      1.27%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          158                      
system.ruby.L1Cache_Controller.S.Ifetch  |       29469    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        29469                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           16                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          832                      
system.ruby.L1Cache_Controller.S.Load    |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           24                      
system.ruby.L1Cache_Controller.S.Store   |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           20                      
system.ruby.L1Cache_Controller.SM.Ack    |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           16                      
system.ruby.L1Cache_Controller.SM.Ack_all |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           20                      
system.ruby.L1Cache_Controller.Store     |       12456     99.87%     99.87% |          16      0.13%    100.00%
system.ruby.L1Cache_Controller.Store::total        12472                      
system.ruby.L1Cache_Controller.WB_Ack    |         150    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          150                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1108      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          144      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1001      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          880      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            949      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            172      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1554      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            150      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           36      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            7      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          150      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1083      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           16      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2025      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          880      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          144      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1001      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          542      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           25      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             16      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             60      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         1000                      
system.ruby.LD.hit_latency_hist_seqr     |        1000    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         1000                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         1017                      
system.ruby.LD.latency_hist_seqr         |        1017    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          1017                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           17                      
system.ruby.LD.miss_latency_hist_seqr    |          17    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           17                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            3                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            3                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            4                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           32                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           32                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           32                      
system.ruby.RMW_Read.latency_hist_seqr   |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           32                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          528                      
system.ruby.ST.hit_latency_hist_seqr     |         528    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          528                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          529                      
system.ruby.ST.latency_hist_seqr         |         529    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           529                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            1                      
system.ruby.ST.miss_latency_hist_seqr::stdev          nan                      
system.ruby.ST.miss_latency_hist_seqr    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            1                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    350                       # delay histogram for all message
system.ruby.delayHist::mean                  0.022857                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.261235                       # delay histogram for all message
system.ruby.delayHist                    |         347     99.14%     99.14% |           0      0.00%     99.14% |           2      0.57%     99.71% |           0      0.00%     99.71% |           1      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      350                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           178                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.033708                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.334442                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         176     98.88%     98.88% |           0      0.00%     98.88% |           1      0.56%     99.44% |           0      0.00%     99.44% |           1      0.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             178                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           172                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.011628                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.152499                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         171     99.42%     99.42% |           0      0.00%     99.42% |           1      0.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             172                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.001782                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4059.594556                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.001782                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001960                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         2839                      
system.ruby.hit_latency_hist_seqr        |        2839    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         2839                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1586                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         1567                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           19                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1398                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1272                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          126                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            19                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.586596                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.274123                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.043586                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.021793                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3900.630510                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002604                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.003564                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.021793                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4005.139801                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          145                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          132                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           13                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          145                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           132                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           13                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.039885                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   898.848712                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001782                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.002604                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           2984                      
system.ruby.latency_hist_seqr            |        2984    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             2984                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          145                      
system.ruby.miss_latency_hist_seqr       |         145    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          145                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.021793                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2005.139801                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.002604                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.001782                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2060.142801                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.021793                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1900.630510                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time        14500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.001782                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.021793                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2900.630510                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.021793                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3005.139801                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.001782                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.002604                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.001782                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3059.868679                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             3792                      
system.ruby.network.msg_byte.Response_Control          792                      
system.ruby.network.msg_byte.Response_Data        18960                      
system.ruby.network.msg_byte.Writeback_Control          312                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control             474                      
system.ruby.network.msg_count.Response_Control           99                      
system.ruby.network.msg_count.Response_Data          474                      
system.ruby.network.msg_count.Writeback_Control           39                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0         1160                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          152                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         5800                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0          104                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0          145                      
system.ruby.network.routers0.msg_count.Response_Control::1           14                      
system.ruby.network.routers0.msg_count.Response_Control::2           19                      
system.ruby.network.routers0.msg_count.Response_Data::1          145                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           13                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized    61.300713                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.021793                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3400.630510                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.022204                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1505.139801                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.002604                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    92.797423                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         5800                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           14                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          145                      
system.ruby.network.routers0.throttle1.link_utilization    29.804002                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         1160                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          152                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0          104                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          145                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           19                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           13                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0         1264                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          152                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         6320                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0          104                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0          158                      
system.ruby.network.routers1.msg_count.Response_Control::1           14                      
system.ruby.network.routers1.msg_count.Response_Control::2           19                      
system.ruby.network.routers1.msg_count.Response_Data::1          158                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           13                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized   103.998766                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.021793                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3505.139801                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.001782                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.002604                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.002056                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1560.279863                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.021930                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1400.630510                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   100.082237                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         1160                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          152                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0          104                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          145                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           19                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           13                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           13                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization   107.915296                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          104                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         5800                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           13                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           14                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          145                      
system.ruby.network.routers2.msg_bytes.Control::0          104                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers2.msg_count.Control::0           13                      
system.ruby.network.routers2.msg_count.Response_Data::1           13                      
system.ruby.network.routers2.percent_links_utilized   302.148438                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.001782                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3559.731617                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time        14000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.001782                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   102.076480                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          104                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           13                      
system.ruby.network.routers2.throttle1.link_utilization   502.220395                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           13                      
system.ruby.network.routers3.percent_links_utilized     1.096491                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.767544                      
system.ruby.network.routers3.throttle1.link_utilization     1.425439                      
system.ruby.network.routers4.percent_links_utilized   259.340735                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization   432.161458                      
system.ruby.network.routers4.throttle1.link_utilization    86.520011                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         1264                      
system.ruby.network.routers6.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers6.msg_bytes.Response_Control::2          152                      
system.ruby.network.routers6.msg_bytes.Response_Data::1         6320                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0          104                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers6.msg_count.Control::0          158                      
system.ruby.network.routers6.msg_count.Response_Control::1           14                      
system.ruby.network.routers6.msg_count.Response_Control::2           19                      
system.ruby.network.routers6.msg_count.Response_Data::1          158                      
system.ruby.network.routers6.msg_count.Writeback_Control::0           13                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers6.percent_links_utilized   121.314190                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.021793                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2400.630510                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.021793                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2505.139801                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.001782                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.002604                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.001782                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2560.005740                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization    92.797423                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         5800                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1           14                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          145                      
system.ruby.network.routers6.throttle1.link_utilization   100.082237                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         1160                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2          152                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0          104                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          145                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           19                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1           13                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0           13                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers6.throttle2.link_utilization   102.076480                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0          104                      
system.ruby.network.routers6.throttle2.msg_count.Control::0           13                      
system.ruby.network.routers6.throttle3.link_utilization     0.767544                      
system.ruby.network.routers6.throttle4.link_utilization   432.161458                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples         2978                      
system.ruby.outstanding_req_hist_seqr::mean     1.882807                      
system.ruby.outstanding_req_hist_seqr::gmean     1.635342                      
system.ruby.outstanding_req_hist_seqr::stdev     1.142530                      
system.ruby.outstanding_req_hist_seqr    |        1361     45.70%     45.70% |        1380     46.34%     92.04% |         199      6.68%     98.72% |          23      0.77%     99.50% |          14      0.47%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         2978                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         1529                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          229                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1438                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          280                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         1529                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1249                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            1793                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             143                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          205                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              3486                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             2049                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          229                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                746                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           319                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           14                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         4118                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         3137                       # Number of instructions committed
system.switch_cpus.commit.committedOps           6230                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         3878                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.606498                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.524041                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         2235     57.63%     57.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          400     10.31%     67.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          297      7.66%     75.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          266      6.86%     82.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          134      3.46%     85.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           75      1.93%     87.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           89      2.29%     90.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           63      1.62%     91.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          319      8.23%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         3878                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 24                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           79                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              6209                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   954                       # Number of loads committed
system.switch_cpus.commit.membars                   8                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            6      0.10%      0.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         4700     75.44%     75.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.11%     75.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           30      0.48%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            4      0.06%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          948     15.22%     91.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          517      8.30%     99.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            6      0.10%     99.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           12      0.19%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         6230                       # Class of committed instruction
system.switch_cpus.commit.refs                   1483                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                3137                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  6230                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.453618                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.453618                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           631                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          12810                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1687                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1789                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            229                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           223                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                1239                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    16                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 666                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                1793                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1403                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  2558                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            73                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   6642                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             458                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.393202                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         1772                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          423                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.456579                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         4559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.047159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.506118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             2230     48.91%     48.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              198      4.34%     53.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              176      3.86%     57.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              232      5.09%     62.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              102      2.24%     64.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              123      2.70%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              104      2.28%     69.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              153      3.36%     72.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1241     27.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         4559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                44                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               45                       # number of floating regfile writes
system.switch_cpus.idleCycles                       1                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          284                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              952                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.858772                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 1889                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                660                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             452                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1505                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           15                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           43                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          895                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        10329                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1229                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          579                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          8476                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            38                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            229                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            38                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           63                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          560                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          365                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          265                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           19                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              8536                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  8357                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.671040                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              5728                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.832675                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   8424                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            12074                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            6774                       # number of integer regfile writes
system.switch_cpus.ipc                       0.687939                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.687939                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           58      0.64%      0.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          6918     76.38%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.08%     77.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            33      0.36%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            8      0.09%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1259     13.90%     91.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          685      7.56%     99.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           50      0.55%     99.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           39      0.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           9057                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             101                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          201                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           73                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          204                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 129                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014243                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             101     78.29%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             15     11.63%     89.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            11      8.53%     98.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            2      1.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           9027                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        22655                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         8284                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        14243                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              10288                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              9057                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           41                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         4118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           56                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         5368                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         4559                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.986620                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.462718                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         2239     49.11%     49.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          362      7.94%     57.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          406      8.91%     65.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          301      6.60%     72.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          296      6.49%     79.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          370      8.12%     87.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          263      5.77%     92.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          208      4.56%     97.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          114      2.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         4559                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.986184                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1403                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           70                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           70                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1505                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          895                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            4065                       # number of misc regfile reads
system.switch_cpus.numCycles                     4560                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             590                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          6679                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             10                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             1798                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              6                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            24                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         28985                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          12029                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        12509                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1883                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            229                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            44                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             5849                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           88                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        17838                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           15                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               152                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                13907                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               21385                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON      3648000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      3648000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      3648000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      3648000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       402976                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1000544                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       245803                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      277766282                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1000544                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243211768                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath          512                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           64                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        82013                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19331535                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        12593                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        31267                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        38557                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36262410                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        11871                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2705885                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 110464912281                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  66395620614035                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  9294335252193                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 274271929825                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  67380208333                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      76142072916667                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 66395620614035                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 274271929825                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 66669892543860                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    140350877                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     17543860                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 5276575109649                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  22481633772                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     5299214638158                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 110605263158                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     17543860                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 66395620614035                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 14570910361842                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 274271929825                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  89861842105                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     81441287554825                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      3648000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      3648000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                416                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  13                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    114035088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             114035088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    114035088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            114035088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000246700                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  28                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          13                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        13                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       274350                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  566850                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21103.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43603.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        5                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    13                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            9                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    199.111111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.678068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.521615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127            6     66.67%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            1     11.11%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            1     11.11%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-1023            1     11.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            9                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       228.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    114.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       3523500                       # Total gap between requests
system.mem_ctrls.avgGap                     271038.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 114035087.719298243523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           13                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       566850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     43603.85                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    38.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          9108.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                 7392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               15246                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     260712.000000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     79187.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       449485.200000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        123.214145                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       911900                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      2556100                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                15181                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          5913.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               50820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     348762.650000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      3027.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       501544.050000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        137.484663                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      3468000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      452340800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40446666400                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                40447914400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              279657802                       # Simulator instruction rate (inst/s)
host_mem_usage                               10167184                       # Number of bytes of host memory used
host_op_rate                                510063654                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.09                       # Real time elapsed on the host
host_tick_rate                               14515902                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24025192                       # Number of instructions simulated
sim_ops                                      43845643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                     1248000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack                     16      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         12609      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             16      0.00%      0.00%
system.ruby.DMA_Controller.Data                 12609      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        12609      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           16      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          12609      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            16      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        12609      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2040      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        12560      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2040      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        12560      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           16      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2040      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           65      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        14600      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          323                      
system.ruby.IFETCH.hit_latency_hist_seqr |         323    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          323                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          380                      
system.ruby.IFETCH.latency_hist_seqr     |         380    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          380                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           57                      
system.ruby.IFETCH.miss_latency_hist_seqr |          57    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           57                      
system.ruby.L1Cache_Controller.Ack       |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           16                      
system.ruby.L1Cache_Controller.Ack_all   |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           20                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.Data_Exclusive |         927    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          927                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1784     99.11%     99.11% |          16      0.89%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1800                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         124    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          124                      
system.ruby.L1Cache_Controller.E.Load    |       11161    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        11161                      
system.ruby.L1Cache_Controller.E.Store   |          52    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           52                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.I.Load    |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           16                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          14    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           14                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         156     90.70%     90.70% |          16      9.30%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          172                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         927    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          927                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1628    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1628                      
system.ruby.L1Cache_Controller.Ifetch    |       31414    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        31414                      
system.ruby.L1Cache_Controller.Inv       |          44     73.33%     73.33% |          16     26.67%    100.00%
system.ruby.L1Cache_Controller.Inv::total           60                      
system.ruby.L1Cache_Controller.L1_Replacement |        1040    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1040                      
system.ruby.L1Cache_Controller.Load      |       34721    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        34721                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           28                      
system.ruby.L1Cache_Controller.M.Load    |       22576    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        22576                      
system.ruby.L1Cache_Controller.M.Store   |       12406    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        12406                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           11                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         152    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          152                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1611    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1611                      
system.ruby.L1Cache_Controller.NP.Load   |         944    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          944                      
system.ruby.L1Cache_Controller.NP.Store  |         156     98.73%     98.73% |           2      1.27%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          158                      
system.ruby.L1Cache_Controller.S.Ifetch  |       29792    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        29792                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           16                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         887    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          887                      
system.ruby.L1Cache_Controller.S.Load    |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           24                      
system.ruby.L1Cache_Controller.S.Store   |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           20                      
system.ruby.L1Cache_Controller.SM.Ack    |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           16                      
system.ruby.L1Cache_Controller.SM.Ack_all |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           20                      
system.ruby.L1Cache_Controller.Store     |       12634     99.87%     99.87% |          16      0.13%    100.00%
system.ruby.L1Cache_Controller.Store::total        12650                      
system.ruby.L1Cache_Controller.WB_Ack    |         152    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          152                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1119      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          144      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1005      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          891      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            960      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            172      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1611      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            152      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           36      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            7      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          152      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1094      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           16      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2040      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          891      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          144      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1005      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          595      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           25      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             16      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             60      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          279                      
system.ruby.LD.hit_latency_hist_seqr     |         279    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          279                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          290                      
system.ruby.LD.latency_hist_seqr         |         290    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           290                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           11                      
system.ruby.LD.miss_latency_hist_seqr    |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           11                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            6                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            6                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            6                      
system.ruby.RMW_Read.latency_hist_seqr   |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            6                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          172                      
system.ruby.ST.hit_latency_hist_seqr     |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          172                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          172                      
system.ruby.ST.latency_hist_seqr         |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           172                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    166                       # delay histogram for all message
system.ruby.delayHist::mean                  0.036145                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.267232                       # delay histogram for all message
system.ruby.delayHist                    |         163     98.19%     98.19% |           0      0.00%     98.19% |           3      1.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      166                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            81                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.049383                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.312299                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          79     97.53%     97.53% |           0      0.00%     97.53% |           2      2.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              81                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            85                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.023529                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.216930                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          84     98.82%     98.82% |           0      0.00%     98.82% |           1      1.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              85                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.006010                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4082.612113                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.006010                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.006410                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          780                      
system.ruby.hit_latency_hist_seqr        |         780    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          780                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          468                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          457                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           11                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          380                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          323                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.489102                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.400641                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.056090                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.028045                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3828.325458                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004407                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.012019                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.028045                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4059.294824                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           68                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           53                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           15                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           68                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            53                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           15                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.049279                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   825.120332                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.006010                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.004407                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples            848                      
system.ruby.latency_hist_seqr            |         848    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total              848                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           68                      
system.ruby.miss_latency_hist_seqr       |          68    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           68                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.028045                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2059.294824                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.004407                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.006010                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2081.009550                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.028045                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1828.325458                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time        14500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.006010                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.028045                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2828.325458                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.028045                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3059.294824                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.006010                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.004407                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.006010                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3081.810832                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             1992                      
system.ruby.network.msg_byte.Response_Control          312                      
system.ruby.network.msg_byte.Response_Data         9960                      
system.ruby.network.msg_byte.Writeback_Control           48                      
system.ruby.network.msg_count.Control             249                      
system.ruby.network.msg_count.Response_Control           39                      
system.ruby.network.msg_count.Response_Data          249                      
system.ruby.network.msg_count.Writeback_Control            6                      
system.ruby.network.routers0.msg_bytes.Control::0          544                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         2720                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers0.msg_count.Control::0           68                      
system.ruby.network.routers0.msg_count.Response_Control::1            2                      
system.ruby.network.routers0.msg_count.Response_Control::2           11                      
system.ruby.network.routers0.msg_count.Response_Data::1           68                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers0.percent_links_utilized   183.423478                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.028045                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3328.325458                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.028846                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1559.294824                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.004407                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   278.104968                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         2720                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            2                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           68                      
system.ruby.network.routers0.throttle1.link_utilization    88.741987                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          544                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           68                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           11                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers1.msg_bytes.Control::0          664                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         3320                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers1.msg_count.Control::0           83                      
system.ruby.network.routers1.msg_count.Response_Control::1            2                      
system.ruby.network.routers1.msg_count.Response_Control::2           11                      
system.ruby.network.routers1.msg_count.Response_Data::1           83                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers1.percent_links_utilized   309.134615                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.028045                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3559.294824                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.006010                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.004407                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.008013                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1580.608910                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.028445                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1328.325458                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   295.673077                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          544                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          600                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           68                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           11                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           15                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers1.throttle1.link_utilization   322.596154                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          120                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         2720                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           15                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            2                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           68                      
system.ruby.network.routers2.msg_bytes.Control::0          120                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          600                      
system.ruby.network.routers2.msg_count.Control::0           15                      
system.ruby.network.routers2.msg_count.Response_Data::1           15                      
system.ruby.network.routers2.percent_links_utilized   884.104567                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.006010                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3582.211473                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time        14000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.006010                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   298.677885                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          120                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           15                      
system.ruby.network.routers2.throttle1.link_utilization  1469.531250                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          600                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           15                      
system.ruby.network.routers3.percent_links_utilized     3.205128                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     2.243590                      
system.ruby.network.routers3.throttle1.link_utilization     4.166667                      
system.ruby.network.routers4.percent_links_utilized   758.072917                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization  1263.241186                      
system.ruby.network.routers4.throttle1.link_utilization   252.904647                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0          664                      
system.ruby.network.routers6.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers6.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers6.msg_bytes.Response_Data::1         3320                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers6.msg_count.Control::0           83                      
system.ruby.network.routers6.msg_count.Response_Control::1            2                      
system.ruby.network.routers6.msg_count.Response_Control::2           11                      
system.ruby.network.routers6.msg_count.Response_Data::1           83                      
system.ruby.network.routers6.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers6.percent_links_utilized   356.323451                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.028045                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2328.325458                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.028045                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2559.294824                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.006010                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.004407                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.006010                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2581.410191                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization   278.104968                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         2720                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1            2                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1           68                      
system.ruby.network.routers6.throttle1.link_utilization   295.673077                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0          544                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1          600                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers6.throttle1.msg_count.Control::0           68                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           11                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1           15                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers6.throttle2.link_utilization   298.677885                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0          120                      
system.ruby.network.routers6.throttle2.msg_count.Control::0           15                      
system.ruby.network.routers6.throttle3.link_utilization     2.243590                      
system.ruby.network.routers6.throttle4.link_utilization  1263.241186                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples          847                      
system.ruby.outstanding_req_hist_seqr::mean     3.010626                      
system.ruby.outstanding_req_hist_seqr::gmean     2.240772                      
system.ruby.outstanding_req_hist_seqr::stdev     2.515415                      
system.ruby.outstanding_req_hist_seqr    |         294     34.71%     34.71% |         338     39.91%     74.62% |          63      7.44%     82.05% |          73      8.62%     90.67% |          62      7.32%     97.99% |          17      2.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total          847                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          436                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           59                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          400                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           54                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          436                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          382                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             486                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              40                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           59                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              1214                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              723                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           59                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                261                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           127                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts          861                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1120                       # Number of instructions committed
system.switch_cpus.commit.committedOps           2158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         1294                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.667697                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.683211                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          795     61.44%     61.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1           95      7.34%     68.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           79      6.11%     74.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3           60      4.64%     79.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           58      4.48%     84.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           30      2.32%     86.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           23      1.78%     88.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           27      2.09%     90.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          127      9.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         1294                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  4                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              2156                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   299                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            1      0.05%      0.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         1683     77.99%     78.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            3      0.14%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          298     13.81%     91.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          170      7.88%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            1      0.05%     99.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            2      0.09%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         2158                       # Class of committed instruction
system.switch_cpus.commit.refs                    471                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1120                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  2158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.392857                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.392857                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           231                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           3503                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              597                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               515                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             59                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            47                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 360                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 222                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 486                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               382                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                   745                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            31                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   1913                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             118                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.311538                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          645                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches           94                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.226282                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         1449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.612146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.412281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              823     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               40      2.76%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               56      3.86%     63.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               44      3.04%     66.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               41      2.83%     69.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               40      2.76%     72.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               28      1.93%     73.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               47      3.24%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              330     22.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         1449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                 8                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes                6                       # number of floating regfile writes
system.switch_cpus.idleCycles                     111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           71                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              308                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.721154                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  582                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                222                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles              96                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           412                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          261                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         3031                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           360                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          108                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          2685                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             59                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           21                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          113                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores           88                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              2855                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  2646                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.659545                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              1883                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.696154                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   2657                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             3859                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            2106                       # number of integer regfile writes
system.switch_cpus.ipc                       0.717949                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.717949                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           16      0.57%      0.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          2174     77.81%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            3      0.11%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          361     12.92%     91.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          221      7.91%     99.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           13      0.47%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            6      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           2794                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              20                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           40                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           52                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  54                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019327                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              50     92.59%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     92.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              2      3.70%     96.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             2      3.70%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           2812                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         7064                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         2634                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         3840                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               3030                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              2794                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined          861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           14                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined          953                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         1449                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.928226                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.412063                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          742     51.21%     51.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          108      7.45%     58.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           98      6.76%     65.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           86      5.94%     71.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          114      7.87%     79.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          119      8.21%     87.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          108      7.45%     94.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           59      4.07%     98.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           15      1.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         1449                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.791026                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 382                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           17                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            6                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          412                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1272                       # number of misc regfile reads
system.switch_cpus.numCycles                     1560                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             228                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          2379                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents              1                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles              619                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents             6                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups          7965                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           3360                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         3477                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               537                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             59                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles             6                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1088                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           20                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         4898                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                25                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 4186                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                6209                       # The number of ROB writes
system.switch_cpus.timesIdled                       3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON      1248000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      1248000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      1248000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      1248000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       402976                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1012800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       248316                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      277781051                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1012800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243224024                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath          512                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           64                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        83270                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19332792                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        12593                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        31650                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        38896                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36263132                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        12043                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2706057                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 322897435897                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  194079506410256                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  27168056891026                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 811538461538                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 198971153846                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      222580970352564                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 194079506410256                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 811538461538                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 194891044871795                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    410256410                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     51282051                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 15423834935897                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  66722756410                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     15491019230769                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 323307692308                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     51282051                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 194079506410256                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 42591891826923                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 811538461538                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 265693910256                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     238071989583333                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      1248000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      1248000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                480                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  15                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    384615385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             384615385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    384615385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            384615385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000078998                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  25                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          15                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        15                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       374499                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      75000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  711999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24966.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47466.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        8                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            3                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    213.333333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.249105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.731216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-95            1     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-159            1     33.33%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-479            1     33.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            3                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       769.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    384.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1320000                       # Total gap between requests
system.mem_ctrls.avgGap                      88000.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 384615384.615384638309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           15                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       711999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     47466.60                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    53.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         12144.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          1478.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        30492.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     120518.950000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       164634.150000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        131.918389                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      1248000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          9108.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          2956.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        45738.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     120518.950000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       178322.350000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        142.886498                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      1248000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      453588800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40447914400                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                40561612800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2487116                       # Simulator instruction rate (inst/s)
host_mem_usage                               10193808                       # Number of bytes of host memory used
host_op_rate                                  4539057                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.67                       # Real time elapsed on the host
host_tick_rate                               11763290                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24039128                       # Number of instructions simulated
sim_ops                                      43872324                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000114                       # Number of seconds simulated
sim_ticks                                   113698400                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles           49536                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                103665                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.ruby.DMA_Controller.Ack                     32      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         16737      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             32      0.00%      0.00%
system.ruby.DMA_Controller.Data                 16737      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        16737      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           32      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          16737      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            32      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        16737      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2115      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        16688      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2115      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        16688      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2115      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           81      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        18803      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         4189                      
system.ruby.IFETCH.hit_latency_hist_seqr |        4189    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         4189                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         4428                      
system.ruby.IFETCH.latency_hist_seqr     |        4428    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         4428                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          239                      
system.ruby.IFETCH.miss_latency_hist_seqr |         239    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          239                      
system.ruby.L1Cache_Controller.Ack       |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           20                      
system.ruby.L1Cache_Controller.Ack_all   |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           24                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.Data_Exclusive |         974    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          974                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2024     99.02%     99.02% |          20      0.98%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2044                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         131    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          131                      
system.ruby.L1Cache_Controller.E.Load    |       12992    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        12992                      
system.ruby.L1Cache_Controller.E.Store   |          53    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           53                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          20    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.I.Load    |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           20                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           16                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         157     88.70%     88.70% |          20     11.30%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          177                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         974    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          974                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1867    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1867                      
system.ruby.L1Cache_Controller.Ifetch    |       35843    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        35843                      
system.ruby.L1Cache_Controller.Inv       |          44     68.75%     68.75% |          20     31.25%    100.00%
system.ruby.L1Cache_Controller.Inv::total           64                      
system.ruby.L1Cache_Controller.L1_Replacement |        1274    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1274                      
system.ruby.L1Cache_Controller.Load      |       38590    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        38590                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          20    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           29                      
system.ruby.L1Cache_Controller.M.Load    |       24561    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        24561                      
system.ruby.L1Cache_Controller.M.Store   |       14483    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        14483                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           11                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         160    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          160                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1851    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1851                      
system.ruby.L1Cache_Controller.NP.Load   |         991    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          991                      
system.ruby.L1Cache_Controller.NP.Store  |         157     97.52%     97.52% |           4      2.48%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          161                      
system.ruby.L1Cache_Controller.S.Ifetch  |       33981    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        33981                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          20    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           20                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1113    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1113                      
system.ruby.L1Cache_Controller.S.Load    |          26    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           26                      
system.ruby.L1Cache_Controller.S.Store   |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           24                      
system.ruby.L1Cache_Controller.SM.Ack    |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           20                      
system.ruby.L1Cache_Controller.SM.Ack_all |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           24                      
system.ruby.L1Cache_Controller.Store     |       14717     99.86%     99.86% |          20      0.14%    100.00%
system.ruby.L1Cache_Controller.Store::total        14737                      
system.ruby.L1Cache_Controller.WB_Ack    |         160    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          160                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1175      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          145      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1032      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          938      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1011      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            177      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1850      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            160      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           24      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           36      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            7      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          160      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1146      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2115      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          938      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          145      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1032      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          807      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           24      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           29      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             20      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             64      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         3818                      
system.ruby.LD.hit_latency_hist_seqr     |        3818    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         3818                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         3869                      
system.ruby.LD.latency_hist_seqr         |        3869    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          3869                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           51                      
system.ruby.LD.miss_latency_hist_seqr    |          51    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           51                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           81                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          81    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           81                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           81                      
system.ruby.RMW_Read.latency_hist_seqr   |          81    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           81                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         1997                      
system.ruby.ST.hit_latency_hist_seqr     |        1997    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         1997                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         2006                      
system.ruby.ST.latency_hist_seqr         |        2006    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          2006                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            9                      
system.ruby.ST.miss_latency_hist_seqr    |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    769                       # delay histogram for all message
system.ruby.delayHist::mean                  0.036411                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.351671                       # delay histogram for all message
system.ruby.delayHist                    |         760     98.83%     98.83% |           0      0.00%     98.83% |           4      0.52%     99.35% |           0      0.00%     99.35% |           5      0.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      769                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           367                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.027248                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.275242                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         363     98.91%     98.91% |           0      0.00%     98.91% |           3      0.82%     99.73% |           0      0.00%     99.73% |           1      0.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             367                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           390                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.046154                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.415538                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         385     98.72%     98.72% |           0      0.00%     98.72% |           1      0.26%     98.97% |           0      0.00%     98.97% |           4      1.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             390                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples            12                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total              12                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.018553                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5757.843543                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.018553                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.019390                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        10085                      
system.ruby.hit_latency_hist_seqr        |       10085    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        10085                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         5952                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         5896                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         4429                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         4189                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          240                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            99                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.065606                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.072560                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.002674                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.001350                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3871.084379                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            4                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            4                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000660                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001350                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4000.679429                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          299                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          216                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           83                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          291                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           216                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           75                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.002247                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   870.393956                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000347                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3630.434992                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000264                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          10384                      
system.ruby.latency_hist_seqr            |       10384    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            10384                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          299                      
system.ruby.miss_latency_hist_seqr       |         299    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          299                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.001335                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2000.628857                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.000330                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.001315                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1870.393956                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time        14500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.018553                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time  1500.013193                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.network.int_link_buffers10.avg_stall_time  2001.948136                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_buf_msgs     0.018224                       # Average number of messages in buffer
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.001350                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2871.084379                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.001350                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3000.679429                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.000347                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time  2630.434992                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.000264                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.018553                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  4757.843543                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_buf_msgs     0.018224                       # Average number of messages in buffer
system.ruby.network.int_link_buffers31.avg_stall_time  2500.006596                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             8984                      
system.ruby.network.msg_byte.Request_Control          288                      
system.ruby.network.msg_byte.Response_Control         1824                      
system.ruby.network.msg_byte.Response_Data       540240                      
system.ruby.network.msg_byte.Writeback_Control       100008                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control            1123                      
system.ruby.network.msg_count.Request_Control           36                      
system.ruby.network.msg_count.Response_Control          228                      
system.ruby.network.msg_count.Response_Data        13506                      
system.ruby.network.msg_count.Writeback_Control        12501                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0         2368                      
system.ruby.network.routers0.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          128                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          448                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        11800                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           56                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0          296                      
system.ruby.network.routers0.msg_count.Request_Control::2            4                      
system.ruby.network.routers0.msg_count.Response_Control::1           16                      
system.ruby.network.routers0.msg_count.Response_Control::2           56                      
system.ruby.network.routers0.msg_count.Response_Data::1          295                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            7                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized     2.217707                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.001350                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3371.084379                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.001354                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1500.628857                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     3.376914                      
system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          128                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        11640                      
system.ruby.network.routers0.throttle0.msg_count.Request_Control::2            4                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           16                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          291                      
system.ruby.network.routers0.throttle1.link_utilization     1.058501                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         2368                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          448                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           56                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          296                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           56                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::1            4                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            7                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0         2992                      
system.ruby.network.routers1.msg_bytes.Request_Control::2           96                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           96                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          480                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        14640                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           56                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0          374                      
system.ruby.network.routers1.msg_count.Request_Control::2           12                      
system.ruby.network.routers1.msg_count.Response_Control::1           12                      
system.ruby.network.routers1.msg_count.Response_Control::2           60                      
system.ruby.network.routers1.msg_count.Response_Data::1          366                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            7                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized     3.646046                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.001350                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3500.679429                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.000347                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3130.434992                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.000264                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.000330                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.001315                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1370.393956                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     3.413853                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         2392                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          480                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         3160                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           56                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          299                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           60                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           79                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            7                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization     3.878239                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          600                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2           96                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           96                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        11480                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           75                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::2           12                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           12                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          287                      
system.ruby.network.routers2.msg_bytes.Control::0          600                      
system.ruby.network.routers2.msg_bytes.Response_Data::1       168120                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers2.msg_count.Control::0           75                      
system.ruby.network.routers2.msg_count.Response_Data::1         4203                      
system.ruby.network.routers2.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers2.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers2.percent_links_utilized    12.480266                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.018553                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  5257.843543                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time        14000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.018562                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time  1000.013193                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     4.206080                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          600                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           75                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers2.throttle1.link_utilization    20.754451                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1       168120                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         4203                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers3.msg_bytes.Control::0           32                      
system.ruby.network.routers3.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers3.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers3.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers3.msg_bytes.Response_Data::1          480                      
system.ruby.network.routers3.msg_count.Control::0            4                      
system.ruby.network.routers3.msg_count.Request_Control::2            8                      
system.ruby.network.routers3.msg_count.Response_Control::1            4                      
system.ruby.network.routers3.msg_count.Response_Control::2            4                      
system.ruby.network.routers3.msg_count.Response_Data::1           12                      
system.ruby.network.routers3.percent_links_utilized     0.043976                      
system.ruby.network.routers3.port_buffers01.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers04.avg_stall_time  1501.948136                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.030783                      
system.ruby.network.routers3.throttle0.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers3.throttle0.msg_count.Request_Control::2            8                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::1            4                      
system.ruby.network.routers3.throttle1.link_utilization     0.057169                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::0           32                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers3.throttle1.msg_count.Control::0            4                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::1            4                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::2            4                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1            8                      
system.ruby.network.routers4.msg_bytes.Response_Data::1       165120                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers4.msg_count.Response_Data::1         4128                      
system.ruby.network.routers4.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers4.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers4.percent_links_utilized    11.047419                      
system.ruby.network.routers4.port_buffers01.avg_buf_msgs     0.018224                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers01.avg_stall_time  3000.006596                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_buf_msgs     0.018224                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization    18.407675                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::1       165120                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::1         4128                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers4.throttle1.link_utilization     3.687164                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         2992                      
system.ruby.network.routers6.msg_bytes.Request_Control::2           96                      
system.ruby.network.routers6.msg_bytes.Response_Control::1          128                      
system.ruby.network.routers6.msg_bytes.Response_Control::2          480                      
system.ruby.network.routers6.msg_bytes.Response_Data::1       180080                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0        33208                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers6.msg_count.Control::0          374                      
system.ruby.network.routers6.msg_count.Request_Control::2           12                      
system.ruby.network.routers6.msg_count.Response_Control::1           16                      
system.ruby.network.routers6.msg_count.Response_Control::2           60                      
system.ruby.network.routers6.msg_count.Response_Data::1         4502                      
system.ruby.network.routers6.msg_count.Writeback_Control::0         4151                      
system.ruby.network.routers6.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers6.percent_links_utilized     4.905884                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.001350                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2371.084379                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.001354                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2500.679429                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.000347                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time  2130.434992                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.000264                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.018553                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  4257.843543                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_buf_msgs     0.018224                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers13.avg_stall_time  2000.006596                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization     3.376914                      
system.ruby.network.routers6.throttle0.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1          128                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1        11640                      
system.ruby.network.routers6.throttle0.msg_count.Request_Control::2            4                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1           16                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          291                      
system.ruby.network.routers6.throttle1.link_utilization     3.413853                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         2392                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2          480                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1         3160                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0           56                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          299                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           60                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1           79                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            7                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers6.throttle2.link_utilization     4.206080                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0          600                      
system.ruby.network.routers6.throttle2.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers6.throttle2.msg_count.Control::0           75                      
system.ruby.network.routers6.throttle2.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers6.throttle3.link_utilization     0.030783                      
system.ruby.network.routers6.throttle3.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers6.throttle3.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers6.throttle3.msg_count.Request_Control::2            8                      
system.ruby.network.routers6.throttle3.msg_count.Response_Data::1            4                      
system.ruby.network.routers6.throttle4.link_utilization    18.407675                      
system.ruby.network.routers6.throttle4.msg_bytes.Response_Data::1       165120                      
system.ruby.network.routers6.throttle4.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers6.throttle4.msg_count.Response_Data::1         4128                      
system.ruby.network.routers6.throttle4.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        10366                      
system.ruby.outstanding_req_hist_seqr::mean     2.140556                      
system.ruby.outstanding_req_hist_seqr::gmean     1.822314                      
system.ruby.outstanding_req_hist_seqr::stdev     1.312385                      
system.ruby.outstanding_req_hist_seqr    |        4093     39.48%     39.48% |        4944     47.69%     87.18% |        1060     10.23%     97.40% |         219      2.11%     99.52% |          49      0.47%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        10366                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.018232                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_buf_msgs     0.109342                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_buf_msgs     0.018224                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time  3500.006596                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         3952                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          482                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         4527                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          940                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         3952                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3012                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            5474                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             421                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          387                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             14502                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             8375                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          482                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               3277                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          1683                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           24                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         8317                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        13936                       # Number of instructions committed
system.switch_cpus.commit.committedOps          26681                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        11842                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.253082                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.942034                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         5797     48.95%     48.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         1199     10.12%     59.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          777      6.56%     65.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          885      7.47%     73.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          574      4.85%     77.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          351      2.96%     80.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          274      2.31%     83.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          302      2.55%     85.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         1683     14.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        11842                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                202                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          306                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             26519                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  3963                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           11      0.04%      0.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        20532     76.95%     76.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           44      0.16%     77.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           25      0.09%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          104      0.39%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         3936     14.75%     92.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1972      7.39%     99.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           27      0.10%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           30      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        26681                       # Class of committed instruction
system.switch_cpus.commit.refs                   5965                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               13936                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 26681                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.950918                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.950918                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          2578                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          40059                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             3836                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              5788                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            484                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           549                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                4629                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     3                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2288                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                5474                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              4433                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  8770                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           167                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  21717                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             968                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.413070                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         3981                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         1361                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.638772                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        13235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.194862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.453423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             5996     45.30%     45.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              528      3.99%     49.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              647      4.89%     54.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              632      4.78%     58.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              477      3.60%     62.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              523      3.95%     66.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              479      3.62%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              455      3.44%     73.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             3498     26.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        13235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               263                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              186                       # number of floating regfile writes
system.switch_cpus.idleCycles                      17                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          605                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             3712                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.363568                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 6914                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2288                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1160                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          5131                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           25                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          154                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         2738                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        34991                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          4626                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1230                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         31322                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              4                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            484                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             7                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          316                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         1168                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          733                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          583                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           22                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             33708                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 31004                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.653168                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             22017                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.339571                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  31198                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            44882                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           24895                       # number of integer regfile writes
system.switch_cpus.ipc                       1.051615                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.051615                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          133      0.41%      0.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         25010     76.83%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           45      0.14%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             1      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           27      0.08%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            2      0.01%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          105      0.32%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         4738     14.56%     92.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2359      7.25%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           70      0.22%     99.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           61      0.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          32551                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             281                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          562                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          247                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          434                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 479                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014715                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             409     85.39%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     85.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             49     10.23%     95.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            21      4.38%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          32616                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        78368                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        30757                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        42877                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              34965                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             32551                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           26                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         8317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          113                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        10127                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        13235                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.459464                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.570643                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         5482     41.42%     41.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          887      6.70%     48.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          990      7.48%     55.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         1068      8.07%     63.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         1242      9.38%     73.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         1296      9.79%     82.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1210      9.14%     91.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          708      5.35%     97.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          352      2.66%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        13235                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.456308                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                4433                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          124                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           99                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         5131                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         2738                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           15213                       # number of misc regfile reads
system.switch_cpus.numCycles                    13252                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.quiesceCycles               128871                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.rename.BlockCycles            1865                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         29146                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             55                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             4100                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            54                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         92320                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          38524                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        40397                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              6039                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            484                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           167                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            11260                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          344                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        55668                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          580                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           23                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               586                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                45157                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               71417                       # The number of ROB writes
system.switch_cpus.timesIdled                      13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean     25774650                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::stdev 251460.924731                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value     25588200                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value     26130400                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON     10599800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED    103098600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    113698400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    113698400                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    113698400                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       534560                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1154624                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       279116                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278085259                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1154624                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243365848                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1024                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           80                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        97732                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19347782                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        16705                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        36082                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        43208                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36275988                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           32                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           20                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        14045                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2708079                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   4701561324                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  2130295800117                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  298207670469                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  10155147302                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   2454880632                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      2445815059843                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 2130295800117                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  10155147302                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 2140450947419                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath      9006283                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       703616                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 169298301471                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    859572342                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     170167583713                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   4710567607                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       703616                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 2130295800117                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 467505971940                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  10155147302                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   3314452974                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     2615982643555                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    113698400                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    113698400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0       134496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             134496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         4203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0           16                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 16                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0   1182919021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1182919021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0      4503142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4503142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0   1187422162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1187422162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      4206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000603500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5163                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4203                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         16                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4203                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    272305898                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               366738398                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     64881.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                87381.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3878                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  4203                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   16                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    828.246914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   639.618444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.596016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           36     11.11%     11.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           13      4.01%     15.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15      4.63%     19.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      0.93%     20.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      0.31%     20.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      1.54%     22.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.85%     24.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      3.70%     28.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          233     71.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          324                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 268608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  134496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2362.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1182.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     112996500                       # Total gap between requests
system.mem_ctrls.avgGap                      26782.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0       134304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 1181230342.731296062469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         4203                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0           16                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0    366738398                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     87256.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         494900.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         245414.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10626462                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2257336.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     5409955.050000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     4816702.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       23850771.650000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        209.772272                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     56102700                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     52375700                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         473647.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         233587.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10702692                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2257336.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     4899937.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     5257845.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       23825045.400000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        209.546004                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     61348700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     47129700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      567287200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40561612800                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                40561695200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              311441659                       # Simulator instruction rate (inst/s)
host_mem_usage                               10193808                       # Number of bytes of host memory used
host_op_rate                                568046046                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                                1066700                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24039171                       # Number of instructions simulated
sim_ops                                      43872420                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                       82400                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack                     32      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         16737      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             32      0.00%      0.00%
system.ruby.DMA_Controller.Data                 16737      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        16737      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           32      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          16737      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            32      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        16737      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2116      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        16688      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2116      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        16688      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2116      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           81      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        18804      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples           11                      
system.ruby.IFETCH.hit_latency_hist_seqr |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total           11                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples           18                      
system.ruby.IFETCH.latency_hist_seqr     |          18    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total           18                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples            7                      
system.ruby.IFETCH.miss_latency_hist_seqr |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total            7                      
system.ruby.L1Cache_Controller.Ack       |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           20                      
system.ruby.L1Cache_Controller.Ack_all   |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           24                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.Data_Exclusive |         975    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          975                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2031     99.02%     99.02% |          20      0.98%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2051                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         132    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          132                      
system.ruby.L1Cache_Controller.E.Load    |       13002    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        13002                      
system.ruby.L1Cache_Controller.E.Store   |          53    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           53                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          20    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.I.Load    |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           20                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           16                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         157     88.70%     88.70% |          20     11.30%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          177                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         975    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          975                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1874    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1874                      
system.ruby.L1Cache_Controller.Ifetch    |       35860    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        35860                      
system.ruby.L1Cache_Controller.Inv       |          44     68.75%     68.75% |          20     31.25%    100.00%
system.ruby.L1Cache_Controller.Inv::total           64                      
system.ruby.L1Cache_Controller.L1_Replacement |        1281    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1281                      
system.ruby.L1Cache_Controller.Load      |       38619    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        38619                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          20    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           29                      
system.ruby.L1Cache_Controller.M.Load    |       24579    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        24579                      
system.ruby.L1Cache_Controller.M.Store   |       14492    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        14492                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           11                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         161    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          161                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1857    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1857                      
system.ruby.L1Cache_Controller.NP.Load   |         992    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          992                      
system.ruby.L1Cache_Controller.NP.Store  |         157     97.52%     97.52% |           4      2.48%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          161                      
system.ruby.L1Cache_Controller.S.Ifetch  |       33992    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        33992                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          20    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           20                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1119    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1119                      
system.ruby.L1Cache_Controller.S.Load    |          26    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           26                      
system.ruby.L1Cache_Controller.S.Store   |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           24                      
system.ruby.L1Cache_Controller.SM.Ack    |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           20                      
system.ruby.L1Cache_Controller.SM.Ack_all |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           24                      
system.ruby.L1Cache_Controller.Store     |       14726     99.86%     99.86% |          20      0.14%    100.00%
system.ruby.L1Cache_Controller.Store::total        14746                      
system.ruby.L1Cache_Controller.WB_Ack    |         161    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          161                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1176      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          145      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1032      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          939      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1012      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            177      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1857      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            161      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           24      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           36      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            7      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          161      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1147      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2116      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          939      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          145      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1032      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          814      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           24      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           29      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             20      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             64      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples           28                      
system.ruby.LD.hit_latency_hist_seqr     |          28    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total           28                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples           29                      
system.ruby.LD.latency_hist_seqr         |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total            29                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            1                      
system.ruby.LD.miss_latency_hist_seqr::stdev          nan                      
system.ruby.LD.miss_latency_hist_seqr    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples            9                      
system.ruby.ST.hit_latency_hist_seqr     |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total            9                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples            9                      
system.ruby.ST.latency_hist_seqr         |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total             9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     20                       # delay histogram for all message
system.ruby.delayHist                    |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       20                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            10                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              10                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            10                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              10                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples           48                      
system.ruby.hit_latency_hist_seqr        |          48    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total           48                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses           38                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits           37                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            1                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses           17                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits           11                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            6                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.459946                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.097086                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.054611                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3936.287181                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.012136                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.054611                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses            8                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            7                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            1                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses            8                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             7                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            1                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.097086                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   936.287181                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples             56                      
system.ruby.latency_hist_seqr            |          56    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total               56                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples            8                      
system.ruby.miss_latency_hist_seqr       |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total            8                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.050970                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.054611                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1936.287181                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time        14500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.054611                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2936.287181                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.054611                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              208                      
system.ruby.network.msg_byte.Response_Control           48                      
system.ruby.network.msg_byte.Response_Data         1080                      
system.ruby.network.msg_byte.Writeback_Control           24                      
system.ruby.network.msg_count.Control              26                      
system.ruby.network.msg_count.Response_Control            6                      
system.ruby.network.msg_count.Response_Data           27                      
system.ruby.network.msg_count.Writeback_Control            3                      
system.ruby.network.routers0.msg_bytes.Control::0           56                      
system.ruby.network.routers0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.msg_count.Control::0            7                      
system.ruby.network.routers0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.msg_count.Response_Control::2            1                      
system.ruby.network.routers0.msg_count.Response_Data::1            8                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.percent_links_utilized  3063.939394                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.054611                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3436.287181                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.048543                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization  4666.363636                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1            8                      
system.ruby.network.routers0.throttle1.link_utilization  1461.515152                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0           56                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.throttle1.msg_count.Control::0            7                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0           72                      
system.ruby.network.routers1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.msg_count.Control::0            9                      
system.ruby.network.routers1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_count.Response_Data::1            9                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.percent_links_utilized  5033.484848                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.054611                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.054611                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1436.287181                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization  4709.393939                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0           64                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.throttle0.msg_count.Control::0            8                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            1                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.throttle1.link_utilization  5357.575758                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0            8                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            1                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1            8                      
system.ruby.network.routers2.msg_bytes.Control::0            8                      
system.ruby.network.routers2.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers2.msg_count.Control::0            1                      
system.ruby.network.routers2.msg_count.Response_Data::1            1                      
system.ruby.network.routers2.percent_links_utilized 17200.757576                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time        14000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization  5796.969697                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0            8                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            1                      
system.ruby.network.routers2.throttle1.link_utilization 28604.545455                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers3.percent_links_utilized    60.606061                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization    42.424242                      
system.ruby.network.routers3.throttle1.link_utilization    78.787879                      
system.ruby.network.routers4.percent_links_utilized 15225.151515                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization 25368.787879                      
system.ruby.network.routers4.throttle1.link_utilization  5081.515152                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0           72                      
system.ruby.network.routers6.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers6.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers6.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers6.msg_count.Control::0            9                      
system.ruby.network.routers6.msg_count.Response_Control::1            1                      
system.ruby.network.routers6.msg_count.Response_Control::2            1                      
system.ruby.network.routers6.msg_count.Response_Data::1            9                      
system.ruby.network.routers6.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers6.percent_links_utilized  6763.989899                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.054611                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2436.287181                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.054611                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.006068                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization  4666.363636                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1            8                      
system.ruby.network.routers6.throttle1.link_utilization  4709.393939                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0           64                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers6.throttle1.msg_count.Control::0            8                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers6.throttle2.link_utilization  5796.969697                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0            8                      
system.ruby.network.routers6.throttle2.msg_count.Control::0            1                      
system.ruby.network.routers6.throttle3.link_utilization    42.424242                      
system.ruby.network.routers6.throttle4.link_utilization 25368.787879                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples           55                      
system.ruby.outstanding_req_hist_seqr::mean     2.527273                      
system.ruby.outstanding_req_hist_seqr::gmean     2.407038                      
system.ruby.outstanding_req_hist_seqr::stdev     0.766293                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |           3      5.45%      5.45% |          26     47.27%     52.73% |          20     36.36%     89.09% |           6     10.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total           55                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups           11                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            2                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted           12                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            3                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           11                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses            8                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups              17                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               4                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            2                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads                37                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes               30                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts            2                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                 10                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             9                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts           31                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts           43                       # Number of instructions committed
system.switch_cpus.commit.committedOps             96                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples           99                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.969697                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.358028                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0           80     80.81%     80.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            1      1.01%     81.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            4      4.04%     85.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            5      5.05%     90.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4            0      0.00%     90.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            0      0.00%     90.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            0      0.00%     90.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            0      0.00%     90.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            9      9.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total           99                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts                96                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                    17                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu           70     72.92%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead           17     17.71%     90.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            9      9.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total           96                       # Class of committed instruction
system.switch_cpus.commit.refs                     26                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                  43                       # Number of Instructions Simulated
system.switch_cpus.committedOps                    96                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.395349                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.395349                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles             2                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts            155                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles               73                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles                24                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles              2                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles             2                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                  32                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   9                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                  17                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines                18                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                    29                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             1                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                     71                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles               4                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.165049                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles           72                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches            7                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.689320                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples          103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.582524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.908825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0               76     73.79%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                2      1.94%     75.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                0      0.00%     75.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                1      0.97%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                6      5.83%     82.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                1      0.97%     83.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                3      2.91%     86.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                1      0.97%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8               13     12.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts            2                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches               14                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.407767                       # Inst execution rate
system.switch_cpus.iew.exec_refs                   41                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                  9                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles               2                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts            36                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts            4                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts          149                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts            32                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            1                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts           145                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              2                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            1                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads            7                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            2                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers               127                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                   144                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.740157                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers                94                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.398058                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                    145                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads              221                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes             121                       # number of integer regfile writes
system.switch_cpus.ipc                       0.417476                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.417476                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu           102     72.34%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead           32     22.70%     95.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            7      4.96%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total            141                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses            141                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads          390                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses          144                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes          180                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded                148                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued               141                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined           31                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined           53                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples          103                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.368932                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.787705                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0           51     49.51%     49.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           16     15.53%     65.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           11     10.68%     75.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3            9      8.74%     84.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            9      8.74%     93.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            4      3.88%     97.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            1      0.97%     98.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            2      1.94%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          103                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.368932                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                  18                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            1                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads           36                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores            4                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads              70                       # number of misc regfile reads
system.switch_cpus.numCycles                      103                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles               2                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps            98                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles               74                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups           364                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts            154                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands          170                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles                25                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles              2                       # Number of cycles rename is squashing
system.switch_cpus.rename.UndoneMaps               48                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups          240                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                  217                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                 273                       # The number of ROB writes
system.switch_cpus.pwrStateResidencyTicks::ON        82400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED        82400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED        82400                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED        82400                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       534560                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1155232                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       279343                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278086094                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1155232                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243366456                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1024                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           80                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        97804                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19347854                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        16705                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        36101                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        43239                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36276038                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           32                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           20                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        14054                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2708088                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 6487378640777                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  2939456601941748                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  411477366504854                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 14019805825243                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 3390084951456                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      3374831237864078                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 2939456601941748                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 14019805825243                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 2953476407766990                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath  12427184466                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache    970873786                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 233603713592233                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 1186941747573                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     234804053398058                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 6499805825243                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache    970873786                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 2939456601941748                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 645081080097087                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 14019805825243                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 4577026699029                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     3609635291262136                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED        82400                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED        82400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0           32                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 32                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    388349515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             388349515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    388349515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            388349515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000022500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   2                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   22500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                         0.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22500.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                100.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            4                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.862375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.450134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127            2     50.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            1     25.00%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-895            1     25.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            4                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      32                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       776.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    388.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                        866500                       # Total gap between requests
system.mem_ctrls.avgGap                     866500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0           32                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 388349514.563106834888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0        22500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     22500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                   100.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          2956.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      6638.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      1148.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       10743.700000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        130.384709                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT        82400                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          2956.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                5082                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      6638.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      1148.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       15825.700000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        192.059466                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT        82400                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      567369600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40561695200                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                40565486400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              226619383                       # Simulator instruction rate (inst/s)
host_mem_usage                               10193808                       # Number of bytes of host memory used
host_op_rate                                413408652                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.11                       # Real time elapsed on the host
host_tick_rate                               35714543                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24042439                       # Number of instructions simulated
sim_ops                                      43878924                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000004                       # Number of seconds simulated
sim_ticks                                     3791200                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.ruby.DMA_Controller.Ack                     32      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         16737      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             32      0.00%      0.00%
system.ruby.DMA_Controller.Data                 16737      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        16737      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           32      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          16737      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            32      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        16737      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2125      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        16688      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2125      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        16688      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2125      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           81      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        18813      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1263                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1263    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1263                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1382                      
system.ruby.IFETCH.latency_hist_seqr     |        1382    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1382                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          119                      
system.ruby.IFETCH.miss_latency_hist_seqr |         119    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          119                      
system.ruby.L1Cache_Controller.Ack       |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           20                      
system.ruby.L1Cache_Controller.Ack_all   |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           24                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.Data_Exclusive |         991    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          991                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2152     99.08%     99.08% |          20      0.92%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2172                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         142    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          142                      
system.ruby.L1Cache_Controller.E.Load    |       13536    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        13536                      
system.ruby.L1Cache_Controller.E.Store   |          53    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           53                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          20    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.I.Load    |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           20                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           16                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         159     88.83%     88.83% |          20     11.17%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          179                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         991    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          991                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1993    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1993                      
system.ruby.L1Cache_Controller.Ifetch    |       37242    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        37242                      
system.ruby.L1Cache_Controller.Inv       |          44     68.75%     68.75% |          20     31.25%    100.00%
system.ruby.L1Cache_Controller.Inv::total           64                      
system.ruby.L1Cache_Controller.L1_Replacement |        1413    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1413                      
system.ruby.L1Cache_Controller.Load      |       39631    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        39631                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          20    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          31    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           31                      
system.ruby.L1Cache_Controller.M.Load    |       25041    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        25041                      
system.ruby.L1Cache_Controller.M.Store   |       15082    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15082                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           11                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         173    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          173                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1976    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1976                      
system.ruby.L1Cache_Controller.NP.Load   |        1008    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1008                      
system.ruby.L1Cache_Controller.NP.Store  |         159     97.55%     97.55% |           4      2.45%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          163                      
system.ruby.L1Cache_Controller.S.Ifetch  |       35255    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        35255                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          20    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           20                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1238    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1238                      
system.ruby.L1Cache_Controller.S.Load    |          26    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           26                      
system.ruby.L1Cache_Controller.S.Store   |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           24                      
system.ruby.L1Cache_Controller.SM.Ack    |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           20                      
system.ruby.L1Cache_Controller.SM.Ack_all |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           24                      
system.ruby.L1Cache_Controller.Store     |       15318     99.87%     99.87% |          20      0.13%    100.00%
system.ruby.L1Cache_Controller.Store::total        15338                      
system.ruby.L1Cache_Controller.WB_Ack    |         173    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          173                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1194      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          146      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1032      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          947      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1028      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            179      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1976      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            173      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           24      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           44      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            8      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          173      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1165      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2125      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          947      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          146      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1032      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          933      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           24      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           29      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             20      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             64      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          996                      
system.ruby.LD.hit_latency_hist_seqr     |         996    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          996                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         1012                      
system.ruby.LD.latency_hist_seqr         |        1012    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          1012                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           16                      
system.ruby.LD.miss_latency_hist_seqr    |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           16                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            3                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            3                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            4                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           33                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           33                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           33                      
system.ruby.RMW_Read.latency_hist_seqr   |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           33                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          550                      
system.ruby.ST.hit_latency_hist_seqr     |         550    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          550                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          551                      
system.ruby.ST.latency_hist_seqr         |         551    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           551                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            1                      
system.ruby.ST.miss_latency_hist_seqr::stdev          nan                      
system.ruby.ST.miss_latency_hist_seqr    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            1                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    325                       # delay histogram for all message
system.ruby.delayHist::mean                  0.036923                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.349413                       # delay histogram for all message
system.ruby.delayHist                    |         321     98.77%     98.77% |           0      0.00%     98.77% |           2      0.62%     99.38% |           0      0.00%     99.38% |           2      0.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      325                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           167                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.047904                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.436420                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         165     98.80%     98.80% |           0      0.00%     98.80% |           0      0.00%     98.80% |           0      0.00%     98.80% |           2      1.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             167                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           158                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.025316                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.224300                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         156     98.73%     98.73% |           0      0.00%     98.73% |           2      1.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             158                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.001187                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4035.002233                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.001187                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001292                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         2849                      
system.ruby.hit_latency_hist_seqr        |        2849    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         2849                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1604                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         1586                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1382                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1263                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          119                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            29                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.565784                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.131884                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.039302                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.019651                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3961.094123                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002374                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.002374                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.019651                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4005.934795                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          137                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          128                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            9                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          137                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           128                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            9                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.036532                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   958.786147                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001187                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.002374                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           2986                      
system.ruby.latency_hist_seqr            |        2986    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             2986                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          137                      
system.ruby.miss_latency_hist_seqr       |         137    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          137                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.019651                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2005.934795                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.002374                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.001187                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2035.266001                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.019651                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1961.094123                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time        14500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.001187                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.019651                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2961.094123                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.019651                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3005.934795                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.001187                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.002374                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.001187                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3035.134117                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             3504                      
system.ruby.network.msg_byte.Response_Control          720                      
system.ruby.network.msg_byte.Response_Data        17520                      
system.ruby.network.msg_byte.Writeback_Control          240                      
system.ruby.network.msg_byte.Writeback_Data          240                      
system.ruby.network.msg_count.Control             438                      
system.ruby.network.msg_count.Response_Control           90                      
system.ruby.network.msg_count.Response_Data          438                      
system.ruby.network.msg_count.Writeback_Control           30                      
system.ruby.network.msg_count.Writeback_Data            6                      
system.ruby.network.routers0.msg_bytes.Control::0         1096                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           96                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          144                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         5480                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers0.msg_count.Control::0          137                      
system.ruby.network.routers0.msg_count.Response_Control::1           12                      
system.ruby.network.routers0.msg_count.Response_Control::2           18                      
system.ruby.network.routers0.msg_count.Response_Data::1          137                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers0.percent_links_utilized    69.552888                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.019651                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3461.094123                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.020178                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1505.934795                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.002374                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   106.146136                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           96                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         5480                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           12                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          137                      
system.ruby.network.routers0.throttle1.link_utilization    32.959641                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         1096                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          144                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          137                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           18                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers1.msg_bytes.Control::0         1168                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           96                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          144                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         5840                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers1.msg_count.Control::0          146                      
system.ruby.network.routers1.msg_count.Response_Control::1           12                      
system.ruby.network.routers1.msg_count.Response_Control::2           18                      
system.ruby.network.routers1.msg_count.Response_Data::1          146                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers1.percent_links_utilized   112.592324                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.019651                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3505.934795                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.001187                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.002374                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.001319                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1535.331944                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.019915                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1461.094123                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   103.936956                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         1096                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          144                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          137                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           18                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            9                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers1.throttle1.link_utilization   121.247692                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0           72                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           96                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         5480                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            9                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           12                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          137                      
system.ruby.network.routers2.msg_bytes.Control::0           72                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers2.msg_count.Control::0            9                      
system.ruby.network.routers2.msg_count.Response_Data::1            9                      
system.ruby.network.routers2.percent_links_utilized   374.502110                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.001187                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3535.068175                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time        14000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.001187                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   126.213400                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0           72                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            9                      
system.ruby.network.routers2.throttle1.link_utilization   622.790820                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            9                      
system.ruby.network.routers3.percent_links_utilized     1.318913                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.923239                      
system.ruby.network.routers3.throttle1.link_utilization     1.714587                      
system.ruby.network.routers4.percent_links_utilized   331.330783                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization   552.077288                      
system.ruby.network.routers4.throttle1.link_utilization   110.584279                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         1168                      
system.ruby.network.routers6.msg_bytes.Response_Control::1           96                      
system.ruby.network.routers6.msg_bytes.Response_Control::2          144                      
system.ruby.network.routers6.msg_bytes.Response_Data::1         5840                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers6.msg_count.Control::0          146                      
system.ruby.network.routers6.msg_count.Response_Control::1           12                      
system.ruby.network.routers6.msg_count.Response_Control::2           18                      
system.ruby.network.routers6.msg_count.Response_Data::1          146                      
system.ruby.network.routers6.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers6.percent_links_utilized   148.216170                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.019651                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2461.094123                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.019651                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2505.934795                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.001187                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.002374                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.001187                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2535.200059                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization   106.146136                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1           96                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         5480                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1           12                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          137                      
system.ruby.network.routers6.throttle1.link_utilization   103.936956                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         1096                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2          144                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          137                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           18                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1            9                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers6.throttle2.link_utilization   126.213400                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0           72                      
system.ruby.network.routers6.throttle2.msg_count.Control::0            9                      
system.ruby.network.routers6.throttle3.link_utilization     0.923239                      
system.ruby.network.routers6.throttle4.link_utilization   552.077288                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples         2975                      
system.ruby.outstanding_req_hist_seqr::mean     1.769076                      
system.ruby.outstanding_req_hist_seqr::gmean     1.547090                      
system.ruby.outstanding_req_hist_seqr::stdev     1.033135                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        1522     51.16%     51.16% |         938     31.53%     82.69% |         320     10.76%     93.45% |         111      3.73%     97.18% |          45      1.51%     98.69% |          37      1.24%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         2975                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         1332                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          216                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1440                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          279                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         1332                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1053                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            1793                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             148                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          178                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              3601                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             2079                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          216                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                781                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           350                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           14                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         3690                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         3268                       # Number of instructions committed
system.switch_cpus.commit.committedOps           6504                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         4109                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.582867                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.541526                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         2436     59.28%     59.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          398      9.69%     68.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          280      6.81%     75.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          282      6.86%     82.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          127      3.09%     85.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           79      1.92%     87.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          102      2.48%     90.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           55      1.34%     91.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          350      8.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         4109                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 32                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           82                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              6483                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   994                       # Number of loads committed
system.switch_cpus.commit.membars                   8                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            6      0.09%      0.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         4911     75.51%     75.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.11%     75.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           30      0.46%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            4      0.06%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          984     15.13%     91.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          536      8.24%     99.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           10      0.15%     99.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           16      0.25%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         6504                       # Class of committed instruction
system.switch_cpus.commit.refs                   1546                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                3268                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  6504                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.450122                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.450122                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           816                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          12615                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1706                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1799                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            217                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           201                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                1248                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     2                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 705                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                1793                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1386                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  2799                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            68                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   6577                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             434                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.378350                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         1723                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          427                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.387846                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         4739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.904410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.469815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             2410     50.85%     50.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              203      4.28%     55.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              186      3.92%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              232      4.90%     63.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              106      2.24%     66.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              126      2.66%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              105      2.22%     71.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              159      3.36%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1212     25.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         4739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                65                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               55                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts          261                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              973                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.808398                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 1940                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                702                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             414                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1492                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           42                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          877                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        10164                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1238                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          504                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          8570                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              2                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            217                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             2                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           86                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          510                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          324                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          242                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           19                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              8694                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  8469                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.663791                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              5771                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.787086                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   8534                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            12390                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            6823                       # number of integer regfile writes
system.switch_cpus.ipc                       0.689597                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.689597                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           51      0.56%      0.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          6923     76.27%     76.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.08%     76.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            33      0.36%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           10      0.11%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1264     13.93%     91.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          698      7.69%     99.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           46      0.51%     99.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           45      0.50%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           9077                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             104                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          208                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           92                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          188                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 133                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014652                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             110     82.71%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             12      9.02%     91.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            10      7.52%     99.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      0.75%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           9055                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        22863                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         8377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        13667                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              10137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              9077                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           27                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         3690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           48                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         4328                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         4739                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.915383                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.420237                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         2383     50.28%     50.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          371      7.83%     58.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          429      9.05%     67.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          298      6.29%     73.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          307      6.48%     79.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          381      8.04%     87.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          269      5.68%     93.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          201      4.24%     97.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          100      2.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         4739                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.915383                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1386                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           76                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           61                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1492                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          877                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            4118                       # number of misc regfile reads
system.switch_cpus.numCycles                     4739                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             767                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          6969                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             14                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             1826                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            25                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         28357                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          11812                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        12179                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1866                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            217                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            43                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             5241                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          104                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        17509                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           20                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               199                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                13953                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               21006                       # The number of ROB writes
system.switch_cpus.pwrStateResidencyTicks::ON      3791200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      3791200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      3791200                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      3791200                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       534560                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1199552                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       287559                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278138630                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1199552                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243410776                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1024                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           80                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       101864                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19351914                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        16705                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        37486                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        44401                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36278585                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           32                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           20                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        14609                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2708643                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 141000211015                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  63887746359992                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  8943272578603                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 316404304706                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  75849071534                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      73364272525849                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 63887746359992                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 316404304706                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 64204150664697                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    270099177                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     21101498                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 5077269993670                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  26868537666                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     5104429732011                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 141270310192                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     21101498                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 63887746359992                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 14020542572273                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 316404304706                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 102717609200                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     78468702257860                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      3791200                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      3791200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                288                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   9                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0     75965394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              75965394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0     75965394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             75965394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000339700                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  20                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           9                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         9                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       239600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      45000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  442100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26622.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49122.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        4                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                    576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       151.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     75.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       3589000                       # Total gap between requests
system.mem_ctrls.avgGap                     398777.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 75965393.542941555381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       442100                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     49122.22                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    44.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                5082                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     363910.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      1879.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       451747.100000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        119.156758                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      3611200                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         12144.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               40656                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     328062.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     32886.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       491588.600000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        129.665700                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       371400                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      3239800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      571160800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40565486400                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                40566756800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              278346194                       # Simulator instruction rate (inst/s)
host_mem_usage                               10193808                       # Number of bytes of host memory used
host_op_rate                                507693607                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.09                       # Real time elapsed on the host
host_tick_rate                               14694750                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24043559                       # Number of instructions simulated
sim_ops                                      43881082                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                     1270400                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack                     32      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         16737      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             32      0.00%      0.00%
system.ruby.DMA_Controller.Data                 16737      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        16737      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           32      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          16737      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            32      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        16737      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2138      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        16688      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2138      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        16688      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2138      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           81      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        18826      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          317                      
system.ruby.IFETCH.hit_latency_hist_seqr |         317    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          317                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          371                      
system.ruby.IFETCH.latency_hist_seqr     |         371    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          371                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           54                      
system.ruby.IFETCH.miss_latency_hist_seqr |          54    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           54                      
system.ruby.L1Cache_Controller.Ack       |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           20                      
system.ruby.L1Cache_Controller.Ack_all   |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           24                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.Data_Exclusive |        1002    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         1002                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2206     99.10%     99.10% |          20      0.90%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2226                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         142    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          142                      
system.ruby.L1Cache_Controller.E.Load    |       13661    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        13661                      
system.ruby.L1Cache_Controller.E.Store   |          54    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           54                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          20    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.I.Load    |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           20                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           16                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         159     88.83%     88.83% |          20     11.17%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          179                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1002    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1002                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2047    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2047                      
system.ruby.L1Cache_Controller.Ifetch    |       37613    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        37613                      
system.ruby.L1Cache_Controller.Inv       |          44     68.75%     68.75% |          20     31.25%    100.00%
system.ruby.L1Cache_Controller.Inv::total           64                      
system.ruby.L1Cache_Controller.L1_Replacement |        1466    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1466                      
system.ruby.L1Cache_Controller.Load      |       39920    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        39920                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          20    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          31    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           31                      
system.ruby.L1Cache_Controller.M.Load    |       25194    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        25194                      
system.ruby.L1Cache_Controller.M.Store   |       15258    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15258                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           11                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         173    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          173                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2030    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2030                      
system.ruby.L1Cache_Controller.NP.Load   |        1019    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1019                      
system.ruby.L1Cache_Controller.NP.Store  |         159     97.55%     97.55% |           4      2.45%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          163                      
system.ruby.L1Cache_Controller.S.Ifetch  |       35572    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        35572                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          20    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           20                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1291    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1291                      
system.ruby.L1Cache_Controller.S.Load    |          26    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           26                      
system.ruby.L1Cache_Controller.S.Store   |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           24                      
system.ruby.L1Cache_Controller.SM.Ack    |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           20                      
system.ruby.L1Cache_Controller.SM.Ack_all |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           24                      
system.ruby.L1Cache_Controller.Store     |       15495     99.87%     99.87% |          20      0.13%    100.00%
system.ruby.L1Cache_Controller.Store::total        15515                      
system.ruby.L1Cache_Controller.WB_Ack    |         173    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          173                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1205      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          146      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1034      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          958      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1039      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            179      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2030      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            173      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           24      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           44      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            8      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          173      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1176      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2138      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          958      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          146      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1034      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          985      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           24      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           29      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             20      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             64      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          278                      
system.ruby.LD.hit_latency_hist_seqr     |         278    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          278                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          289                      
system.ruby.LD.latency_hist_seqr         |         289    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           289                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           11                      
system.ruby.LD.miss_latency_hist_seqr    |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           11                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            5                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.latency_hist_seqr   |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            5                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          172                      
system.ruby.ST.hit_latency_hist_seqr     |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          172                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          172                      
system.ruby.ST.latency_hist_seqr         |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           172                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    154                       # delay histogram for all message
system.ruby.delayHist::mean                  0.038961                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.359432                       # delay histogram for all message
system.ruby.delayHist                    |         152     98.70%     98.70% |           0      0.00%     98.70% |           1      0.65%     99.35% |           0      0.00%     99.35% |           1      0.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      154                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            76                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          76    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              76                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            78                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.076923                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.503732                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          76     97.44%     97.44% |           0      0.00%     97.44% |           1      1.28%     98.72% |           0      0.00%     98.72% |           1      1.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              78                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.005116                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4005.352641                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.005116                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005431                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          772                      
system.ruby.hit_latency_hist_seqr        |         772    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          772                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          466                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          455                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           11                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          371                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          317                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           54                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.467570                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.051165                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.025582                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3890.979305                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004329                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.010233                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.025582                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           65                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           52                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           13                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           65                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            52                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           13                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.046048                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   856.738148                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.005116                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.004329                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples            837                      
system.ruby.latency_hist_seqr            |         837    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total              837                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           65                      
system.ruby.miss_latency_hist_seqr       |          65    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           65                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.025582                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.004329                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.005116                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2004.565488                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.025582                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1890.979305                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time        14500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.005116                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.025582                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2890.979305                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.025582                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.005116                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.004329                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.005116                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3004.959064                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             1872                      
system.ruby.network.msg_byte.Response_Control          264                      
system.ruby.network.msg_byte.Response_Data         9360                      
system.ruby.network.msg_count.Control             234                      
system.ruby.network.msg_count.Response_Control           33                      
system.ruby.network.msg_count.Response_Data          234                      
system.ruby.network.routers0.msg_bytes.Control::0          520                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         2600                      
system.ruby.network.routers0.msg_count.Control::0           65                      
system.ruby.network.routers0.msg_count.Response_Control::2           11                      
system.ruby.network.routers0.msg_count.Response_Data::1           65                      
system.ruby.network.routers0.percent_links_utilized   211.481700                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.025582                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3390.979305                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.025582                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.004329                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   323.120819                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         2600                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           65                      
system.ruby.network.routers0.throttle1.link_utilization    99.842582                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          520                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           65                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           11                      
system.ruby.network.routers1.msg_bytes.Control::0          624                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         3120                      
system.ruby.network.routers1.msg_count.Control::0           78                      
system.ruby.network.routers1.msg_count.Response_Control::2           11                      
system.ruby.network.routers1.msg_count.Response_Data::1           78                      
system.ruby.network.routers1.percent_links_utilized   340.672963                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.025582                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.005116                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.004329                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.005116                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1504.368699                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.026763                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1390.979305                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   312.908304                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          520                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           65                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           11                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           13                      
system.ruby.network.routers1.throttle1.link_utilization   368.437623                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          104                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         2600                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           13                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           65                      
system.ruby.network.routers2.msg_bytes.Control::0          104                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers2.msg_count.Control::0           13                      
system.ruby.network.routers2.msg_count.Response_Data::1           13                      
system.ruby.network.routers2.percent_links_utilized  1118.231011                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.005116                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3505.155852                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time        14000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.005116                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   376.859504                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          104                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           13                      
system.ruby.network.routers2.throttle1.link_utilization  1859.602519                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           13                      
system.ruby.network.routers3.percent_links_utilized     3.935458                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     2.754821                      
system.ruby.network.routers3.throttle1.link_utilization     5.116096                      
system.ruby.network.routers4.percent_links_utilized   988.646202                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization  1647.323888                      
system.ruby.network.routers4.throttle1.link_utilization   329.968516                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0          624                      
system.ruby.network.routers6.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers6.msg_bytes.Response_Data::1         3120                      
system.ruby.network.routers6.msg_count.Control::0           78                      
system.ruby.network.routers6.msg_count.Response_Control::2           11                      
system.ruby.network.routers6.msg_count.Response_Data::1           78                      
system.ruby.network.routers6.percent_links_utilized   443.827889                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.025582                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2390.979305                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.025582                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.005116                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.004329                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.005116                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2504.762276                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization   323.120819                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         2600                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1           65                      
system.ruby.network.routers6.throttle1.link_utilization   312.908304                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0          520                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers6.throttle1.msg_count.Control::0           65                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           11                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1           13                      
system.ruby.network.routers6.throttle2.link_utilization   376.859504                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0          104                      
system.ruby.network.routers6.throttle2.msg_count.Control::0           13                      
system.ruby.network.routers6.throttle3.link_utilization     2.754821                      
system.ruby.network.routers6.throttle4.link_utilization  1647.323888                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples          835                      
system.ruby.outstanding_req_hist_seqr::mean     2.391617                      
system.ruby.outstanding_req_hist_seqr::gmean     1.925022                      
system.ruby.outstanding_req_hist_seqr::stdev     1.738595                      
system.ruby.outstanding_req_hist_seqr    |         336     40.24%     40.24% |         346     41.44%     81.68% |          83      9.94%     91.62% |          57      6.83%     98.44% |          12      1.44%     99.88% |           1      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total          835                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          342                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           56                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          405                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           54                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          342                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          288                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             491                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              30                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              1192                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              707                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           56                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                261                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           141                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts          857                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1120                       # Number of instructions committed
system.switch_cpus.commit.committedOps           2158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         1438                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.500695                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.641342                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          950     66.06%     66.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1           96      6.68%     72.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           74      5.15%     77.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3           62      4.31%     82.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           44      3.06%     85.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           28      1.95%     87.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           17      1.18%     88.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           26      1.81%     90.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          141      9.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         1438                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  4                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              2156                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   299                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            1      0.05%      0.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         1683     77.99%     78.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            3      0.14%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          298     13.81%     91.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          170      7.88%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            1      0.05%     99.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            2      0.09%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         2158                       # Class of committed instruction
system.switch_cpus.commit.refs                    471                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1120                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  2158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.417857                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.417857                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           361                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           3532                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              619                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               502                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             56                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            50                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 354                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 223                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 491                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               374                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                   904                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            28                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   1864                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             112                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.309194                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches           84                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.173804                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         1588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.367758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.337102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              966     60.83%     60.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               44      2.77%     63.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               49      3.09%     66.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               42      2.64%     69.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               44      2.77%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               42      2.64%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               35      2.20%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               32      2.02%     78.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              334     21.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         1588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                 8                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes                6                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts           70                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              309                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.680101                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  577                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                223                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             104                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           389                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           32                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          272                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         3018                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           354                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          100                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          2668                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             56                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             3                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           23                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads           90                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          100                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              2796                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  2639                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.662017                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              1851                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.661839                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   2647                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             3826                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            2101                       # number of integer regfile writes
system.switch_cpus.ipc                       0.705290                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.705290                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            9      0.33%      0.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          2159     78.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            3      0.11%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          353     12.75%     91.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          227      8.20%     99.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           11      0.40%     99.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            6      0.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           2768                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              18                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           36                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           40                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  43                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015535                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              41     95.35%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              1      2.33%     97.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             1      2.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           2784                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         7143                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         2627                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         3835                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               3017                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              2768                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined          857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           12                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         1011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         1588                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.743073                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.328040                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          866     54.53%     54.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          108      6.80%     61.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          116      7.30%     68.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          105      6.61%     75.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          120      7.56%     82.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5           96      6.05%     88.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          103      6.49%     95.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           57      3.59%     98.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           17      1.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         1588                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.743073                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 374                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            8                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            6                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          389                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          272                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1273                       # number of misc regfile reads
system.switch_cpus.numCycles                     1588                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             347                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          2379                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents              4                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles              642                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            11                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups          8013                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           3367                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         3491                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               522                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             56                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            21                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1109                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           12                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         4908                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                84                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 4312                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                6186                       # The number of ROB writes
system.switch_cpus.pwrStateResidencyTicks::ON      1270400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      1270400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      1270400                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      1270400                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       534560                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1211520                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       290022                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278153061                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1211520                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243422744                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1024                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           80                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       103121                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19353171                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        16705                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        37860                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        44732                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36279290                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           32                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           20                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        14781                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2708815                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 420780856423                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  190657449622166                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  26689023142317                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 953652392947                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 228291876574                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      218949197890428                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 190657449622166                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 953652392947                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 191611102015113                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    806045340                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     62972292                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 15151878148615                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  81172071788                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     15233919238035                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 421586901763                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     62972292                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 190657449622166                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 41840901290932                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 953652392947                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 309463948363                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     234183117128463                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      1270400                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      1270400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                416                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  13                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    327455919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             327455919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    327455919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            327455919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000298700                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  27                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          13                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        13                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       293597                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  586097                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22584.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45084.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        9                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    13                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            6                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.333333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.007590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   119.161515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-95            2     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-159            3     50.00%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-415            1     16.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            6                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       654.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    327.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1419001                       # Total gap between requests
system.mem_ctrls.avgGap                     109153.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 327455919.395466029644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           13                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       586097                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     45084.38                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    69.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          1478.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               10164                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     110078.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     10857.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       213453.800000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        168.020938                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE        93900                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       996500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          9108.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          7392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               55902                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     119191.250000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      2975.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       272408.450000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        214.427306                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      1090400                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      572431200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40566756800                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                40680014400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2494479                       # Simulator instruction rate (inst/s)
host_mem_usage                               10193808                       # Number of bytes of host memory used
host_op_rate                                  4552690                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.64                       # Real time elapsed on the host
host_tick_rate                               11743392                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24057495                       # Number of instructions simulated
sim_ops                                      43907763                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000113                       # Number of seconds simulated
sim_ticks                                   113257600                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles           49536                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                103765                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.ruby.DMA_Controller.Ack                     48      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         20865      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             48      0.00%      0.00%
system.ruby.DMA_Controller.Data                 20865      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        20865      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           48      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          20865      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            48      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        20865      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2195      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20816      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2195      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20816      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           48      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2195      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           97      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        23011      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         4036                      
system.ruby.IFETCH.hit_latency_hist_seqr |        4036    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         4036                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         4241                      
system.ruby.IFETCH.latency_hist_seqr     |        4241    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         4241                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          205                      
system.ruby.IFETCH.miss_latency_hist_seqr |         205    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          205                      
system.ruby.L1Cache_Controller.Ack       |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           24                      
system.ruby.L1Cache_Controller.Ack_all   |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           28                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.Data_Exclusive |        1043    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         1043                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2412     99.01%     99.01% |          24      0.99%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2436                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         151    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          151                      
system.ruby.L1Cache_Controller.E.Load    |       15460    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        15460                      
system.ruby.L1Cache_Controller.E.Store   |          55    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           55                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          24    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.I.Load    |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           24                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          19    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         160     86.96%     86.96% |          24     13.04%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          184                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1043    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1043                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2252    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2252                      
system.ruby.L1Cache_Controller.Ifetch    |       41855    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        41855                      
system.ruby.L1Cache_Controller.Inv       |          44     64.71%     64.71% |          24     35.29%    100.00%
system.ruby.L1Cache_Controller.Inv::total           68                      
system.ruby.L1Cache_Controller.L1_Replacement |        1671    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1671                      
system.ruby.L1Cache_Controller.Load      |       43738    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        43738                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          24    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          31    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           31                      
system.ruby.L1Cache_Controller.M.Load    |       27166    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        27166                      
system.ruby.L1Cache_Controller.M.Store   |       17336    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        17336                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           11                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         182    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          182                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2236    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2236                      
system.ruby.L1Cache_Controller.NP.Load   |        1060    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1060                      
system.ruby.L1Cache_Controller.NP.Store  |         160     96.97%     96.97% |           5      3.03%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          165                      
system.ruby.L1Cache_Controller.S.Ifetch  |       39608    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        39608                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          24    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           24                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1487    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1487                      
system.ruby.L1Cache_Controller.S.Load    |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           28                      
system.ruby.L1Cache_Controller.S.Store   |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           28                      
system.ruby.L1Cache_Controller.SM.Ack    |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           24                      
system.ruby.L1Cache_Controller.SM.Ack_all |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           28                      
system.ruby.L1Cache_Controller.Store     |       17579     99.86%     99.86% |          24      0.14%    100.00%
system.ruby.L1Cache_Controller.Store::total        17603                      
system.ruby.L1Cache_Controller.WB_Ack    |         182    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          182                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1255      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          147      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1049      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          999      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1084      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            184      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2236      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            182      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           28      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           44      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            8      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          182      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1222      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           24      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2195      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          999      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          147      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1049      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1176      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           28      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           33      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             24      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             68      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         3773                      
system.ruby.LD.hit_latency_hist_seqr     |        3773    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         3773                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         3818                      
system.ruby.LD.latency_hist_seqr         |        3818    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          3818                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           45                      
system.ruby.LD.miss_latency_hist_seqr    |          45    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           45                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           82                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          82    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           82                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           82                      
system.ruby.RMW_Read.latency_hist_seqr   |          82    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           82                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         1997                      
system.ruby.ST.hit_latency_hist_seqr     |        1997    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         1997                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         2006                      
system.ruby.ST.latency_hist_seqr         |        2006    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          2006                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            9                      
system.ruby.ST.miss_latency_hist_seqr    |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    668                       # delay histogram for all message
system.ruby.delayHist::mean                  0.029940                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.327182                       # delay histogram for all message
system.ruby.delayHist                    |         662     99.10%     99.10% |           0      0.00%     99.10% |           2      0.30%     99.40% |           0      0.00%     99.40% |           4      0.60%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      668                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           323                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.012384                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.157133                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         321     99.38%     99.38% |           0      0.00%     99.38% |           2      0.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             323                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           333                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.048048                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.436412                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         329     98.80%     98.80% |           0      0.00%     98.80% |           0      0.00%     98.80% |           0      0.00%     98.80% |           4      1.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             333                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples            12                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total              12                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.018546                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5776.188090                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.018546                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.019367                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         9888                      
system.ruby.hit_latency_hist_seqr        |        9888    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         9888                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         5902                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         5852                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           50                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         4242                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         4036                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          206                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            99                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.064544                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.061806                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.002340                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.001183                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3983.515455                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            4                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            4                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001188                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4000.064013                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          260                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          195                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           65                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          252                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           195                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           57                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001995                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   983.184352                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000269                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3523.189185                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          10147                      
system.ruby.latency_hist_seqr            |       10147    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            10147                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          259                      
system.ruby.miss_latency_hist_seqr       |         259    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          259                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.001170                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2000.064013                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.000252                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.001152                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1983.184352                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time        14500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.018546                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.network.int_link_buffers10.avg_stall_time  2001.655518                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_buf_msgs     0.018295                       # Average number of messages in buffer
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.001183                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2983.515455                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.001188                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3000.064013                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.000269                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time  2523.202429                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.018546                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  4776.205749                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_buf_msgs     0.018295                       # Average number of messages in buffer
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             7608                      
system.ruby.network.msg_byte.Request_Control          288                      
system.ruby.network.msg_byte.Response_Control         1704                      
system.ruby.network.msg_byte.Response_Data       533320                      
system.ruby.network.msg_byte.Writeback_Control       100056                      
system.ruby.network.msg_count.Control             951                      
system.ruby.network.msg_count.Request_Control           36                      
system.ruby.network.msg_count.Response_Control          213                      
system.ruby.network.msg_count.Response_Data        13333                      
system.ruby.network.msg_count.Writeback_Control        12507                      
system.ruby.network.routers0.msg_bytes.Control::0         2048                      
system.ruby.network.routers0.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          136                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          400                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        10200                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           72                      
system.ruby.network.routers0.msg_count.Control::0          256                      
system.ruby.network.routers0.msg_count.Request_Control::2            4                      
system.ruby.network.routers0.msg_count.Response_Control::1           17                      
system.ruby.network.routers0.msg_count.Response_Control::2           50                      
system.ruby.network.routers0.msg_count.Response_Data::1          255                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            9                      
system.ruby.network.routers0.percent_links_utilized     2.550162                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.001183                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3483.515455                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.001179                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1500.064013                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     3.906364                      
system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          136                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        10040                      
system.ruby.network.routers0.throttle0.msg_count.Request_Control::2            4                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           17                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          251                      
system.ruby.network.routers0.throttle1.link_utilization     1.193961                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         2048                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          400                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           72                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          256                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           50                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::1            4                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            9                      
system.ruby.network.routers1.msg_bytes.Control::0         2536                      
system.ruby.network.routers1.msg_bytes.Request_Control::2           96                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          104                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          432                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        12360                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           72                      
system.ruby.network.routers1.msg_count.Control::0          317                      
system.ruby.network.routers1.msg_count.Request_Control::2           12                      
system.ruby.network.routers1.msg_count.Response_Control::1           13                      
system.ruby.network.routers1.msg_count.Response_Control::2           54                      
system.ruby.network.routers1.msg_count.Response_Data::1          309                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            9                      
system.ruby.network.routers1.percent_links_utilized     4.036708                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.001188                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3500.064013                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.000269                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3023.195807                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.000252                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.001152                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1483.184352                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     3.648765                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         2080                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          432                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         2440                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           72                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          260                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           54                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           61                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            9                      
system.ruby.network.routers1.throttle1.link_utilization     4.424652                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          456                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2           96                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          104                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         9920                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           57                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::2           12                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           13                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          248                      
system.ruby.network.routers2.msg_bytes.Control::0          456                      
system.ruby.network.routers2.msg_bytes.Response_Data::1       167400                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers2.msg_count.Control::0           57                      
system.ruby.network.routers2.msg_count.Response_Data::1         4185                      
system.ruby.network.routers2.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers2.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers2.percent_links_utilized    15.318963                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.018546                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  5276.196919                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time        14000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.018546                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     5.154846                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          456                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           57                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers2.throttle1.link_utilization    25.483081                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1       167400                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         4185                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers3.msg_bytes.Control::0           32                      
system.ruby.network.routers3.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers3.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers3.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers3.msg_bytes.Response_Data::1          480                      
system.ruby.network.routers3.msg_count.Control::0            4                      
system.ruby.network.routers3.msg_count.Request_Control::2            8                      
system.ruby.network.routers3.msg_count.Response_Control::1            4                      
system.ruby.network.routers3.msg_count.Response_Control::2            4                      
system.ruby.network.routers3.msg_count.Response_Data::1           12                      
system.ruby.network.routers3.percent_links_utilized     0.052977                      
system.ruby.network.routers3.port_buffers01.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers04.avg_stall_time  1501.655518                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.037084                      
system.ruby.network.routers3.throttle0.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers3.throttle0.msg_count.Request_Control::2            8                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::1            4                      
system.ruby.network.routers3.throttle1.link_utilization     0.068870                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::0           32                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers3.throttle1.msg_count.Control::0            4                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::1            4                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::2            4                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1            8                      
system.ruby.network.routers4.msg_bytes.Response_Data::1       165120                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers4.msg_count.Response_Data::1         4128                      
system.ruby.network.routers4.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers4.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers4.percent_links_utilized    13.827561                      
system.ruby.network.routers4.port_buffers01.avg_buf_msgs     0.018295                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_buf_msgs     0.018295                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization    23.038872                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::1       165120                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::1         4128                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers4.throttle1.link_utilization     4.616251                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         2536                      
system.ruby.network.routers6.msg_bytes.Request_Control::2           96                      
system.ruby.network.routers6.msg_bytes.Response_Control::1          136                      
system.ruby.network.routers6.msg_bytes.Response_Control::2          432                      
system.ruby.network.routers6.msg_bytes.Response_Data::1       177760                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0        33224                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers6.msg_count.Control::0          317                      
system.ruby.network.routers6.msg_count.Request_Control::2           12                      
system.ruby.network.routers6.msg_count.Response_Control::1           17                      
system.ruby.network.routers6.msg_count.Response_Control::2           54                      
system.ruby.network.routers6.msg_count.Response_Data::1         4444                      
system.ruby.network.routers6.msg_count.Writeback_Control::0         4153                      
system.ruby.network.routers6.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers6.percent_links_utilized     5.964322                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.001187                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2483.515455                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.001188                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2500.064013                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.000269                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time  2023.209052                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.018546                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  4276.214578                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_buf_msgs     0.018295                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization     3.906364                      
system.ruby.network.routers6.throttle0.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1          136                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1        10040                      
system.ruby.network.routers6.throttle0.msg_count.Request_Control::2            4                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1           17                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          251                      
system.ruby.network.routers6.throttle1.link_utilization     3.648765                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         2080                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2          432                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1         2440                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0           72                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          260                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           54                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1           61                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            9                      
system.ruby.network.routers6.throttle2.link_utilization     5.154846                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0          456                      
system.ruby.network.routers6.throttle2.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers6.throttle2.msg_count.Control::0           57                      
system.ruby.network.routers6.throttle2.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers6.throttle3.link_utilization     0.037084                      
system.ruby.network.routers6.throttle3.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers6.throttle3.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers6.throttle3.msg_count.Request_Control::2            8                      
system.ruby.network.routers6.throttle3.msg_count.Response_Data::1            4                      
system.ruby.network.routers6.throttle4.link_utilization    23.038872                      
system.ruby.network.routers6.throttle4.msg_bytes.Response_Data::1       165120                      
system.ruby.network.routers6.throttle4.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers6.throttle4.msg_count.Response_Data::1         4128                      
system.ruby.network.routers6.throttle4.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples        10117                      
system.ruby.outstanding_req_hist_seqr::mean     1.985470                      
system.ruby.outstanding_req_hist_seqr::gmean     1.708501                      
system.ruby.outstanding_req_hist_seqr::stdev     1.197271                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        4428     43.77%     43.77% |        3084     30.48%     74.25% |        1618     15.99%     90.24% |         614      6.07%     96.31% |         206      2.04%     98.35% |          70      0.69%     99.04% |          60      0.59%     99.63% |          22      0.22%     99.85% |          15      0.15%    100.00%
system.ruby.outstanding_req_hist_seqr::total        10117                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.018299                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_buf_msgs     0.109767                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_buf_msgs     0.018295                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         3738                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          399                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         4227                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          951                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         3738                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         2787                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            5145                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             408                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          329                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             14426                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             8390                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          399                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               3277                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          1723                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           24                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         7501                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        13936                       # Number of instructions committed
system.switch_cpus.commit.committedOps          26681                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        11386                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.343316                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.986413                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         5397     47.40%     47.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         1206     10.59%     57.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          759      6.67%     64.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          817      7.18%     71.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          578      5.08%     76.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          334      2.93%     79.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          264      2.32%     82.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          308      2.71%     84.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         1723     15.13%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        11386                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                202                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          306                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             26519                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  3963                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           11      0.04%      0.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        20532     76.95%     76.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           44      0.16%     77.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           25      0.09%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          104      0.39%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         3936     14.75%     92.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1972      7.39%     99.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           27      0.10%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           30      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        26681                       # Class of committed instruction
system.switch_cpus.commit.refs                   5965                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               13936                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 26681                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.907290                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.907290                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          2402                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          38626                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             3661                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              5654                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            401                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           473                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                4584                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2278                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                5145                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              4245                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  8403                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           121                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  21009                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             802                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.406912                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         3787                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         1359                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.661579                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        12591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.219760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.447287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             5637     44.77%     44.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              505      4.01%     48.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              594      4.72%     53.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              647      5.14%     58.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              459      3.65%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              504      4.00%     66.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              484      3.84%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              442      3.51%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             3319     26.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        12591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               263                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              191                       # number of floating regfile writes
system.switch_cpus.idleCycles                      53                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          508                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             3647                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.441316                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 6856                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2276                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1237                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          5091                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           24                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         2679                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        34179                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          4580                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1053                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         30868                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             17                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            401                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            17                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          331                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         1128                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          677                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           14                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             33488                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 30584                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.648800                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             21727                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.418855                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  30751                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            44594                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           24552                       # number of integer regfile writes
system.switch_cpus.ipc                       1.102183                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.102183                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          100      0.31%      0.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         24473     76.67%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           44      0.14%     77.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             1      0.00%     77.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           26      0.08%     77.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          105      0.33%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         4708     14.75%     92.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2331      7.30%     99.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           70      0.22%     99.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           60      0.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          31918                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             278                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          556                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          248                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          412                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 478                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014976                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             412     86.19%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             40      8.37%     94.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            26      5.44%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          32018                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        76470                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        30336                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        41271                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              34155                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             31918                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           24                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         7501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          118                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         9363                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        12591                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.534985                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.568866                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         4954     39.35%     39.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          907      7.20%     46.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          990      7.86%     54.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         1027      8.16%     62.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         1215      9.65%     72.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         1257      9.98%     82.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1220      9.69%     91.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          683      5.42%     97.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          338      2.68%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        12591                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.524359                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                4245                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          133                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           99                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         5091                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         2679                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           14970                       # number of misc regfile reads
system.switch_cpus.numCycles                    12644                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.quiesceCycles               128928                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.rename.BlockCycles            1742                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         29146                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             78                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             3897                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            45                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         90003                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          37239                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        39458                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              5857                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            401                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           189                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            10319                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          322                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        54355                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          505                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           23                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               624                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                43845                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               69587                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean     25785950                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::stdev 233000.908439                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value     25612200                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value     26116600                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON     10113800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED    103143800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    113257600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    113257600                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    113257600                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       666144                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1347360                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       320327                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278450790                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1347360                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243558584                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1536                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           96                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       117583                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19368161                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20817                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        42105                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        48985                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36291900                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           48                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           24                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        16783                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2710837                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   5881671517                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  2138586938095                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  299368298463                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  11896420196                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   2828304679                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      2458561632950                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 2138586938095                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  11896420196                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 2150483358291                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath     13562004                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       847625                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 169957212584                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   1038190815                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     171009813028                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   5895233521                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       847625                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 2138586938095                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 469325511047                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  11896420196                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   3866495493                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     2629571445978                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    113257600                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    113257600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0       133920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             133920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         4185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0           16                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 16                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0   1182437205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1182437205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0      4520668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4520668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0   1186957873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1186957873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      4185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001149252500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5071                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 17                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4185                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         16                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4185                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    271301999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               365261999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     64966.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                87466.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3862                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      15                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate               166.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  4185                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   16                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    844.719243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   687.962186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.251144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           24      7.57%      7.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           13      4.10%     11.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           14      4.42%     16.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2      0.63%     16.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      3.79%     20.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      1.89%     22.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.89%     24.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      3.47%     27.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          229     72.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          317                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           8468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   8468.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 267264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  133920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2359.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1182.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     112248499                       # Total gap between requests
system.mem_ctrls.avgGap                      26719.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0       133632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.ruby.dir_cntrl0          576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 1179894329.387166976929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.ruby.dir_cntrl0 5085751.419772271067                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         4185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0           16                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0    365261999                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.ruby.dir_cntrl0   6960771250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     87278.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0 435048203.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         479719.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         233587.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10519740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              35838                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2257336.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     5834698.350000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     4412570.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       23773490.350000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        209.906358                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     51244500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     56793100                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         482755.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         235065.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10702692                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              35838                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2257336.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     5989616.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     4278573.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       23981878.000000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        211.746302                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     49514000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     58523600                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      685688800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40680014400                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                40680103200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              302833968                       # Simulator instruction rate (inst/s)
host_mem_usage                               10193808                       # Number of bytes of host memory used
host_op_rate                                552345023                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                                1116881                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24057538                       # Number of instructions simulated
sim_ops                                      43907859                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                       88800                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack                     48      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         20865      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             48      0.00%      0.00%
system.ruby.DMA_Controller.Data                 20865      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        20865      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           48      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          20865      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            48      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        20865      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2196      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20816      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2196      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20816      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           48      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2196      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           97      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        23012      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples            7                      
system.ruby.IFETCH.hit_latency_hist_seqr |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total            7                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples           16                      
system.ruby.IFETCH.latency_hist_seqr     |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total           16                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples            9                      
system.ruby.IFETCH.miss_latency_hist_seqr |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total            9                      
system.ruby.L1Cache_Controller.Ack       |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           24                      
system.ruby.L1Cache_Controller.Ack_all   |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           28                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.Data_Exclusive |        1044    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         1044                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2421     99.02%     99.02% |          24      0.98%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2445                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         151    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          151                      
system.ruby.L1Cache_Controller.E.Load    |       15466    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        15466                      
system.ruby.L1Cache_Controller.E.Store   |          55    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           55                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          24    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.I.Load    |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           24                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          19    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         160     86.96%     86.96% |          24     13.04%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          184                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1044    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1044                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2261    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2261                      
system.ruby.L1Cache_Controller.Ifetch    |       41871    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        41871                      
system.ruby.L1Cache_Controller.Inv       |          44     64.71%     64.71% |          24     35.29%    100.00%
system.ruby.L1Cache_Controller.Inv::total           68                      
system.ruby.L1Cache_Controller.L1_Replacement |        1680    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1680                      
system.ruby.L1Cache_Controller.Load      |       43760    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        43760                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          24    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          31    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           31                      
system.ruby.L1Cache_Controller.M.Load    |       27181    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        27181                      
system.ruby.L1Cache_Controller.M.Store   |       17345    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        17345                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           11                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         182    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          182                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2245    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2245                      
system.ruby.L1Cache_Controller.NP.Load   |        1061    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1061                      
system.ruby.L1Cache_Controller.NP.Store  |         160     96.97%     96.97% |           5      3.03%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          165                      
system.ruby.L1Cache_Controller.S.Ifetch  |       39615    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        39615                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          24    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           24                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1496    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1496                      
system.ruby.L1Cache_Controller.S.Load    |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           28                      
system.ruby.L1Cache_Controller.S.Store   |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           28                      
system.ruby.L1Cache_Controller.SM.Ack    |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           24                      
system.ruby.L1Cache_Controller.SM.Ack_all |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           28                      
system.ruby.L1Cache_Controller.Store     |       17588     99.86%     99.86% |          24      0.14%    100.00%
system.ruby.L1Cache_Controller.Store::total        17612                      
system.ruby.L1Cache_Controller.WB_Ack    |         182    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          182                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1256      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          147      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1049      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         1000      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1085      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            184      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2244      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            182      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           28      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           44      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            8      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          182      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1223      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           24      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2196      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1000      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          147      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1049      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1184      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           28      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           33      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             24      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             68      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples           21                      
system.ruby.LD.hit_latency_hist_seqr     |          21    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total           21                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples           22                      
system.ruby.LD.latency_hist_seqr         |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total            22                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            1                      
system.ruby.LD.miss_latency_hist_seqr::stdev          nan                      
system.ruby.LD.miss_latency_hist_seqr    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples            9                      
system.ruby.ST.hit_latency_hist_seqr     |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total            9                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples            9                      
system.ruby.ST.latency_hist_seqr         |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total             9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     21                       # delay histogram for all message
system.ruby.delayHist                    |          21    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       21                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            10                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              10                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            11                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              11                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4576.570084                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples           37                      
system.ruby.hit_latency_hist_seqr        |          37    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total           37                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses           31                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits           30                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            1                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses           16                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits            7                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            9                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.390761                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.112611                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.056306                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3946.509611                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.011261                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.050675                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses            9                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            8                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            1                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses            9                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             8                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            1                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.095720                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   946.509611                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  4726.337541                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples             47                      
system.ruby.latency_hist_seqr            |          47    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total               47                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           10                      
system.ruby.miss_latency_hist_seqr       |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           10                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.052939                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.050675                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1946.509611                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time        14500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.056306                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2946.509611                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.050675                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time  3709.445840                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3554.047815                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              248                      
system.ruby.network.msg_byte.Response_Control           24                      
system.ruby.network.msg_byte.Response_Data         1280                      
system.ruby.network.msg_count.Control              31                      
system.ruby.network.msg_count.Response_Control            3                      
system.ruby.network.msg_count.Response_Data           32                      
system.ruby.network.routers0.msg_bytes.Control::0           80                      
system.ruby.network.routers0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          400                      
system.ruby.network.routers0.msg_count.Control::0           10                      
system.ruby.network.routers0.msg_count.Response_Control::2            1                      
system.ruby.network.routers0.msg_count.Response_Data::1           10                      
system.ruby.network.routers0.percent_links_utilized  3253.792135                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.056306                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3446.509611                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.056306                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization  4985.112360                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          400                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           10                      
system.ruby.network.routers0.throttle1.link_utilization  1522.471910                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0           80                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           10                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_bytes.Control::0           80                      
system.ruby.network.routers1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.msg_bytes.Response_Data::1          400                      
system.ruby.network.routers1.msg_count.Control::0           10                      
system.ruby.network.routers1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_count.Response_Data::1           10                      
system.ruby.network.routers1.percent_links_utilized  5145.646067                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.050675                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  4217.891690                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.050675                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1446.509611                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization  4647.471910                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0           72                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0            9                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            1                      
system.ruby.network.routers1.throttle1.link_utilization  5643.820225                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0            8                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            1                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1            9                      
system.ruby.network.routers2.msg_bytes.Control::0            8                      
system.ruby.network.routers2.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers2.msg_count.Control::0            1                      
system.ruby.network.routers2.msg_count.Response_Data::1            1                      
system.ruby.network.routers2.percent_links_utilized 19495.084270                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  4065.308949                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time        14000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization  6560.112360                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0            8                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            1                      
system.ruby.network.routers2.throttle1.link_utilization 32430.056180                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers3.percent_links_utilized    67.415730                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization    47.191011                      
system.ruby.network.routers3.throttle1.link_utilization    87.640449                      
system.ruby.network.routers4.percent_links_utilized 17596.348315                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization 29318.258427                      
system.ruby.network.routers4.throttle1.link_utilization  5874.438202                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0           80                      
system.ruby.network.routers6.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers6.msg_bytes.Response_Data::1          440                      
system.ruby.network.routers6.msg_count.Control::0           10                      
system.ruby.network.routers6.msg_count.Response_Control::2            1                      
system.ruby.network.routers6.msg_count.Response_Data::1           11                      
system.ruby.network.routers6.percent_links_utilized  7593.024345                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.051801                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2446.509611                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.050675                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time  3200.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.005631                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  3042.786680                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization  4985.112360                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1          400                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1           10                      
system.ruby.network.routers6.throttle1.link_utilization  4647.471910                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0           72                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers6.throttle1.msg_count.Control::0            9                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers6.throttle2.link_utilization  6560.112360                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0            8                      
system.ruby.network.routers6.throttle2.msg_count.Control::0            1                      
system.ruby.network.routers6.throttle3.link_utilization    47.191011                      
system.ruby.network.routers6.throttle4.link_utilization 29318.258427                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples           47                      
system.ruby.outstanding_req_hist_seqr::mean     2.297872                      
system.ruby.outstanding_req_hist_seqr::gmean     2.153673                      
system.ruby.outstanding_req_hist_seqr::stdev     0.805279                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |           6     12.77%     12.77% |          25     53.19%     65.96% |          12     25.53%     91.49% |           4      8.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total           47                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups           10                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            1                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted            9                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            4                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           10                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses            6                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups              13                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               3                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            1                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads                36                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes               26                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts            1                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                 10                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             9                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts           16                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts           43                       # Number of instructions committed
system.switch_cpus.commit.committedOps             96                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples          109                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.880734                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.251439                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0           89     81.65%     81.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            1      0.92%     82.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            7      6.42%     88.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            3      2.75%     91.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4            0      0.00%     91.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            0      0.00%     91.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            0      0.00%     91.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            0      0.00%     91.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            9      8.26%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          109                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts                96                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                    17                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu           70     72.92%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead           17     17.71%     90.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            9      9.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total           96                       # Class of committed instruction
system.switch_cpus.commit.refs                     26                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                  43                       # Number of Instructions Simulated
system.switch_cpus.committedOps                    96                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.581395                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.581395                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles             1                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts            146                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles               85                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles                24                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles              1                       # Number of cycles decode is squashing
system.switch_cpus.dtb.rdAccesses                  27                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   8                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                  13                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines                16                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                    25                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             1                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                     65                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles               2                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.117117                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles           85                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches            7                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.585586                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples          111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.315315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.686606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0               87     78.38%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                1      0.90%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                0      0.00%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                1      0.90%     80.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                5      4.50%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                2      1.80%     86.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                3      2.70%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                2      1.80%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8               10      9.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts            1                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches               12                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.135135                       # Inst execution rate
system.switch_cpus.iew.exec_refs                   35                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                  8                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles               1                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts            31                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts            8                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts          138                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts            27                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts           126                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              1                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            1                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads            5                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers               112                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                   125                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.732143                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers                82                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.126126                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                    125                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads              198                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes             104                       # number of integer regfile writes
system.switch_cpus.ipc                       0.387387                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.387387                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu            91     72.22%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead           27     21.43%     93.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            8      6.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total            126                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses            126                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads          363                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses          125                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes          154                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded                137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued               126                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined           16                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined           37                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples          111                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.135135                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.615192                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0           61     54.95%     54.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           17     15.32%     70.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           11      9.91%     80.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3            9      8.11%     88.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            8      7.21%     95.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            3      2.70%     98.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            1      0.90%     99.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            1      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          111                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.135135                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                  16                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            1                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            2                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads           31                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores            8                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads              58                       # number of misc regfile reads
system.switch_cpus.numCycles                      111                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles               1                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps            98                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles               85                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups           348                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts            146                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands          156                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles                24                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles              1                       # Number of cycles rename is squashing
system.switch_cpus.rename.UndoneMaps               23                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups          238                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                  212                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                 256                       # The number of ROB writes
system.switch_cpus.pwrStateResidencyTicks::ON        88800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED        88800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED        88800                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED        88800                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       666144                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1347872                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       320521                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278451496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1347872                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243559096                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1536                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           96                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       117655                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19368233                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20817                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        42121                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        49011                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36291942                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           48                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           24                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        16792                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2710846                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 7501621621622                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  2727603873873874                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  381821340090090                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 15178738738739                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 3609470720721                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      3135715045045044                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 2727603873873874                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 15178738738739                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 2742782612612612                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath  17297297297                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache   1081081081                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 216767409909910                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 1324943693694                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     218110731981982                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 7518918918919                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache   1081081081                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 2727603873873874                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 598588750000000                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 15178738738739                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 4934414414414                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     3353825777027027                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED        88800                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED        88800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0           32                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 32                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    360360360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             360360360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    360360360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            360360360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000022500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   2                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      33.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   22500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                         0.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22500.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                100.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      32                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       720.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    360.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1151500                       # Total gap between requests
system.mem_ctrls.avgGap                    1151500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0           32                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 360360360.360360383987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0        22500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     22500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                   100.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      8569.700000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        8569.700000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower         96.505631                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT        88800                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                5082                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      8569.700000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       13651.700000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        153.735360                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT        88800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      685777600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40680103200                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                40683815200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              219357568                       # Simulator instruction rate (inst/s)
host_mem_usage                               10193808                       # Number of bytes of host memory used
host_op_rate                                400163922                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.11                       # Real time elapsed on the host
host_tick_rate                               33820911                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24060806                       # Number of instructions simulated
sim_ops                                      43914363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000004                       # Number of seconds simulated
sim_ticks                                     3712000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.ruby.DMA_Controller.Ack                     48      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         20865      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             48      0.00%      0.00%
system.ruby.DMA_Controller.Data                 20865      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        20865      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           48      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          20865      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            48      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        20865      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2212      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20816      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2212      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20816      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           48      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2212      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           97      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        23028      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1282                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1282    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1282                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1392                      
system.ruby.IFETCH.latency_hist_seqr     |        1392    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1392                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          110                      
system.ruby.IFETCH.miss_latency_hist_seqr |         110    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          110                      
system.ruby.L1Cache_Controller.Ack       |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           24                      
system.ruby.L1Cache_Controller.Ack_all   |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           28                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.Data_Exclusive |        1065    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         1065                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2534     99.06%     99.06% |          24      0.94%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2558                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         163    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          163                      
system.ruby.L1Cache_Controller.E.Load    |       16014    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        16014                      
system.ruby.L1Cache_Controller.E.Store   |          56    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           56                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          24    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            3                      
system.ruby.L1Cache_Controller.I.Load    |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           24                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          19    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         163     87.17%     87.17% |          24     12.83%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          187                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1065    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1065                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2371    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2371                      
system.ruby.L1Cache_Controller.Ifetch    |       43263    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        43263                      
system.ruby.L1Cache_Controller.Inv       |          44     64.71%     64.71% |          24     35.29%    100.00%
system.ruby.L1Cache_Controller.Inv::total           68                      
system.ruby.L1Cache_Controller.L1_Replacement |        1804    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1804                      
system.ruby.L1Cache_Controller.Load      |       44792    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        44792                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          24    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          33    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           33                      
system.ruby.L1Cache_Controller.M.Load    |       27644    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        27644                      
system.ruby.L1Cache_Controller.M.Store   |       17932    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        17932                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           11                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         196    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          196                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2355    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2355                      
system.ruby.L1Cache_Controller.NP.Load   |        1082    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1082                      
system.ruby.L1Cache_Controller.NP.Store  |         163     97.02%     97.02% |           5      2.98%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          168                      
system.ruby.L1Cache_Controller.S.Ifetch  |       40897    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        40897                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          24    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           24                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1605    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1605                      
system.ruby.L1Cache_Controller.S.Load    |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           28                      
system.ruby.L1Cache_Controller.S.Store   |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           28                      
system.ruby.L1Cache_Controller.SM.Ack    |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           24                      
system.ruby.L1Cache_Controller.SM.Ack_all |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           28                      
system.ruby.L1Cache_Controller.Store     |       18179     99.87%     99.87% |          24      0.13%    100.00%
system.ruby.L1Cache_Controller.Store::total        18203                      
system.ruby.L1Cache_Controller.WB_Ack    |         196    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          196                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1280      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          148      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1050      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         1014      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1106      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            187      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2354      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            196      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           28      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           51      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           10      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          196      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1247      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           24      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2212      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1014      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          148      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1050      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1293      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           28      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           33      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             24      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             68      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         1011                      
system.ruby.LD.hit_latency_hist_seqr     |        1011    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         1011                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         1032                      
system.ruby.LD.latency_hist_seqr         |        1032    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          1032                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           21                      
system.ruby.LD.miss_latency_hist_seqr    |          21    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           21                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            4                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           32                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           32                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           32                      
system.ruby.RMW_Read.latency_hist_seqr   |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           32                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          550                      
system.ruby.ST.hit_latency_hist_seqr     |         550    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          550                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          551                      
system.ruby.ST.latency_hist_seqr         |         551    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           551                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            1                      
system.ruby.ST.miss_latency_hist_seqr::stdev          nan                      
system.ruby.ST.miss_latency_hist_seqr    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            1                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    336                       # delay histogram for all message
system.ruby.delayHist::mean                  0.047619                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.461141                       # delay histogram for all message
system.ruby.delayHist                    |         332     98.81%     98.81% |           0      0.00%     98.81% |           1      0.30%     99.11% |           0      0.00%     99.11% |           2      0.60%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      336                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           172                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.093023                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.642144                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         168     97.67%     97.67% |           0      0.00%     97.67% |           1      0.58%     98.26% |           0      0.00%     98.26% |           2      1.16%     99.42% |           0      0.00%     99.42% |           1      0.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             172                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           164                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         164    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             164                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.002155                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.002155                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002371                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         2881                      
system.ruby.hit_latency_hist_seqr        |        2881    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         2881                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1623                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         1599                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           24                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1392                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1282                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          110                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            18                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.583594                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.039655                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.019935                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3899.111019                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003233                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.004310                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.019935                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4007.408403                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          134                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          118                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           16                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          134                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           118                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           16                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.035830                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   899.111019                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.002155                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.003233                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           3015                      
system.ruby.latency_hist_seqr            |        3015    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             3015                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          134                      
system.ruby.miss_latency_hist_seqr       |         134    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          134                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.019881                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2007.408403                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.003233                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.002155                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.019935                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1899.111019                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time        14500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.002155                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.019935                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2899.111019                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.019935                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3007.408403                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.002155                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.003233                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.002155                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             3592                      
system.ruby.network.msg_byte.Response_Control          912                      
system.ruby.network.msg_byte.Response_Data        18000                      
system.ruby.network.msg_byte.Writeback_Control          288                      
system.ruby.network.msg_byte.Writeback_Data          240                      
system.ruby.network.msg_count.Control             449                      
system.ruby.network.msg_count.Response_Control          114                      
system.ruby.network.msg_count.Response_Data          450                      
system.ruby.network.msg_count.Writeback_Control           36                      
system.ruby.network.msg_count.Writeback_Data            6                      
system.ruby.network.routers0.msg_bytes.Control::0         1064                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          192                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         5360                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           96                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers0.msg_count.Control::0          133                      
system.ruby.network.routers0.msg_count.Response_Control::1           14                      
system.ruby.network.routers0.msg_count.Response_Control::2           24                      
system.ruby.network.routers0.msg_count.Response_Data::1          134                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           12                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers0.percent_links_utilized    80.919989                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.019935                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3399.111019                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.020878                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1507.408403                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.003233                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   124.131196                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         5360                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           14                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          134                      
system.ruby.network.routers0.throttle1.link_utilization    37.708782                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         1064                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          192                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           96                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          133                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           24                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           12                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers1.msg_bytes.Control::0         1200                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          192                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         6000                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           96                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers1.msg_count.Control::0          150                      
system.ruby.network.routers1.msg_count.Response_Control::1           14                      
system.ruby.network.routers1.msg_count.Response_Control::2           24                      
system.ruby.network.routers1.msg_count.Response_Data::1          150                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           12                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers1.percent_links_utilized   126.606277                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.019935                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3507.408403                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.002155                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.003233                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.002155                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.019935                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1399.111019                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   113.180226                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         1072                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          192                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           96                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          134                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           24                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           16                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           12                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers1.throttle1.link_utilization   140.032328                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          128                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         5360                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           16                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           14                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          134                      
system.ruby.network.routers2.msg_bytes.Control::0          128                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers2.msg_count.Control::0           16                      
system.ruby.network.routers2.msg_count.Response_Data::1           16                      
system.ruby.network.routers2.percent_links_utilized   467.743130                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.002155                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time        14000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.002155                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   157.394935                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          128                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           16                      
system.ruby.network.routers2.throttle1.link_utilization   778.091325                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           16                      
system.ruby.network.routers3.percent_links_utilized     1.616379                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     1.131466                      
system.ruby.network.routers3.throttle1.link_utilization     2.101293                      
system.ruby.network.routers4.percent_links_utilized   421.895205                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization   702.943157                      
system.ruby.network.routers4.throttle1.link_utilization   140.847252                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         1200                      
system.ruby.network.routers6.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers6.msg_bytes.Response_Control::2          192                      
system.ruby.network.routers6.msg_bytes.Response_Data::1         6000                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0           96                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers6.msg_count.Control::0          150                      
system.ruby.network.routers6.msg_count.Response_Control::1           14                      
system.ruby.network.routers6.msg_count.Response_Control::2           24                      
system.ruby.network.routers6.msg_count.Response_Data::1          150                      
system.ruby.network.routers6.msg_count.Writeback_Control::0           12                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers6.percent_links_utilized   183.130163                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.019935                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2399.111019                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.019935                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2507.408403                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.002155                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.003233                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.002155                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization   124.131196                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         5360                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1           14                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          134                      
system.ruby.network.routers6.throttle1.link_utilization   113.180226                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         1072                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2          192                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0           96                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          134                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           24                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1           16                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0           12                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers6.throttle2.link_utilization   157.394935                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0          128                      
system.ruby.network.routers6.throttle2.msg_count.Control::0           16                      
system.ruby.network.routers6.throttle3.link_utilization     1.131466                      
system.ruby.network.routers6.throttle4.link_utilization   702.943157                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples         3007                      
system.ruby.outstanding_req_hist_seqr::mean     1.998670                      
system.ruby.outstanding_req_hist_seqr::gmean     1.721184                      
system.ruby.outstanding_req_hist_seqr::stdev     1.191843                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        1290     42.90%     42.90% |         944     31.39%     74.29% |         474     15.76%     90.06% |         176      5.85%     95.91% |          56      1.86%     97.77% |          47      1.56%     99.33% |          17      0.57%     99.90% |           2      0.07%     99.97% |           1      0.03%    100.00%
system.ruby.outstanding_req_hist_seqr::total         3007                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         1255                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          217                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1451                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          248                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         1255                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1007                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            1800                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             155                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          180                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              3619                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             2095                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          217                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                781                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           357                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           14                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         3776                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         3268                       # Number of instructions committed
system.switch_cpus.commit.committedOps           6504                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         4000                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.626000                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.572018                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         2340     58.50%     58.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          385      9.62%     68.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          284      7.10%     75.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          278      6.95%     82.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          127      3.17%     85.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           78      1.95%     87.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           94      2.35%     89.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           57      1.43%     91.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          357      8.92%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         4000                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 32                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           82                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              6483                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   994                       # Number of loads committed
system.switch_cpus.commit.membars                   8                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            6      0.09%      0.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         4911     75.51%     75.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.11%     75.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           30      0.46%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            4      0.06%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          984     15.13%     91.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          536      8.24%     99.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           10      0.15%     99.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           16      0.25%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         6504                       # Class of committed instruction
system.switch_cpus.commit.refs                   1546                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                3268                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  6504                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.419829                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.419829                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           817                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          12703                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1612                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1782                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            218                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           211                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                1270                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     3                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 699                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                1800                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1396                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  2775                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            74                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   6654                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             436                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.387931                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         1647                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          403                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.434052                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         4640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.972198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.482516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             2314     49.87%     49.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              191      4.12%     53.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              189      4.07%     58.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              236      5.09%     63.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              111      2.39%     65.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              115      2.48%     68.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              104      2.24%     70.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              169      3.64%     73.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1211     26.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         4640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                54                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               52                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts          261                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              982                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.869397                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 1957                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                695                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             422                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1518                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           34                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          891                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        10284                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1262                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          484                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          8674                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            218                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           76                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          530                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          331                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          246                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           15                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              8738                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  8560                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.666743                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              5826                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.844828                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   8620                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            12415                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            6890                       # number of integer regfile writes
system.switch_cpus.ipc                       0.704310                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.704310                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           58      0.63%      0.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          6987     76.24%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.08%     76.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            30      0.33%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           12      0.13%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1283     14.00%     91.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          695      7.58%     98.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           49      0.53%     99.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           44      0.48%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           9165                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             107                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          214                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           82                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          212                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 140                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015276                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             108     77.14%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             19     13.57%     90.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            13      9.29%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           9140                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        22957                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         8478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        13849                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              10257                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              9165                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           27                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         3776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           68                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         4413                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         4640                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.975216                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.450640                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         2302     49.61%     49.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          344      7.41%     57.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          404      8.71%     65.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          310      6.68%     72.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          325      7.00%     79.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          368      7.93%     87.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          270      5.82%     93.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          213      4.59%     97.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          104      2.24%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         4640                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.975216                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1396                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           87                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           68                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1518                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          891                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            4173                       # number of misc regfile reads
system.switch_cpus.numCycles                     4640                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             721                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          6969                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents              7                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             1734                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents             41                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            34                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         28426                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          11917                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        12204                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1853                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            218                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            94                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             5223                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          112                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        17412                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           20                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               215                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                13923                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               21224                       # The number of ROB writes
system.switch_cpus.pwrStateResidencyTicks::ON      3712000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      3712000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      3712000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      3712000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       666144                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1392544                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       329008                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278504655                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1392544                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243603768                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1536                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           96                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       121715                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19372293                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20817                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        43517                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        50204                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36294531                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           48                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           24                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        17347                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2711401                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 179456896552                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  65250868534483                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  9134088092672                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 375146551724                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  88633620690                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      75028193696121                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 65250868534483                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 375146551724                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 65626015086207                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    413793103                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     25862069                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 5185599676724                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  32789601293                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     5218828933190                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 179870689655                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     25862069                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 65250868534483                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 14319687769397                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 375146551724                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 121423221983                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     80247022629310                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      3712000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      3712000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                512                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  16                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    137931034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             137931034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    137931034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137931034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000413700                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  33                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          16                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        16                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      33.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       585700                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      80000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  945700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36606.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59106.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        7                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    16                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            6                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.333333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   211.323344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.906239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127            1     16.67%     16.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            1     16.67%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            2     33.33%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            1     16.67%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            1     16.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            6                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   1024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       275.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    137.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       3514500                       # Total gap between requests
system.mem_ctrls.avgGap                     219656.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 137931034.482758611441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           16                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       945700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     59106.25                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    43.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                15181                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          4435.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        55902.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     294447.650000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     55332.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       503137.050000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        135.543386                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       626900                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      2905100                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         12144.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          4435.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               25410                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     354978.700000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      2975.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       477783.300000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        128.713173                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      3532000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      689489600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40683815200                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                40684966400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              274205205                       # Simulator instruction rate (inst/s)
host_mem_usage                               10193808                       # Number of bytes of host memory used
host_op_rate                                500173474                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.09                       # Real time elapsed on the host
host_tick_rate                               13109187                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24061926                       # Number of instructions simulated
sim_ops                                      43916521                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                     1151200                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack                     48      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         20865      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             48      0.00%      0.00%
system.ruby.DMA_Controller.Data                 20865      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        20865      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           48      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          20865      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            48      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        20865      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2225      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20816      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2225      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20816      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           48      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2225      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           97      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        23041      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          327                      
system.ruby.IFETCH.hit_latency_hist_seqr |         327    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          327                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          379                      
system.ruby.IFETCH.latency_hist_seqr     |         379    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          379                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           52                      
system.ruby.IFETCH.miss_latency_hist_seqr |          52    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           52                      
system.ruby.L1Cache_Controller.Ack       |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           24                      
system.ruby.L1Cache_Controller.Ack_all   |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           28                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.Data_Exclusive |        1076    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         1076                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2586     99.08%     99.08% |          24      0.92%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2610                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         163    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          163                      
system.ruby.L1Cache_Controller.E.Load    |       16135    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        16135                      
system.ruby.L1Cache_Controller.E.Store   |          57    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           57                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          24    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            3                      
system.ruby.L1Cache_Controller.I.Load    |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           24                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          19    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         163     87.17%     87.17% |          24     12.83%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          187                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1076    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1076                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2423    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2423                      
system.ruby.L1Cache_Controller.Ifetch    |       43641    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        43641                      
system.ruby.L1Cache_Controller.Inv       |          44     64.71%     64.71% |          24     35.29%    100.00%
system.ruby.L1Cache_Controller.Inv::total           68                      
system.ruby.L1Cache_Controller.L1_Replacement |        1853    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1853                      
system.ruby.L1Cache_Controller.Load      |       45075    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        45075                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          24    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          33    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           33                      
system.ruby.L1Cache_Controller.M.Load    |       27795    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        27795                      
system.ruby.L1Cache_Controller.M.Store   |       18108    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        18108                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           11                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         196    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          196                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2406    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2406                      
system.ruby.L1Cache_Controller.NP.Load   |        1093    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1093                      
system.ruby.L1Cache_Controller.NP.Store  |         163     97.02%     97.02% |           5      2.98%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          168                      
system.ruby.L1Cache_Controller.S.Ifetch  |       41224    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        41224                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          24    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           24                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1654    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1654                      
system.ruby.L1Cache_Controller.S.Load    |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           28                      
system.ruby.L1Cache_Controller.S.Store   |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           28                      
system.ruby.L1Cache_Controller.SM.Ack    |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           24                      
system.ruby.L1Cache_Controller.SM.Ack_all |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           28                      
system.ruby.L1Cache_Controller.Store     |       18356     99.87%     99.87% |          24      0.13%    100.00%
system.ruby.L1Cache_Controller.Store::total        18380                      
system.ruby.L1Cache_Controller.WB_Ack    |         196    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          196                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1291      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          148      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1052      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         1025      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1117      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            187      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2406      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            196      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           28      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           51      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           10      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          196      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1258      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           24      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2225      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1025      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          148      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1052      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1343      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           28      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           33      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             24      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             68      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          272                      
system.ruby.LD.hit_latency_hist_seqr     |         272    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          272                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          283                      
system.ruby.LD.latency_hist_seqr         |         283    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           283                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           11                      
system.ruby.LD.miss_latency_hist_seqr    |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           11                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            5                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.latency_hist_seqr   |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            5                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          172                      
system.ruby.ST.hit_latency_hist_seqr     |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          172                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          172                      
system.ruby.ST.latency_hist_seqr         |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           172                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    150                       # delay histogram for all message
system.ruby.delayHist::mean                  0.026667                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.230164                       # delay histogram for all message
system.ruby.delayHist                    |         148     98.67%     98.67% |           0      0.00%     98.67% |           2      1.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      150                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            74                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.027027                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.232495                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          73     98.65%     98.65% |           0      0.00%     98.65% |           1      1.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              74                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            76                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.026316                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.229416                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          75     98.68%     98.68% |           0      0.00%     98.68% |           1      1.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              76                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.005646                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4000.868658                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.005646                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.006730                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          776                      
system.ruby.hit_latency_hist_seqr        |         776    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          776                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          460                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          449                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           11                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          378                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          327                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.521021                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   502.388810                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.054552                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.027363                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3930.724522                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004778                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.011293                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.027363                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4033.660499                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           63                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           50                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           13                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           63                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            50                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           13                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.049079                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   928.552877                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.005646                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.004778                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples            839                      
system.ruby.latency_hist_seqr            |         839    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total              839                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           63                      
system.ruby.miss_latency_hist_seqr       |          63    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           63                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.027363                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2033.660499                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.004778                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.005646                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2000.868658                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.027363                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1930.724522                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time        14500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.005646                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.027363                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2930.724522                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.027363                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3033.660499                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.005646                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.004778                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.005646                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3000.868658                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             1824                      
system.ruby.network.msg_byte.Response_Control          264                      
system.ruby.network.msg_byte.Response_Data         9120                      
system.ruby.network.msg_count.Control             228                      
system.ruby.network.msg_count.Response_Control           33                      
system.ruby.network.msg_count.Response_Data          228                      
system.ruby.network.routers0.msg_bytes.Control::0          504                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         2520                      
system.ruby.network.routers0.msg_count.Control::0           63                      
system.ruby.network.routers0.msg_count.Response_Control::2           11                      
system.ruby.network.routers0.msg_count.Response_Data::1           63                      
system.ruby.network.routers0.percent_links_utilized   265.193310                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.027363                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3430.724522                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.027797                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1533.660499                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.004778                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   407.167680                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         2520                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           63                      
system.ruby.network.routers0.throttle1.link_utilization   123.218940                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          504                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           63                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           11                      
system.ruby.network.routers1.msg_bytes.Control::0          608                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         3040                      
system.ruby.network.routers1.msg_count.Control::0           76                      
system.ruby.network.routers1.msg_count.Response_Control::2           11                      
system.ruby.network.routers1.msg_count.Response_Data::1           76                      
system.ruby.network.routers1.percent_links_utilized   413.379670                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.027363                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3533.660499                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.005646                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.004778                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.006515                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1500.868658                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.027797                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1430.724522                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   368.027802                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          504                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           63                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           11                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           13                      
system.ruby.network.routers1.throttle1.link_utilization   458.731538                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          104                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         2520                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           13                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           63                      
system.ruby.network.routers2.msg_bytes.Control::0          104                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers2.msg_count.Control::0           13                      
system.ruby.network.routers2.msg_count.Response_Data::1           13                      
system.ruby.network.routers2.percent_links_utilized  1509.328844                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.005646                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3500.868658                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time        14000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.005646                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   507.884448                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          104                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           13                      
system.ruby.network.routers2.throttle1.link_utilization  2510.773241                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           13                      
system.ruby.network.routers3.percent_links_utilized     5.212858                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     3.649001                      
system.ruby.network.routers3.throttle1.link_utilization     6.776716                      
system.ruby.network.routers4.percent_links_utilized  1360.621199                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization  2267.006950                      
system.ruby.network.routers4.throttle1.link_utilization   454.235447                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0          608                      
system.ruby.network.routers6.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers6.msg_bytes.Response_Data::1         3040                      
system.ruby.network.routers6.msg_count.Control::0           76                      
system.ruby.network.routers6.msg_count.Response_Control::2           11                      
system.ruby.network.routers6.msg_count.Response_Data::1           76                      
system.ruby.network.routers6.percent_links_utilized   592.289314                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.027363                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2430.724522                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.027363                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2533.660499                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.005646                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.004778                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.005646                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2500.868658                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization   407.167680                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         2520                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1           63                      
system.ruby.network.routers6.throttle1.link_utilization   368.027802                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0          504                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2           88                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers6.throttle1.msg_count.Control::0           63                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           11                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1           13                      
system.ruby.network.routers6.throttle2.link_utilization   507.884448                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0          104                      
system.ruby.network.routers6.throttle2.msg_count.Control::0           13                      
system.ruby.network.routers6.throttle3.link_utilization     3.649001                      
system.ruby.network.routers6.throttle4.link_utilization  2267.006950                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples          837                      
system.ruby.outstanding_req_hist_seqr::mean     2.751493                      
system.ruby.outstanding_req_hist_seqr::gmean     2.036573                      
system.ruby.outstanding_req_hist_seqr::stdev     2.371156                      
system.ruby.outstanding_req_hist_seqr    |         355     42.41%     42.41% |         277     33.09%     75.51% |          80      9.56%     85.07% |          67      8.00%     93.07% |          45      5.38%     98.45% |          13      1.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total          837                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          344                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           61                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          405                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           57                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          344                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          287                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             493                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              32                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              1212                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              715                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           61                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                261                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           130                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts          841                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1120                       # Number of instructions committed
system.switch_cpus.commit.committedOps           2158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         1200                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.798333                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.748143                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          697     58.08%     58.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          105      8.75%     66.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           71      5.92%     72.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3           66      5.50%     78.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           55      4.58%     82.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           28      2.33%     85.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           23      1.92%     87.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           25      2.08%     89.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          130     10.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         1200                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  4                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              2156                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   299                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            1      0.05%      0.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         1683     77.99%     78.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            3      0.14%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          298     13.81%     91.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          170      7.88%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            1      0.05%     99.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            2      0.09%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         2158                       # Class of committed instruction
system.switch_cpus.commit.refs                    471                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1120                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  2158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.284821                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.284821                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           129                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           3507                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              626                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               502                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             61                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            47                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 355                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 221                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 493                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               382                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                   678                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            29                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   1878                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             122                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.342599                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          626                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches           89                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.305073                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         1365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.766300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.452277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              742     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               39      2.86%     57.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               54      3.96%     61.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               44      3.22%     64.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               42      3.08%     67.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               41      3.00%     70.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               31      2.27%     72.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               38      2.78%     75.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              334     24.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         1365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                 8                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes                7                       # number of floating regfile writes
system.switch_cpus.idleCycles                      74                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           73                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              312                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.844336                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  576                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                221                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             106                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           391                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           36                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          263                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         2984                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           355                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          104                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          2654                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              5                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             61                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             5                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           25                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads           95                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores           97                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              2831                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  2625                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.655952                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              1857                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.824183                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   2634                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             3813                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            2082                       # number of integer regfile writes
system.switch_cpus.ipc                       0.778318                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.778318                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           12      0.44%      0.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          2144     77.77%     78.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            3      0.11%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          356     12.91%     91.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          222      8.05%     99.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           14      0.51%     99.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            6      0.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           2757                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              21                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           42                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           60                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  40                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014509                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              39     97.50%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              1      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           2764                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         6887                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         2613                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         3765                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               2983                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              2757                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined          841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued            9                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined          964                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         1365                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.019780                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.433645                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          666     48.79%     48.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          107      7.84%     56.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           95      6.96%     63.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           94      6.89%     70.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          110      8.06%     78.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          112      8.21%     86.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          110      8.06%     94.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           50      3.66%     98.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           21      1.54%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         1365                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.915914                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 382                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            8                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            6                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          391                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          263                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1269                       # number of misc regfile reads
system.switch_cpus.numCycles                     1439                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             122                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          2379                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             11                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles              651                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents             1                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups          7848                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           3313                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         3422                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               518                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             61                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            13                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1070                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           20                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         4812                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                59                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 4069                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                6151                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON      1151200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      1151200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      1151200                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      1151200                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       666144                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1404800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       331457                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278519360                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1404800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243616024                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1536                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           96                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       122972                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19373550                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20817                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        43900                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        50535                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36295245                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           48                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           24                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        17519                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2711573                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 578651841557                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  210398908964559                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  29452514767199                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 1220291869354                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 287923036831                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      241938290479500                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 210398908964559                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 1220291869354                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 211619200833912                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath   1334259903                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     83391244                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 16720766157054                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 106820708826                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     16829004517026                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 579986101459                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     83391244                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 210398908964559                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 46173280924253                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 1220291869354                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 394743745657                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     258767294996525                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      1151200                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      1151200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                416                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  13                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    361362057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             361362057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    361362057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            361362057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000067502                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  25                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          13                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        13                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      33.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       133751                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  426251                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10288.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32788.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       10                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    13                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       722.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    361.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1297500                       # Total gap between requests
system.mem_ctrls.avgGap                      99807.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 361362056.984016656876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           13                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       426251                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     32788.54                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        30492.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     111164.700000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       141656.700000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        123.051338                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      1151200                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          9108.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          1478.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               35574                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     111164.700000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       157325.700000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        136.662352                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      1151200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      690640800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40684966400                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                40695332800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               37812997                       # Simulator instruction rate (inst/s)
host_mem_usage                               10193808                       # Number of bytes of host memory used
host_op_rate                                 69009351                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.64                       # Real time elapsed on the host
host_tick_rate                               16284526                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24068491                       # Number of instructions simulated
sim_ops                                      43929021                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000010                       # Number of seconds simulated
sim_ticks                                    10366400                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles            2124                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                  4705                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.ruby.DMA_Controller.Ack                     49      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         21042      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             49      0.00%      0.00%
system.ruby.DMA_Controller.Data                 21042      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        21042      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           49      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          21042      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            49      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        21042      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2246      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20993      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2246      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20993      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2246      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           98      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        23239      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         2165                      
system.ruby.IFETCH.hit_latency_hist_seqr |        2165    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         2165                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         2339                      
system.ruby.IFETCH.latency_hist_seqr     |        2339    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         2339                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          174                      
system.ruby.IFETCH.miss_latency_hist_seqr |         174    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          174                      
system.ruby.L1Cache_Controller.Ack       |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           25                      
system.ruby.L1Cache_Controller.Ack_all   |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           29                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.Data_Exclusive |        1090    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         1090                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2761     99.10%     99.10% |          25      0.90%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2786                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         167    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          167                      
system.ruby.L1Cache_Controller.E.Load    |       16993    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        16993                      
system.ruby.L1Cache_Controller.E.Store   |          57    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           57                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          25    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            3                      
system.ruby.L1Cache_Controller.I.Load    |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           25                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          19    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         164     86.77%     86.77% |          25     13.23%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          189                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1090    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1090                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2597    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2597                      
system.ruby.L1Cache_Controller.Ifetch    |       45981    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        45981                      
system.ruby.L1Cache_Controller.Inv       |          44     63.77%     63.77% |          25     36.23%    100.00%
system.ruby.L1Cache_Controller.Inv::total           69                      
system.ruby.L1Cache_Controller.L1_Replacement |        2028    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         2028                      
system.ruby.L1Cache_Controller.Load      |       46940    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        46940                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          25    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          33    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           33                      
system.ruby.L1Cache_Controller.M.Load    |       28786    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        28786                      
system.ruby.L1Cache_Controller.M.Store   |       19119    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        19119                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           11                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         200    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          200                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2581    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2581                      
system.ruby.L1Cache_Controller.NP.Load   |        1107    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1107                      
system.ruby.L1Cache_Controller.NP.Store  |         164     96.47%     96.47% |           6      3.53%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          170                      
system.ruby.L1Cache_Controller.S.Ifetch  |       43389    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        43389                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          25    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           25                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1825    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1825                      
system.ruby.L1Cache_Controller.S.Load    |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           29                      
system.ruby.L1Cache_Controller.S.Store   |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           29                      
system.ruby.L1Cache_Controller.SM.Ack    |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           25                      
system.ruby.L1Cache_Controller.SM.Ack_all |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           29                      
system.ruby.L1Cache_Controller.Store     |       19369     99.87%     99.87% |          25      0.13%    100.00%
system.ruby.L1Cache_Controller.Store::total        19394                      
system.ruby.L1Cache_Controller.WB_Ack    |         200    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          200                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1308      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          149      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1058      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         1039      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1132      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            189      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2581      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            200      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           29      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           51      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           10      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          200      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1274      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           25      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2246      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1039      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          149      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1058      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1512      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           29      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           34      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             25      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             69      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         1850                      
system.ruby.LD.hit_latency_hist_seqr     |        1850    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         1850                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         1865                      
system.ruby.LD.latency_hist_seqr         |        1865    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          1865                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           15                      
system.ruby.LD.miss_latency_hist_seqr    |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           15                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           37                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          37    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           37                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           37                      
system.ruby.RMW_Read.latency_hist_seqr   |          37    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           37                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          974                      
system.ruby.ST.hit_latency_hist_seqr     |         974    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          974                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          977                      
system.ruby.ST.latency_hist_seqr         |         977    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           977                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            3                      
system.ruby.ST.miss_latency_hist_seqr    |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            3                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    437                       # delay histogram for all message
system.ruby.delayHist::mean                  0.013730                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.213735                       # delay histogram for all message
system.ruby.delayHist                    |         435     99.54%     99.54% |           0      0.00%     99.54% |           1      0.23%     99.77% |           0      0.00%     99.77% |           1      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      437                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           215                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         215    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             215                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           219                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.027397                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.301644                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         217     99.09%     99.09% |           0      0.00%     99.09% |           1      0.46%     99.54% |           0      0.00%     99.54% |           1      0.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             219                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples             3                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total               3                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.009598                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5106.517296                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.009598                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.009637                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         5026                      
system.ruby.hit_latency_hist_seqr        |        5026    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         5026                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         2878                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         2861                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           17                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         2340                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         2165                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          175                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            37                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.361389                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.120582                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.018907                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.009454                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3942.868311                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.000820                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            1                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            1                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_buf_msgs     0.000289                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.002026                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000145                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.009502                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          193                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          170                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           23                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          191                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           170                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           21                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.017489                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   942.217169                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001061                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3674.621983                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000868                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           5218                      
system.ruby.latency_hist_seqr            |        5218    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             5218                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          192                      
system.ruby.miss_latency_hist_seqr       |         192    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          192                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.009454                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.000820                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.001013                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.009357                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1942.627147                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_buf_msgs     0.000145                       # Average number of messages in buffer
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time        14500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.009598                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_buf_msgs     0.000145                       # Average number of messages in buffer
system.ruby.network.int_link_buffers10.avg_stall_time  2007.331378                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_buf_msgs     0.008585                       # Average number of messages in buffer
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.009454                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2942.868311                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.009502                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.001061                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time  2674.766681                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.000868                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.009598                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  4106.710227                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_buf_msgs     0.008585                       # Average number of messages in buffer
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             5136                      
system.ruby.network.msg_byte.Request_Control           72                      
system.ruby.network.msg_byte.Response_Control          576                      
system.ruby.network.msg_byte.Response_Data        46800                      
system.ruby.network.msg_byte.Writeback_Control         4392                      
system.ruby.network.msg_count.Control             642                      
system.ruby.network.msg_count.Request_Control            9                      
system.ruby.network.msg_count.Response_Control           72                      
system.ruby.network.msg_count.Response_Data         1170                      
system.ruby.network.msg_count.Writeback_Control          549                      
system.ruby.network.routers0.msg_bytes.Control::0         1536                      
system.ruby.network.routers0.msg_bytes.Request_Control::2            8                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           48                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          136                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         7640                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers0.msg_count.Control::0          192                      
system.ruby.network.routers0.msg_count.Request_Control::2            1                      
system.ruby.network.routers0.msg_count.Response_Control::1            6                      
system.ruby.network.routers0.msg_count.Response_Control::2           17                      
system.ruby.network.routers0.msg_count.Response_Data::1          191                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers0.percent_links_utilized    30.861429                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.009454                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3442.868311                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.009454                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.000820                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    47.516037                      
system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2            8                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           48                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         7600                      
system.ruby.network.routers0.throttle0.msg_count.Request_Control::2            1                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            6                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          190                      
system.ruby.network.routers0.throttle1.link_utilization    14.206820                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         1536                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          136                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          192                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           17                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers1.msg_bytes.Control::0         1712                      
system.ruby.network.routers1.msg_bytes.Request_Control::2           24                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          144                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         8440                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers1.msg_count.Control::0          214                      
system.ruby.network.routers1.msg_count.Request_Control::2            3                      
system.ruby.network.routers1.msg_count.Response_Control::1            5                      
system.ruby.network.routers1.msg_count.Response_Control::2           18                      
system.ruby.network.routers1.msg_count.Response_Data::1          211                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers1.percent_links_utilized    47.464188                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.009502                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.001061                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3174.694332                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.000868                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.001013                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.009405                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1442.627147                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_buf_msgs     0.000145                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    41.646168                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         1544                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          144                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          880                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          193                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           18                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           22                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers1.throttle1.link_utilization    53.282207                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          168                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2           24                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         7560                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           21                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::2            3                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            5                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          189                      
system.ruby.network.routers2.msg_bytes.Control::0          168                      
system.ruby.network.routers2.msg_bytes.Response_Data::1         7920                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0         1424                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers2.msg_count.Control::0           21                      
system.ruby.network.routers2.msg_count.Response_Data::1          198                      
system.ruby.network.routers2.msg_count.Writeback_Control::0          178                      
system.ruby.network.routers2.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers2.percent_links_utilized   169.016785                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.009598                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  4606.613761                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time        14000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.009598                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization    56.870689                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          168                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0         1424                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           21                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0          178                      
system.ruby.network.routers2.throttle1.link_utilization   281.162880                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1         7920                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          198                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers3.msg_bytes.Control::0            8                      
system.ruby.network.routers3.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers3.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers3.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers3.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers3.msg_count.Control::0            1                      
system.ruby.network.routers3.msg_count.Request_Control::2            2                      
system.ruby.network.routers3.msg_count.Response_Control::1            1                      
system.ruby.network.routers3.msg_count.Response_Control::2            1                      
system.ruby.network.routers3.msg_count.Response_Data::1            3                      
system.ruby.network.routers3.percent_links_utilized     0.602904                      
system.ruby.network.routers3.port_buffers01.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_buf_msgs     0.000241                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers04.avg_stall_time  1507.331378                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.422033                      
system.ruby.network.routers3.throttle0.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers3.throttle0.msg_count.Request_Control::2            2                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::1            1                      
system.ruby.network.routers3.throttle1.link_utilization     0.783775                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::0            8                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers3.throttle1.msg_count.Control::0            1                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::1            1                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1            2                      
system.ruby.network.routers4.msg_bytes.Response_Data::1         7080                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::0         1424                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers4.msg_count.Response_Data::1          177                      
system.ruby.network.routers4.msg_count.Writeback_Control::0          178                      
system.ruby.network.routers4.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers4.percent_links_utilized   152.353736                      
system.ruby.network.routers4.port_buffers01.avg_buf_msgs     0.008585                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_buf_msgs     0.008585                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization   253.844113                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::1         7080                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::1          177                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers4.throttle1.link_utilization    50.863358                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Control::0         1424                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Control::0          178                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         1712                      
system.ruby.network.routers6.msg_bytes.Request_Control::2           24                      
system.ruby.network.routers6.msg_bytes.Response_Control::1           48                      
system.ruby.network.routers6.msg_bytes.Response_Control::2          144                      
system.ruby.network.routers6.msg_bytes.Response_Data::1        15600                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0         1456                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers6.msg_count.Control::0          214                      
system.ruby.network.routers6.msg_count.Request_Control::2            3                      
system.ruby.network.routers6.msg_count.Response_Control::1            6                      
system.ruby.network.routers6.msg_count.Response_Control::2           18                      
system.ruby.network.routers6.msg_count.Response_Data::1          390                      
system.ruby.network.routers6.msg_count.Writeback_Control::0          182                      
system.ruby.network.routers6.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers6.percent_links_utilized    66.716507                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.009454                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2442.868311                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.009502                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.001061                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time  2174.839030                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.000868                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.009598                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  3606.806692                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_buf_msgs     0.008585                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization    47.516037                      
system.ruby.network.routers6.throttle0.msg_bytes.Request_Control::2            8                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1           48                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         7600                      
system.ruby.network.routers6.throttle0.msg_count.Request_Control::2            1                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1            6                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          190                      
system.ruby.network.routers6.throttle1.link_utilization    41.646168                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         1544                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2          144                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1          880                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          193                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           18                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1           22                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers6.throttle2.link_utilization    56.870689                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0          168                      
system.ruby.network.routers6.throttle2.msg_bytes.Writeback_Control::0         1424                      
system.ruby.network.routers6.throttle2.msg_count.Control::0           21                      
system.ruby.network.routers6.throttle2.msg_count.Writeback_Control::0          178                      
system.ruby.network.routers6.throttle3.link_utilization     0.422033                      
system.ruby.network.routers6.throttle3.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers6.throttle3.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers6.throttle3.msg_count.Request_Control::2            2                      
system.ruby.network.routers6.throttle3.msg_count.Response_Data::1            1                      
system.ruby.network.routers6.throttle4.link_utilization   253.844113                      
system.ruby.network.routers6.throttle4.msg_bytes.Response_Data::1         7080                      
system.ruby.network.routers6.throttle4.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers6.throttle4.msg_count.Response_Data::1          177                      
system.ruby.network.routers6.throttle4.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples         5207                      
system.ruby.outstanding_req_hist_seqr::mean     1.799693                      
system.ruby.outstanding_req_hist_seqr::gmean     1.574946                      
system.ruby.outstanding_req_hist_seqr::stdev     1.039009                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        2574     49.43%     49.43% |        1628     31.27%     80.70% |         706     13.56%     94.26% |         156      3.00%     97.25% |          79      1.52%     98.77% |          48      0.92%     99.69% |          13      0.25%     99.94% |           2      0.04%     99.98% |           1      0.02%    100.00%
system.ruby.outstanding_req_hist_seqr::total         5207                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.008634                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_buf_msgs     0.051513                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_buf_msgs     0.008585                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         2029                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          308                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         2410                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          357                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         2029                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1672                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            2907                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             210                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          248                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              7278                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             4184                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          308                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               1529                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           669                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            9                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         5675                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         6565                       # Number of instructions committed
system.switch_cpus.commit.committedOps          12500                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         6423                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.946131                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.734982                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         3369     52.45%     52.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          688     10.71%     63.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          422      6.57%     69.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          456      7.10%     76.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          306      4.76%     81.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          203      3.16%     84.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          161      2.51%     87.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          149      2.32%     89.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          669     10.42%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         6423                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 67                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          135                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             12440                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  1777                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            5      0.04%      0.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         9689     77.51%     77.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           14      0.11%     77.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            7      0.06%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           32      0.26%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         1768     14.14%     92.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          964      7.71%     99.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            9      0.07%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           12      0.10%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        12500                       # Class of committed instruction
system.switch_cpus.commit.refs                   2753                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                6565                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 12500                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.129474                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.129474                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          1229                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          21353                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             2499                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              3026                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            308                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           310                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                2184                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                1213                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                2907                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              2342                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  4436                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           107                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  11796                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             616                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.392043                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         2628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          567                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.590829                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         7372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.088036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.470711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             3542     48.05%     48.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              264      3.58%     51.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              340      4.61%     56.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              291      3.95%     60.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              239      3.24%     63.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              271      3.68%     67.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              246      3.34%     70.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              271      3.68%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1908     25.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         7372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                98                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               74                       # number of floating regfile writes
system.switch_cpus.idleCycles                      43                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          389                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             1816                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.115307                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 3395                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               1211                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             842                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          2531                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          116                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         1491                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        18175                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          2184                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          809                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         15685                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            308                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             6                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          104                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          753                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          510                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          375                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           14                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             16702                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 15521                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.653934                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             10922                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.093189                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  15623                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            22312                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           12429                       # number of integer regfile writes
system.switch_cpus.ipc                       0.885367                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.885367                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           81      0.49%      0.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         12731     77.20%     77.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           16      0.10%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             1      0.01%     77.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            9      0.05%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            2      0.01%     77.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           33      0.20%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         2284     13.85%     91.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         1260      7.64%     99.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           37      0.22%     99.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           36      0.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          16490                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             124                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          248                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          105                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          209                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 251                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015221                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             219     87.25%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     87.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             18      7.17%     94.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            14      5.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          16536                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        40435                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        15416                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        23641                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              18166                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             16490                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         5675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           76                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         6908                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         7372                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.236842                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.542822                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         3373     45.75%     45.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          550      7.46%     53.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          509      6.90%     60.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          506      6.86%     66.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          607      8.23%     75.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          689      9.35%     84.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          616      8.36%     92.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          341      4.63%     97.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          181      2.46%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         7372                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.223871                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                2342                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           44                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           48                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         2531                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         1491                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            7548                       # number of misc regfile reads
system.switch_cpus.numCycles                     7415                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.quiesceCycles                 5543                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.rename.BlockCycles            1013                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         13652                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             36                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             2656                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            21                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         48881                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          20356                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        21305                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              3162                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            308                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            75                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             7662                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          155                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        29556                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          158                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            8                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               215                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            8                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                23929                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               37311                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean      4434800                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value      4434800                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value      4434800                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON      5931600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED      4434800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     10366400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     10366400                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     10366400                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       671776                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1479712                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       346478                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278614925                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1479712                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243690936                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1568                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache          100                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       130060                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19380674                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20993                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        46241                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        52615                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36299842                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           49                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           25                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        18495                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2712551                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath  64803210372                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  23365027782065                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  3270733813088                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 142741163760                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  33423174873                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      26876729144158                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 23365027782065                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 142741163760                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 23507768945825                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    151257910                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache      9646550                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 1856859276123                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  12546303442                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     1869566484025                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath  64954468282                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache      9646550                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 23365027782065                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 5127593089211                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 142741163760                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  45969478315                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     28746295628183                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED     10366400                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     10366400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0           32                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              32                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    611205433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             611205433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0      3086896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3086896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    614292329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            614292329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000433700                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 246                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         198                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                       198                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     10194600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14447100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53939.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                76439.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      165                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   198                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           31                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    431.483871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   215.720493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   436.255267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           14     45.16%     45.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            4     12.90%     58.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1      3.23%     61.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      3.23%     64.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      3.23%     67.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      3.23%     70.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9     29.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           31                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  12096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    6336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   32                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1166.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    611.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       9223500                       # Total gap between requests
system.mem_ctrls.avgGap                      46349.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         6048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 583423367.803673386574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0            1                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     14447100                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     72965.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         57687.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         31046.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        894432.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     233517.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     861134.150000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     120947.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2198765.350000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        212.105008                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1213800                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      8612600                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                15181                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         14784.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               66066                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     233517.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     419311.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     503103.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1251964.000000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        120.771338                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      5933600                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      3892800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      701007200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40695332800                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                40695414400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              292569352                       # Simulator instruction rate (inst/s)
host_mem_usage                               10193808                       # Number of bytes of host memory used
host_op_rate                                533655555                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                                 991118                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24068534                       # Number of instructions simulated
sim_ops                                      43929117                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                       81600                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack                     49      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         21042      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             49      0.00%      0.00%
system.ruby.DMA_Controller.Data                 21042      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        21042      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           49      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          21042      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            49      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        21042      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2247      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20993      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2247      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20993      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2247      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           98      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        23240      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples            9                      
system.ruby.IFETCH.hit_latency_hist_seqr |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total            9                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples           16                      
system.ruby.IFETCH.latency_hist_seqr     |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total           16                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples            7                      
system.ruby.IFETCH.miss_latency_hist_seqr |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total            7                      
system.ruby.L1Cache_Controller.Ack       |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           25                      
system.ruby.L1Cache_Controller.Ack_all   |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           29                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.Data_Exclusive |        1091    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         1091                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2768     99.10%     99.10% |          25      0.90%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2793                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         167    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          167                      
system.ruby.L1Cache_Controller.E.Load    |       17000    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        17000                      
system.ruby.L1Cache_Controller.E.Store   |          57    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           57                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          25    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            3                      
system.ruby.L1Cache_Controller.I.Load    |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           25                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          19    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         164     86.77%     86.77% |          25     13.23%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          189                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1091    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1091                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2604    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2604                      
system.ruby.L1Cache_Controller.Ifetch    |       45997    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        45997                      
system.ruby.L1Cache_Controller.Inv       |          44     63.77%     63.77% |          25     36.23%    100.00%
system.ruby.L1Cache_Controller.Inv::total           69                      
system.ruby.L1Cache_Controller.L1_Replacement |        2035    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         2035                      
system.ruby.L1Cache_Controller.Load      |       46960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        46960                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          25    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          33    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           33                      
system.ruby.L1Cache_Controller.M.Load    |       28798    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        28798                      
system.ruby.L1Cache_Controller.M.Store   |       19128    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        19128                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           11                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         200    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          200                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2588    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2588                      
system.ruby.L1Cache_Controller.NP.Load   |        1108    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1108                      
system.ruby.L1Cache_Controller.NP.Store  |         164     96.47%     96.47% |           6      3.53%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          170                      
system.ruby.L1Cache_Controller.S.Ifetch  |       43398    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        43398                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          25    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           25                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1832                      
system.ruby.L1Cache_Controller.S.Load    |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           29                      
system.ruby.L1Cache_Controller.S.Store   |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           29                      
system.ruby.L1Cache_Controller.SM.Ack    |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           25                      
system.ruby.L1Cache_Controller.SM.Ack_all |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           29                      
system.ruby.L1Cache_Controller.Store     |       19378     99.87%     99.87% |          25      0.13%    100.00%
system.ruby.L1Cache_Controller.Store::total        19403                      
system.ruby.L1Cache_Controller.WB_Ack    |         200    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          200                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1309      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          149      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1058      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         1040      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1133      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            189      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2587      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            200      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           29      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           51      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           10      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          200      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1275      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           25      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2247      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1040      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          149      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1058      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1518      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           29      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           34      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             25      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             69      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples           19                      
system.ruby.LD.hit_latency_hist_seqr     |          19    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total           19                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples           20                      
system.ruby.LD.latency_hist_seqr         |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total            20                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            1                      
system.ruby.LD.miss_latency_hist_seqr::stdev          nan                      
system.ruby.LD.miss_latency_hist_seqr    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples            9                      
system.ruby.ST.hit_latency_hist_seqr     |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total            9                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples            9                      
system.ruby.ST.latency_hist_seqr         |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total             9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     17                       # delay histogram for all message
system.ruby.delayHist                    |          17    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       17                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples             8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total               8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples             9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total               9                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4433.818213                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples           37                      
system.ruby.hit_latency_hist_seqr        |          37    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total           37                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses           29                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits           28                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            1                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses           16                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits            9                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            7                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.422801                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.098038                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.049019                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3981.617872                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.012255                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.042892                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses            7                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            6                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            1                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses            7                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             6                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            1                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.088234                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   981.617872                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  4689.323660                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples             45                      
system.ruby.latency_hist_seqr            |          45    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total               45                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples            8                      
system.ruby.miss_latency_hist_seqr       |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total            8                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.049019                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.049019                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1981.617872                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time        14500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.049019                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2981.617872                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.042892                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time  3670.941533                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3409.308709                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              200                      
system.ruby.network.msg_byte.Response_Control           24                      
system.ruby.network.msg_byte.Response_Data         1080                      
system.ruby.network.msg_count.Control              25                      
system.ruby.network.msg_count.Response_Control            3                      
system.ruby.network.msg_count.Response_Data           27                      
system.ruby.network.routers0.msg_bytes.Control::0           64                      
system.ruby.network.routers0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers0.msg_count.Control::0            8                      
system.ruby.network.routers0.msg_count.Response_Control::2            1                      
system.ruby.network.routers0.msg_count.Response_Data::1            8                      
system.ruby.network.routers0.percent_links_utilized  3932.975460                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.049019                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3481.617872                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.049019                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization  6056.134969                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1            8                      
system.ruby.network.routers0.throttle1.link_utilization  1809.815951                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0           64                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.throttle1.msg_count.Control::0            8                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_bytes.Control::0           64                      
system.ruby.network.routers1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers1.msg_count.Control::0            8                      
system.ruby.network.routers1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_count.Response_Data::1            9                      
system.ruby.network.routers1.percent_links_utilized  6045.552147                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.042892                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  4180.132596                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.049019                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1481.617872                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization  5301.226994                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0           56                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0            7                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            1                      
system.ruby.network.routers1.throttle1.link_utilization  6789.877301                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0            8                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            1                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1            8                      
system.ruby.network.routers2.msg_bytes.Control::0            8                      
system.ruby.network.routers2.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers2.msg_count.Control::0            1                      
system.ruby.network.routers2.msg_count.Response_Data::1            1                      
system.ruby.network.routers2.percent_links_utilized 21499.233129                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3921.563461                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time        14000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization  7234.049080                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0            8                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            1                      
system.ruby.network.routers2.throttle1.link_utilization 35764.417178                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers3.percent_links_utilized    76.687117                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization    53.680982                      
system.ruby.network.routers3.throttle1.link_utilization    99.693252                      
system.ruby.network.routers4.percent_links_utilized 19378.834356                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization 32288.036810                      
system.ruby.network.routers4.throttle1.link_utilization  6469.631902                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0           64                      
system.ruby.network.routers6.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers6.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers6.msg_count.Control::0            8                      
system.ruby.network.routers6.msg_count.Response_Control::2            1                      
system.ruby.network.routers6.msg_count.Response_Data::1            9                      
system.ruby.network.routers6.percent_links_utilized  8488.854806                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.049019                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2481.617872                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.047806                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time  3161.750469                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2897.053958                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization  6056.134969                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1            8                      
system.ruby.network.routers6.throttle1.link_utilization  5301.226994                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0           56                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers6.throttle1.msg_count.Control::0            7                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers6.throttle2.link_utilization  7234.049080                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0            8                      
system.ruby.network.routers6.throttle2.msg_count.Control::0            1                      
system.ruby.network.routers6.throttle3.link_utilization    53.680982                      
system.ruby.network.routers6.throttle4.link_utilization 32288.036810                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples           46                      
system.ruby.outstanding_req_hist_seqr::mean     2.282609                      
system.ruby.outstanding_req_hist_seqr::gmean     2.138211                      
system.ruby.outstanding_req_hist_seqr::stdev     0.807274                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |           6     13.04%     13.04% |          25     54.35%     67.39% |          11     23.91%     91.30% |           4      8.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total           46                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups           10                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            2                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted            9                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            3                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           10                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses            7                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups              14                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               4                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            2                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads                36                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes               26                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts            2                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                 10                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             8                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts           21                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts           43                       # Number of instructions committed
system.switch_cpus.commit.committedOps             96                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples           98                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.979592                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.328575                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0           78     79.59%     79.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            3      3.06%     82.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            2      2.04%     84.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            5      5.10%     89.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4            1      1.02%     90.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            0      0.00%     90.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            1      1.02%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            0      0.00%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            8      8.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total           98                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts                96                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                    17                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu           70     72.92%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead           17     17.71%     90.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            9      9.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total           96                       # Class of committed instruction
system.switch_cpus.commit.refs                     26                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                  43                       # Number of Instructions Simulated
system.switch_cpus.committedOps                    96                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.372093                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.372093                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles             2                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts            137                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles               75                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles                23                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles              2                       # Number of cycles decode is squashing
system.switch_cpus.dtb.rdAccesses                  25                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   5                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                  14                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines                16                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                    24                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             1                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                     57                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles               4                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.137255                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles           76                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches            7                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.558824                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples          102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.343137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.723186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0               79     77.45%     77.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                2      1.96%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                0      0.00%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                1      0.98%     80.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                4      3.92%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                1      0.98%     85.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                4      3.92%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                1      0.98%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8               10      9.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts            2                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches               10                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.068627                       # Inst execution rate
system.switch_cpus.iew.exec_refs                   30                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                  5                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles               2                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts            31                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts            2                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts          128                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts            25                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts           109                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              2                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            1                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads            6                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            2                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers               105                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                   106                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.704762                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers                74                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.039216                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                    107                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads              168                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes              90                       # number of integer regfile writes
system.switch_cpus.ipc                       0.421569                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.421569                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            1      0.90%      0.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu            80     72.07%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead           26     23.42%     96.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            4      3.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total            111                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses            110                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads          322                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses          106                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes          149                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded                127                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued               111                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined           21                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined           47                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples          102                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.088235                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.659673                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0           59     57.84%     57.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           14     13.73%     71.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           11     10.78%     82.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3            6      5.88%     88.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            7      6.86%     95.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            3      2.94%     98.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            1      0.98%     99.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%     99.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            1      0.98%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          102                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.088235                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                  16                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads           31                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores            2                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads              50                       # number of misc regfile reads
system.switch_cpus.numCycles                      102                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles               2                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps            98                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles               76                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups           319                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts            136                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands          147                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles                22                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles              2                       # Number of cycles rename is squashing
system.switch_cpus.rename.UndoneMaps               31                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups          217                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                  207                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                 249                       # The number of ROB writes
system.switch_cpus.pwrStateResidencyTicks::ON        81600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED        81600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED        81600                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED        81600                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       671776                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1480224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       346640                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278615599                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1480224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243691448                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1568                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache          100                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       130132                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19380746                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20993                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        46257                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        52637                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36299880                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           49                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           25                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        18504                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2712560                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 8232549019608                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  2968274803921568                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  415511458333333                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 18140000000000                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 4248039215686                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      3414406850490196                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 2968274803921568                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 18140000000000                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 2986414803921568                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath  19215686275                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache   1225490196                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 235893946078431                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 1594754901961                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     237509142156863                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 8251764705882                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache   1225490196                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 2968274803921568                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 651405404411765                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 18140000000000                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 5842794117647                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     3651915992647058                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED        81600                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED        81600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0           32                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 32                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    392156863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             392156863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    392156863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            392156863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000022500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   2                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   22500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                         0.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22500.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                100.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      32                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    392.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1275000                       # Total gap between requests
system.mem_ctrls.avgGap                    1275000.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0           32                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 392156862.745098054409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0        22500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     22500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                   100.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                5082                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      7905.850000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       12987.850000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        159.164828                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT        81600                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      6838.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        6838.200000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         83.801471                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        81600                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      701088800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40695414400                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Network end
final_tick                                40696040800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              278218051                       # Simulator instruction rate (inst/s)
host_mem_usage                               10193808                       # Number of bytes of host memory used
host_op_rate                                507483064                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.09                       # Real time elapsed on the host
host_tick_rate                                7234974                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24069237                       # Number of instructions simulated
sim_ops                                      43930512                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                      626400                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack                     49      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         21042      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             49      0.00%      0.00%
system.ruby.DMA_Controller.Data                 21042      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        21042      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           49      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          21042      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            49      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        21042      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2250      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20993      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2250      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20993      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2248      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           98      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        23241      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          248                      
system.ruby.IFETCH.hit_latency_hist_seqr |         248    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          248                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          265                      
system.ruby.IFETCH.latency_hist_seqr     |         265    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          265                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           17                      
system.ruby.IFETCH.miss_latency_hist_seqr |          17    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           17                      
system.ruby.L1Cache_Controller.Ack       |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           25                      
system.ruby.L1Cache_Controller.Ack_all   |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           29                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.Data_Exclusive |        1093    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         1093                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2786     99.11%     99.11% |          25      0.89%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2811                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         169    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          169                      
system.ruby.L1Cache_Controller.E.Load    |       17117    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        17117                      
system.ruby.L1Cache_Controller.E.Store   |          57    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           57                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          25    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            3                      
system.ruby.L1Cache_Controller.I.Load    |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           25                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          19    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         165     86.84%     86.84% |          25     13.16%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          190                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1093    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1093                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2621    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2621                      
system.ruby.L1Cache_Controller.Ifetch    |       46263    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        46263                      
system.ruby.L1Cache_Controller.Inv       |          44     63.77%     63.77% |          25     36.23%    100.00%
system.ruby.L1Cache_Controller.Inv::total           69                      
system.ruby.L1Cache_Controller.L1_Replacement |        2054    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         2054                      
system.ruby.L1Cache_Controller.Load      |       47178    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        47178                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          25    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          34    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           34                      
system.ruby.L1Cache_Controller.M.Load    |       28896    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        28896                      
system.ruby.L1Cache_Controller.M.Store   |       19253    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        19253                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           12                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         203    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          203                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2605    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2605                      
system.ruby.L1Cache_Controller.NP.Load   |        1111    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1111                      
system.ruby.L1Cache_Controller.NP.Store  |         165     96.49%     96.49% |           6      3.51%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          171                      
system.ruby.L1Cache_Controller.S.Ifetch  |       43646    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        43646                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          25    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           25                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1848    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1848                      
system.ruby.L1Cache_Controller.S.Load    |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           29                      
system.ruby.L1Cache_Controller.S.Store   |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           29                      
system.ruby.L1Cache_Controller.SM.Ack    |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           25                      
system.ruby.L1Cache_Controller.SM.Ack_all |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           29                      
system.ruby.L1Cache_Controller.Store     |       19504     99.87%     99.87% |          25      0.13%    100.00%
system.ruby.L1Cache_Controller.Store::total        19529                      
system.ruby.L1Cache_Controller.WB_Ack    |         203    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          203                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1312      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          149      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1058      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         1041      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1136      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            190      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2605      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            203      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           29      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           52      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           11      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           12      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          203      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1278      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           25      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2248      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1042      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          149      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1059      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1534      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           29      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           34      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             25      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             69      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          215                      
system.ruby.LD.hit_latency_hist_seqr     |         215    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          215                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          217                      
system.ruby.LD.latency_hist_seqr         |         217    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           217                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            2                      
system.ruby.LD.miss_latency_hist_seqr    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            3                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            3                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            3                      
system.ruby.RMW_Read.latency_hist_seqr   |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            3                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          119                      
system.ruby.ST.hit_latency_hist_seqr     |         119    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          119                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          119                      
system.ruby.ST.latency_hist_seqr         |         119    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           119                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     52                       # delay histogram for all message
system.ruby.delayHist                    |          52    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       52                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            28                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          28    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              28                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            24                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              24                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.002395                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000798                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000798                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          588                      
system.ruby.hit_latency_hist_seqr        |         588    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          588                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          344                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          340                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            4                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          265                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          248                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           17                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.704664                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   518.358847                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.038314                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.018359                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3984.035785                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002395                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.004789                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.019955                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           22                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           19                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            3                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           22                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            19                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            3                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.033525                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   984.035785                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000798                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.002395                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples            608                      
system.ruby.latency_hist_seqr            |         608    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total              608                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           20                      
system.ruby.miss_latency_hist_seqr       |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           20                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.019157                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.002395                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.002395                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.018359                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1984.035785                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time        14500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.000798                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.018359                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2984.035785                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.019955                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.000798                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.002395                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.002395                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              592                      
system.ruby.network.msg_byte.Response_Control          144                      
system.ruby.network.msg_byte.Response_Data         2520                      
system.ruby.network.msg_byte.Writeback_Control           48                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control              74                      
system.ruby.network.msg_count.Response_Control           18                      
system.ruby.network.msg_count.Response_Data           63                      
system.ruby.network.msg_count.Writeback_Control            6                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0          168                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           24                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          800                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0           21                      
system.ruby.network.routers0.msg_count.Response_Control::1            3                      
system.ruby.network.routers0.msg_count.Response_Control::2            3                      
system.ruby.network.routers0.msg_count.Response_Data::1           20                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized   514.305666                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.018359                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3484.035785                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.019157                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.002395                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   791.939346                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          800                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            3                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           20                      
system.ruby.network.routers0.throttle1.link_utilization   236.671987                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          168                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           24                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           21                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            3                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0          200                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           24                      
system.ruby.network.routers1.msg_bytes.Response_Data::1          840                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0           25                      
system.ruby.network.routers1.msg_count.Response_Control::1            3                      
system.ruby.network.routers1.msg_count.Response_Control::2            3                      
system.ruby.network.routers1.msg_count.Response_Data::1           21                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized   789.305666                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.019955                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.000798                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.002395                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.002395                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.018359                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1484.035785                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   691.101357                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          176                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           24                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           22                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            3                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            1                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization   887.509976                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0           24                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          800                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            3                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            3                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           20                      
system.ruby.network.routers2.msg_bytes.Control::0           24                      
system.ruby.network.routers2.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers2.msg_count.Control::0            3                      
system.ruby.network.routers2.msg_count.Response_Data::1            1                      
system.ruby.network.routers2.percent_links_utilized  2796.947326                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.002395                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time        14000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.000798                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   941.181165                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0           24                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            3                      
system.ruby.network.routers2.throttle1.link_utilization  4652.713488                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers3.percent_links_utilized     9.976057                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     6.983240                      
system.ruby.network.routers3.throttle1.link_utilization    12.968875                      
system.ruby.network.routers4.percent_links_utilized  2520.949721                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization  4200.279330                      
system.ruby.network.routers4.throttle1.link_utilization   841.620112                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0          200                      
system.ruby.network.routers6.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers6.msg_bytes.Response_Control::2           24                      
system.ruby.network.routers6.msg_bytes.Response_Data::1          840                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers6.msg_count.Control::0           25                      
system.ruby.network.routers6.msg_count.Response_Control::1            3                      
system.ruby.network.routers6.msg_count.Response_Control::2            3                      
system.ruby.network.routers6.msg_count.Response_Data::1           21                      
system.ruby.network.routers6.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers6.percent_links_utilized  1105.247406                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.018359                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2484.035785                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.019317                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.000798                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.002395                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.002395                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization   791.939346                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1          800                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1            3                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1           20                      
system.ruby.network.routers6.throttle1.link_utilization   691.101357                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0          176                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2           24                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers6.throttle1.msg_count.Control::0           22                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2            3                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers6.throttle2.link_utilization   941.181165                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0           24                      
system.ruby.network.routers6.throttle2.msg_count.Control::0            3                      
system.ruby.network.routers6.throttle3.link_utilization     6.983240                      
system.ruby.network.routers6.throttle4.link_utilization  4200.279330                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples          610                      
system.ruby.outstanding_req_hist_seqr::mean     1.908197                      
system.ruby.outstanding_req_hist_seqr::gmean     1.620403                      
system.ruby.outstanding_req_hist_seqr::stdev     1.237654                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |         302     49.51%     49.51% |         185     30.33%     79.84% |          58      9.51%     89.34% |          21      3.44%     92.79% |          30      4.92%     97.70% |          14      2.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total          610                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          236                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           38                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          268                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           31                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          236                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          205                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             343                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              35                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads               804                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              434                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           38                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                170                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events            76                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            7                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts          758                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts          703                       # Number of instructions committed
system.switch_cpus.commit.committedOps           1395                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples          666                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.094595                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.829767                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          340     51.05%     51.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1           63      9.46%     60.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           47      7.06%     67.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3           50      7.51%     75.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           31      4.65%     79.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           18      2.70%     82.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           21      3.15%     85.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           20      3.00%     88.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8           76     11.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          666                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 20                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           16                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              1388                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   217                       # Number of loads committed
system.switch_cpus.commit.membars                   4                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         1056     75.70%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            2      0.14%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          210     15.05%     90.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          110      7.89%     98.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            7      0.50%     99.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           10      0.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         1395                       # Class of committed instruction
system.switch_cpus.commit.refs                    337                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                 703                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  1395                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.113798                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.113798                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           121                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           2592                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              232                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               343                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             38                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            49                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 274                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 151                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 343                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               265                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                   506                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            14                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   1356                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles              76                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.438059                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          239                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches           66                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.731801                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples          783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.530013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.543490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              324     41.38%     41.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               36      4.60%     45.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               42      5.36%     51.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               28      3.58%     54.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               24      3.07%     57.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               22      2.81%     60.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               34      4.34%     65.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               34      4.34%     69.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              239     30.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                30                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               22                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts           47                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              205                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.295019                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  424                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                150                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles              83                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           338                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          191                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         2137                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           274                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          110                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          1797                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              1                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             38                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             2                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           12                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          125                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores           71                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           46                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            1                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              1925                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  1775                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.648831                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              1249                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.266922                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   1791                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             2564                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            1404                       # number of integer regfile writes
system.switch_cpus.ipc                       0.897829                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.897829                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            4      0.21%      0.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          1438     75.49%     75.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     75.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     75.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     75.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     75.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     75.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     75.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     75.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            6      0.31%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          279     14.65%     90.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          139      7.30%     97.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           19      1.00%     98.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           20      1.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           1905                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              46                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           92                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           40                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           80                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  38                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019948                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              29     76.32%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              7     18.42%     94.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             2      5.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           1893                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         4551                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         1735                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         2815                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               2130                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              1905                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            7                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined          758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           10                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined          939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples          783                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.432950                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.579734                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          324     41.38%     41.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           63      8.05%     49.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           61      7.79%     57.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           50      6.39%     63.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4           74      9.45%     73.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5           81     10.34%     83.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6           59      7.54%     90.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           53      6.77%     97.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           18      2.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          783                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.432950                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 265                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           24                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           17                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          338                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          191                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads             894                       # number of misc regfile reads
system.switch_cpus.numCycles                      783                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             100                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          1468                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             17                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles              260                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents             4                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups          5933                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           2430                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         2486                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               362                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             38                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            23                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1015                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           44                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         3579                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                66                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 2743                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                4419                       # The number of ROB writes
system.switch_cpus.pwrStateResidencyTicks::ON       626400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED       626400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED       626400                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED       626400                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       671776                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1488704                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       348600                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278626039                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1488704                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243699928                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1568                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache          100                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       131020                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19381634                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20993                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        46522                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        52897                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36300405                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           49                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           25                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        18625                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2712681                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 1072439335888                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  386671813537676                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  54127929438059                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 2376602809706                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 556513409962                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      444805298531290                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 386671813537676                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 2376602809706                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 389048416347382                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath   2503192848                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache    159642401                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 30729479565773                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 209163473819                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     30941305874840                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 1074942528736                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache    159642401                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 386671813537676                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 84857409003831                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 2376602809706                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 765676883780                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     475746604406130                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED       626400                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       626400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0           32                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 32                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0     51085568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              51085568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0     51085568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             51085568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000040500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   6                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           3                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         3                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        36000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      15000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  103500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12000.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34500.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                    192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      96                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       306.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    153.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                        687000                       # Total gap between requests
system.mem_ctrls.avgGap                     229000.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0           96                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 153256704.980842888355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       103500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     34500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    33.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                5082                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     60470.700000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       68588.900000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        109.496967                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       626400                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       301.750000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     52043.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       55381.350000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         88.412117                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       623600                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT         2800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      701715200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40696040800                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                40877456000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               23709812                       # Simulator instruction rate (inst/s)
host_mem_usage                               10193808                       # Number of bytes of host memory used
host_op_rate                                 43289403                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.02                       # Real time elapsed on the host
host_tick_rate                              177924342                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24173255                       # Number of instructions simulated
sim_ops                                      44138139                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000181                       # Number of seconds simulated
sim_ticks                                   181415200                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.ruby.DMA_Controller.Ack                     49      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data         21042      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             49      0.00%      0.00%
system.ruby.DMA_Controller.Data                 21042      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest        21042      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           49      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest          21042      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            49      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ        21042      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           4970      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20993      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         4970      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20993      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         4970      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           98      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        25963      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples        43160                      
system.ruby.IFETCH.hit_latency_hist_seqr |       43160    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total        43160                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples        44114                      
system.ruby.IFETCH.latency_hist_seqr     |       44114    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total        44114                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          954                      
system.ruby.IFETCH.miss_latency_hist_seqr |         954    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          954                      
system.ruby.L1Cache_Controller.Ack       |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           25                      
system.ruby.L1Cache_Controller.Ack_all   |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           32                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3033    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         3033                      
system.ruby.L1Cache_Controller.Data_all_Acks |        3931     99.37%     99.37% |          25      0.63%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         3956                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         954    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          954                      
system.ruby.L1Cache_Controller.E.Load    |       33426    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        33426                      
system.ruby.L1Cache_Controller.E.Store   |        1030    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total         1030                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          25    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           32                      
system.ruby.L1Cache_Controller.I.Load    |          27    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           27                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          19    100.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         343     93.21%     93.21% |          25      6.79%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          368                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3033    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         3033                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        3588    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         3588                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.Ifetch    |       90383    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        90383                      
system.ruby.L1Cache_Controller.Inv       |          44     63.77%     63.77% |          25     36.23%    100.00%
system.ruby.L1Cache_Controller.Inv::total           69                      
system.ruby.L1Cache_Controller.L1_Replacement |        4129    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         4129                      
system.ruby.L1Cache_Controller.Load      |       79809    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        79809                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          25    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.M.Inv     |          44    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           44                      
system.ruby.L1Cache_Controller.M.L1_Replacement |         527    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total          527                      
system.ruby.L1Cache_Controller.M.Load    |       43079    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        43079                      
system.ruby.L1Cache_Controller.M.Store   |       31844    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        31844                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          18    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           18                      
system.ruby.L1Cache_Controller.M_I.Load  |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            2                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        1481    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         1481                      
system.ruby.L1Cache_Controller.NP.Ifetch |        3559    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         3559                      
system.ruby.L1Cache_Controller.NP.Load   |        3061    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         3061                      
system.ruby.L1Cache_Controller.NP.Store  |         343     98.28%     98.28% |           6      1.72%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          349                      
system.ruby.L1Cache_Controller.S.Ifetch  |       86806    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        86806                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          25    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           25                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2615    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         2615                      
system.ruby.L1Cache_Controller.S.Load    |         214    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          214                      
system.ruby.L1Cache_Controller.S.Store   |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           32                      
system.ruby.L1Cache_Controller.SM.Ack    |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           25                      
system.ruby.L1Cache_Controller.SM.Ack_all |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           32                      
system.ruby.L1Cache_Controller.Store     |       33249     99.92%     99.92% |          25      0.08%    100.00%
system.ruby.L1Cache_Controller.Store::total        33274                      
system.ruby.L1Cache_Controller.WB_Ack    |        1481    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         1481                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         3433      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          290      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1915      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         2765      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           3088      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            368      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         3559      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           1481      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           32      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS          268      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           44      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           18      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         1481      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           44      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         3392      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           25      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          4970      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         2765      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          290      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1916      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           30      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            9      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1625      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           32      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           41      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             25      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             69      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        30677                      
system.ruby.LD.hit_latency_hist_seqr     |       30677    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        30677                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples        32630                      
system.ruby.LD.latency_hist_seqr         |       32630    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         32630                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples         1953                      
system.ruby.LD.miss_latency_hist_seqr    |        1953    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         1953                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          322                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |         322    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          322                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          354                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         354    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          354                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples           32                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total           32                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          354                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |         354    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          354                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          354                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |         354    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          354                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          582                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         582    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          582                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          596                      
system.ruby.RMW_Read.latency_hist_seqr   |         596    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          596                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           14                      
system.ruby.RMW_Read.miss_latency_hist_seqr |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           14                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        12306                      
system.ruby.ST.hit_latency_hist_seqr     |       12306    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        12306                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples        12441                      
system.ruby.ST.latency_hist_seqr         |       12441    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         12441                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples          135                      
system.ruby.ST.miss_latency_hist_seqr    |         135    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total          135                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  2                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  19                       # delay histogram for all message
system.ruby.delayHist::samples                  13574                       # delay histogram for all message
system.ruby.delayHist::mean                  0.217180                       # delay histogram for all message
system.ruby.delayHist::stdev                 1.027427                       # delay histogram for all message
system.ruby.delayHist                    |       12885     94.92%     94.92% |         100      0.74%     95.66% |         487      3.59%     99.25% |          53      0.39%     99.64% |          13      0.10%     99.73% |          31      0.23%     99.96% |           2      0.01%     99.98% |           2      0.01%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    13574                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            2                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           19                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          6486                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.442800                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        1.437480                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        5817     89.69%     89.69% |          98      1.51%     91.20% |         469      7.23%     98.43% |          53      0.82%     99.24% |          13      0.20%     99.44% |          31      0.48%     99.92% |           2      0.03%     99.95% |           2      0.03%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            6486                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          7088                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.010722                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.204087                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        7068     99.72%     99.72% |           0      0.00%     99.72% |           2      0.03%     99.75% |           0      0.00%     99.75% |          18      0.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            7088                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.007497                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4001.254029                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.007502                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.007840                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        87401                      
system.ruby.hit_latency_hist_seqr        |       87401    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        87401                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        46374                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        44241                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         2133                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        44114                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        43160                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          954                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           762                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.359265                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   504.797007                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            9                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.024061                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.012033                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3549.100626                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005846                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.014999                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000019                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.012030                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4177.372127                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses         3087                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          366                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         2721                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses         3087                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           366                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses         2721                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.013034                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   547.262302                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.007502                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.005846                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          90489                      
system.ruby.latency_hist_seqr            |       90489    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            90489                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples         3088                      
system.ruby.miss_latency_hist_seqr       |        3088    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         3088                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.012030                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2170.853930                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.005846                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.007499                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2001.254029                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.012033                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1549.095114                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time        14500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.007502                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.012033                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2549.097870                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.012030                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3177.372127                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.007502                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.005846                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.007499                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3001.254029                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control           139392                      
system.ruby.network.msg_byte.Response_Control        81648                      
system.ruby.network.msg_byte.Response_Data       696840                      
system.ruby.network.msg_byte.Writeback_Control        18840                      
system.ruby.network.msg_byte.Writeback_Data        59160                      
system.ruby.network.msg_count.Control           17424                      
system.ruby.network.msg_count.Response_Control        10206                      
system.ruby.network.msg_count.Response_Data        17421                      
system.ruby.network.msg_count.Writeback_Control         2355                      
system.ruby.network.msg_count.Writeback_Data         1479                      
system.ruby.network.routers0.msg_bytes.Control::0        24696                      
system.ruby.network.routers0.msg_bytes.Response_Control::1        10248                      
system.ruby.network.routers0.msg_bytes.Response_Control::2        16968                      
system.ruby.network.routers0.msg_bytes.Response_Data::1       123400                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0         6280                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0        19720                      
system.ruby.network.routers0.msg_count.Control::0         3087                      
system.ruby.network.routers0.msg_count.Response_Control::1         1281                      
system.ruby.network.routers0.msg_count.Response_Control::2         2121                      
system.ruby.network.routers0.msg_count.Response_Data::1         3085                      
system.ruby.network.routers0.msg_count.Writeback_Control::0          785                      
system.ruby.network.routers0.msg_count.Writeback_Data::0          493                      
system.ruby.network.routers0.percent_links_utilized     3.509977                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.012033                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3049.099248                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.015517                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1670.853930                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.005846                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     5.037070                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1        10248                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1       123400                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1         1281                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1         3085                      
system.ruby.network.routers0.throttle1.link_utilization     1.982885                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0        24696                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2        16968                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0         6280                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0        19720                      
system.ruby.network.routers0.throttle1.msg_count.Control::0         3087                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2         2121                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0          785                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0          493                      
system.ruby.network.routers1.msg_bytes.Control::0        46464                      
system.ruby.network.routers1.msg_bytes.Response_Control::1        10248                      
system.ruby.network.routers1.msg_bytes.Response_Control::2        16968                      
system.ruby.network.routers1.msg_bytes.Response_Data::1       232280                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0         6280                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0        19720                      
system.ruby.network.routers1.msg_count.Control::0         5808                      
system.ruby.network.routers1.msg_count.Response_Control::1         1281                      
system.ruby.network.routers1.msg_count.Response_Control::2         2121                      
system.ruby.network.routers1.msg_count.Response_Data::1         5807                      
system.ruby.network.routers1.msg_count.Writeback_Control::0          785                      
system.ruby.network.routers1.msg_count.Writeback_Data::0          493                      
system.ruby.network.routers1.percent_links_utilized     5.584916                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.012030                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3677.372127                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.007502                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.005846                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.007604                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1501.254029                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.012138                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1049.093736                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     5.427749                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0        24696                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2        16968                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1       108880                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0         6280                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0        19720                      
system.ruby.network.routers1.throttle0.msg_count.Control::0         3087                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2         2121                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1         2722                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0          785                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0          493                      
system.ruby.network.routers1.throttle1.link_utilization     5.742083                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0        21768                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1        10248                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1       123400                      
system.ruby.network.routers1.throttle1.msg_count.Control::0         2721                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1         1281                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1         3085                      
system.ruby.network.routers2.msg_bytes.Control::0        21768                      
system.ruby.network.routers2.msg_bytes.Response_Data::1       108880                      
system.ruby.network.routers2.msg_count.Control::0         2721                      
system.ruby.network.routers2.msg_count.Response_Data::1         2722                      
system.ruby.network.routers2.percent_links_utilized    10.784252                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.007499                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3501.254029                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time        14000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.007502                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     3.625251                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0        21768                      
system.ruby.network.routers2.throttle0.msg_count.Control::0         2721                      
system.ruby.network.routers2.throttle1.link_utilization    17.943252                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1       108880                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         2722                      
system.ruby.network.routers3.percent_links_utilized     0.034451                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.024116                      
system.ruby.network.routers3.throttle1.link_utilization     0.044787                      
system.ruby.network.routers4.percent_links_utilized     8.705868                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization    14.505278                      
system.ruby.network.routers4.throttle1.link_utilization     2.906458                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0        46464                      
system.ruby.network.routers6.msg_bytes.Response_Control::1        10248                      
system.ruby.network.routers6.msg_bytes.Response_Control::2        16968                      
system.ruby.network.routers6.msg_bytes.Response_Data::1       232280                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0         6280                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0        19720                      
system.ruby.network.routers6.msg_count.Control::0         5808                      
system.ruby.network.routers6.msg_count.Response_Control::1         1281                      
system.ruby.network.routers6.msg_count.Response_Control::2         2121                      
system.ruby.network.routers6.msg_count.Response_Data::1         5807                      
system.ruby.network.routers6.msg_count.Writeback_Control::0          785                      
system.ruby.network.routers6.msg_count.Writeback_Data::0          493                      
system.ruby.network.routers6.percent_links_utilized     4.769911                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.012033                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2049.096492                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.012502                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2677.372127                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.007502                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.005846                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.007499                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2501.254029                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization     5.037070                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1        10248                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1       123400                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1         1281                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1         3085                      
system.ruby.network.routers6.throttle1.link_utilization     5.427749                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0        24696                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2        16968                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1       108880                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0         6280                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0        19720                      
system.ruby.network.routers6.throttle1.msg_count.Control::0         3087                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2         2121                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1         2722                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0          785                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0          493                      
system.ruby.network.routers6.throttle2.link_utilization     3.625251                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0        21768                      
system.ruby.network.routers6.throttle2.msg_count.Control::0         2721                      
system.ruby.network.routers6.throttle3.link_utilization     0.024116                      
system.ruby.network.routers6.throttle4.link_utilization    14.505278                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        90233                      
system.ruby.outstanding_req_hist_seqr::mean     2.362905                      
system.ruby.outstanding_req_hist_seqr::gmean     1.972693                      
system.ruby.outstanding_req_hist_seqr::stdev     1.600175                      
system.ruby.outstanding_req_hist_seqr    |       31116     34.48%     34.48% |       43859     48.61%     83.09% |       11558     12.81%     95.90% |        2412      2.67%     98.57% |         737      0.82%     99.39% |         276      0.31%     99.70% |         188      0.21%     99.90% |          59      0.07%     99.97% |          28      0.03%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        90233                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        47569                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         4416                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        51932                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        13493                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        47569                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        34076                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           58615                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            1965                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3130                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            155221                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            86236                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         4416                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              26949                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events         14226                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1155                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       141711                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       104018                       # Number of instructions committed
system.switch_cpus.commit.committedOps         207627                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       174277                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.191362                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.432600                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       127504     73.16%     73.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         9444      5.42%     78.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         5492      3.15%     81.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         7890      4.53%     86.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         3659      2.10%     88.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         2857      1.64%     90.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         1635      0.94%     90.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         1570      0.90%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        14226      8.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       174277                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts               1888                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          964                       # Number of function calls committed.
system.switch_cpus.commit.int_insts            205552                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 29139                       # Number of loads committed
system.switch_cpus.commit.membars                 708                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          327      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       164294     79.13%     79.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     79.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          145      0.07%     79.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          106      0.05%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          160      0.08%     79.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           94      0.05%     79.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu          143      0.07%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          188      0.09%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          178      0.09%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           68      0.03%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        28603     13.78%     93.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        12389      5.97%     99.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          536      0.26%     99.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          396      0.19%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       207627                       # Class of committed instruction
system.switch_cpus.commit.refs                  41924                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              104018                       # Number of Instructions Simulated
system.switch_cpus.committedOps                207627                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.180094                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.180094                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         96295                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         404547                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            35741                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             51303                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           4571                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          9086                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               39681                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   549                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses               19010                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    58                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               58615                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             44309                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                152729                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          1300                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                 223518                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.SquashCycles            9142                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.258479                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        39625                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        15458                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.985664                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       196996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.288950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.254934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           120211     61.02%     61.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             6129      3.11%     64.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             5282      2.68%     66.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             6976      3.54%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             4664      2.37%     72.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             4890      2.48%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             7373      3.74%     78.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             5819      2.95%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            35652     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       196996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads              3238                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             1952                       # number of floating regfile writes
system.switch_cpus.idleCycles                   29773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         5735                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            34272                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.299402                       # Inst execution rate
system.switch_cpus.iew.exec_refs                58607                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              18986                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           47906                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         48144                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          976                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          928                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        24844                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       349361                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         39621                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        10692                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts        294664                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            741                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           511                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           4571                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1516                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         2026                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        19011                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        12059                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         5055                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          680                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            324057                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                291651                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.655061                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            212277                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.286115                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                 293128                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           384186                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          234434                       # number of integer regfile writes
system.switch_cpus.ipc                       0.458696                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.458696                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         2370      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        239954     78.58%     79.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           171      0.06%     79.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          185      0.06%     79.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          216      0.07%     79.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          137      0.04%     79.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          288      0.09%     79.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          313      0.10%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          215      0.07%     79.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          142      0.05%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        40220     13.17%     93.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        19684      6.45%     99.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          939      0.31%     99.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          520      0.17%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         305354                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses            3086                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         6160                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         2777                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes         5496                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                6476                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.021208                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            4834     74.64%     74.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.02%     74.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     74.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              8      0.12%     74.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            2      0.03%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            870     13.43%     88.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           674     10.41%     98.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           65      1.00%     99.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           22      0.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         306374                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       809652                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       288874                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       485774                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             346690                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued            305354                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         2671                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       141753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1630                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1516                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       180293                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       196996                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.550052                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.303817                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       116295     59.03%     59.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        14856      7.54%     66.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        13556      6.88%     73.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        10667      5.41%     78.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        11073      5.62%     84.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        10166      5.16%     89.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         9991      5.07%     94.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         6819      3.46%     98.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         3573      1.81%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       196996                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.346542                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               44309                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    90                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         6321                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         3901                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        48144                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        24844                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          143132                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             90                       # number of misc regfile writes
system.switch_cpus.numCycles                   226769                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           79471                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps        236954                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           8483                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            40103                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           1090                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2139                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        946826                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         384939                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       419007                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             54996                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           1982                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           4571                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles         15014                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           182091                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups         5096                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups       532711                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2841                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          138                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             32388                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          141                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               509376                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              721764                       # The number of ROB writes
system.switch_cpus.timesIdled                     515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON    181415200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    181415200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    181415200                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    181415200                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       671776                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242211224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33905735                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      2906560                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       613817                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      280309112                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242211224                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      2906560                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    245117784                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1568                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache          100                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19248946                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       226102                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19476716                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20993                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30276403                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5903590                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        90830                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        90288                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36382104                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           49                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           25                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2693982                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        31422                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2725478                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   3702975274                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  1335120893949                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  186895778303                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  16021590253                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   3383492673                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      1545124730453                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 1335120893949                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  16021590253                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 1351142484202                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath      8643157                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       551222                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 106104372732                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   1246323351                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     107359890461                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   3711618431                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       551222                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 1335120893949                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 293000151035                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  16021590253                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   4629816024                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     1652484620914                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    181415200                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                           800                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    181415200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        87104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              87104                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         2722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2722                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    480136174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             480136174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    480136174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            480136174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      2718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000535500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5369                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2720                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     52872175                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   13590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               114027175                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19452.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41952.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1649                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  2720                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    162.429241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.157580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   183.352088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          546     51.17%     51.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          338     31.68%     82.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           80      7.50%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           37      3.47%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           23      2.16%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.84%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      0.84%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.47%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      1.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1067                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 173952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   87040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       958.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    479.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     181359000                       # Total gap between requests
system.mem_ctrls.avgGap                      66676.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        86976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 479430610.004012882710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         2720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0    114027175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     41921.76                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    60.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1475593.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         719980.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5986596                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3658442.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     16420752.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     948578.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       29209943.000000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        161.011553                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      9517400                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    163437800                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1770104.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         857472.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7836444                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3658442.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     16826424.900000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     597690.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       31546577.900000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        173.891592                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      5193950                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    167761250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     39994325600                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      883130400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          12800                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40877456000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
