--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/fs/cad3/xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s
1 -n 3 -fastpaths -xml mkML605Test.twx mkML605Test.ncd -o mkML605Test.twr
mkML605Test.pcf

Design file:              mkML605Test.ncd
Physical constraint file: mkML605Test.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_MAINCLK = PERIOD TIMEGRP "CLK" 15 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15121 paths analyzed, 1976 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.146ns.
--------------------------------------------------------------------------------

Paths for end point m/i_4 (SLICE_X51Y88.A3), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/i_3 (FF)
  Destination:          m/i_4 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.089ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/i_3 to m/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y87.DQ      Tcko                  0.337   m/i<3>
                                                       m/i_3
    SLICE_X51Y91.A4      net (fanout=4)        0.783   m/i<3>
    SLICE_X51Y91.COUT    Topcya                0.409   m/Mcompar_i_54_ULT_8___d155_cy<3>
                                                       m/Mcompar_i_54_ULT_8___d155_lut<0>
                                                       m/Mcompar_i_54_ULT_8___d155_cy<3>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   m/Mcompar_i_54_ULT_8___d155_cy<3>
    SLICE_X51Y92.BMUX    Tcinb                 0.215   m/state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o
                                                       m/state_mkFSMstate_state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o1_cy1
    SLICE_X50Y100.A4     net (fanout=10)       0.727   m/Mcompar_i_54_ULT_8___d155_cy<5>
    SLICE_X50Y100.A      Tilo                  0.068   N50
                                                       m/_n04571
    SLICE_X51Y88.A3      net (fanout=32)       1.477   m/_n0457
    SLICE_X51Y88.CLK     Tas                   0.073   m/i<7>
                                                       m/i_4_rstpot
                                                       m/i_4
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (1.102ns logic, 2.987ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/i_30 (FF)
  Destination:          m/i_4 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.060ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.092 - 0.104)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/i_30 to m/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y95.CQ      Tcko                  0.381   m/i<30>
                                                       m/i_30
    SLICE_X51Y92.B1      net (fanout=3)        0.829   m/i<30>
    SLICE_X51Y92.BMUX    Topbb                 0.505   m/state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o
                                                       m/Mcompar_i_54_ULT_8___d155_lut<5>
                                                       m/state_mkFSMstate_state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o1_cy1
    SLICE_X50Y100.A4     net (fanout=10)       0.727   m/Mcompar_i_54_ULT_8___d155_cy<5>
    SLICE_X50Y100.A      Tilo                  0.068   N50
                                                       m/_n04571
    SLICE_X51Y88.A3      net (fanout=32)       1.477   m/_n0457
    SLICE_X51Y88.CLK     Tas                   0.073   m/i<7>
                                                       m/i_4_rstpot
                                                       m/i_4
    -------------------------------------------------  ---------------------------
    Total                                      4.060ns (1.027ns logic, 3.033ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/i_30 (FF)
  Destination:          m/i_4 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.092 - 0.104)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/i_30 to m/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y95.CQ      Tcko                  0.381   m/i<30>
                                                       m/i_30
    SLICE_X51Y92.B1      net (fanout=3)        0.829   m/i<30>
    SLICE_X51Y92.BMUX    Topbb                 0.473   m/state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o
                                                       m/Mcompar_i_54_ULT_8___d155_lutdi5
                                                       m/state_mkFSMstate_state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o1_cy1
    SLICE_X50Y100.A4     net (fanout=10)       0.727   m/Mcompar_i_54_ULT_8___d155_cy<5>
    SLICE_X50Y100.A      Tilo                  0.068   N50
                                                       m/_n04571
    SLICE_X51Y88.A3      net (fanout=32)       1.477   m/_n0457
    SLICE_X51Y88.CLK     Tas                   0.073   m/i<7>
                                                       m/i_4_rstpot
                                                       m/i_4
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (0.995ns logic, 3.033ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point m/i_7 (SLICE_X51Y88.D3), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/i_3 (FF)
  Destination:          m/i_7 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.076ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/i_3 to m/i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y87.DQ      Tcko                  0.337   m/i<3>
                                                       m/i_3
    SLICE_X51Y91.A4      net (fanout=4)        0.783   m/i<3>
    SLICE_X51Y91.COUT    Topcya                0.409   m/Mcompar_i_54_ULT_8___d155_cy<3>
                                                       m/Mcompar_i_54_ULT_8___d155_lut<0>
                                                       m/Mcompar_i_54_ULT_8___d155_cy<3>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   m/Mcompar_i_54_ULT_8___d155_cy<3>
    SLICE_X51Y92.BMUX    Tcinb                 0.215   m/state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o
                                                       m/state_mkFSMstate_state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o1_cy1
    SLICE_X50Y100.A4     net (fanout=10)       0.727   m/Mcompar_i_54_ULT_8___d155_cy<5>
    SLICE_X50Y100.A      Tilo                  0.068   N50
                                                       m/_n04571
    SLICE_X51Y88.D3      net (fanout=32)       1.467   m/_n0457
    SLICE_X51Y88.CLK     Tas                   0.070   m/i<7>
                                                       m/i_7_rstpot
                                                       m/i_7
    -------------------------------------------------  ---------------------------
    Total                                      4.076ns (1.099ns logic, 2.977ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/i_30 (FF)
  Destination:          m/i_7 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.047ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.092 - 0.104)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/i_30 to m/i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y95.CQ      Tcko                  0.381   m/i<30>
                                                       m/i_30
    SLICE_X51Y92.B1      net (fanout=3)        0.829   m/i<30>
    SLICE_X51Y92.BMUX    Topbb                 0.505   m/state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o
                                                       m/Mcompar_i_54_ULT_8___d155_lut<5>
                                                       m/state_mkFSMstate_state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o1_cy1
    SLICE_X50Y100.A4     net (fanout=10)       0.727   m/Mcompar_i_54_ULT_8___d155_cy<5>
    SLICE_X50Y100.A      Tilo                  0.068   N50
                                                       m/_n04571
    SLICE_X51Y88.D3      net (fanout=32)       1.467   m/_n0457
    SLICE_X51Y88.CLK     Tas                   0.070   m/i<7>
                                                       m/i_7_rstpot
                                                       m/i_7
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.024ns logic, 3.023ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/i_30 (FF)
  Destination:          m/i_7 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.092 - 0.104)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/i_30 to m/i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y95.CQ      Tcko                  0.381   m/i<30>
                                                       m/i_30
    SLICE_X51Y92.B1      net (fanout=3)        0.829   m/i<30>
    SLICE_X51Y92.BMUX    Topbb                 0.473   m/state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o
                                                       m/Mcompar_i_54_ULT_8___d155_lutdi5
                                                       m/state_mkFSMstate_state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o1_cy1
    SLICE_X50Y100.A4     net (fanout=10)       0.727   m/Mcompar_i_54_ULT_8___d155_cy<5>
    SLICE_X50Y100.A      Tilo                  0.068   N50
                                                       m/_n04571
    SLICE_X51Y88.D3      net (fanout=32)       1.467   m/_n0457
    SLICE_X51Y88.CLK     Tas                   0.070   m/i<7>
                                                       m/i_7_rstpot
                                                       m/i_7
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (0.992ns logic, 3.023ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point m/i_2 (SLICE_X51Y87.C2), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/i_3 (FF)
  Destination:          m/i_2 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.097ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/i_3 to m/i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y87.DQ      Tcko                  0.337   m/i<3>
                                                       m/i_3
    SLICE_X51Y91.A4      net (fanout=4)        0.783   m/i<3>
    SLICE_X51Y91.COUT    Topcya                0.409   m/Mcompar_i_54_ULT_8___d155_cy<3>
                                                       m/Mcompar_i_54_ULT_8___d155_lut<0>
                                                       m/Mcompar_i_54_ULT_8___d155_cy<3>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   m/Mcompar_i_54_ULT_8___d155_cy<3>
    SLICE_X51Y92.BMUX    Tcinb                 0.215   m/state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o
                                                       m/state_mkFSMstate_state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o1_cy1
    SLICE_X51Y100.A4     net (fanout=10)       0.720   m/Mcompar_i_54_ULT_8___d155_cy<5>
    SLICE_X51Y100.A      Tilo                  0.068   m/i<31>
                                                       m/i$EN1
    SLICE_X51Y87.C2      net (fanout=32)       1.492   m/i$EN
    SLICE_X51Y87.CLK     Tas                   0.073   m/i<3>
                                                       m/i_2_rstpot
                                                       m/i_2
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (1.102ns logic, 2.995ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/i_30 (FF)
  Destination:          m/i_2 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.068ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.093 - 0.104)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/i_30 to m/i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y95.CQ      Tcko                  0.381   m/i<30>
                                                       m/i_30
    SLICE_X51Y92.B1      net (fanout=3)        0.829   m/i<30>
    SLICE_X51Y92.BMUX    Topbb                 0.505   m/state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o
                                                       m/Mcompar_i_54_ULT_8___d155_lut<5>
                                                       m/state_mkFSMstate_state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o1_cy1
    SLICE_X51Y100.A4     net (fanout=10)       0.720   m/Mcompar_i_54_ULT_8___d155_cy<5>
    SLICE_X51Y100.A      Tilo                  0.068   m/i<31>
                                                       m/i$EN1
    SLICE_X51Y87.C2      net (fanout=32)       1.492   m/i$EN
    SLICE_X51Y87.CLK     Tas                   0.073   m/i<3>
                                                       m/i_2_rstpot
                                                       m/i_2
    -------------------------------------------------  ---------------------------
    Total                                      4.068ns (1.027ns logic, 3.041ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/i_5 (FF)
  Destination:          m/i_2 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.039ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.093 - 0.113)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/i_5 to m/i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y88.BQ      Tcko                  0.337   m/i<7>
                                                       m/i_5
    SLICE_X51Y91.A2      net (fanout=4)        0.725   m/i<5>
    SLICE_X51Y91.COUT    Topcya                0.409   m/Mcompar_i_54_ULT_8___d155_cy<3>
                                                       m/Mcompar_i_54_ULT_8___d155_lut<0>
                                                       m/Mcompar_i_54_ULT_8___d155_cy<3>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   m/Mcompar_i_54_ULT_8___d155_cy<3>
    SLICE_X51Y92.BMUX    Tcinb                 0.215   m/state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o
                                                       m/state_mkFSMstate_state_mkFSMstate[4]_i_54_ULT_8___d155_OR_238_o1_cy1
    SLICE_X51Y100.A4     net (fanout=10)       0.720   m/Mcompar_i_54_ULT_8___d155_cy<5>
    SLICE_X51Y100.A      Tilo                  0.068   m/i<31>
                                                       m/i$EN1
    SLICE_X51Y87.C2      net (fanout=32)       1.492   m/i$EN
    SLICE_X51Y87.CLK     Tas                   0.073   m/i<3>
                                                       m/i_2_rstpot
                                                       m/i_2
    -------------------------------------------------  ---------------------------
    Total                                      4.039ns (1.102ns logic, 2.937ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_MAINCLK = PERIOD TIMEGRP "CLK" 15 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMA (SLICE_X60Y109.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m/uart/u_rx_rx_f_rx_f/tail_1 (FF)
  Destination:          m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.509 - 0.472)
  Source Clock:         clk$O rising at 15.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m/uart/u_rx_rx_f_rx_f/tail_1 to m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y109.CMUX   Tshcko                0.128   m/uart/u_rx_rx_f_rx_f/tail<2>
                                                       m/uart/u_rx_rx_f_rx_f/tail_1
    SLICE_X60Y109.D2     net (fanout=7)        0.242   m/uart/u_rx_rx_f_rx_f/tail<1>
    SLICE_X60Y109.CLK    Tah         (-Th)     0.279   m/uart/u_rx_rx_f_rx_f/_n0095<5>
                                                       m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (-0.151ns logic, 0.242ns route)
                                                       (-165.9% logic, 265.9% route)

--------------------------------------------------------------------------------

Paths for end point m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMA_D1 (SLICE_X60Y109.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m/uart/u_rx_rx_f_rx_f/tail_1 (FF)
  Destination:          m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.509 - 0.472)
  Source Clock:         clk$O rising at 15.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m/uart/u_rx_rx_f_rx_f/tail_1 to m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y109.CMUX   Tshcko                0.128   m/uart/u_rx_rx_f_rx_f/tail<2>
                                                       m/uart/u_rx_rx_f_rx_f/tail_1
    SLICE_X60Y109.D2     net (fanout=7)        0.242   m/uart/u_rx_rx_f_rx_f/tail<1>
    SLICE_X60Y109.CLK    Tah         (-Th)     0.279   m/uart/u_rx_rx_f_rx_f/_n0095<5>
                                                       m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (-0.151ns logic, 0.242ns route)
                                                       (-165.9% logic, 265.9% route)

--------------------------------------------------------------------------------

Paths for end point m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMB (SLICE_X60Y109.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m/uart/u_rx_rx_f_rx_f/tail_1 (FF)
  Destination:          m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.509 - 0.472)
  Source Clock:         clk$O rising at 15.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m/uart/u_rx_rx_f_rx_f/tail_1 to m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y109.CMUX   Tshcko                0.128   m/uart/u_rx_rx_f_rx_f/tail<2>
                                                       m/uart/u_rx_rx_f_rx_f/tail_1
    SLICE_X60Y109.D2     net (fanout=7)        0.242   m/uart/u_rx_rx_f_rx_f/tail<1>
    SLICE_X60Y109.CLK    Tah         (-Th)     0.279   m/uart/u_rx_rx_f_rx_f/_n0095<5>
                                                       m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (-0.151ns logic, 0.242ns route)
                                                       (-165.9% logic, 265.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MAINCLK = PERIOD TIMEGRP "CLK" 15 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.778ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: m/featureBRAM_memory/Mram_RAM/CLKARDCLKL
  Logical resource: m/featureBRAM_memory/Mram_RAM/CLKARDCLKL
  Location pin: RAMB36_X2Y21.CLKARDCLKL
  Clock network: clk$O
--------------------------------------------------------------------------------
Slack: 12.778ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: m/weightBRAM_memory/Mram_RAM/CLKARDCLKL
  Logical resource: m/weightBRAM_memory/Mram_RAM/CLKARDCLKL
  Location pin: RAMB36_X2Y19.CLKARDCLKL
  Clock network: clk$O
--------------------------------------------------------------------------------
Slack: 13.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: m/weightBRAM_serverAdapter_outDataCore/_n0092<11>/CLK
  Logical resource: m/weightBRAM_serverAdapter_outDataCore/Mram_arr2_RAMA/CLK
  Location pin: SLICE_X36Y96.CLK
  Clock network: clk$O
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.146|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15121 paths, 0 nets, and 2160 connections

Design statistics:
   Minimum period:   4.146ns{1}   (Maximum frequency: 241.196MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 27 13:34:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 819 MB



