# YAML configuration file for atmega48-88-168-328 variants
#
# Copyright 2021-2024 Clement Savergne <csavergne@yahoo.com>
#
# This file is part of yasim-avr.
#
# yasim-avr is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
#
# yasim-avr is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with yasim-avr.  If not, see <http://www.gnu.org/licenses/>.

---
#========================================================================================
TC0:
    registers:
        - name: TCCR0A
          address: 0x24
          fields:
            WGM10:
               kind: ENUM
               LSB: 0
               MSB: 1
            COMB:
                kind: ENUM
                LSB: 4
                MSB: 5
            COMA:
                kind: ENUM
                LSB: 6
                MSB: 7

        - name: TCCR0B
          address: 0x25
          fields:
            CS:
                kind: ENUM
                LSB: 0
                MSB: 2
                values: [ Disabled, NODIV, DIV8, DIV64, DIV256, DIV1024, T0_FALL, T0_RISE ]
            WGM2: { kind: BIT, pos: 3 }
            FOCB: { kind: BIT, pos: 6 }
            FOCA: { kind: BIT, pos: 7 }

        - name: TCNT0
          address: 0x26
          kind: INT

        - name: OCR0A
          address: 0x27
          kind: INT

        - name: OCR0B
          address: 0x28
          kind: INT

        - name: TIMSK0
          address: 0x4E
          fields:
            TOIE: { kind: BIT, pos: 0 }
            OCIEA: { kind: BIT, pos: 1 }
            OCIEB: { kind: BIT, pos: 2 }

        - name: TIFR0
          address: 0x15
          fields:
            TOV: { kind: BIT, pos: 0 }
            OCFA: { kind: BIT, pos: 1 }
            OCFB: { kind: BIT, pos: 2 }

    config:
        is_16bits: no

        clocks:
            0b000: [ Stopped ]
            0b001: [ Timer, 1 ]
            0b010: [ Timer, 8 ]
            0b011: [ Timer, 64 ]
            0b100: [ Timer, 256 ]
            0b101: [ Timer, 1024 ]
            0b110: [ External ]
            0b111: [ External ]

        modes:
            0b000: #Normal
                com_variant: 0

            0b001: #Phase correct PWM with TOP=MAX
                ovf: SetOnBottom
                ocr: UpdateOnTop
                double_slope: yes
                disable_foc: yes
                com_variant: 3

            0b010: #CTC
                top: OnCompA
                com_variant: 0

            0b011: #Fast PWM with TOP=MAX
                ocr: UpdateOnBottom
                disable_foc: yes
                com_variant: 1

            0b101: #Phase correct PWM with TOP=OCRxA
                ovf: SetOnBottom
                top: OnCompA
                ocr: UpdateOnTop
                double_slope: yes
                disable_foc: yes
                com_variant: 2

            0b111: #Fast PWM with TOP=OCRxA
                ovf: SetOnTop
                top: OnCompA
                ocr: UpdateOnBottom
                disable_foc: yes
                com_variant: 4

        oc_channels:
            - reg_oc: OCR0A
              vector: [ TIMER0_COMPA, 1 ]
              rb_mode: TCCR0A/COMA
              rb_force: TCCR0B/FOCA

            - reg_oc: OCR0B
              vector: [ TIMER0_COMPB, 2 ]
              rb_mode: TCCR0A/COMB
              rb_force: TCCR0B/FOCB

        com_modes:
            #Non-PWM modes
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0011         #OC Toggle on Compare Match
              0b10: 0x0022         #OC Clear on Compare Match
              0b11: 0x0033         #OC Set on Compare Match

            #Fast PWM mode with WGM02=0
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0000         #OC disconnected
              0b10: 0x0302         #Clear on Compare, Set on Bottom
              0b11: 0x0203         #Set on Compare, Clear on Bottom

            #Fast PWM mode with WGM02=1
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0004         #Toggle on Compare (OC0A only)
              0b10: 0x0302         #Clear on Compare, Set on Bottom
              0b11: 0x0203         #Set on Compare, Clear on Bottom

            #Phase Correct PWM mode with WGM02=0
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0000         #OC disconnected
              0b10: 0x0032         #Clear on up-counting, Set on down-counting
              0b11: 0x0023         #Clear on down-counting, Set on up-counting

            #Phase Correct PWM mode with WGM02=1
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0004         #Toggle on Compare (OC0A only)
              0b10: 0x0032         #Clear on up-counting, Set on down-counting
              0b11: 0x0023         #Clear on down-counting, Set on up-counting

        rb_clock: TCCR0B/CS
        rbc_mode: [ TCCR0A/WGM10, TCCR0B/WGM2 ]
        reg_cnt: TCNT0
        reg_int_enable: TIMSK0
        reg_int_flag: TIFR0
        vect_ovf: [ TIMER0_OVF, 0 ]

#========================================================================================
TC1:
    registers:
        - name: TCCR1A
          address: 0x60
          fields:
            WGM10:
                kind: ENUM
                LSB: 0
                MSB: 1
            COMB:
                kind: ENUM
                LSB: 4
                MSB: 5
            COMA:
                kind: ENUM
                LSB: 6
                MSB: 7

        - name: TCCR1B
          address: 0x61
          fields:
            CS:
                kind: ENUM
                LSB: 0
                MSB: 2
                values: [ Disabled, NODIV, DIV8, DIV64, DIV256, DIV1024, T1_FALL, T1_RISE ]
            WGM32:
                kind: ENUM
                LSB: 3
                MSB: 4
            ICES: { kind: BIT, pos: 6 }
            ICNC: { kind: BIT, pos: 7 }

        - name: TCCR1C
          address: 0x62
          fields:
            FOCB: { kind: BIT, pos: 6 }
            FOCA: { kind: BIT, pos: 7 }

        - name: TCNT1
          address: 0x64
          size: 2
          kind: INT

        - name: OCR1A
          address: 0x68
          size: 2
          kind: INT

        - name: OCR1B
          address: 0x6A
          size: 2
          kind: INT

        - name: ICR1
          address: 0x66
          size: 2
          kind: INT

        - name: TIMSK1
          address: 0x4F
          fields:
            TOIE: { kind: BIT, pos: 0 }
            OCIEA: { kind: BIT, pos: 1 }
            OCIEB: { kind: BIT, pos: 2 }
            ICIE: { kind: BIT, pos: 5 }

        - name: TIFR1
          address: 0x16
          fields:
            TOV: { kind: BIT, pos: 0 }
            OCFA: { kind: BIT, pos: 1 }
            OCFB: { kind: BIT, pos: 2 }
            ICF: { kind: BIT, pos: 5 }

    config:
        is_16bits: yes

        clocks:
            0b000: [ Stopped ]
            0b001: [ Timer, 1 ]
            0b010: [ Timer, 8 ]
            0b011: [ Timer, 64 ]
            0b100: [ Timer, 256 ]
            0b101: [ Timer, 1024 ]
            0b110: [ External ]
            0b111: [ External ]

        modes:
            0b0000: #Normal
                com_variant: 0

            0b0001: #Phase correct PWM with TOP=0x00FF
                ovf: SetOnBottom
                top: OnFixed
                top_fixed_exp: 0
                ocr: UpdateOnTop
                double_slope: yes
                disable_foc: yes
                com_variant: 3

            0b0010: #Phase correct PWM with TOP=0x01FF
                ovf: SetOnBottom
                top: OnFixed
                top_fixed_exp: 1
                ocr: UpdateOnTop
                double_slope: yes
                disable_foc: yes
                com_variant: 3

            0b0011: #Phase correct PWM with TOP=0x03FF
                ovf: SetOnBottom
                top: OnFixed
                top_fixed_exp: 2
                ocr: UpdateOnTop
                double_slope: yes
                disable_foc: yes
                com_variant: 3

            0b0100: #CTC with TOP=OCR1A
                top: OnCompA
                com_variant: 0

            0b0101: #Fast PWM with TOP=0x00FF
                ovf: SetOnTop
                top: OnFixed
                top_fixed_exp: 0
                ocr: UpdateOnBottom
                disable_foc: yes
                com_variant: 1

            0b0110: #Fast PWM with TOP=0x01FF
                ovf: SetOnTop
                top: OnFixed
                top_fixed_exp: 1
                ocr: UpdateOnBottom
                disable_foc: yes
                com_variant: 1

            0b0111: #Fast PWM with TOP=0x03FF
                ovf: SetOnTop
                top: OnFixed
                top_fixed_exp: 2
                ocr: UpdateOnBottom
                disable_foc: yes
                com_variant: 1

            0b1000: #Phase&Freq correct PWM with TOP=ICR1
                ovf: SetOnBottom
                top: OnIC
                ocr: UpdateOnBottom
                double_slope: yes
                disable_foc: yes
                com_variant: 3

            0b1001: #Phase&Freq correct PWM with TOP=OCR1A
                ovf: SetOnBottom
                top: OnCompA
                ocr: UpdateOnBottom
                double_slope: yes
                disable_foc: yes
                com_variant: 4

            0b1010: #Phase correct PWM with TOP=ICR1
                ovf: SetOnBottom
                top: OnIC
                ocr: UpdateOnTop
                double_slope: yes
                disable_foc: yes
                com_variant: 3

            0b1011: #Phase correct PWM with TOP=OCR1A
                ovf: SetOnBottom
                top: OnCompA
                ocr: UpdateOnTop
                double_slope: yes
                disable_foc: yes
                com_variant: 4

            0b1100: #CTC with TOP=OCR1A
                top: OnIC
                com_variant: 0

            0b1110: #Fast PWM with TOP=ICR1
                ovf: SetOnTop
                top: OnIC
                ocr: UpdateOnBottom
                disable_foc: yes
                com_variant: 2

            0b1111: #Fast PWM with TOP=OCR1A
                ovf: SetOnTop
                top: OnCompA
                ocr: UpdateOnBottom
                disable_foc: yes
                com_variant: 2

        oc_channels:
            - reg_oc: OCR1A
              vector: [ TIMER1_COMPA, 1 ]
              rb_mode: TCCR1A/COMA
              rb_force: TCCR1C/FOCA

            - reg_oc: OCR1B
              vector: [ TIMER1_COMPB, 2 ]
              rb_mode: TCCR1A/COMB
              rb_force: TCCR1C/FOCB

        com_modes:
            #Non-PWM modes
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0011         #OC Toggle on Compare Match
              0b10: 0x0022         #OC Clear on Compare Match
              0b11: 0x0033         #OC Set on Compare Match

            #Fast PWM mode with WGM13:0 != 14 or 15
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0000         #OC disconnected
              0b10: 0x0302         #Clear on Compare, Set on Bottom
              0b11: 0x0203         #Set on Compare, Clear on Bottom

            #Fast PWM mode with WGM13:0 == 14 or 15
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0004         #Toggle on Compare (OC1A only)
              0b10: 0x0302         #Clear on Compare, Set on Bottom
              0b11: 0x0203         #Set on Compare, Clear on Bottom

            #Phase Correct PWM mode with WGM13:0 != 9 or 11
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0000         #OC disconnected
              0b10: 0x0032         #Clear on up-counting, Set on down-counting
              0b11: 0x0023         #Clear on down-counting, Set on up-counting

            #Phase Correct PWM mode with WGM13:0 == 9 or 11
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0004         #Toggle on Compare (OC1A only)
              0b10: 0x0032         #Clear on up-counting, Set on down-counting
              0b11: 0x0023         #Clear on down-counting, Set on up-counting

        rb_clock: TCCR1B/CS
        rbc_mode: [ TCCR1A/WGM10, TCCR1B/WGM32 ]
        reg_cnt: TCNT1
        reg_icr: ICR1
        reg_int_enable: TIMSK1
        reg_int_flag: TIFR1
        vect_ovf: [ TIMER1_OVF, 0 ]
        vect_icr: [ TIMER1_CAPT, 5 ]

#========================================================================================
TC2:
    registers:
        - name: TCCR2A
          address: 0x90
          fields:
            WGM10:
                kind: ENUM
                LSB: 0
                MSB: 1
            COMB:
                kind: ENUM
                LSB: 4
                MSB: 5
            COMA:
                kind: ENUM
                LSB: 6
                MSB: 7

        - name: TCCR2B
          address: 0x91
          fields:
            CS:
                kind: ENUM
                LSB: 0
                MSB: 2
                values: [ Disabled, NODIV, DIV8, DIV32, DIV64, DIV128, DIV256, DIV1024 ]
            WGM2: { kind: BIT, pos: 3 }
            FOCB: { kind: BIT, pos: 6 }
            FOCA: { kind: BIT, pos: 7 }

        - name: TCNT2
          address: 0x92
          kind: INT

        - name: OCR2A
          address: 0x93
          kind: INT

        - name: OCR2B
          address: 0x94
          kind: INT

        - name: TIMSK2
          address: 0x50
          fields:
            TOIE: { kind: BIT, pos: 0 }
            OCIEA: { kind: BIT, pos: 1 }
            OCIEB: { kind: BIT, pos: 2 }

        - name: TIFR2
          address: 0x17
          fields:
            TOV: { kind: BIT, pos: 0 }
            OCFA: { kind: BIT, pos: 1 }
            OCFB: { kind: BIT, pos: 2 }

        - name: ASSR
          address: 0x96
          supported: no

    config:
        is_16bits: no

        clocks:
            0b000: [ Stopped ]
            0b001: [ Timer, 1 ]
            0b010: [ Timer, 8 ]
            0b011: [ Timer, 32 ]
            0b100: [ Timer, 64 ]
            0b101: [ Timer, 128 ]
            0b110: [ Timer, 256 ]
            0b111: [ Timer, 1024 ]

        modes:
            0b000: #Normal
                com_variant: 0

            0b001: #Phase correct PWM with TOP=MAX
                ovf: SetOnBottom
                ocr: UpdateOnTop
                double_slope: yes
                disable_foc: yes
                com_variant: 3

            0b010: #CTC
                top: OnCompA
                com_variant: 0

            0b011: #Fast PWM with TOP=MAX
                ocr: UpdateOnBottom
                disable_foc: yes
                com_variant: 1

            0b101: #Phase correct PWM with TOP=OCRxA
                ovf: SetOnBottom
                top: OnCompA
                ocr: UpdateOnTop
                double_slope: yes
                disable_foc: yes
                com_variant: 2

            0b111: #Fast PWM with TOP=OCRxA
                ovf: SetOnTop
                top: OnCompA
                ocr: UpdateOnBottom
                disable_foc: yes
                com_variant: 4

        oc_channels:
            - reg_oc: OCR2A
              vector: [ TIMER2_COMPA, 1 ]
              rb_mode: TCCR2A/COMA
              rb_force: TCCR2B/FOCA

            - reg_oc: OCR2B
              vector: [ TIMER2_COMPB, 2 ]
              rb_mode: TCCR2A/COMB
              rb_force: TCCR2B/FOCB

        com_modes:
            #Non-PWM modes
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0011         #OC Toggle on Compare Match
              0b10: 0x0022         #OC Clear on Compare Match
              0b11: 0x0033         #OC Set on Compare Match

            #Fast PWM mode with WGM22=0
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0000         #OC disconnected
              0b10: 0x0302         #Clear on Compare, Set on Bottom
              0b11: 0x0203         #Set on Compare, Clear on Bottom

            #Fast PWM mode with WGM22=1
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0004         #Toggle on Compare (OC0A only)
              0b10: 0x0302         #Clear on Compare, Set on Bottom
              0b11: 0x0203         #Set on Compare, Clear on Bottom

            #Phase Correct PWM mode with WGM22=0
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0000         #OC disconnected
              0b10: 0x0032         #Clear on up-counting, Set on down-counting
              0b11: 0x0023         #Clear on down-counting, Set on up-counting

            #Phase Correct PWM mode with WGM22=1
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0004         #Toggle on Compare (OC0A only)
              0b10: 0x0032         #Clear on up-counting, Set on down-counting
              0b11: 0x0023         #Clear on down-counting, Set on up-counting

        rb_clock: TCCR2B/CS
        rbc_mode: [ TCCR2A/WGM10, TCCR2B/WGM2 ]
        reg_cnt: TCNT2
        reg_int_enable: TIMSK2
        reg_int_flag: TIFR2
        vect_ovf: [ TIMER2_OVF, 0 ]

#========================================================================================
WDT:
    registers:
        - name: WDTCSR
          address: 0x40
          fields:
            WDP:
                kind: ENUM
                LSB: 0
                MSB: 2
                values: [ 2K, 4K, 8K, 16K, 32K, 64K, 128K, 256K ]
            WDE: { kind: BIT, pos: 3 }
            WDCE: { kind: BIT, pos: 4 }
            WDP3: { kind: BIT, pos: 5 }
            WDIE: { kind: BIT, pos: 6 }
            WDIF: { kind: BIT, pos: 7 }

    config:
        clock_frequency: 128000
        delays: [ 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576 ]
        reg_wdt: WDT/WDTCSR
        rbc_delay: [ WDTCSR/WDP, WDTCSR/WDP3 ]
        bm_chg_enable: WDTCSR/WDCE
        bm_reset_enable: WDTCSR/WDE
        bm_int_enable: WDTCSR/WDIE
        bm_int_flag: WDTCSR/WDIF
        rb_reset_flag: RSTCTRL/MCUSR/WDRF
        iv_wdt: WDT

#========================================================================================
