
---------- Begin Simulation Statistics ----------
final_tick                               823248272500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 679522                       # Simulator instruction rate (inst/s)
host_mem_usage                                8551292                       # Number of bytes of host memory used
host_op_rate                                  1205088                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   735.81                       # Real time elapsed on the host
host_tick_rate                             1118830416                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000002                       # Number of instructions simulated
sim_ops                                     886717515                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.823248                       # Number of seconds simulated
sim_ticks                                823248272500                       # Number of ticks simulated
system.cpu.BranchMispred                      2443773                       # Number of branch mispredictions
system.cpu.Branches                         115354228                       # Number of branches fetched
system.cpu.committedInsts                   500000002                       # Number of instructions committed
system.cpu.committedOps                     886717515                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       3292953114                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 3292953114                       # Number of busy cycles
system.cpu.num_cc_register_reads            589505807                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           267336225                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     90702849                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                8652406                       # Number of float alu accesses
system.cpu.num_fp_insts                       8652406                       # number of float instructions
system.cpu.num_fp_register_reads              9065647                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             5334477                       # number of times the floating registers were written
system.cpu.num_func_calls                    17345235                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             872812853                       # Number of integer alu accesses
system.cpu.num_int_insts                    872812853                       # number of integer instructions
system.cpu.num_int_register_reads          1768687621                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703403281                       # number of times the integer registers were written
system.cpu.num_load_insts                   150728088                       # Number of load instructions
system.cpu.num_mem_refs                     210035691                       # number of memory refs
system.cpu.num_store_insts                   59307603                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass              10516094      1.19%      1.19% # Class of executed instruction
system.cpu.op_class::IntAlu                 658187379     74.23%     75.41% # Class of executed instruction
system.cpu.op_class::IntMult                  1559983      0.18%     75.59% # Class of executed instruction
system.cpu.op_class::IntDiv                   2542860      0.29%     75.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1064288      0.12%     76.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                      402      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                   181783      0.02%     76.02% # Class of executed instruction
system.cpu.op_class::SimdCmp                       26      0.00%     76.02% # Class of executed instruction
system.cpu.op_class::SimdCvt                   418638      0.05%     76.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                 2212793      0.25%     76.31% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdShift                    137      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::MemRead                149476471     16.86%     93.17% # Class of executed instruction
system.cpu.op_class::MemWrite                56407875      6.36%     99.53% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1251617      0.14%     99.67% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            2899728      0.33%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  886720106                       # Class of executed instruction
system.cpu.predictedBranches                 53969030                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                   193                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests     17100339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops         3318                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests     34201702                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops          3318                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12641245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25287100                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups               115354228                       # Number of BP lookups
system.cpu.branchPred.condPredicted          90702869                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2443773                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             38230501                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                37672407                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.540187                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 8672614                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         7639798                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            7624009                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            15789                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        15826                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     70135744                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong     20567125                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     55563478                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect       779056                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         6429                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect     31657816                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong      1489319                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong       360851                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1168                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        18743                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit       405957                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit       218356                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      8699366                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      3502667                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      6099063                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      7033777                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5      9965728                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      8607915                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      3834794                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8      3359298                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9      2338743                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10      2078733                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11      1264476                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12      1408144                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0     14738376                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      2145462                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      4124926                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      7709663                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4     10670485                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      6927706                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6      4417975                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      2218138                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8      1699793                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9      1348821                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10      1272982                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11       918377                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                   150749249                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    59307612                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       6830630                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        128134                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 823248272500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   639539197                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           179                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 823248272500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       196062654                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           196062654                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      196062654                       # number of overall hits
system.cpu.l1d.overall_hits::total          196062654                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data      13991809                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total          13991809                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data     13991809                       # number of overall misses
system.cpu.l1d.overall_misses::total         13991809                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data 614270740250                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total 614270740250                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data 614270740250                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total 614270740250                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    210054463                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       210054463                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    210054463                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      210054463                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.066610                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.066610                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.066610                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.066610                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 43902.167350                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 43902.167350                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 43902.167350                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 43902.167350                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.unused_prefetches                36259                       # number of HardPF blocks evicted w/o reference
system.cpu.l1d.writebacks::.writebacks        1810068                       # number of writebacks
system.cpu.l1d.writebacks::total              1810068                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data        38602                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total          38602                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data        38602                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total         38602                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data     13953207                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total     13953207                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data     13953207                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.l1d.prefetcher      3146816                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total     17100023                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data 610071233250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total 610071233250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data 610071233250                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.l1d.prefetcher 199181070896                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total 809252304146                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.066427                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.066427                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.066427                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.081408                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 43722.653384                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 43722.653384                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 43722.653384                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 63296.065260                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 47324.632496                       # average overall mshr miss latency
system.cpu.l1d.replacements                  17099511                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data      137737120                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total          137737120                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data     13012068                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total         13012068                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data 594593586000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total 594593586000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    150749188                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      150749188                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.086316                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.086316                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 45695.548625                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 45695.548625                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data        38341                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total         38341                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data     12973727                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total     12973727                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data 590641101000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total 590641101000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.086062                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.086062                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 45525.938768                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 45525.938768                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      58325534                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          58325534                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data       979741                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total          979741                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data  19677154250                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total  19677154250                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     59305275                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      59305275                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.016520                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.016520                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 20084.036751                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 20084.036751                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data          261                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total          261                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data       979480                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total       979480                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data  19430132250                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total  19430132250                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.016516                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.016516                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 19837.191418                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 19837.191418                       # average WriteReq mshr miss latency
system.cpu.l1d.HardPFReq_mshr_misses::.cpu.l1d.prefetcher      3146816                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_misses::total      3146816                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_miss_latency::.cpu.l1d.prefetcher 199181070896                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_latency::total 199181070896                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 63296.065260                       # average HardPFReq mshr miss latency
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::total 63296.065260                       # average HardPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 823248272500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.prefetcher.pfIssued            4221758                       # number of hwpf issued
system.cpu.l1d.prefetcher.pfIdentified        4221758                       # number of prefetch candidates identified
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l1d.prefetcher.pfSpanPage           754066                       # number of prefetches that crossed the page
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 823248272500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.981134                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs              213156362                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs             17099511                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                12.465641                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   425.617054                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_blocks::.cpu.l1d.prefetcher    86.364080                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.831283                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::.cpu.l1d.prefetcher     0.168680                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999963                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1022           74                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::1           74                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          436                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1022     0.144531                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           1697535727                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          1697535727                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 823248272500                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       639537807                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           639537807                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      639537807                       # number of overall hits
system.cpu.l1i.overall_hits::total          639537807                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          1340                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              1340                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         1340                       # number of overall misses
system.cpu.l1i.overall_misses::total             1340                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst     67424500                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total     67424500                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst     67424500                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total     67424500                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    639539147                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       639539147                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    639539147                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      639539147                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.000002                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.000002                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 50316.791045                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 50316.791045                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 50316.791045                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 50316.791045                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst         1340                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         1340                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         1340                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         1340                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst     67089500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total     67089500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst     67089500                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total     67089500                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 50066.791045                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 50066.791045                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 50066.791045                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 50066.791045                       # average overall mshr miss latency
system.cpu.l1i.replacements                       828                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      639537807                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          639537807                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         1340                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             1340                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst     67424500                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total     67424500                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    639539147                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      639539147                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.000002                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 50316.791045                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 50316.791045                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         1340                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         1340                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst     67089500                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total     67089500                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 50066.791045                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 50066.791045                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 823248272500                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.980987                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs               48369329                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                  828                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs             58417.064010                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.980987                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999963                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999963                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses           5116314516                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses          5116314516                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 823248272500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 823248272500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp         16121883                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty      2657983                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict       27086611                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq          979480                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp         979480                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq     16121883                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port     51299557                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         3508                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total             51303065                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port   1210245824                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port        85760                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total            1210331584                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                       12644255                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                 54266560                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples        29745618                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.000112                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.010561                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0              29742300     99.99%     99.99% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                  3318      0.01%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total          29745618                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 823248272500                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy        9007172625                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             1.1                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy       8550011500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            1.0                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy           670000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.0                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst              19                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data         4376098                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.l1d.prefetcher        79391                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             4455508                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             19                       # number of overall hits
system.l2cache.overall_hits::.cpu.data        4376098                       # number of overall hits
system.l2cache.overall_hits::.cpu.l1d.prefetcher        79391                       # number of overall hits
system.l2cache.overall_hits::total            4455508                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1321                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data       9577109                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.l1d.prefetcher      3067425                       # number of demand (read+write) misses
system.l2cache.demand_misses::total          12645855                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1321                       # number of overall misses
system.l2cache.overall_misses::.cpu.data      9577109                       # number of overall misses
system.l2cache.overall_misses::.cpu.l1d.prefetcher      3067425                       # number of overall misses
system.l2cache.overall_misses::total         12645855                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     66366500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 591059182500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.l1d.prefetcher 197329810574                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 788455359574                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     66366500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 591059182500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.l1d.prefetcher 197329810574                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 788455359574                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1340                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data     13953207                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.l1d.prefetcher      3146816                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total        17101363                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1340                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data     13953207                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.l1d.prefetcher      3146816                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total       17101363                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.985821                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.686373                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.l1d.prefetcher     0.974771                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.739465                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.985821                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.686373                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.l1d.prefetcher     0.974771                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.739465                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 50239.591219                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 61715.824943                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.l1d.prefetcher 64330.769481                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 62348.916667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 50239.591219                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 61715.824943                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.l1d.prefetcher 64330.769481                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 62348.916667                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         847915                       # number of writebacks
system.l2cache.writebacks::total               847915                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1321                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data      9577109                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.l1d.prefetcher      3067425                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total     12645855                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1321                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data      9577109                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.l1d.prefetcher      3067425                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total     12645855                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     66036250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 588664905250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.l1d.prefetcher 196562954324                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 785293895824                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     66036250                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 588664905250                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.l1d.prefetcher 196562954324                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 785293895824                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.985821                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.686373                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.l1d.prefetcher     0.974771                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.739465                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.985821                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.686373                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.l1d.prefetcher     0.974771                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.739465                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 49989.591219                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61465.824943                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.l1d.prefetcher 64080.769481                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62098.916667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 49989.591219                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61465.824943                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 64080.769481                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62098.916667                       # average overall mshr miss latency
system.l2cache.replacements                  12644255                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      1810068                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1810068                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      1810068                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1810068                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          308                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          308                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data       693622                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           693622                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       285858                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         285858                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  17032522500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  17032522500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       979480                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       979480                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.291847                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.291847                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 59583.858069                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 59583.858069                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       285858                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       285858                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  16961058000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  16961058000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.291847                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.291847                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59333.858069                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59333.858069                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data      3682476                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.l1d.prefetcher        79391                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total      3761886                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1321                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data      9291251                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.l1d.prefetcher      3067425                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total     12359997                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     66366500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data 574026660000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.l1d.prefetcher 197329810574                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total 771422837074                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1340                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data     12973727                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.l1d.prefetcher      3146816                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total     16121883                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.985821                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.716159                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.l1d.prefetcher     0.974771                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.766660                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 50239.591219                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 61781.417809                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.l1d.prefetcher 64330.769481                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 62412.866045                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1321                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data      9291251                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.l1d.prefetcher      3067425                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total     12359997                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     66036250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data 571703847250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.l1d.prefetcher 196562954324                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total 768332837824                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.985821                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.716159                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.l1d.prefetcher     0.974771                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.766660                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 49989.591219                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61531.417809                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 64080.769481                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62162.866045                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 823248272500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4095.334797                       # Cycle average of tags in use
system.l2cache.tags.total_refs               34190476                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs             12644255                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.704032                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     1.466233                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     0.761216                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3334.240030                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.l1d.prefetcher   758.867318                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000358                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.000186                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.814023                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.l1d.prefetcher     0.185270                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999838                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          777                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3319                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          511                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          264                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1288                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1995                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.189697                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.810303                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses            559875583                       # Number of tag accesses
system.l2cache.tags.data_accesses           559875583                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 823248272500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples    847668.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1321.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples   9539754.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.l1d.prefetcher::samples   3066208.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000968969750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         52236                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         52236                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState             25628826                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              796341                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                     12645855                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      847915                       # Number of write requests accepted
system.mem_ctrl.readBursts                   12645855                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    847915                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                   38572                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                    247                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.28                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.44                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6               12645855                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                847915                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  9473442                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                   927878                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                   842663                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                   745125                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                   606887                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                     8610                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                     1998                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                      629                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                       51                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    5613                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    5817                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   43249                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   46576                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   47942                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   50373                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   51427                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   53540                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   52943                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   53503                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   53424                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   60023                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   55128                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   53530                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   54541                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   52716                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   53118                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   53423                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                     668                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                      54                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                      21                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                      13                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples        52236                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      241.352381                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      85.527790                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     532.928972                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255          38094     72.93%     72.93% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511         9869     18.89%     91.82% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767         2406      4.61%     96.43% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023          446      0.85%     97.28% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1279          155      0.30%     97.58% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1535           49      0.09%     97.67% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-1791           19      0.04%     97.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1792-2047            5      0.01%     97.72% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-2303            7      0.01%     97.73% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2304-2559           17      0.03%     97.76% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2560-2815           63      0.12%     97.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2816-3071          102      0.20%     98.08% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3072-3327          199      0.38%     98.46% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3328-3583          324      0.62%     99.08% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3839          313      0.60%     99.68% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3840-4095          117      0.22%     99.90% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351           22      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4352-4607           18      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4608-4863            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4864-5119            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5120-5375            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          52236                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        52236                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.227659                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.215786                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.641005                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             46244     88.53%     88.53% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17               284      0.54%     89.07% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              5550     10.62%     99.70% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19               134      0.26%     99.95% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                17      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                 4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                 3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          52236                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                  2468608                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                809334720                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              54266560                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     983.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      65.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   823238219250                       # Total gap between requests
system.mem_ctrl.avgGap                       61008.76                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst        84544                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data    610544256                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.l1d.prefetcher    196237312                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks     54250752                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 102695.630011176254                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 741628347.601543307304                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.l1d.prefetcher 238369539.973738610744                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 65898409.765566803515                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         1321                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data      9577109                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.l1d.prefetcher      3067425                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks       847915                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     32680998                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data 347216136006                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.l1d.prefetcher 119111244186                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 20098947894687                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     24739.59                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     36254.80                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.l1d.prefetcher     38831.02                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks  23703965.49                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst        84544                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data    612934976                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.l1d.prefetcher    196315200                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total      809334720                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst        84544                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total        84544                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks     54266560                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total     54266560                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         1321                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data      9577109                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.l1d.prefetcher      3067425                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total        12645855                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks       847915                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total         847915                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst        102696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     744532356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.l1d.prefetcher    238464151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         983099202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst       102696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total       102696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks     65917612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         65917612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks     65917612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst       102696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    744532356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.l1d.prefetcher    238464151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total       1049016814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts              12607283                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts               847668                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0        767528                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1        765294                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2        811182                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3        843922                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4        929923                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5        832161                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6        767364                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7        772022                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8        788131                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9        722986                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10       724049                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11       827794                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12       734976                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13       724260                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14       784112                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15       811579                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0         19311                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1         20575                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2         89282                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3        166581                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4        163011                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5         84443                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6         44447                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7         21500                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8         20749                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9         20113                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10        20606                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11        22079                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12        19252                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13        20391                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14        20506                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15        94822                       # Per bank write bursts
system.mem_ctrl.dram.totQLat             229973504940                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat            63036415000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat        466360061190                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 18241.32                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            36991.32                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits              6567200                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits              657122                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             52.09                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            77.52                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples      6230629                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   138.207052                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean    88.618909                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   210.191098                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127      4938238     79.26%     79.26% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255       592954      9.52%     88.77% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383       148534      2.38%     91.16% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511       120066      1.93%     93.09% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639        94543      1.52%     94.60% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767        51200      0.82%     95.42% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895        38215      0.61%     96.04% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023        35111      0.56%     96.60% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151       211768      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total      6230629                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead              806866112                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten            54250752                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               980.100583                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                65.898410                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     8.17                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 7.66                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.51                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                53.69                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 823248272500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy      22934936640                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy      12190207920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy     46334287440                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy     3179763000                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 64986501840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy 341570292390                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  28489195680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   519685184910                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    631.261798                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  71087230248                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF  27490060000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 724670982252                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy      21551754420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy      11455029135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy     43681713180                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy     1245063960                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 64986501840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy 335452721790                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  33640834080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   512013618405                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    621.943143                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  84496685251                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF  27490060000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 711261527249                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 823248272500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12359997                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       847915                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11793330                       # Transaction distribution
system.membus.trans_dist::ReadExReq            285858                       # Transaction distribution
system.membus.trans_dist::ReadExResp           285858                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12359997                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port     37932955                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total     37932955                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               37932955                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port    863601280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total    863601280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               863601280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12645855                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12645855    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12645855                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 823248272500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          6533770184                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy         6323375560                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
