# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: D:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.srcs/sources_1/ip/success_blk_mem/success_blk_mem.xci
# IP: The module: 'success_blk_mem' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.gen/sources_1/ip/success_blk_mem/success_blk_mem_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'success_blk_mem'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# IP: D:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.srcs/sources_1/ip/success_blk_mem/success_blk_mem.xci
# IP: The module: 'success_blk_mem' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.gen/sources_1/ip/success_blk_mem/success_blk_mem_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'success_blk_mem'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet
