[('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_0', 'o_data_bus_reg_reg_35_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_0', 'o_data_bus_reg_reg_3_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_2', 'o_data_bus_reg_reg_67_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_4', 'o_data_bus_reg_reg_35_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_4', 'o_data_bus_reg_reg_3_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_5', 'o_data_bus_reg_reg_134_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_5', 'o_data_bus_reg_reg_166_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6', 'o_data_bus_reg_reg_134_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6', 'o_data_bus_reg_reg_135_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6', 'o_data_bus_reg_reg_137_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6', 'o_data_bus_reg_reg_141_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6', 'o_data_bus_reg_reg_166_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6', 'o_data_bus_reg_reg_167_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6', 'o_data_bus_reg_reg_169_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6', 'o_data_bus_reg_reg_173_'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6', 'o_data_bus_reg_reg_173_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6', 'wire_tree_level_2__i_data_latch_reg_106_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6', 'wire_tree_level_2__i_data_latch_reg_67_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6', 'wire_tree_level_2__i_data_latch_reg_74_\n'), ('wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6', 'wire_tree_level_2__i_data_latch_reg_99_\n')]
wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_0
o_data_bus_reg_reg_35_

5394 module wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_0 (

8108 endmodule

5789    wire [3:0] wire_tree_level_2__i_valid_latch;
 

o_data_bus_reg_reg_35_

