module AlteraProject();

reg A, B, C;

A = B | C;

endmodule
