#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x624bfad4fdf0 .scope module, "clkdiv" "clkdiv" 2 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 1 "CLK_NS";
    .port_info 2 /OUTPUT 1 "CLK_S";
o0x7f62aaae8018 .functor BUFZ 1, C4<z>; HiZ drive
v0x624bfad517b0_0 .net "CLK", 0 0, o0x7f62aaae8018;  0 drivers
v0x624bfad51ba0_0 .var "CLK_NS", 0 0;
v0x624bfad9a2f0_0 .var "CLK_S", 0 0;
v0x624bfad9a390_0 .var "counter", 1 0;
v0x624bfad9a470_0 .var "init_counter", 3 0;
v0x624bfad9a5a0_0 .var "internal_reset", 0 0;
E_0x624bfad88fe0 .event posedge, v0x624bfad517b0_0;
    .scope S_0x624bfad4fdf0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x624bfad9a470_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x624bfad9a5a0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x624bfad4fdf0;
T_1 ;
    %wait E_0x624bfad88fe0;
    %load/vec4 v0x624bfad9a5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x624bfad9a390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bfad51ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bfad9a2f0_0, 0;
    %load/vec4 v0x624bfad9a470_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x624bfad9a470_0, 0;
    %load/vec4 v0x624bfad9a470_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bfad9a5a0_0, 0;
T_1.2 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x624bfad9a390_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x624bfad9a390_0, 0;
    %load/vec4 v0x624bfad9a390_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x624bfad51ba0_0;
    %inv;
    %assign/vec4 v0x624bfad51ba0_0, 0;
T_1.4 ;
    %load/vec4 v0x624bfad9a390_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x624bfad9a2f0_0;
    %inv;
    %assign/vec4 v0x624bfad9a2f0_0, 0;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "verilog/rtl/sar_controller.v";
