# Compile of memfile.s failed with 2 errors.
# Compile of arm_single.sv was successful.
# Compile of arm_single+.sv was successful.
# 3 compiles, 1 failed with 2 errors.
# Compile of arm_single+.sv was successful.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 13:23:04 on Jul 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
add wave -position end  sim:/testbench/dut/clk
add wave -position end  sim:/testbench/dut/reset
add wave -position end  sim:/testbench/dut/PC
add wave -position end  sim:/testbench/dut/Instr
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position 4  sim:/testbench/dut/arm/dp/alu/neg
add wave -position 5  sim:/testbench/dut/arm/dp/alu/zero
add wave -position 6  sim:/testbench/dut/arm/dp/alu/carry
add wave -position 7  sim:/testbench/dut/arm/dp/alu/overflow
run
run
run
run
run
# Simulation failed
# ** Note: $stop    : D:/armprocessors-/arm_single+.sv(112)
#    Time: 45 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at D:/armprocessors-/arm_single+.sv line 112
quit -sim
# End time: 13:26:44 on Jul 30,2025, Elapsed time: 0:03:40
# Errors: 0, Warnings: 6
# Compile of arm_single+.sv was successful.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 13:29:12 on Jul 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
add wave -position end  sim:/testbench/dut/clk
add wave -position end  sim:/testbench/dut/reset
add wave -position end  sim:/testbench/dut/PC
add wave -position end  sim:/testbench/dut/Instr
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/neg
add wave -position end  sim:/testbench/dut/arm/dp/alu/zero
add wave -position end  sim:/testbench/dut/arm/dp/alu/carry
add wave -position end  sim:/testbench/dut/arm/dp/alu/overflow
run -continue
# Break key hit
run
run
run
run
run
# Simulation failed
# ** Note: $stop    : D:/armprocessors-/arm_single+.sv(112)
#    Time: 45 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at D:/armprocessors-/arm_single+.sv line 112
quit -sim
# End time: 13:30:53 on Jul 30,2025, Elapsed time: 0:01:41
# Errors: 0, Warnings: 2
# Compile of arm_single+.sv was successful.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 13:32:34 on Jul 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
add wave -position end  sim:/testbench/dut/clk
add wave -position end  sim:/testbench/dut/reset
add wave -position end  sim:/testbench/dut/PC
add wave -position end  sim:/testbench/dut/Instr
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position 4  sim:/testbench/dut/arm/dp/alu/neg
add wave -position 5  sim:/testbench/dut/arm/dp/alu/zero
add wave -position 6  sim:/testbench/dut/arm/dp/alu/carry
add wave -position 7  sim:/testbench/dut/arm/dp/alu/overflow
run
run
run
run
run
# Simulation failed
# ** Note: $stop    : D:/armprocessors-/arm_single+.sv(112)
#    Time: 45 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at D:/armprocessors-/arm_single+.sv line 112
quit -sim
# End time: 13:34:53 on Jul 30,2025, Elapsed time: 0:02:19
# Errors: 0, Warnings: 2
# Compile of arm_single+.sv was successful.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 13:39:08 on Jul 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
add wave -position end  sim:/testbench/dut/clk
add wave -position end  sim:/testbench/dut/reset
add wave -position end  sim:/testbench/dut/PC
add wave -position end  sim:/testbench/dut/Instr
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end sim:/testbench/dut/arm/dp/alu/*
add wave -position 4  sim:/testbench/dut/arm/dp/alu/neg
add wave -position 5  sim:/testbench/dut/arm/dp/alu/zero
add wave -position 6  sim:/testbench/dut/arm/dp/alu/carry
add wave -position 7  sim:/testbench/dut/arm/dp/alu/overflow
run
run
run
run
run
# Simulation failed
# ** Note: $stop    : D:/armprocessors-/arm_single+.sv(112)
#    Time: 45 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at D:/armprocessors-/arm_single+.sv line 112
run
quit -sim
# End time: 13:42:15 on Jul 30,2025, Elapsed time: 0:03:07
# Errors: 0, Warnings: 2
# Compile of arm_single+.sv was successful.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 13:43:11 on Jul 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
add wave -position end  sim:/testbench/dut/clk
add wave -position end  sim:/testbench/dut/reset
add wave -position end  sim:/testbench/dut/PC
add wave -position end  sim:/testbench/dut/Instr
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position 4  sim:/testbench/dut/arm/dp/alu/neg
add wave -position 5  sim:/testbench/dut/arm/dp/alu/zero
add wave -position 6  sim:/testbench/dut/arm/dp/alu/carry
add wave -position 7  sim:/testbench/dut/arm/dp/alu/overflow
run
run
run
run
run
# Simulation failed
# ** Note: $stop    : D:/armprocessors-/arm_single+.sv(112)
#    Time: 45 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at D:/armprocessors-/arm_single+.sv line 112
