Type,Name,VMA,LMA,ALIGN,MaxSize,Attribute,BaseRegion,ExecutionView,LoadView,Condition,CompileOption
ACTION,. = ORIGIN(UROM);,,,,,,,,,,
ACTION,_zap1 = . ;,,,,,,,,,,
ACTION,_ftext_ram = . ;,,,,,,,,,,
ACTION, _edata_ram = . ;,,,,,,,,,,
ACTION, _fbss = . ;,,,,,,,,,,
ACTION, _end = . ;,,,,,,,,,,
SectionFrame,ROM_GFH,.,,,,RO,,UROM,UROM,,
SectionFrame,AUROM,.,,,,RO,,UROM,UROM,,
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(ROM);  /* 0x90000000 */,,,,,,,,
SectionFrame,ROM,.,,ALIGN(0x4000),,RO,,ROM,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(UROM);,,,,,,,,
SectionFrame,UROM,.,,ALIGN(32),,RO,,UROM,UROM
SectionFrame,EXTSRAM_MCURO_HWRW,ORIGIN(MCURO_HWRW),,,,RW,EXTSRAM_MCURO_HWRW,MCURO_HWRW,UROM
SectionFrame,EXTSRAM_MCURO_HWRW_ZI,.,,,,ZI,EXTSRAM_MCURO_HWRW,MCURO_HWRW,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURO_HWRW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURO_HWRW,MCURO_HWRW,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURO_HWRW_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURO_HWRW,MCURO_HWRW,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(VRAM);,,,,,,,,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURO_HWRW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURO_HWRW,VRAM,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURO_HWRW_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURO_HWRW,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_MCURO_HWRW,.,,ALIGN(32),,RW,CACHED_EXTSRAM_MCURO_HWRW,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_MCURO_HWRW_ZI,.,,,,ZI,CACHED_EXTSRAM_MCURO_HWRW,VRAM,UROM
SectionFrame,EXTSRAM,ORIGIN(RAM),,,,RW,EXTSRAM,RAM,UROM
SectionFrame,EXTSRAM_ZI,.,,,,ZI,EXTSRAM,RAM,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_RW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_RW,RAM,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_RW,RAM,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(VRAM);,,,,,,,,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_RW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_RW,VRAM,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_RW,VRAM,UROM
SectionFrame,CACHED_EXTSRAM,.,,ALIGN(32),,RW,CACHED_EXTSRAM,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_ZI,.,,,,ZI,CACHED_EXTSRAM,VRAM,UROM
SectionFrame,#.bss,.,,,,ZI,CACHED_EXTSRAM,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_NVRAM_LTABLE,.,,,,RW,,VRAM,UROM
SectionFrame,EXTSRAM_MCURW_HWRW,ORIGIN(MCURW_HWRW),,,,RW,EXTSRAM_MCURW_HWRW,MCURW_HWRW,UROM
SectionFrame,EXTSRAM_MCURW_HWRW_ZI,.,,,,ZI,EXTSRAM_MCURW_HWRW,MCURW_HWRW,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW,MCURW_HWRW,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW,MCURW_HWRW,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(VRAM);,,,,,,,,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURW_HWRW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURW_HWRW,VRAM,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURW_HWRW_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURW_HWRW,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_MCURW_HWRW,.,,ALIGN(32),,RW,CACHED_EXTSRAM_MCURW_HWRW,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_MCURW_HWRW_ZI,.,,,,ZI,CACHED_EXTSRAM_MCURW_HWRW,VRAM,UROM
SectionFrame,EXTSRAM_DSP_TX,ORIGIN(DSP_TXRX),,,[TX_SIZE],ZI,,DSP_TXRX,UROM,
SectionFrame,EXTSRAM_DSP_RX,ORIGIN(DSP_TXRX)+[TX_SIZE],,ALIGN([RX_SIZE]),[RX_SIZE],ZI,,DSP_TXRX,UROM,
SectionFrame,CACHED_EXTSRAM_IOCU2_MCURW_HWRW,ORIGIN(IOCU2),,,,RW,CACHED_EXTSRAM_IOCU2_MCURW_HWRW,IOCU2,UROM
SectionFrame,CACHED_EXTSRAM_IOCU2_MCURW_HWRW_ZI,.,,,,ZI,CACHED_EXTSRAM_IOCU2_MCURW_HWRW,IOCU2,UROM,
SectionFrame,CACHED_EXTSRAM_IOCU3_READ_ALLOC_MCURW_HWRW,ORIGIN(IOCU3),,,,RW,CACHED_EXTSRAM_IOCU3_READ_ALLOC_MCURW_HWRW,IOCU3,UROM
SectionFrame,CACHED_EXTSRAM_IOCU3_READ_ALLOC_MCURW_HWRW_ZI,.,,,,ZI,CACHED_EXTSRAM_IOCU3_READ_ALLOC_MCURW_HWRW,IOCU3,UROM,
SectionFrame,CACHED_EXTSRAM_L2CACHE_LOCK_DATA,ORIGIN(L2C_LOCK),,ALIGN(0x8000),,RW,CACHED_EXTSRAM_L2CACHE_LOCK_DATA,L2C_LOCK,UROM
SectionFrame,CACHED_EXTSRAM_L2CACHE_LOCK_DATA_ZI,.,,,,ZI,CACHED_EXTSRAM_L2CACHE_LOCK_DATA,L2C_LOCK,UROM
SectionFrame,EXTSRAM_CORE0,ORIGIN(CORE0),,,,RW,EXTSRAM_CORE0,CORE0,UROM
SectionFrame,EXTSRAM_CORE0_ZI,.,,,,ZI,EXTSRAM_CORE0,CORE0,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE0_RW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE0_RW,CORE0,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE0_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE0_RW,CORE0,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(VRAM);,,,,,,,,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE0_RW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE0_RW,VRAM,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE0_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE0_RW,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_CORE0,.,,ALIGN(32),,RW,CACHED_EXTSRAM_CORE0,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_CORE0_ZI,.,,,,ZI,CACHED_EXTSRAM_CORE0,VRAM,UROM
SectionFrame,EXTSRAM_CORE1,ORIGIN(CORE1),,,,RW,EXTSRAM_CORE1,CORE1,UROM
SectionFrame,EXTSRAM_CORE1_ZI,.,,,,ZI,EXTSRAM_CORE1,CORE1,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE1_RW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE1_RW,CORE1,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE1_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE1_RW,CORE1,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(VRAM);,,,,,,,,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE1_RW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE1_RW,VRAM,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE1_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE1_RW,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_CORE1,.,,ALIGN(32),,RW,CACHED_EXTSRAM_CORE1,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_CORE1_ZI,.,,,,ZI,CACHED_EXTSRAM_CORE1,VRAM,UROM
SectionFrame,EXTSRAM_FS_ZI,ORIGIN(EXTSRAM_FS),,,,ZI,,EXTSRAM_FS,UROM,FS_RAMDISK=TRUE
SectionFrame,EXTSRAM_L1DSP_ZI,ORIGIN(L1DSP),,,,ZI,,L1DSP,UROM,
ACTION,. = LOADADDR(EXTSRAM_L1DSP_ZI);,,,,,,,,
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(SECURE_RO);,,,,,,,,
SectionFrame,ROM_SIGNATURE_SECTION,.,,,,RW,,SECURE_RO,UROM,
LinkerSymbol,EXECUTION_VIEW_END,.,,,,EV::ZILimit,,,,
LinkerSymbol,KTEST,ORIGIN(RAM)+LENGTH(RAM)-12,,,,EV::Base,,,,
LinkerSymbol,DUMMY_END,[EXTSRAM_END],,,,EV::Base,,,,
ACTION,"ASSERT( INTERRUPT_VECTOR$$Base >= GENERAL_EXCEPTION$$End, please reduce the size of input section GENERAL_EXCEPTION(VECTOR_ROUTINE))",,,,,,,,,
ACTION,"ASSERT( (SDATA0$$ZI$$Limit - SDATA0$$ZI$$Base + SDATA0$$Limit - SDATA0$$Base) <= 0x10000,  small data of core0 exceed 64 KB)",,,,,,,,,
ACTION,"ASSERT( (SDATA1$$ZI$$Limit - SDATA1$$ZI$$Base + SDATA1$$Limit - SDATA1$$Base) <= 0x10000,  small data of core1 exceed 64 KB)",,,,,,,,,
ACTION,"ASSERT( L2CACHE_LOCK$$Length <= 0x8000, ""only 32 KB for L2CACHE_LOCK"")",,,,,,,,,
ACTION,"ASSERT( DYNAMIC_SECTION_L2CACHE_LOCK_0$$Length <= 0x18000, ""only 96 KB for DYNAMIC_SECTION_L2CACHE_LOCK_0"")",,,,,,,,,
ACTION,"ASSERT( (Image$$CACHED_EXTSRAM_CORE1$$ZI$$Limit& 0x0fffffff) <= 0xA000000, ""only 160 MB for general MCU memory (no ramdisk & DSP space)"")",,,,,,,,
