
---------- Begin Simulation Statistics ----------
final_tick                               2214598770000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218515                       # Simulator instruction rate (inst/s)
host_mem_usage                                4670920                       # Number of bytes of host memory used
host_op_rate                                   433965                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6864.53                       # Real time elapsed on the host
host_tick_rate                              162649261                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2978968013                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.116511                       # Number of seconds simulated
sim_ticks                                1116510929500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    78                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10797085                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21586117                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    167763617                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect       198590                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     10861375                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    151355780                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     71070994                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    167763617                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     96692623                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       194618559                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        20426396                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      8834331                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         679727778                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        424698492                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     11068212                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          130886021                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      70816051                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         9011                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    346435066                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      996981525                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   1797366953                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.554690                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.790695                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1584822775     88.17%     88.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     40916020      2.28%     90.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     17053514      0.95%     91.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     35998367      2.00%     93.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     19875862      1.11%     94.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     10554030      0.59%     95.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      6150975      0.34%     95.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     11179359      0.62%     96.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     70816051      3.94%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1797366953                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1876816                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     13094114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         992433043                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             146304457                       # Number of loads committed
system.switch_cpus.commit.membars                 560                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      4430607      0.44%      0.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    800857666     80.33%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       641434      0.06%     80.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1361277      0.14%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         5444      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           46      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        38154      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           46      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult           23      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    145465116     14.59%     95.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     42354052      4.25%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       839341      0.08%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       988318      0.10%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    996981524                       # Class of committed instruction
system.switch_cpus.commit.refs              189646827                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             996981524                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.466044                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.466044                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1320102970                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1457821590                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        302952859                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         181379638                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       11368246                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      35615927                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           185042750                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               3320523                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            58656335                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                196993                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           194618559                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         106293642                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            1500944642                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       5273336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles     64838783                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              767436121                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles     38935344                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles        12150                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles      1382922                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        22736492                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 70                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.087155                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    233937489                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     91497390                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.343676                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   1851419646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.828949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.270004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1599659286     86.40%     86.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         13449037      0.73%     87.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         22891012      1.24%     88.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         15586701      0.84%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         14432313      0.78%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         19310894      1.04%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         18827431      1.02%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         16611585      0.90%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        130651387      7.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1851419646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           5910564                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          5295929                       # number of floating regfile writes
system.switch_cpus.idleCycles               381602213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     13933176                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        147651651                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.579112                       # Inst execution rate
system.switch_cpus.iew.exec_refs            312047531                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           58619794                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      1033805499                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     207824165                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        71952                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1127869                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     68890513                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1348414473                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     253427737                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     20634294                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1293170576                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        5296052                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      19005985                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       11368246                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      28570961                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked     13878350                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     19670994                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        74034                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        82570                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        23197                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     61519694                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     25548143                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        82570                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     11483932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2449244                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1403901052                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1206763675                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.616754                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         865861270                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.540417                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1213987659                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1923748519                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       994150396                       # number of integer regfile writes
system.switch_cpus.ipc                       0.223912                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.223912                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     10461215      0.80%      0.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     982079308     74.75%     75.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       686506      0.05%     75.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1602358      0.12%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        18617      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            4      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            4      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           14      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       175292      0.01%     75.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     75.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        95414      0.01%     75.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     75.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     75.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        41769      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        14136      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     75.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    251459839     19.14%     94.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     55062216      4.19%     99.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6696120      0.51%     99.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      5412050      0.41%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1313804870                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        14637834                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     27397170                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     10448828                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     24297720                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            42156897                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032088                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        27899378     66.18%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       10908200     25.88%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1171613      2.78%     94.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1819077      4.32%     99.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       358629      0.85%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1330862718                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   4501884267                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1196314847                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1675627033                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1348125135                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1313804870                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       289338                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    351432835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      8095154                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       280327                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    451613915                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1851419646                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.709620                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.676940                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1474791709     79.66%     79.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     70470305      3.81%     83.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     85135889      4.60%     88.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     55052276      2.97%     91.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     51084001      2.76%     93.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     36266744      1.96%     95.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     38668697      2.09%     97.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     29376147      1.59%     99.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     10573878      0.57%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1851419646                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.588353                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           106533336                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses               1276152                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      9499288                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      7502497                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    207824165                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     68890513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       611537749                       # number of misc regfile reads
system.switch_cpus.numCycles               2233021859                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1173277640                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1196710614                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       62307449                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        319992680                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       11003127                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       2949943                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    3612060619                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1420068923                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1653534299                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         196450438                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       67694247                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       11368246                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     149688786                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        456823525                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8170625                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2147314965                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       641851                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2050                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         187673663                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2246                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           3066915665                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2741335439                       # The number of ROB writes
system.switch_cpus.timesIdled                 6665510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests       892730                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         9714                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     24506271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       560764                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     48302456                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         570478                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10472441                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       571623                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10219313                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1956                       # Transaction distribution
system.membus.trans_dist::ReadExReq            320784                       # Transaction distribution
system.membus.trans_dist::ReadExResp           320784                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10472441                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32379342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     32379342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32379342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    727350272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    727350272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               727350272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10795181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10795181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10795181                       # Request fanout histogram
system.membus.reqLayer2.occupancy         26157549413                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        57587203819                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 2214598770000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21773178                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3776453                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      8451315                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21867139                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           35535                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35535                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1123256                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1123256                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       8486275                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13286903                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     25375784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     43301547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              68677331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1080928576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1127359296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2208287872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11281514                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39661056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         34974723                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.040291                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.198048                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33575269     96.00%     96.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1389740      3.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   9714      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34974723                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        37054882419                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21636692612                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       12739649300                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst      6507507                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      5547269                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12054776                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      6507507                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      5547269                       # number of overall hits
system.l2.overall_hits::total                12054776                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst      1930687                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      8862890                       # number of demand (read+write) misses
system.l2.demand_misses::total               10793577                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst      1930687                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      8862890                       # number of overall misses
system.l2.overall_misses::total              10793577                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst 155289749127                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 680997860081                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     836287609208                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst 155289749127                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 680997860081                       # number of overall miss cycles
system.l2.overall_miss_latency::total    836287609208                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst      8438194                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     14410159                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22848353                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      8438194                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     14410159                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22848353                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.228803                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.615045                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.472401                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.228803                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.615045                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.472401                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80432.379317                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76836.997873                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77480.117037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80432.379317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76836.997873                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77480.117037                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs         1455795319                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  10795181                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     134.856036                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              571623                       # number of writebacks
system.l2.writebacks::total                    571623                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst      1930687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      8862890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10793577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst      1930687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      8862890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10793577                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst 135982879127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 592368931638                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 728351810765                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst 135982879127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 592368931638                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 728351810765                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.228803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.615045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.472401                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.228803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.615045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.472401                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70432.379317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66836.994664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67480.114402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70432.379317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66836.994664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67480.114402                       # average overall mshr miss latency
system.l2.replacements                       11233433                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3204830                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3204830                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3204830                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3204830                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8406794                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8406794                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      8406794                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8406794                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        63605                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         63605                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data        33931                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                33931                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data         1604                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1604                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data     25431348                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     25431348                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data        35535                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            35535                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.045139                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.045139                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data 15854.955112                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15854.955112                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data         1604                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1604                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data     31956000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     31956000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.045139                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.045139                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19922.693267                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19922.693267                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       802120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                802120                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       321136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              321136                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  25145410794                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25145410794                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1123256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1123256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.285897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.285897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78301.438624                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78301.438624                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       321136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         321136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  21934022351                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21934022351                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.285897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.285897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68301.350054                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68301.350054                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      6507507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6507507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst      1930687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1930687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst 155289749127                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 155289749127                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      8438194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        8438194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.228803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.228803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80432.379317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80432.379317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst      1930687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1930687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst 135982879127                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 135982879127                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.228803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.228803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70432.379317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70432.379317                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4745149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4745149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      8541754                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8541754                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 655852449287                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 655852449287                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     13286903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13286903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.642870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.642870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76781.940722                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76781.940722                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      8541754                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8541754                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 570434909287                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 570434909287                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.642870                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.642870                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66781.940722                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66781.940722                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    45577647                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11233433                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.057321                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     106.260652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.029122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.137393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   395.415516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1546.157317                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.051885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.193074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.754960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          982                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          954                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 376303209                       # Number of tag accesses
system.l2.tags.data_accesses                376303209                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst    123563968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    567202432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          690766400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst    123563968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     123563968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     36583872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36583872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      1930687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      8862538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10793225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       571623                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             571623                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    110669734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    508013327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             618683061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    110669734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        110669734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       32766246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32766246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       32766246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    110669734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    508013327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            651449308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    560368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   1929954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   8782679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003987590500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34471                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34471                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22251551                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             526320                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10793225                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     571623                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10793225                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   571623                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  80592                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11255                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            693042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            714286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            513378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            725821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            635814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            618115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            705920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            471116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            942790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            744409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           583538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           701651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           620864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           690817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           785443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           565629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            113945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             34395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             44165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             43564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32012                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  84348354431                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                53563165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            285210223181                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7873.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26623.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7977018                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  301168                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10793225                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               571623                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10712633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  34480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2994784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.908630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.386132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.306400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1238285     41.35%     41.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       765049     25.55%     66.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       335803     11.21%     78.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       220874      7.38%     85.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       125365      4.19%     89.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        76093      2.54%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        57199      1.91%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        33961      1.13%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       142155      4.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2994784                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     310.769487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    150.107588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    885.608977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        33213     96.35%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          416      1.21%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          126      0.37%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095          111      0.32%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119          227      0.66%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143          189      0.55%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167          107      0.31%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           29      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           17      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            6      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            7      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            8      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            7      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34471                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.242664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.663656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29901     86.74%     86.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              410      1.19%     87.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4088     11.86%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               69      0.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34471                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              685608512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5157888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35861824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               690766400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36583872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       614.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    618.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1116510729500                       # Total gap between requests
system.mem_ctrls.avgGap                      98242.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst    123517056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    562091456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35861824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 110627717.773720189929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 503435695.207854211330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 32119545.857074391097                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      1930687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      8862538                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       571623                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  55891280709                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 229318942472                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27214923272659                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28948.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25875.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  47609916.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10719710400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5697661200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         40234906740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1408131540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     88136302800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     467680678830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34903786080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       648781177590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.079110                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  86657281207                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  37282700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 992570948293                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10663075920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5667544080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36253292880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1516848480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     88136302800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     471621638310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31585036800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       645443739270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.089943                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  77990550258                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  37282700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1001237679242                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1098087840500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1116510929500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1200245442                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     97318347                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1297563789                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1200245442                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     97318347                       # number of overall hits
system.cpu.icache.overall_hits::total      1297563789                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     13944786                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      8486275                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       22431061                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     13944786                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      8486275                       # number of overall misses
system.cpu.icache.overall_misses::total      22431061                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 314727707253                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 314727707253                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 314727707253                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 314727707253                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1214190228                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    105804622                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1319994850                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1214190228                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    105804622                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1319994850                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011485                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.080207                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016993                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011485                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.080207                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016993                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 37086.673158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14030.888118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 37086.673158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14030.888118                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    611218647                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs           8486275                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    72.024374                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     22395846                       # number of writebacks
system.cpu.icache.writebacks::total          22395846                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      8486275                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      8486275                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      8486275                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      8486275                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 306241432253                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 306241432253                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 306241432253                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 306241432253                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.080207                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006429                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.080207                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006429                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 36086.673158                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36086.673158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 36086.673158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36086.673158                       # average overall mshr miss latency
system.cpu.icache.replacements               22395846                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1200245442                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     97318347                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1297563789                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     13944786                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      8486275                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      22431061                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 314727707253                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 314727707253                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1214190228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    105804622                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1319994850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011485                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.080207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016993                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 37086.673158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14030.888118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      8486275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      8486275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 306241432253                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 306241432253                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.080207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006429                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 36086.673158                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36086.673158                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.561547                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1319976645                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          22430806                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.846599                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   126.989017                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   128.572531                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.496051                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.502236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998287                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2662420761                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2662420761                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    357769779                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    187394773                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        545164552                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    358031274                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    188557483                       # number of overall hits
system.cpu.dcache.overall_hits::total       546588757                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     27067162                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     14430223                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       41497385                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     27092273                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     14445694                       # number of overall misses
system.cpu.dcache.overall_misses::total      41537967                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 830263111965                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 830263111965                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 830263111965                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 830263111965                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    384836941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    201824996                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    586661937                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    385123547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    203003177                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    588126724                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.070334                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.071499                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.070735                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.070347                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.071160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.070628                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 57536.402034                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20007.600767                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 57474.781895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19988.053627                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1633250499                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          14445694                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   113.061408                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10572814                       # number of writebacks
system.cpu.dcache.writebacks::total          10572814                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     14430223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14430223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     14445694                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14445694                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 815832888965                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 815832888965                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 816717189465                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 816717189465                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.071499                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024597                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.071160                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024562                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56536.402034                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56536.402034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56537.068379                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56537.068379                       # average overall mshr miss latency
system.cpu.dcache.replacements               41502176                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    265106270                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    145188491                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       410294761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     24507699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13271432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      37779131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 781501262000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 781501262000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    289613969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    158459923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    448073892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.084622                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.083753                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.084315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58885.978695                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20686.057125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     13271432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13271432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 768229830000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 768229830000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.083753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 57885.978695                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57885.978695                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     92663509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     42206282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      134869791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2559463                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1158791                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3718254                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  48761849965                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  48761849965                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     95222972                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     43365073                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138588045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026879                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.026722                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026830                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42079.935006                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13114.179388                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1158791                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1158791                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  47603058965                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47603058965                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 41079.935006                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41079.935006                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       261495                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1162710                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1424205                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        25111                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        15471                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        40582                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       286606                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1178181                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1464787                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.087615                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.013131                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.027705                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        15471                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        15471                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    884300500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    884300500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.013131                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010562                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 57158.587034                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 57158.587034                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2214598770000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999195                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           588105913                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          41502176                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.170484                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   126.938017                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   129.061177                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.495852                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.504145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1217755880                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1217755880                       # Number of data accesses

---------- End Simulation Statistics   ----------
