$date
	Sun Oct 23 04:02:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#133822
b1101 &
b1101 %
1$
b1101 !
1"
#133823
0"
#133826
b101000 &
b101000 %
#133830
b10100 &
b10100 %
#133834
b1010 &
b1010 %
#133838
b101 &
b101 %
#133842
b10000 &
b10000 %
#133846
b1000 &
b1000 %
#133850
b100 &
b100 %
#133854
b10 &
b10 %
#133858
b1 &
b1 %
1#
#133862
b0 &
0#
b0 %
0$
#1193682
b1000 &
b1000 %
1$
b1000 !
1"
#1193683
0"
#1193686
b100 &
b100 %
#1193690
b10 &
b10 %
#1193694
b1 &
1#
b1 %
#1193698
b0 &
b0 %
0#
0$
#2194601
b101 !
1"
#2194602
b101 &
b101 %
1$
#2194603
0"
#2194606
b10000 &
b10000 %
#2194610
b1000 &
b1000 %
#2194614
b100 &
b100 %
#2194618
b10 &
b10 %
#2194622
b1 &
1#
b1 %
#2194626
b0 &
b0 %
0#
0$
#4500012
