
*** Running vivado
    with args -log WTFpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source WTFpga.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/swift/.Xilinx/Vivado/Vivado_init.tcl'
source WTFpga.tcl -notrace
Command: synth_design -top WTFpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4471 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1257.242 ; gain = 76.914 ; free physical = 1225 ; free virtual = 4623
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'WTFpga' [/home/swift/wtfpga-solution/wtfpga.srcs/sources_1/imports/WTFpga/WTFpga.v:3]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_seven_seg' [/home/swift/wtfpga-solution/wtfpga.srcs/sources_1/imports/WTFpga/seven_seg_hex.v:3]
INFO: [Synth 8-226] default block is never used [/home/swift/wtfpga-solution/wtfpga.srcs/sources_1/imports/WTFpga/seven_seg_hex.v:10]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_seven_seg' (1#1) [/home/swift/wtfpga-solution/wtfpga.srcs/sources_1/imports/WTFpga/seven_seg_hex.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [/home/swift/wtfpga-solution/wtfpga.srcs/sources_1/imports/WTFpga/clkdiv.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (2#1) [/home/swift/wtfpga-solution/wtfpga.srcs/sources_1/imports/WTFpga/clkdiv.v:3]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_mux' [/home/swift/wtfpga-solution/wtfpga.srcs/sources_1/imports/WTFpga/seven_seg_mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_mux' (3#1) [/home/swift/wtfpga-solution/wtfpga.srcs/sources_1/imports/WTFpga/seven_seg_mux.v:3]
WARNING: [Synth 8-689] width (8) of port connection 'disp0' does not match port width (7) of module 'seven_seg_mux' [/home/swift/wtfpga-solution/wtfpga.srcs/sources_1/imports/WTFpga/WTFpga.v:66]
WARNING: [Synth 8-689] width (8) of port connection 'disp1' does not match port width (7) of module 'seven_seg_mux' [/home/swift/wtfpga-solution/wtfpga.srcs/sources_1/imports/WTFpga/WTFpga.v:67]
WARNING: [Synth 8-689] width (8) of port connection 'disp2' does not match port width (7) of module 'seven_seg_mux' [/home/swift/wtfpga-solution/wtfpga.srcs/sources_1/imports/WTFpga/WTFpga.v:68]
WARNING: [Synth 8-689] width (8) of port connection 'disp3' does not match port width (7) of module 'seven_seg_mux' [/home/swift/wtfpga-solution/wtfpga.srcs/sources_1/imports/WTFpga/WTFpga.v:69]
INFO: [Synth 8-6155] done synthesizing module 'WTFpga' (4#1) [/home/swift/wtfpga-solution/wtfpga.srcs/sources_1/imports/WTFpga/WTFpga.v:3]
WARNING: [Synth 8-3331] design WTFpga has unconnected port btnD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1301.852 ; gain = 121.523 ; free physical = 1238 ; free virtual = 4635
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1301.852 ; gain = 121.523 ; free physical = 1237 ; free virtual = 4635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1301.852 ; gain = 121.523 ; free physical = 1237 ; free virtual = 4635
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/swift/wtfpga-solution/wtfpga.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'btnU_IBUF'. [/home/swift/wtfpga-solution/wtfpga.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/swift/wtfpga-solution/wtfpga.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/swift/wtfpga-solution/wtfpga.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/swift/wtfpga-solution/wtfpga.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/WTFpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/WTFpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.695 ; gain = 0.000 ; free physical = 989 ; free virtual = 4387
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1617.695 ; gain = 437.367 ; free physical = 1065 ; free virtual = 4463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1617.695 ; gain = 437.367 ; free physical = 1065 ; free virtual = 4463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1617.695 ; gain = 437.367 ; free physical = 1067 ; free virtual = 4465
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_reg' in module 'seven_seg_mux'
INFO: [Synth 8-5544] ROM "current" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_reg' in module 'fsm1E25C9F00'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1617.695 ; gain = 437.367 ; free physical = 1058 ; free virtual = 4456
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module WTFpga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module seven_seg_mux 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design WTFpga has unconnected port btnD
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:23 . Memory (MB): peak = 1617.695 ; gain = 437.367 ; free physical = 1042 ; free virtual = 4443
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:44 . Memory (MB): peak = 1617.695 ; gain = 437.367 ; free physical = 917 ; free virtual = 4318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:44 . Memory (MB): peak = 1617.695 ; gain = 437.367 ; free physical = 917 ; free virtual = 4318
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:44 . Memory (MB): peak = 1617.695 ; gain = 437.367 ; free physical = 916 ; free virtual = 4317
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:46 . Memory (MB): peak = 1617.695 ; gain = 437.367 ; free physical = 912 ; free virtual = 4313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:46 . Memory (MB): peak = 1617.695 ; gain = 437.367 ; free physical = 912 ; free virtual = 4313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:46 . Memory (MB): peak = 1617.695 ; gain = 437.367 ; free physical = 912 ; free virtual = 4313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:46 . Memory (MB): peak = 1617.695 ; gain = 437.367 ; free physical = 912 ; free virtual = 4313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:46 . Memory (MB): peak = 1617.695 ; gain = 437.367 ; free physical = 912 ; free virtual = 4313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:46 . Memory (MB): peak = 1617.695 ; gain = 437.367 ; free physical = 912 ; free virtual = 4313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    12|
|3     |LUT1   |     5|
|4     |LUT2   |    32|
|5     |LUT3   |    16|
|6     |LUT4   |    15|
|7     |LUT5   |    44|
|8     |FDRE   |    43|
|9     |IBUF   |    21|
|10    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |   217|
|2     |  display         |seven_seg_mux |   125|
|3     |  displayClockGen |clkdiv        |    21|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:46 . Memory (MB): peak = 1617.695 ; gain = 437.367 ; free physical = 912 ; free virtual = 4313
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1617.695 ; gain = 121.523 ; free physical = 970 ; free virtual = 4370
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:46 . Memory (MB): peak = 1617.703 ; gain = 437.367 ; free physical = 978 ; free virtual = 4378
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:49 . Memory (MB): peak = 1617.703 ; gain = 437.461 ; free physical = 966 ; free virtual = 4367
INFO: [Common 17-1381] The checkpoint '/home/swift/wtfpga-solution/wtfpga.runs/synth_1/WTFpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file WTFpga_utilization_synth.rpt -pb WTFpga_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1641.707 ; gain = 0.000 ; free physical = 968 ; free virtual = 4368
INFO: [Common 17-206] Exiting Vivado at Thu May 10 12:04:00 2018...
