# Hey ğŸ‘‹ Iâ€™m Priyanka  

ğŸ“ Electronics & Communication Engineering Student   
ğŸ”¬ Exploring **VLSI Verification** | ğŸ’» Building with **Software**   
<img align="right" src="https://media.giphy.com/media/v1.Y2lkPTc5MGI3NjExbXk4bXh6M3R4cDRkZ3o2c2Z4bG8xN3NubW1yN2d0aTQ5dG93aCZlcD12MV9naWZzX3NlYXJjaCZjdD1n/L8K62iTDkzGX6/giphy.gif" width="300"/>   
**âœ¨ About Me**   
Iâ€™m an ECE undergraduate with a strong interest in **digital design and verification**.  
I enjoy writing **structured SystemVerilog testbenches**, understanding architectures like **RISC-V**, and complementing my core skills with software tools.   

- ğŸ”§ Focused on **SystemVerilog & UVM fundamentals**
- ğŸ§  Hands-on with **class-based verification**
- ğŸ† Hackathon experience in team-based product development
- ğŸ“„ Research-oriented mindset (papers in progress)

---

## ğŸ§  Core Skills Snapshot

<p>
  <img src="https://img.shields.io/badge/SystemVerilog-3A3A3A?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/UVM-Verification-blue?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Verilog-HDL-orange?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Python-Programming-yellow?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/MATLAB-DSP-red?style=for-the-badge"/>
</p>

---

## ğŸ”§ Technologies I Work With

### ğŸ§© VLSI / Core
<img src="https://img.icons8.com/color/48/logic-gate-and.png"/>
<img src="https://img.icons8.com/color/48/microchip.png"/>
<img src="https://img.icons8.com/color/48/oscilloscope.png"/>

- SystemVerilog (Testbenches, Assertions â€“ basics)
- UVM (Environment structure, sequences â€“ learning)
- Verilog HDL
- Digital Logic & Computer Architecture
- RISC-V module-level verification
- EDA Playground

---

### ğŸ’» Software & Programming
<img src="https://img.icons8.com/color/48/python.png"/>  <img src="https://img.icons8.com/color/48/matlab.png"/>  <img src="https://img.icons8.com/color/48/c-programming.png"/>  <img src="https://img.icons8.com/color/48/html-5.png"/>
<img src="https://img.icons8.com/color/48/css3.png"/>

- Python
- MATLAB (Filter design & signal processing)
- C (Basics)
- HTML, CSS, JavaScript

---

## ğŸš€ Projects
- **RISC-V Verification Modules**  
  Developed class-based SystemVerilog testbenches for adders, multiplexers, logic units, registers, and program counter.

- **Student Mental Health App (Hackathon)**  
  Designed an app with mood tracking, dashboards, anonymous counseling, and role-based access.

- **MATLAB DSP Experiments**  
  Implemented Butterworth and Chebyshev filters (LPF, HPF, BPF, BSF).

---

## ğŸ“š Research
- ğŸ“ Contributed to **two research papers**, currently under publication process

---

## ğŸ§° Tools & Platforms
<img src="https://img.icons8.com/color/48/visual-studio-code-2019.png"/>
<img src="https://img.icons8.com/color/48/git.png"/>
<img src="https://img.icons8.com/color/48/github.png"/>
<img src="https://img.icons8.com/color/48/linux.png"/>

- VS Code  
- Git & GitHub  
- Linux (Basics)

---

## ğŸ“Š GitHub Overview
![Priyanka's GitHub stats](https://github-readme-stats.vercel.app/api?username=Priyankas-ece&show_icons=true&theme=tokyonight)

---

## ğŸŒ Letâ€™s Connect
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Connect-blue?style=for-the-badge&logo=linkedin)](https://www.linkedin.com/in/YOUR-LINKEDIN)
[![Portfolio](https://img.shields.io/badge/Portfolio-Visit-black?style=for-the-badge)](https://YOUR-PORTFOLIO-LINK)
[![Email](https://img.shields.io/badge/Email-Contact-red?style=for-the-badge&logo=gmail)](mailto:YOURMAIL@gmail.com)

---

â­ Always learning, always building â€” one module at a time.
