<stg><name>load_matrix_from_dram</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %t_capacity_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %t_capacity

]]></Node>
<StgValue><ssdm name="t_capacity_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %icmp_ln45 = icmp_sgt  i32 %t_capacity_read, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:14 %select_ln45 = select i1 %icmp_ln45, i32 64, i32 %t_capacity_read

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %store_ln45 = store i32 %select_ln45, i32 %M_t_capacity

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:16 %call_ln0 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="32">
<![CDATA[
entry:4 %empty = trunc i32 %cols_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="32">
<![CDATA[
entry:5 %empty_22 = trunc i32 %rows_read

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %store_ln42 = store i32 %rows_read, i32 %M_rows

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %store_ln43 = store i32 %cols_read, i32 %M_cols

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:16 %call_ln0 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %empty_23 = icmp_sgt  i32 %rows_read, i32 0

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:18 %smax = select i1 %empty_23, i31 %empty_22, i31 0

]]></Node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %empty_24 = icmp_sgt  i32 %cols_read, i32 0

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:20 %smax2 = select i1 %empty_24, i31 %empty, i31 0

]]></Node>
<StgValue><ssdm name="smax2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %A_dram_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_dram_read

]]></Node>
<StgValue><ssdm name="A_dram_read_2"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="62" op_0_bw="31">
<![CDATA[
entry:21 %smax_cast = zext i31 %smax

]]></Node>
<StgValue><ssdm name="smax_cast"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="62" op_0_bw="31">
<![CDATA[
entry:22 %smax2_cast = zext i31 %smax2

]]></Node>
<StgValue><ssdm name="smax2_cast"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
entry:23 %bound5 = mul i62 %smax_cast, i62 %smax2_cast

]]></Node>
<StgValue><ssdm name="bound5"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4, i32 %cols_read, i62 %bound5, i32 %A_dram_read_2, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %store_ln44 = store i32 0, i32 %M_t

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4, i32 %cols_read, i62 %bound5, i32 %A_dram_read_2, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
entry:25 %ret_ln62 = ret

]]></Node>
<StgValue><ssdm name="ret_ln62"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="A_dram_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_dram_read"/></StgValue>
</port>
<port id="37" name="rows" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rows"/></StgValue>
</port>
<port id="38" name="cols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cols"/></StgValue>
</port>
<port id="39" name="t_capacity" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="t_capacity"/></StgValue>
</port>
<port id="40" name="M_rows" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="M_rows"/></StgValue>
</port>
<port id="41" name="M_cols" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="M_cols"/></StgValue>
</port>
<port id="42" name="M_t" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="M_t"/></StgValue>
</port>
<port id="43" name="M_t_capacity" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="M_t_capacity"/></StgValue>
</port>
<port id="44" name="M_e_0" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="M_e_1" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="M_e_2" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="M_e_3" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="_ssdm_op_Read.ap_auto.i32" to="t_capacity_read" fromId="48" toId="5">
</dataflow>
<dataflow id="50" from="t_capacity" to="t_capacity_read" fromId="39" toId="5">
</dataflow>
<dataflow id="51" from="t_capacity_read" to="icmp_ln45" fromId="5" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_52" to="icmp_ln45" fromId="52" toId="6">
</dataflow>
<dataflow id="54" from="icmp_ln45" to="select_ln45" fromId="6" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_52" to="select_ln45" fromId="52" toId="7">
</dataflow>
<dataflow id="56" from="t_capacity_read" to="select_ln45" fromId="5" toId="7">
</dataflow>
<dataflow id="57" from="select_ln45" to="store_ln45" fromId="7" toId="8">
</dataflow>
<dataflow id="58" from="M_t_capacity" to="store_ln45" fromId="43" toId="8">
</dataflow>
<dataflow id="60" from="load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2" to="call_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="61" from="M_e_0" to="call_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="62" from="M_e_1" to="call_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="63" from="M_e_2" to="call_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="64" from="M_e_3" to="call_ln0" fromId="47" toId="9">
</dataflow>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.i32" to="cols_read" fromId="48" toId="10">
</dataflow>
<dataflow id="66" from="cols" to="cols_read" fromId="38" toId="10">
</dataflow>
<dataflow id="67" from="_ssdm_op_Read.ap_auto.i32" to="rows_read" fromId="48" toId="11">
</dataflow>
<dataflow id="68" from="rows" to="rows_read" fromId="37" toId="11">
</dataflow>
<dataflow id="69" from="cols_read" to="empty" fromId="10" toId="12">
</dataflow>
<dataflow id="70" from="rows_read" to="empty_22" fromId="11" toId="13">
</dataflow>
<dataflow id="71" from="rows_read" to="store_ln42" fromId="11" toId="14">
</dataflow>
<dataflow id="72" from="M_rows" to="store_ln42" fromId="40" toId="14">
</dataflow>
<dataflow id="73" from="cols_read" to="store_ln43" fromId="10" toId="15">
</dataflow>
<dataflow id="74" from="M_cols" to="store_ln43" fromId="41" toId="15">
</dataflow>
<dataflow id="75" from="load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2" to="call_ln0" fromId="59" toId="16">
</dataflow>
<dataflow id="76" from="M_e_0" to="call_ln0" fromId="44" toId="16">
</dataflow>
<dataflow id="77" from="M_e_1" to="call_ln0" fromId="45" toId="16">
</dataflow>
<dataflow id="78" from="M_e_2" to="call_ln0" fromId="46" toId="16">
</dataflow>
<dataflow id="79" from="M_e_3" to="call_ln0" fromId="47" toId="16">
</dataflow>
<dataflow id="80" from="rows_read" to="empty_23" fromId="11" toId="17">
</dataflow>
<dataflow id="82" from="StgValue_81" to="empty_23" fromId="81" toId="17">
</dataflow>
<dataflow id="83" from="empty_23" to="smax" fromId="17" toId="18">
</dataflow>
<dataflow id="84" from="empty_22" to="smax" fromId="13" toId="18">
</dataflow>
<dataflow id="86" from="StgValue_85" to="smax" fromId="85" toId="18">
</dataflow>
<dataflow id="87" from="cols_read" to="empty_24" fromId="10" toId="19">
</dataflow>
<dataflow id="88" from="StgValue_81" to="empty_24" fromId="81" toId="19">
</dataflow>
<dataflow id="89" from="empty_24" to="smax2" fromId="19" toId="20">
</dataflow>
<dataflow id="90" from="empty" to="smax2" fromId="12" toId="20">
</dataflow>
<dataflow id="91" from="StgValue_85" to="smax2" fromId="85" toId="20">
</dataflow>
<dataflow id="92" from="_ssdm_op_Read.ap_auto.i32" to="A_dram_read_2" fromId="48" toId="21">
</dataflow>
<dataflow id="93" from="A_dram_read" to="A_dram_read_2" fromId="36" toId="21">
</dataflow>
<dataflow id="94" from="smax" to="smax_cast" fromId="18" toId="22">
</dataflow>
<dataflow id="95" from="smax2" to="smax2_cast" fromId="20" toId="23">
</dataflow>
<dataflow id="96" from="smax_cast" to="bound5" fromId="22" toId="24">
</dataflow>
<dataflow id="97" from="smax2_cast" to="bound5" fromId="23" toId="24">
</dataflow>
<dataflow id="99" from="load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4" to="call_ln0" fromId="98" toId="25">
</dataflow>
<dataflow id="100" from="cols_read" to="call_ln0" fromId="10" toId="25">
</dataflow>
<dataflow id="101" from="bound5" to="call_ln0" fromId="24" toId="25">
</dataflow>
<dataflow id="102" from="A_dram_read_2" to="call_ln0" fromId="21" toId="25">
</dataflow>
<dataflow id="103" from="M_e_0" to="call_ln0" fromId="44" toId="25">
</dataflow>
<dataflow id="104" from="M_e_1" to="call_ln0" fromId="45" toId="25">
</dataflow>
<dataflow id="105" from="M_e_2" to="call_ln0" fromId="46" toId="25">
</dataflow>
<dataflow id="106" from="M_e_3" to="call_ln0" fromId="47" toId="25">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="107" toId="26">
</dataflow>
<dataflow id="109" from="M_e_0" to="specmemcore_ln0" fromId="44" toId="26">
</dataflow>
<dataflow id="111" from="StgValue_110" to="specmemcore_ln0" fromId="110" toId="26">
</dataflow>
<dataflow id="113" from="StgValue_112" to="specmemcore_ln0" fromId="112" toId="26">
</dataflow>
<dataflow id="115" from="StgValue_114" to="specmemcore_ln0" fromId="114" toId="26">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="107" toId="27">
</dataflow>
<dataflow id="117" from="M_e_1" to="specmemcore_ln0" fromId="45" toId="27">
</dataflow>
<dataflow id="118" from="StgValue_110" to="specmemcore_ln0" fromId="110" toId="27">
</dataflow>
<dataflow id="119" from="StgValue_112" to="specmemcore_ln0" fromId="112" toId="27">
</dataflow>
<dataflow id="120" from="StgValue_114" to="specmemcore_ln0" fromId="114" toId="27">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="107" toId="28">
</dataflow>
<dataflow id="122" from="M_e_2" to="specmemcore_ln0" fromId="46" toId="28">
</dataflow>
<dataflow id="123" from="StgValue_110" to="specmemcore_ln0" fromId="110" toId="28">
</dataflow>
<dataflow id="124" from="StgValue_112" to="specmemcore_ln0" fromId="112" toId="28">
</dataflow>
<dataflow id="125" from="StgValue_114" to="specmemcore_ln0" fromId="114" toId="28">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="107" toId="29">
</dataflow>
<dataflow id="127" from="M_e_3" to="specmemcore_ln0" fromId="47" toId="29">
</dataflow>
<dataflow id="128" from="StgValue_110" to="specmemcore_ln0" fromId="110" toId="29">
</dataflow>
<dataflow id="129" from="StgValue_112" to="specmemcore_ln0" fromId="112" toId="29">
</dataflow>
<dataflow id="130" from="StgValue_114" to="specmemcore_ln0" fromId="114" toId="29">
</dataflow>
<dataflow id="131" from="StgValue_81" to="store_ln44" fromId="81" toId="30">
</dataflow>
<dataflow id="132" from="M_t" to="store_ln44" fromId="42" toId="30">
</dataflow>
<dataflow id="133" from="load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4" to="call_ln0" fromId="98" toId="31">
</dataflow>
<dataflow id="134" from="cols_read" to="call_ln0" fromId="10" toId="31">
</dataflow>
<dataflow id="135" from="bound5" to="call_ln0" fromId="24" toId="31">
</dataflow>
<dataflow id="136" from="A_dram_read_2" to="call_ln0" fromId="21" toId="31">
</dataflow>
<dataflow id="137" from="M_e_0" to="call_ln0" fromId="44" toId="31">
</dataflow>
<dataflow id="138" from="M_e_1" to="call_ln0" fromId="45" toId="31">
</dataflow>
<dataflow id="139" from="M_e_2" to="call_ln0" fromId="46" toId="31">
</dataflow>
<dataflow id="140" from="M_e_3" to="call_ln0" fromId="47" toId="31">
</dataflow>
</dataflows>


</stg>
