

from ..Common import printWarning, roundUp, print2, DebugConfig, DataDirection, \
  INDEX_CHARS, IsaVersion


from rocisa.code import Module, TextBlock, StructuredModule, KernelBody, Label
from rocisa.label import LabelManager

from rocisa.container import MUBUFModifiers, vgpr, sgpr, accvgpr, mgpr
from rocisa.enum import InstType, SelectBit, CacheScope
from rocisa.instruction import MFMAInstruction

import math
from copy import deepcopy
from dataclasses import dataclass, field
from typing import Dict, List, NamedTuple, Optional,Tuple, Type
from contextlib import contextmanager
from collections import deque
from rocisa import rocIsa, countInstruction, countGlobalRead, \
            countLocalRead, countLocalWrite, countDSStoreB256, getMFMAs
from rocisa.code import Module, TextBlock, StructuredModule, KernelBody
from rocisa.container import RegisterContainer, replaceHolder, HWRegContainer, VCC, vgpr, sgpr, DPPModifiers, DSModifiers, EXEC
from rocisa.label import LabelManager
from rocisa.asmpass import rocIsaPass, rocIsaPassOption
from rocisa.instruction import BufferLoadB128, BufferLoadB32, BufferLoadB64, \
  BufferLoadD16B16, BufferLoadD16U8, DSLoad2B32, DSLoad2B64, DSLoadB128, \
  DSLoadB32, DSLoadB64, DSLoadB64TrB16, DSLoadInstruction, DSLoadU16, \
  DSLoadU8, DSStore2B32, DSStore2B64, DSStoreB128, DSStoreB16, DSStoreB256, \
  DSStoreB32, DSStoreB64, DSStoreB8, DSStoreInstruction, FlatLoadB128, FlatLoadB32, \
  FlatLoadB64, FlatStoreB128, FlatStoreB32, FlatStoreB64, Instruction, MacroInstruction, \
  MFMAInstruction, MXMFMAInstruction, SAddU32, SAddCU32, SBarrier, SBranch, SCBranchSCC0, SCBranchSCC1, SCBranchVCCNZ, SCmpEQU32, SCmpLeU32, \
  SMFMAInstruction, SNop, SSetPrior, SSetRegIMM32B32, SSubU32, SSubBU32, SWaitCnt, SWaitAlu, SXorB32, \
  SLongBranchPositive, VAccvgprWrite, VFmaMixF32, VMadMixF32, VMovB32, VAndB32, VCmpXEqU32, VCndMaskB32, VReadfirstlaneB32, \
  VMovB64, VLShiftRightB32, VLShiftLeftB32, VMulLOU32, VAddU32, VAddCOU32, VAddCCOU32, VXorB32, \
  SMovB32, SMulI32, FlatStoreB32, SWaitCnt, SMovB64, VSubU32, VPermlane16SwapB32, MFMAInstruction
from rocisa.register import RegisterPool
from rocisa.enum import RegisterType, DataTypeEnum
# Store various scheduling info
class ScheduleInfo:

  availableVgprATiles = field(init=False)
  availableVgprBTiles = field(init=False)

  usedVgprATiles = field(init=False)
  usedVgprBTiles = field(init=False)

  def __init__(self, aTileInfo, bTileInfo):
    # TODOBS: check that vgpr tiles are init first before calling these
    self.availableVgprATiles = deque(list(range(len(aTileInfo.vgprTiles))))
    self.availableVgprBTiles = deque(list(range(len(bTileInfo.vgprTiles))))

    self.usedVgprATiles = dict()
    self.usedVgprBTiles = dict()


# Tile info
class TileInfo:

  class RegisterList:
    regPool = field(init=False)
    regValues : List[int] = field(init=False)

    def __init__(self, pool):
      self.regPool = pool
      self.regValues = []

    def append(self, val):
      self.regValues.append(val)

    def index(self, val):
      return self.regValues.index(val)

    def __iter__(self):
      for vals in self.regValues:
        yield vals

    def __len__(self):
      return len(self.regValues)

    def __str__(self):
      return str(self.regValues)

  class RegisterTileInfo:
    tileSize: int = 0
    regList = field(init=False)

    def __init__(self, pool):
      self.regList = TileInfo.RegisterList(pool)

    def append(self, val):
      self.regList.append(val)

    def index(self, val):
      return self.regList.index(val)

    def __iter__(self):
      # The generator automatically handles the iteration logic
      for vals in self.regList:
        yield vals

    def __str__(self):
      return str(self.regList)

  class SubtileInfo:
    tc: str = field(init=False)
    subtileId: List[int] = field(init=False)

    # List of GR that loads this subtile
    globalReadMap: List[int] = field(init=False)
    # List of LR that loads this subtile
    localReadMap: List[int] = field(init=False)

    # Store registers used for constant offsets
    useSgpr = field(init=False)
    regListId: int = -1

    def __init__(self, tc, subtileId):
      self.tc = tc
      self.subtileId = subtileId
      self.globalReadMap = []
      self.localReadMap = []

  tc: str = field(init=False)
  bpe: float = 0
  depthUBytes: int = 0
  loadWidthLR: int = 0  # load width in bytes for local reads

  # MMA Shape is w.r.t to data element (not size in bytes)
  #
  mmaTileShape: List[int] = field(init=False)
  mmaTileSize: int = 0 # subtile size in bytes
  mmaTileLocalTotalCount: int = 0 # total number of mmaTiles
  mmaTileRegCount: int = 0 # number of registers needed for per mma tile for specific A/B matrix

  subtileShape: List[int] = field(init=False)
  subtileSize: int = 0 # subtile size in bytes
  subtileLocalTotalCount: int = 0

  globalMMATileGrid: List[int]  = field(init=False)
  globalSubtileGrid: List[int]  = field(init=False)

  localMMATileGrid: List[int]  = field(init=False)
  localSubtileGrid: List[int]  = field(init=False)

  localSubtiles: List[SubtileInfo] = field(init=False)
  localSubtilesRegister: List[RegisterList] = field(init=False)

  loadRatioGR: int = 0
  numGRPerSubtile: int = 0 # may not be needed
  numGRTotal: int = 0

  loadRatioLR: int = 0
  numLRPerSubtile: int = 0 # may not be needed
  numLRTotal: int = 0

  sharedVgprGROffset: List[int] = field(init=False)
  sharedVgprLROffset: List[int] = field(init=False)
  sharedVgprLROffsetSwap: List[int] = field(init=False)

  vgprTileFactor: float = 1.0
  # VGPR buffers available for this tile
  vgprTiles: List[RegisterTileInfo] = field(init=False)

  def __init__(self, tc, kernel):
    self.subtileShape = [1, 2]

    isAB = tc in ['A', 'B']

    self.tc = tc

    if isAB:
      self.vgprTileFactor = 1.0 if tc == 'A' else 1.0
      miWaveGroupSize0 = kernel["MIWaveGroup"][0 if tc == 'A' else 1]
      miWaveGroupSize1 = 1

      macroTile = kernel["MacroTile%s"%tc]
      depthU = kernel["DepthU"]
      bpe = kernel["ProblemType"]["DataType%s"%tc].numBytes()
      self.bpe = bpe
      self.depthUBytes = int(depthU * bpe)

      numWaves = kernel["MIWaveGroup"][0] * kernel["MIWaveGroup"][1]

      # Always assumes widest load is used
      loadWidth = 128
      # Number of bytes loaded per wave with widest load width, global
      numBytesGRPerWave = (loadWidth // 8) * kernel["WavefrontSize"]
      # Number of bytes loaded per wave with widest load width, local
      numBytesLRPerWave = (loadWidth // 8) * kernel["WavefrontSize"]

      # MMA Tile Shape is based on matrix instruction
      mmaTileShape0 = kernel["MatrixInstM"]
      mmaTileShape1 = kernel["MatrixInstK"]
      self.mmaTileShape = [mmaTileShape0, mmaTileShape1]
      mmaTileGrid0 = macroTile // mmaTileShape0
      mmaTileGrid1 = depthU // mmaTileShape1

      subtileShape0 = self.subtileShape[0]
      subtileShape1 = self.subtileShape[1]
    else: # Tile info for C matrix
      # TODOBS: check if 'C' or 'D'.. decide which to use
      self.vgprTileFactor = 1.0
      miWaveGroupSize0 = kernel["MIWaveGroup"][0]
      miWaveGroupSize1 = kernel["MIWaveGroup"][1]

      macroTile = kernel["MacroTile0"]
      depthU = kernel["MacroTile1"]
      bpe = kernel["ProblemType"]["ComputeDataType"].numBytes()
      self.bpe = bpe
      self.depthUBytes = int(depthU * bpe)

      numWaves = kernel["MIWaveGroup"][0] * kernel["MIWaveGroup"][1]

      # Always assumes widest load is used
      loadWidth = 128
      # Number of bytes loaded per wave with widest load width, global
      numBytesGRPerWave = (loadWidth // 8) * kernel["WavefrontSize"]
      # Number of bytes loaded per wave with widest load width, local
      numBytesLRPerWave = (loadWidth // 8) * kernel["WavefrontSize"]

      # MMA Tile Shape is based on matrix instruction
      mmaTileShape0 = kernel["MatrixInstM"]
      mmaTileShape1 = kernel["MatrixInstM"]
      self.mmaTileShape = [mmaTileShape0, mmaTileShape1]
      mmaTileGrid0 = macroTile // mmaTileShape0
      mmaTileGrid1 = depthU // mmaTileShape1

      subtileShape0 = self.subtileShape[0]
      subtileShape1 = self.subtileShape[0]

    assert kernel["MatrixInstM"] == 16 and kernel["MatrixInstN"] == 16, \
      "SubtileBasedKernel only supports MatrixInstM=16 and MatrixInstN=16, got %ux%u" % (kernel["MatrixInstM"], kernel["MatrixInstN"])
    assert kernel["MatrixInstK"] in (32, 128), \
      "SubtileBasedKernel only supports MatrixInstK=32 (bf16) or MatrixInstK=128 (mxfp4), got %u" % kernel["MatrixInstK"]

    self.mmaTileSize = int(mmaTileShape0 * mmaTileShape1 * bpe)
    self.loadWidthLR = self.mmaTileSize // kernel["WavefrontSize"]
    # Number of registers needed for one tile, count w.r.t dword
    self.mmaTileRegCount = (self.mmaTileSize // kernel["WavefrontSize"]) // 4
    # Number of mma tiles for each wave
    self.mmaTileLocalTotalCount = (mmaTileGrid0 // miWaveGroupSize0) * (mmaTileGrid1 // miWaveGroupSize1)

    # Subtile Shape is w.r.t of units of mma tile

    self.subtileSize = subtileShape0 * subtileShape1 * self.mmaTileSize

    # TODO: This won't be needed if we assume all loads are split
    # Compute number of mfma tiles globally in MT0 dim

    self.globalMMATileGrid = [mmaTileGrid0, mmaTileGrid1]
    self.globalSubtileGrid = [mmaTileGrid0 // subtileShape0, mmaTileGrid1 // subtileShape1]

    # Compute number of mfma tiles locally (wave pov)
    self.localMMATileGrid = deepcopy(self.globalMMATileGrid)
    self.localSubtileGrid = deepcopy(self.globalSubtileGrid)
    self.localMMATileGrid[0] //= miWaveGroupSize0
    self.localSubtileGrid[0] //= miWaveGroupSize0
    self.localMMATileGrid[1] //= miWaveGroupSize1
    self.localSubtileGrid[1] //= miWaveGroupSize1

    self.subtileLocalTotalCount = self.localSubtileGrid[0] * self.localSubtileGrid[1]

    # Allocate subtileInfo structs
    self.localSubtiles = []
    self.localSubtilesRegister = []
    for sId0 in range(self.localSubtileGrid[0]):
      for sId1 in range(self.localSubtileGrid[1]):
        self.localSubtiles.append(TileInfo.SubtileInfo(tc, [sId0, sId1]))

    if isAB:
      # Compute load ratio
      # Represents the amount of subtiles fetched by a single global load across all waves
      # < 1 means a global load fetches multiple subtiles
      self.loadRatioGR = (numBytesGRPerWave * numWaves) / self.subtileSize / miWaveGroupSize0
      self.numGRPerSubtile = int(math.ceil(1/self.loadRatioGR))
      self.numGRTotal = int((self.localSubtileGrid[0] * self.localSubtileGrid[1]) / self.loadRatioGR)

      # Compute load ratio
      # Represents the amount of subtiles fetched by a single ds_read
      # < 1 means a global load fetches multiple subtiles
      self.loadRatioLR = (numBytesLRPerWave) / self.subtileSize
      self.numLRPerSubtile = int(math.ceil(1/self.loadRatioLR))
      self.numLRTotal = int((self.localSubtileGrid[0] * self.localSubtileGrid[1]) / self.loadRatioLR)

      # Scale tensor geometry (MX block scaling)
      mxBlockKey = "MXBlock%s"%tc
      self.mxBlock = kernel["ProblemType"].get(mxBlockKey, 0)
      if self.mxBlock > 0:
        self.scaleBpe = 1  # UE8M0 = 1 byte
        self.scaleMMATileK = mmaTileShape1 // self.mxBlock
        self.scaleDepthU = depthU // self.mxBlock
        self.scaleLoadWidth = self.scaleBpe  # 1 byte per load (DSLoadU8)
        self.scaleBlockSize = (self.scaleDepthU * self.scaleBpe) // self.scaleLoadWidth
        assert self.scaleBlockSize > 0 and (self.scaleBlockSize & (self.scaleBlockSize - 1)) == 0, \
          "scaleBlockSize must be power of 2, got %d" % self.scaleBlockSize
        self.numLRScalePerSubtile = 1  # 1 VGPR; MMA tile selection via ds_offset at emit time
      else:
        self.scaleBpe = 0
        self.scaleMMATileK = 0
        self.scaleDepthU = 0
        self.scaleLoadWidth = 0
        self.scaleBlockSize = 0
        self.numLRScalePerSubtile = 0

      # Map subtiles to GR
      for sId0 in range(self.localSubtileGrid[0]):
        for sId1 in range(self.localSubtileGrid[1]):
          linearId = self.getLocalSubtileLinearId(sId0, sId1)
          subtileInfo = self.localSubtiles[linearId]
          baseGR = math.floor(linearId / self.loadRatioGR)
          for nGL in range(self.numGRPerSubtile):
            subtileInfo.globalReadMap.append(baseGR + nGL)
          baseLR = math.floor(linearId / self.loadRatioLR)
          for nLL in range(self.numLRPerSubtile):
            subtileInfo.localReadMap.append(baseLR + nLL)
          # print("GR map", sId0, sId1, subtileInfo.globalReadMap)
          # print("LR map", sId0, sId1, subtileInfo.localReadMap)



  def __str__(self):
    lines = [
      f"TileInfo(tc={self.tc})",
      f"  mmaTileShape:           {self.mmaTileShape if isinstance(getattr(self, 'mmaTileShape', None), list) else 'not set'}",
      f"  mmaTileSize:            {self.mmaTileSize} bytes",
      f"  mmaTileRegCount:        {self.mmaTileRegCount}",
      f"  mmaTileLocalTotalCount: {self.mmaTileLocalTotalCount}",
      f"  subtileShape:           {self.subtileShape}",
      f"  subtileSize:            {self.subtileSize} bytes",
      f"  subtileLocalTotalCount: {self.subtileLocalTotalCount}",
      f"  globalMMATileGrid:      {self.globalMMATileGrid}",
      f"  globalSubtileGrid:      {self.globalSubtileGrid}",
      f"  localMMATileGrid:       {self.localMMATileGrid}",
      f"  localSubtileGrid:       {self.localSubtileGrid}",
      f"  loadRatioGR:            {self.loadRatioGR}",
      f"  numGRPerSubtile:        {self.numGRPerSubtile}",
      f"  numGRTotal:             {self.numGRTotal}",
      f"  loadRatioLR:            {self.loadRatioLR}",
      f"  numLRPerSubtile:        {self.numLRPerSubtile}",
      f"  numLRTotal:             {self.numLRTotal}",
      f"  vgprTileFactor:         {self.vgprTileFactor}",
      f"  vgprTiles:              {[str(t) for t in self.vgprTiles] if isinstance(getattr(self, 'vgprTiles', None), list) else 'not allocated'}",
      f"  sharedVgprGROffset:     {self.sharedVgprGROffset if isinstance(getattr(self, 'sharedVgprGROffset', None), list) else 'not allocated'}",
      f"  sharedVgprLROffset:     {self.sharedVgprLROffset if isinstance(getattr(self, 'sharedVgprLROffset', None), list) else 'not allocated'}",
    ]
    return "\n".join(lines)

  ####################################
  # Given 2d local mma tile Id, return 2d id for local subtile containing that tile
  def getLocalSubtileIdFromMMATile(self, mmaId0, mmaId1):
    return [mmaId0 // self.subtileShape[0], mmaId1 // self.subtileShape[1]]

  def getLocalSubtileLinearId(self, sId0, sId1):
    # Returns linear id for subtiles assumes block col major format
    return sId1 * self.localSubtileGrid[0] + sId0

  def getLocalSubtileIdFromLinearId(self, linearId):
    sId0 = linearId % self.localSubtileGrid[0]
    sId1 = linearId // self.localSubtileGrid[0]
    return [sId0, sId1]

  def getSubtileShapeLinearId(self, k0, k1):
    # Returns linear id within a subtile, col major
    return k1 * self.subtileShape[0] + k0

  def getLocalMMATileLinearId(self, mmaId0, mmaId1):
    # Returns linear id for subtiles assumes block col major format
    return mmaId1 * self.localMMATileGrid[0] + mmaId0

  def allocOffsetRegisters(self, writer, kernel):
    self.sharedVgprGROffset = []
    self.sharedVgprLROffset = []
    self.sharedVgprLROffsetSwap = []

    for i in range(self.numGRPerSubtile):
      self.sharedVgprGROffset.append(writer.vgprPool.checkOut(1))
    for i in range(self.numLRPerSubtile):
      self.sharedVgprLROffset.append(writer.vgprPool.checkOut(1))
      self.sharedVgprLROffsetSwap.append(writer.vgprPool.checkOut(1))

    # Allocate registers for each subtile
    # TODOBS: Check TLU instead of hardcoding False
    perpDimSize = (self.localSubtileGrid[1] if False else self.localSubtileGrid[0])
    if self.loadRatioGR == 2.0:
      perpDimSize = math.ceil(perpDimSize / self.loadRatioGR)

    # TOBODS: Can this be done better
    for reg in range(perpDimSize):
      tmpSgprBuffer = 10 # Hardcoded for now, the amount of sgprs to use for temps
      sgprLimit = writer.states.regCaps["MaxSgpr"] - tmpSgprBuffer
      regPool = writer.sgprPool if writer.sgprPool.size() < sgprLimit else writer.vgprPool
      self.localSubtilesRegister.append(TileInfo.RegisterList(regPool))
      # No registers needed for perp 0
      if reg == 0:
        continue
      if regPool == writer.sgprPool:
        # TODOBS: Need to prevent overflow here, better way to do it?
        self.localSubtilesRegister[-1].append(regPool.checkOut(1, preventOverflow=False))
      else:
        for i in range(self.numGRPerSubtile):
          self.localSubtilesRegister[-1].append(regPool.checkOut(1, preventOverflow=False))
    # Iterate through subtiles and allocate vgpr/sgpr if needed
    linearId = 0
    for st in self.localSubtiles:

      # Get 2D Id for subtile
      sId0, sId1 = self.getLocalSubtileIdFromLinearId(linearId)
      linearId += 1

      # TODOBS: Check TLU instead of hardcoding
      slowId = sId1 if False else sId0
      # Only associate a SGPR to 1 other subtile when loadRatioGR == 2.0
      if self.loadRatioGR == 2.0:
        slowId = int(slowId // self.loadRatioGR)
      st.regListId = slowId
      st.useSgpr = self.localSubtilesRegister[slowId].regPool == writer.sgprPool

  def allocVgprTileRegisters(self, writer, kernel):
    self.vgprTiles = []

    numMMATiles = self.localMMATileGrid[0] * self.localMMATileGrid[1]
    for i in range(int(self.vgprTileFactor * numMMATiles)):
      if self.tc in ['A', 'B']:
        self.vgprTiles.append(TileInfo.RegisterTileInfo(writer.vgprPool))
      else:
        useAgpr = True
        if useAgpr:
          maxAgpr = writer.states.regCaps["PhysicalMaxVgpr"] - writer.states.regCaps["MaxVgpr"]
          # TODOBS: agpr limit is hardcoded here.. fix
          if writer.agprPool.size() < maxAgpr:
            self.vgprTiles.append(TileInfo.RegisterTileInfo(writer.agprPool))
          else:
            self.vgprTiles.append(TileInfo.RegisterTileInfo(writer.vgprPool))

      # TODOBS: Hard code this block for now?
      for j in range(0, self.mmaTileRegCount, 4):
        pool = self.vgprTiles[-1].regList.regPool
        vstart = pool.checkOutAligned(4,4)
        for k in range(4):
          self.vgprTiles[-1].append(vstart + k)



  def deallocOffsetRegisters(self, writer, kernel):
    # checkin GR registers
    for voff in self.sharedVgprGROffset:
      writer.vgprPool.checkIn(voff)
    # checkin LR registers
    for voff in self.sharedVgprLROffset:
      writer.vgprPool.checkIn(voff)
    # checkin LR registers
    for voff in self.sharedVgprLROffsetSwap:
      writer.vgprPool.checkIn(voff)


    for reg in self.localSubtilesRegister:
      regPool = reg.regPool
      for val in reg.regValues:
        regPool.checkIn(val)

  def deallocVgprTileRegisters(self, writer, kernel):
    # checkin GR registers
    for vtiles in self.vgprTiles:
      pool = vtiles.regList.regPool
      for vval in vtiles:
        # TODOBS: kinda hacky but checks in every 4 vgprs
        # to avoid double checking in vgprs
        if vtiles.index(vval) % 4 == 0:
          pool.checkIn(vval)

def _computeLROffset(module, kernel, tileInfo, colOffset, rowOffset):
  tc = tileInfo.tc
  wavesize = kernel["WavefrontSize"]
  depthUBytes = tileInfo.depthUBytes
  loadWidth = tileInfo.loadWidthLR
  numMFMACols = int(tileInfo.mmaTileShape[1] * tileInfo.bpe) // loadWidth  # TN case only
  blockSize = depthUBytes // loadWidth

  module.add(VMovB32(dst=vgpr(tileInfo.sharedVgprLROffset[0]), src=vgpr(colOffset), comment="%s: laneId"%tc))
  for vgprId in range(1, len(tileInfo.sharedVgprLROffset)):
    module.add(VAddU32(dst=vgpr(tileInfo.sharedVgprLROffset[vgprId]), src0=vgpr(tileInfo.sharedVgprLROffset[vgprId-1]), src1=hex(numMFMACols), comment="%s: colOffset for MFMA %u of subtile"%(tc, vgprId)))
    module.add(VAndB32(dst=vgpr(tileInfo.sharedVgprLROffset[vgprId]), src0=vgpr(tileInfo.sharedVgprLROffset[vgprId]), src1=hex(blockSize-1), comment="%s: colOffset = colOffset %% block_size"%tc))

  for vgprId in range(0, len(tileInfo.sharedVgprLROffset)):
    module.add(VLShiftLeftB32(dst=vgpr(tileInfo.sharedVgprLROffset[vgprId]), shiftHex=hex(loadWidth.bit_length()-1), src=vgpr(tileInfo.sharedVgprLROffset[vgprId]), comment="%s: colOffset*loadWidth"%tc))
    module.add(VAddU32(dst=vgpr(tileInfo.sharedVgprLROffset[vgprId]), src0=vgpr(tileInfo.sharedVgprLROffset[vgprId]), src1=vgpr(rowOffset), comment="%s: row + col"%tc))

def _applyWavePartitionLROffset(module, writer, kernel, tileInfo):
  """Apply wave-based partition offset to LR offsets.

  loadRatioGR >= 2.0: no partition needed, contiguous subtiles (1x4 for A , 4x1 for B)
  loadRatioGR == 1.0: 2x2 config, each wave loads half of the subtile
  loadRatioGR == 0.5: 4x1 for A , 1x4 for B. Split in 4 subtiles groups
  """
  tc = tileInfo.tc

  if tileInfo.loadRatioGR >= 2.0:
    return

  wavesize = kernel["WavefrontSize"]
  depthUBytes = tileInfo.depthUBytes
  MT = tileInfo.globalMMATileGrid[0] * tileInfo.mmaTileShape[0]

  waveId = writer.vgprPool.checkOut(1)
  module.add(VLShiftRightB32(dst=vgpr(waveId), shiftHex=hex(wavesize.bit_length()-1), src=vgpr("Serial"), comment="waveId"))

  # Interleaved needed to be compatible with tensilelite storeC code.
  interleaved = True
  if tileInfo.loadRatioGR == 1.0:
    # W0 W2
    # W1 W3
    # W1-3 : A / W2-3 : B
    if tc == 'A':
      module.add(VAndB32(dst=vgpr(waveId), src0=hex(1), src1=vgpr(waveId), comment="%s: waveId %% 2"%tc))
    else:
      module.add(VLShiftRightB32(dst=vgpr(waveId), shiftHex=hex(1), src=vgpr(waveId), comment="%s: waveId / 2"%tc))

    sInterval = tileInfo.subtileSize if interleaved else MT * depthUBytes // 2
  elif tileInfo.loadRatioGR == 0.5:
    sInterval = tileInfo.subtileSize if interleaved else MT * depthUBytes // 4
  else:
    raise NotImplementedError("Unsupported loadRatioGR for wave partition: %s"%str(tileInfo.loadRatioGR))

  tmpSgpr = writer.sgprPool.checkOut(1)
  module.add(SMovB32(dst=sgpr(tmpSgpr), src=hex(sInterval), comment="%s: interleave stride"%tc))
  module.add(VMulLOU32(dst=vgpr(waveId), src1=vgpr(waveId), src0=sgpr(tmpSgpr), comment=""))
  for vgprId in range(len(tileInfo.sharedVgprLROffset)):
    module.add(VAddU32(dst=vgpr(tileInfo.sharedVgprLROffset[vgprId]), src0=vgpr(tileInfo.sharedVgprLROffset[vgprId]), src1=vgpr(waveId), comment="%s: wave partition LR offset"%tc))

  writer.vgprPool.checkIn(waveId)
  writer.sgprPool.checkIn(tmpSgpr)

def _lraWavePartitioning(module, writer, kernel):
  """Compute waveId and apply per-matrix wave partition offsets."""
  tileInfoA = writer.states.a.tileInfo
  tileInfoB = writer.states.b.tileInfo
  _applyWavePartitionLROffset(module, writer, kernel, tileInfoA)
  _applyWavePartitionLROffset(module, writer, kernel, tileInfoB)


def setExecMask(module, writer, maskLo, maskHi):
  tmpSgpr = writer.sgprPool.checkOutAligned(2, 2, "setExecMask tmpSgpr", False)
  module.add(SMovB32(dst=sgpr(tmpSgpr), src=hex(maskLo), comment="exec mask lo"))
  module.add(SMovB32(dst=sgpr(tmpSgpr+1), src=hex(maskHi), comment="exec mask hi"))
  module.add(SMovB64(dst=EXEC(), src=sgpr(tmpSgpr, 2), comment="Set exec mask"))
  writer.sgprPool.checkIn(tmpSgpr)

##################################################
# Subroutine to generate LR offset calculation code
#
def lraTileAssignment(writer, kernel):
  module = Module()
  module.addComment0("LR Offset Calculation for Subtile Based Tiling")

  tileInfoA = writer.states.a.tileInfo
  tileInfoB = writer.states.b.tileInfo

  # Input Parameters.
  depthUBytes = tileInfoA.depthUBytes
  wavesize = kernel["WavefrontSize"]

  mi_m = tileInfoA.mmaTileShape[0]
  loadWidth = tileInfoA.loadWidthLR
  ldsRowBankSize = 64*4 # 64 banks, 4 bytes per bank
  numRowsPerLDSBanks = ldsRowBankSize // depthUBytes
  assert tileInfoA.mmaTileShape == tileInfoB.mmaTileShape, "Expect same MMA tile shape for A and B"

  blockSize = depthUBytes // loadWidth

  tmpVgpr = writer.vgprPool.checkOut(6)
  lane16, lane16Group, rotation, rowOffset, colOffset = range(tmpVgpr, tmpVgpr + 5)

  # Calculate lane16 and lane16Group for current wave (used by MFMA layout)
  module.add(VAndB32(dst=vgpr(lane16Group), src0=vgpr("Serial"), src1=wavesize-1, comment="laneId"))
  module.add(VLShiftRightB32(dst=vgpr(lane16Group), shiftHex=hex(mi_m.bit_length()-1), src=vgpr(lane16Group), comment="lane16Group"))
  module.add(VAndB32(dst=vgpr(lane16), src0=vgpr("Serial"), src1=mi_m-1, comment="laneId % 16"))

  swizzling = True
  if swizzling:
    # Get lds row id
    module.add(VLShiftRightB32(dst=vgpr(rotation), shiftHex=hex(numRowsPerLDSBanks.bit_length()-1), src=vgpr(lane16), comment="lds_row_id"))
    module.add(VLShiftRightB32(dst=vgpr(rotation), shiftHex=hex(1), src=vgpr(rotation), comment="(lds_row_id //2 )"))
    # Calculate rotation
    module.add(VLShiftLeftB32(dst=vgpr(rotation), shiftHex=hex(1), src=vgpr(rotation), comment="rotation=(lds_row_id //2) * 2"))
    # Apply rotation on Col
    module.add(VAddU32(dst=vgpr(colOffset), src0=vgpr(rotation), src1=vgpr(lane16Group), comment="colOffset = rotation + lane16Group"))
    module.add(VAndB32(dst=vgpr(colOffset), src0=vgpr(colOffset), src1=hex(blockSize-1), comment="colOffset = colOffset % blockSize"))
    # Swizzle col
    setExecMask(module, writer, 0x33333333, 0x33333333)
    module.add(VPermlane16SwapB32(dst=vgpr(colOffset), src=vgpr(colOffset), comment="apply swizzling"))
    setExecMask(module, writer, -1, -1)
  else:
    module.add(VMovB32(dst=vgpr(colOffset), src=vgpr(lane16Group), comment="colOffset = lane16Group"))

  # Row
  module.add(VLShiftLeftB32(dst=vgpr(rowOffset), shiftHex=hex(depthUBytes.bit_length()-1), src=vgpr(lane16), comment="offsetRow = depthUBytes*lane16"))

  # Calculate LR offset for A and B
  _computeLROffset(module, kernel, tileInfoA, colOffset, rowOffset)
  _computeLROffset(module, kernel, tileInfoB, colOffset, rowOffset)

  writer.vgprPool.checkIn(tmpVgpr)

  # Wave partitioning (e.g. 2x2 or 4x1/1x4)
  _lraWavePartitioning(module, writer, kernel)

  # Apply global offset on B
  MT0A = tileInfoA.globalMMATileGrid[0] * tileInfoA.mmaTileShape[0]
  for vgprId in range(len(tileInfoB.sharedVgprLROffset)):
    module.add(VAddU32(dst=vgpr(tileInfoB.sharedVgprLROffset[vgprId]), src0=writer.ldsStartOffsetB, src1=vgpr(tileInfoB.sharedVgprLROffset[vgprId]), comment="B matrix offset in LDS"))

  return module


def _zeroRegRange(module, writer, tileInfo, firstReg, totalRegs, isAgpr):
  """Zero a contiguous register range using MFMA for blocks of 16, scalar writes for remainder."""
  tileAlias = accvgpr if isAgpr else vgpr
  tileCopyInst = VAccvgprWrite if isAgpr else VMovB32
  regsPerMfma = 16
  numMfma = totalRegs // regsPerMfma

  if numMfma > 0:
    tmpVgpr = writer.vgprPool.checkOutAligned(2, 2)
    module.add(VMovB64(dst=vgpr(tmpVgpr, 2), src=0, comment=""))
    module.add(SNop(waitState=1, comment="wait for vgpr to be ready before MFMA"))
    for i in range(numMfma):
      r = firstReg + i * regsPerMfma
      module.add(MFMAInstruction(instType=InstType.INST_I8, accType=InstType.INST_I32,
                                 variant=[32, 32, 16, 1], mfma1k=False,
                                 acc=tileAlias(r, regsPerMfma),
                                 a=vgpr(tmpVgpr, 2), b=vgpr(tmpVgpr, 2),
                                 acc2=0,
                                 comment="init%s: [%u:%u]"%(tileInfo.tc, r, r + regsPerMfma - 1)))
    writer.vgprPool.checkIn(tmpVgpr)

  for i in range(numMfma * regsPerMfma, totalRegs):
    module.add(tileCopyInst(dst=tileAlias(firstReg + i), src=0, comment="init%s"%(tileInfo.tc)))

def initVgprTilesToZero(writer, kernel, tileInfo):
  """Initialize vgprTiles to zero using MFMA for blocks of 16, scalar writes for remainder."""
  module = Module()
  module.addComment0("Init %s vgprTiles to zero"%(tileInfo.tc))

  if not tileInfo.vgprTiles:
    return module

  # Group contiguous tiles by pool type (agpr vs vgpr) since D tiles can use both
  firstReg = tileInfo.vgprTiles[0].regList.regValues[0]
  totalRegs = 0
  curPool = tileInfo.vgprTiles[0].regList.regPool

  for tile in tileInfo.vgprTiles:
    pool = tile.regList.regPool
    numRegs = len(tile.regList.regValues)
    if pool != curPool:
      _zeroRegRange(module, writer, tileInfo, firstReg, totalRegs, curPool == writer.agprPool)
      firstReg = tile.regList.regValues[0]
      totalRegs = numRegs
      curPool = pool
    else:
      totalRegs += numRegs

  _zeroRegRange(module, writer, tileInfo, firstReg, totalRegs, curPool == writer.agprPool)

  return module


def localReadResetOffsetsSubtile(writer, kernel):
  module = Module()
  module.addComment0("REMOVE WHEN IMPLEMNTED: Placeholder for subtile based LR offset reset code")
  for i in range(8):
    module.addComment("")

  return module


##################################################
# Subroutine to generate GR offset calculation code
#
def graInitPointer(writer, kernel):
  module = Module()
  module.addComment0("REMOVE WHEN IMPLEMNTED: Placeholder for GR base pointer init")
  for i in range(8):
    module.addComment("")

  return module


##################################################
# Compute GR offset for a single matrix (A or B)
#
def _grComputeOffset(module, writer, tileInfo, colId, rowId, output):
  tc = tileInfo.tc
  bpeBits = int(8*tileInfo.bpe)

  tmpVgpr = writer.vgprPool.checkOut(2)
  colBytes = tmpVgpr + 1
  loadWidth = 16

  module.add(VLShiftLeftB32(dst=vgpr(colBytes), shiftHex=hex(loadWidth.bit_length()-1), src=vgpr(colId), comment="scale col_id by load_width"))
  MT0 = tileInfo.globalMMATileGrid[0] * tileInfo.mmaTileShape[0]
  subtileSize = tileInfo.subtileShape[0]*tileInfo.mmaTileShape[0]
  strideRef = "StrideA0I" if tc == 'A' else "StrideB1J"
  module.add(VMulLOU32(dst=vgpr(tmpVgpr), src0=sgpr(strideRef), src1=vgpr(rowId), comment="%s: rowId * stride"%tc))
  module.add(VLShiftLeftB32(dst=vgpr(tmpVgpr), shiftHex=hex(bpeBits.bit_length()-1), src=vgpr(tmpVgpr), comment="%s: rowId*stride*bpe"%tc))
  module.add(VLShiftRightB32(dst=vgpr(tmpVgpr), shiftHex=hex(3), src=vgpr(tmpVgpr), comment="to bytes"))
  module.add(VAddU32(dst=vgpr(output), src0=vgpr(colBytes), src1=vgpr(tmpVgpr), comment="%s: GR row_offset"%tc))
  writer.vgprPool.checkIn(tmpVgpr)

##################################################
# Compute subtile perpendicular offsets for a single matrix
#
# TODO: need to generalize this to support TLU=1
def _grComputeSubtileOffsets(writer, module, tileInfo):
  tc = tileInfo.tc
  strideRef = "StrideA0I" if tc == 'A' else "StrideB1J"
  subtile_size = tileInfo.subtileShape[0]*tileInfo.mmaTileShape[0]
  # rowOffset between 2 subtiles offset, ie how many consecutive subtile covered by a single subtileOffset.
  # rowOffset = numGRPerSubtile * (local load ratio * subtile size)
  rowOffset = math.ceil(tileInfo.numGRPerSubtile*tileInfo.loadRatioGR*subtile_size)
  s_stride = int(rowOffset * tileInfo.bpe)

  for regId in range(len(tileInfo.localSubtilesRegister)):
    regPool = tileInfo.localSubtilesRegister[regId].regPool
    for reg in tileInfo.localSubtilesRegister[regId]:
      if regPool == writer.sgprPool:
        module.add(SMulI32(dst=sgpr(reg), src0=hex(s_stride * regId), src1=sgpr(strideRef), comment="%s: %u rows offset, stride %u, %u"%(tc, rowOffset, s_stride, regId)))
      else:
        stmp = writer.sgprPool.checkOut(1)
        idx = tileInfo.localSubtilesRegister[regId].index(reg)
        module.add(SMulI32(dst=sgpr(stmp), src0=hex(s_stride * regId), src1=sgpr(strideRef), comment="%s: %u rows offset, stride %u, %u"%(tc, rowOffset, s_stride, regId)))
        module.add(VAddU32(dst=vgpr(reg), src0=vgpr(tileInfo.sharedVgprGROffset[idx]), src1=sgpr(stmp)))
        writer.sgprPool.checkIn(stmp)

##################################################
# Compute scale GR offset for a single matrix (A or B).
#
# Contiguous access: offset = row * scaleStride * scaleBpe + col
# scaleStride = dataStride / mxBlock
#
# Result stored in sharedVgprGROffset[0] (reuses data GR offset VGPR).
#
def _grScaleComputeOffset(module, writer, tileInfo, col_id, row_id):
  tc = tileInfo.tc
  scaleBpe = tileInfo.scaleBpe
  mxBlock = tileInfo.mxBlock
  mxBlockShift = mxBlock.bit_length() - 1
  strideRef = "StrideA0I" if tc == 'A' else "StrideB1J"

  tmpVgpr = writer.vgprPool.checkOut(1)

  # offset = row * dataStride / mxBlock * scaleBpe + col
  module.add(VMulLOU32(dst=vgpr(tmpVgpr), src0=sgpr(strideRef), src1=vgpr(row_id), comment="scale%s: row_id * dataStride"%tc))
  module.add(VLShiftRightB32(dst=vgpr(tmpVgpr), shiftHex=hex(mxBlockShift), src=vgpr(tmpVgpr), comment="scale%s: / mxBlock (data->scale stride)"%tc))
  if scaleBpe > 1:
    module.add(VLShiftLeftB32(dst=vgpr(tmpVgpr), shiftHex=hex(scaleBpe.bit_length()-1), src=vgpr(tmpVgpr), comment="scale%s: * scaleBpe"%tc))
  module.add(VAddU32(dst=vgpr(tileInfo.sharedVgprGROffset[0]), src0=vgpr(col_id), src1=vgpr(tmpVgpr), comment="scale%s: GR offset"%tc))
  writer.vgprPool.checkIn(tmpVgpr)

# Compute wave partition offset for a single tile (A or B)
#
def _grComputeRowPartition(module, kernel, writer, tileInfo, waveId, rowOffset):
  depthUBytes = tileInfo.depthUBytes
  wavesize = kernel["WavefrontSize"]
  loadWidth = 16
  numRowsPerWave = wavesize // (depthUBytes // loadWidth)
  tc = tileInfo.tc
  tmpVgpr = writer.vgprPool.checkOut(2)
  tmpSgpr = writer.sgprPool.checkOut(1, preventOverflow=False)
  localRow = tmpVgpr
  partitionRow = tmpVgpr+1
  partitionOffset = tileInfo.mmaTileShape[0]*tileInfo.localSubtileGrid[0]
  module.add(SMovB32(dst=sgpr(tmpSgpr), src=partitionOffset, comment="%s: row offset"%tc))

  if tileInfo.loadRatioGR == 1.0:
    module.add(VAndB32(dst=vgpr(localRow), src0=hex(1), src1=vgpr(waveId), comment="%s: waveId %% 2"%tc))
    module.add(VLShiftRightB32(dst=vgpr(partitionRow), shiftHex=hex(1), src=vgpr(waveId), comment="%s: waveId / 2"%tc))
  elif tileInfo.loadRatioGR == 0.5:
    module.add(VMovB32(dst=vgpr(localRow), src=0, comment="%s"%tc))
    module.add(VMovB32(dst=vgpr(partitionRow), src=vgpr(waveId), comment="%s"%tc))
  elif tileInfo.loadRatioGR == 2.0:
    module.add(VMovB32(dst=vgpr(localRow), src=vgpr(waveId), comment="%s"%tc))
    module.add(VMovB32(dst=vgpr(partitionRow), src=0, comment="%s"%tc))
  else:
    raise NotImplementedError("Unsupported loadRatioGR for wave partition: %s"%str(tileInfo.loadRatioGR))

  module.add(VLShiftLeftB32(dst=vgpr(localRow), shiftHex=hex(numRowsPerWave.bit_length()-1), src=vgpr(localRow), comment="%s: local row offset"%tc))
  module.add(VMulLOU32(dst=vgpr(partitionRow), src0=sgpr(tmpSgpr), src1=vgpr(partitionRow), comment="%s: wave row offset"%tc))
  module.add(VAddU32(dst=vgpr(rowOffset), src0=vgpr(localRow), src1=vgpr(partitionRow), comment="%s: row offset"%tc))


  writer.vgprPool.checkIn(tmpVgpr)
  writer.sgprPool.checkIn(tmpSgpr)

##################################################
# Compute GR offsets for all subtiles of a single matrix (A or B)
#
def _grComputeAllOffsets(module, writer, tileInfo, colId, rowId, rowOffset):
  module.add(VAddU32(dst=vgpr(rowOffset), src0=vgpr(rowId), src1=vgpr(rowOffset), comment="%s: row offset"%tileInfo.tc))
  _grComputeOffset(module, writer, tileInfo, colId, rowOffset, tileInfo.sharedVgprGROffset[0])
  for i in range(1, len(tileInfo.sharedVgprGROffset)):
    subtileSize = tileInfo.subtileShape[0] * tileInfo.mmaTileShape[0]
    offset = math.ceil(subtileSize * tileInfo.loadRatioGR)
    module.add(VAddU32(dst=vgpr(rowOffset), src0=offset, src1=vgpr(rowOffset), comment="%s: advance row for GR offset %u"%(tileInfo.tc, i)))

    # Apply Rotation on entire wave. Only applies to 4x case as a subtile is loaded by a single wave in 2 steps. (waveId rotation not applied)
    rotatedcolId = writer.vgprPool.checkOut(1)
    loadWidth = 16
    if tileInfo.loadRatioGR == 0.5:
      blockSize = tileInfo.depthUBytes // loadWidth
      module.add(VAddU32(dst=vgpr(rotatedcolId), src0=4, src1=vgpr(colId), comment="%s: advance row for GR offset %u"%(tileInfo.tc, i)))
      module.add(VAndB32(dst=vgpr(rotatedcolId), src0=vgpr(rotatedcolId), src1=hex(blockSize-1), comment="(col + offset) % block_size"))
    else:
      module.add(VMovB32(dst=vgpr(rotatedcolId), src=vgpr(colId), comment=""))

    _grComputeOffset(module, writer, tileInfo, rotatedcolId, rowOffset, tileInfo.sharedVgprGROffset[i])
    writer.vgprPool.checkIn(rotatedcolId)

##################################################
# Apply swizzling and rotation to col IDs for GR offset calculation.
#
# Swizzling reorders column indices to avoid LDS bank conflicts.
# Two levels of rotation are applied to the column IDs:
#   1. Intra-wave rotation: rotates colId based on the LDS row id within
#      a single wave. The rotation offset is: blockSize - (ldsRowId // 2) * 2.
#      This ensures consecutive rows access different LDS banks.
#   2. Inter-wave rotation: an additional per-wave offset derived from waveId
#      shifts the column further so that different waves also avoid bank
#      conflicts with each other. Only applied when loadRatioGR != 0.5
#      (i.e. when multiple waves share the same subtile region).
#
def _grSwizzleColIds(module, writer, tileInfoA, tileInfoB, blockSize, numRowsPerLDSBanks,
                     laneId, colIdA, colIdB, waveId):
  tmpVgpr = writer.vgprPool.checkOut(3)
  ldsRowId = tmpVgpr
  tmp = tmpVgpr + 1
  waveRotation = tmpVgpr + 2

  module.addComment0("Swizzling")
  module.add(VLShiftRightB32(dst=vgpr(ldsRowId), shiftHex=hex(blockSize.bit_length()-1), src=vgpr(laneId), comment="row id within wave"))
  module.add(VLShiftRightB32(dst=vgpr(ldsRowId), shiftHex=hex(numRowsPerLDSBanks.bit_length()-1), src=vgpr(ldsRowId), comment="lds row id"))
  module.add(VAndB32(dst=vgpr(tmp), src0=vgpr(ldsRowId), src1=hex(1), comment="lds row id % 2"))
  module.add(VCmpXEqU32(dst=VCC(), src0=0, src1=vgpr(tmp), comment="lds row id % 2 == 0 ?"))
  module.add(VMovB32(dst=vgpr(colIdA), src=vgpr(colIdA), dpp=DPPModifiers(quad_perm=[1,0,3,2]), comment="swap colId pairs for swizzling"))
  module.add(SMovB64(dst=EXEC(), src=-1))
  module.add(VMovB32(dst=vgpr(colIdB), src=vgpr(colIdA), comment=""))
  module.addComment0("Rotation within a single wave")
  # wave rotation
  module.add(VLShiftRightB32(dst=vgpr(tmp), shiftHex=hex(1), src=vgpr(ldsRowId), comment=""))
  module.add(VLShiftLeftB32(dst=vgpr(tmp), shiftHex=hex(1), src=vgpr(tmp), comment="(ldsRowId //2) * 2"))
  module.add(VSubU32(dst=vgpr(tmp), src0=hex(blockSize), src1=vgpr(tmp), comment="rotation offset : blockSize - (ldsRowId//2)*2"))

  for tInfo, cId in [(tileInfoA, colIdA), (tileInfoB, colIdB)]:
    if tInfo.loadRatioGR != 0.5:
      module.addComment0("Rotation per wave")
      module.add(VAndB32(dst=vgpr(waveRotation), src0=vgpr(waveId), src1=hex(1), comment=""))
      module.add(VLShiftLeftB32(dst=vgpr(waveRotation), shiftHex=hex((2*numRowsPerLDSBanks).bit_length() - 1), src=vgpr(waveRotation), comment=""))
      module.add(VSubU32(dst=vgpr(waveRotation), src0=vgpr(tmp), src1=vgpr(waveRotation), comment=""))
      module.add(VAddU32(dst=vgpr(cId), src0=vgpr(waveRotation), src1=vgpr(cId), comment=""))
    else:
      module.add(VAddU32(dst=vgpr(cId), src0=vgpr(tmp), src1=vgpr(cId), comment=""))

  module.add(VAndB32(dst=vgpr(colIdA), src0=vgpr(colIdA), src1=hex(blockSize-1), comment="(col + offset) % block_size"))
  module.add(VAndB32(dst=vgpr(colIdB), src0=vgpr(colIdB), src1=hex(blockSize-1), comment="(col + offset) % block_size"))

  writer.vgprPool.checkIn(tmpVgpr)

##################################################
# Subroutine to generate GR offset calculation code
#
def graTileAssignment(writer, kernel, useSwizzling=True):
  module = Module()
  module.addComment0("GR Offset Calculation for Subtile Based Tiling")

  tileInfoA = writer.states.a.tileInfo
  tileInfoB = writer.states.b.tileInfo

  # Input Parameters.
  depthUBytes = tileInfoA.depthUBytes
  wavesize = kernel["WavefrontSize"]
  ldsRowBankSize = 64 * 4 # 64 banks, 4 bytes per bank.

  assert depthUBytes % 128 == 0, "Only support depthUBytes multiple of 128 for now"
  assert depthUBytes <= ldsRowBankSize, "Only support depthUBytes smaller than %u (lds row bank size) for now"%ldsRowBankSize

  loadWidth = 16 # dwordx4 loads only
  blockSize = depthUBytes // loadWidth

  numRowsPerLDSBanks = ldsRowBankSize // depthUBytes

  tmpVgpr = writer.vgprPool.checkOut(7)
  colIdA = tmpVgpr
  colIdB = tmpVgpr + 1
  rowId = tmpVgpr + 2
  rowOffsetA = tmpVgpr + 3
  rowOffsetB = tmpVgpr + 4
  waveId = tmpVgpr + 5
  laneId = tmpVgpr + 6

  # Compute waveId and laneId
  module.add(VLShiftRightB32(dst=vgpr(waveId), shiftHex=hex(wavesize.bit_length()-1), src=vgpr("Serial"), comment="Wave Id"))
  module.add(VAndB32(dst=vgpr(laneId), src0=vgpr("Serial"), src1=wavesize-1, comment=""))
  # Common code for both A & B
  # Calculate col and row id within a wave for 128b loads
  module.add(VAndB32(dst=vgpr(colIdA), src0=vgpr("Serial"), src1=(blockSize-1), comment="get col_id in wave for %uB load"%loadWidth))
  module.add(VLShiftRightB32(dst=vgpr(rowId), shiftHex=hex(blockSize.bit_length()-1), src=vgpr(laneId), comment="row id within wave"))

  # Apply swizzling and rotation to colId for A and B
  _grSwizzleColIds(module, writer, tileInfoA, tileInfoB, blockSize, numRowsPerLDSBanks,
                   laneId, colIdA, colIdB, waveId)

  # Compute rowOffsetA and rowOffsetB row offset based on wave partitioning (e.g. 2x2, 4x1/1x4)
  _grComputeRowPartition(module, kernel, writer, tileInfoA, waveId, rowOffsetA)
  _grComputeRowPartition(module, kernel, writer, tileInfoB, waveId, rowOffsetB)

  # Compute GR offset for A and B
  _grComputeAllOffsets(module, writer, tileInfoA, colIdA, rowId, rowOffsetA)
  _grComputeAllOffsets(module, writer, tileInfoB, colIdB, rowId, rowOffsetB)

  writer.vgprPool.checkIn(tmpVgpr)

  # Compute subtile offsets for A and B
  _grComputeSubtileOffsets(writer, module, tileInfoA)
  _grComputeSubtileOffsets(writer, module, tileInfoB)

  return module


##################################################
# Generate GR offset calculation for scaleA/B (DTL).
#
# Scale tensors use simple contiguous access without swizzling,
# rotation, or wave-split. Each thread loads from a position
# determined by its serial ID:
#   col = serial % scaleBlockSize
#   row = serial // scaleBlockSize
#   offset = row * scaleStride * scaleBpe + col * scaleLoadWidth
#
def graTileAssignmentScaleSwizzled(writer, kernel):
  module = Module()

  tileInfoA = writer.states.a.tileInfo
  tileInfoB = writer.states.b.tileInfo

  if tileInfoA.mxBlock == 0 and tileInfoB.mxBlock == 0:
    module.addComment0("Scale GR offsets: skipped (no MX block scaling)")
    return module

  # col/row decomposition is shared between A and B — requires matching scale geometry
  if tileInfoA.mxBlock > 0 and tileInfoB.mxBlock > 0:
    assert tileInfoA.scaleBlockSize == tileInfoB.scaleBlockSize, \
      "Scale GR offset sharing requires identical scaleBlockSize for A (%d) and B (%d)" \
      % (tileInfoA.scaleBlockSize, tileInfoB.scaleBlockSize)

  module.addComment0("GR Offset Calculation for Scale Tensors (DTL)")

  scaleBpeA = tileInfoA.scaleBpe if tileInfoA.mxBlock > 0 else 1
  scaleDepthUBytesA = tileInfoA.scaleDepthU * scaleBpeA if tileInfoA.mxBlock > 0 else 1
  scaleLoadWidth = tileInfoA.scaleLoadWidth if tileInfoA.mxBlock > 0 else 1
  scaleBlockSize = scaleDepthUBytesA // scaleLoadWidth if scaleLoadWidth > 0 else 1

  tmpVgpr = writer.vgprPool.checkOut(2)
  col_id = tmpVgpr
  row_id = tmpVgpr + 1

  # Simple col/row decomposition from serial (contiguous access)
  if scaleBlockSize > 1:
    module.add(VAndB32(dst=vgpr(col_id), src0=vgpr("Serial"), src1=(scaleBlockSize-1), comment="scale: col_id"))
    module.add(VLShiftRightB32(dst=vgpr(row_id), shiftHex=hex(scaleBlockSize.bit_length()-1), src=vgpr("Serial"), comment="scale: row_id"))
  else:
    module.add(VMovB32(dst=vgpr(col_id), src=0, comment="scale: col_id = 0 (blockSize=1)"))
    module.add(VMovB32(dst=vgpr(row_id), src=vgpr("Serial"), comment="scale: row_id = serial"))

  # Scale col by load width
  if scaleLoadWidth > 1:
    module.add(VLShiftLeftB32(dst=vgpr(col_id), shiftHex=hex(scaleLoadWidth.bit_length()-1), src=vgpr(col_id), comment="scale: col * loadWidth"))

  # Compute scale GR offset for A and B
  if tileInfoA.mxBlock > 0:
    _grScaleComputeOffset(module, writer, tileInfoA, col_id, row_id)
  if tileInfoB.mxBlock > 0:
    _grScaleComputeOffset(module, writer, tileInfoB, col_id, row_id)

  writer.vgprPool.checkIn(tmpVgpr)
  return module


##################################################
# Compute scale LR base offset (1-VGPR model).
#
# Uses a single VGPR for the per-lane base offset within the scale
# LDS block. MMA tile and subtile selection is deferred to emit time
# via the constant ds_offset parameter of ds_read_b32:
#   ds_offset = (subId * numSubtile1 + subtileIdx1) * 256
#
# The base offset encodes the swizzled column + row:
#   offset = colOffset * scaleLoadWidth + lane16 * scaleDepthUBytes
#
def _computeScaleLROffset(module, kernel, tileInfo, colOffset, rowOffset):
  tc = tileInfo.tc
  scaleLoadWidth = tileInfo.scaleLoadWidth
  dst = tileInfo.sharedVgprLROffset[0]

  # Base offset = colOffset * loadWidth + rowOffset
  if scaleLoadWidth > 1:
    module.add(VLShiftLeftB32(dst=vgpr(dst), shiftHex=hex(scaleLoadWidth.bit_length()-1), src=vgpr(colOffset), comment="scale%s: col*loadWidth"%tc))
    module.add(VAddU32(dst=vgpr(dst), src0=vgpr(dst), src1=vgpr(rowOffset), comment="scale%s: row + col"%tc))
  else:
    module.add(VAddU32(dst=vgpr(dst), src0=vgpr(colOffset), src1=vgpr(rowOffset), comment="scale%s: row + col"%tc))


##################################################
# Apply wave partition offset for scale LR.
#
# Maps waves to scale LDS regions based on the wave group layout:
#   loadRatioGR == 2.0: No partitioning (each half-wave covers its subtile).
#   loadRatioGR == 1.0 (2x2): A partitions by waveId%2, B by waveId/2.
#   loadRatioGR == 0.5 (1x4/4x1): Two-level partitioning.
#
def _applyScaleWavePartitionLROffset(module, writer, kernel, tileInfo, waveId):
  tc = tileInfo.tc

  if tileInfo.loadRatioGR >= 2.0:
    return

  wavesize = kernel["WavefrontSize"]
  scaleLoadWidth = tileInfo.scaleLoadWidth
  bytes_loaded = wavesize * scaleLoadWidth

  tmpSgpr = writer.sgprPool.checkOut(1)
  tmp = writer.vgprPool.checkOut(2)
  tmp1 = tmp + 1

  if tileInfo.loadRatioGR == 1.0:
    if tc == 'A':
      module.add(VAndB32(dst=vgpr(tmp), src0=hex(1), src1=vgpr(waveId), comment="scale%s: waveId %% 2"%tc))
    else:
      module.add(VLShiftRightB32(dst=vgpr(tmp), shiftHex=hex(1), src=vgpr(waveId), comment="scale%s: waveId / 2"%tc))
    module.add(SMovB32(dst=sgpr(tmpSgpr), src=bytes_loaded // 2, comment="scale%s: bytes_loaded/2"%tc))
    module.add(VMulLOU32(dst=vgpr(tmp), src0=sgpr(tmpSgpr), src1=vgpr(tmp), comment="scale%s: partition offset"%tc))
    module.add(VAddU32(dst=vgpr(tileInfo.sharedVgprLROffset[0]), src0=vgpr(tileInfo.sharedVgprLROffset[0]), src1=vgpr(tmp), comment="scale%s: wave partition"%tc))

  elif tileInfo.loadRatioGR == 0.5:
    scaleDepthUBytes = tileInfo.scaleDepthU * tileInfo.scaleBpe
    MT0 = tileInfo.globalMMATileGrid[0] * tileInfo.mmaTileShape[0]
    module.add(SMovB32(dst=sgpr(tmpSgpr), src=hex(MT0 * scaleDepthUBytes // 4), comment="scale%s: interleave stride"%tc))
    module.add(VAndB32(dst=vgpr(tmp1), src0=hex(1), src1=vgpr(waveId), comment="scale%s: waveId & 1"%tc))
    module.add(VMulLOU32(dst=vgpr(tmp1), src1=vgpr(tmp1), src0=sgpr(tmpSgpr), comment="scale%s: interleave offset"%tc))
    module.add(SMovB32(dst=sgpr(tmpSgpr), src=bytes_loaded // 2, comment="scale%s: bytes_loaded/2"%tc))
    module.add(VLShiftRightB32(dst=vgpr(tmp), shiftHex=hex(1), src=vgpr(waveId), comment="scale%s: waveId / 2"%tc))
    module.add(VMulLOU32(dst=vgpr(tmp), src1=vgpr(tmp), src0=sgpr(tmpSgpr), comment="scale%s: wave pair offset"%tc))
    module.add(VAddU32(dst=vgpr(tmp), src0=vgpr(tmp), src1=vgpr(tmp1), comment="scale%s: total partition"%tc))
    module.add(VAddU32(dst=vgpr(tileInfo.sharedVgprLROffset[0]), src0=vgpr(tileInfo.sharedVgprLROffset[0]), src1=vgpr(tmp), comment="scale%s: wave partition"%tc))

  writer.vgprPool.checkIn(tmp)
  writer.sgprPool.checkIn(tmpSgpr)


##################################################
# Generate LR offset calculation for scaleA/B.
#
# Scale LR uses simple contiguous access among waves (no swizzling,
# rotation, or half-wave split). The MFMA lane mapping is preserved:
#   lane16 = laneId % mi_m        (row within 16-row MFMA tile)
#   lane16Group = laneId / mi_m   (column group selector)
#   colOffset = lane16Group % scaleBlockSize
#   rowOffset = lane16 * scaleDepthUBytes
#
# LDS layout (single buffer):
#   [DataA + DataB] [ScaleA (aligned)] [ScaleB]
# ScaleA region is rounded up to wavesize * numWaves * scaleLoadWidth
# to prevent partial-wave reads from crossing into the ScaleB region.
#
def lraTileAssignmentScaleSwizzled(writer, kernel):
  module = Module()

  tileInfoA = writer.states.a.tileInfo
  tileInfoB = writer.states.b.tileInfo

  if tileInfoA.mxBlock == 0 and tileInfoB.mxBlock == 0:
    module.addComment0("Scale LR offsets: skipped (no MX block scaling)")
    return module

  # Lane mapping is shared between A and B — requires matching scale geometry
  if tileInfoA.mxBlock > 0 and tileInfoB.mxBlock > 0:
    assert tileInfoA.scaleBlockSize == tileInfoB.scaleBlockSize, \
      "Scale LR offset sharing requires identical scaleBlockSize for A (%d) and B (%d)" \
      % (tileInfoA.scaleBlockSize, tileInfoB.scaleBlockSize)

  module.addComment0("LR Offset Calculation for Scale Tensors")

  wavesize = kernel["WavefrontSize"]
  mi_m = tileInfoA.mmaTileShape[0]

  refTile = tileInfoA if tileInfoA.mxBlock > 0 else tileInfoB
  scaleDepthUBytes = refTile.scaleDepthU * refTile.scaleBpe
  scaleBlockSize = refTile.scaleBlockSize

  tmpVgpr = writer.vgprPool.checkOut(4)
  lane16, lane16Group, rowOffset, colOffset = range(tmpVgpr, tmpVgpr + 4)

  # lane16 and lane16Group (MFMA layout)
  module.add(VAndB32(dst=vgpr(lane16Group), src0=vgpr("Serial"), src1=wavesize-1, comment="scale: laneId"))
  module.add(VLShiftRightB32(dst=vgpr(lane16Group), shiftHex=hex(mi_m.bit_length()-1), src=vgpr(lane16Group), comment="scale: lane16Group"))
  module.add(VAndB32(dst=vgpr(lane16), src0=vgpr("Serial"), src1=mi_m-1, comment="scale: lane16"))

  # Simple col offset: lane16Group % scaleBlockSize (no swizzle/rotation)
  if scaleBlockSize > 1:
    module.add(VAndB32(dst=vgpr(colOffset), src0=vgpr(lane16Group), src1=hex(scaleBlockSize-1), comment="scale: colOffset = lane16Group %% blockSize"))
  else:
    module.add(VMovB32(dst=vgpr(colOffset), src=0, comment="scale: colOffset=0 (blockSize=1)"))

  # Row offset
  module.add(VLShiftLeftB32(dst=vgpr(rowOffset), shiftHex=hex(scaleDepthUBytes.bit_length()-1), src=vgpr(lane16), comment="scale: rowOffset = scaleDepthUBytes*lane16"))

  # Compute scale LR offset for A and B
  if tileInfoA.mxBlock > 0:
    _computeScaleLROffset(module, kernel, tileInfoA, colOffset, rowOffset)
  if tileInfoB.mxBlock > 0:
    _computeScaleLROffset(module, kernel, tileInfoB, colOffset, rowOffset)

  writer.vgprPool.checkIn(tmpVgpr)

  # Wave partitioning
  waveIdVgpr = writer.vgprPool.checkOut(1)
  module.add(VLShiftRightB32(dst=vgpr(waveIdVgpr), shiftHex=hex(wavesize.bit_length()-1), src=vgpr("Serial"), comment="scale: waveId"))

  if tileInfoA.mxBlock > 0:
    _applyScaleWavePartitionLROffset(module, writer, kernel, tileInfoA, waveIdVgpr)
  if tileInfoB.mxBlock > 0:
    _applyScaleWavePartitionLROffset(module, writer, kernel, tileInfoB, waveIdVgpr)

  writer.vgprPool.checkIn(waveIdVgpr)

  # Compute LDS layout sizes with alignment
  MT0A = tileInfoA.globalMMATileGrid[0] * tileInfoA.mmaTileShape[0]
  MT0B = tileInfoB.globalMMATileGrid[0] * tileInfoB.mmaTileShape[0]
  dataLdsSize = int((MT0A * kernel["DepthU"] * tileInfoA.bpe) + \
                    (MT0B * kernel["DepthU"] * tileInfoB.bpe))
  numWaves = kernel["MIWaveGroup"][0] * kernel["MIWaveGroup"][1]
  scaleALdsRaw = MT0A * tileInfoA.scaleDepthU * tileInfoA.scaleBpe if tileInfoA.mxBlock > 0 else 0
  ldsAlignment = wavesize * numWaves * (tileInfoA.scaleLoadWidth if tileInfoA.mxBlock > 0 else 1)
  scaleALdsSize = ((scaleALdsRaw + ldsAlignment - 1) // ldsAlignment) * ldsAlignment if scaleALdsRaw > 0 else 0

  # Apply global LDS offset for A scale (scale A follows data A+B in LDS)
  if tileInfoA.mxBlock > 0:
    tmpSgpr = writer.sgprPool.checkOut(1)
    module.add(SMovB32(dst=sgpr(tmpSgpr), src=hex(dataLdsSize), comment="scale: LDS offset for A scale"))
    module.add(VAddU32(dst=vgpr(tileInfoA.sharedVgprLROffset[0]), src0=vgpr(tileInfoA.sharedVgprLROffset[0]), src1=sgpr(tmpSgpr), comment="scaleA: +=LDS offset"))
    writer.sgprPool.checkIn(tmpSgpr)

  # Apply global LDS offset for B scale (scale B follows scale A in LDS)
  if tileInfoB.mxBlock > 0:
    scaleBLdsOffset = dataLdsSize + scaleALdsSize
    tmpSgpr = writer.sgprPool.checkOut(1)

  module.add(SMovB32(dst=sgpr(tmpSgpr), src=hex(scaleBLdsOffset), comment="scale: LDS offset for B scale"))
  module.add(VAddU32(dst=vgpr(tileInfoB.sharedVgprLROffset[0]), src0=vgpr(tileInfoB.sharedVgprLROffset[0]), src1=sgpr(tmpSgpr), comment="scaleB: +=LDS offset"))
  writer.sgprPool.checkIn(tmpSgpr)

  return module

##################################################
# Subroutine to generate GR load code
#
def emitSubtileBufferLoad(tc, writer, kernel, subtileId):
  module = Module()
  sId0 = subtileId[0]
  sId1 = subtileId[1]

  loadWidth = 16
  numWaves = kernel["MIWaveGroup"][0] * kernel["MIWaveGroup"][1]

  tileInfo = writer.states.a.tileInfo if tc == 'A' else writer.states.b.tileInfo
  subtileInfo = tileInfo.localSubtiles[tileInfo.getLocalSubtileLinearId(sId0, sId1)]
  regList = tileInfo.localSubtilesRegister[subtileInfo.regListId]

  offsetK = sId1 * int(tileInfo.mmaTileShape[1] * tileInfo.subtileShape[1] * tileInfo.bpe)
  grBaseId = tileInfo.localSubtiles[tileInfo.getLocalSubtileLinearId(sId0, sId1)].globalReadMap[0]

  subtileOffset = math.ceil(tileInfo.loadRatioGR*tileInfo.subtileSize)
  WriteBaseAddr = "LocalWriteBaseAddr%s"%tc
  # Emit number of buffer loads equal to number of loads needed to load a subtile
  for i in range(tileInfo.numGRPerSubtile):
    module.add(SAddU32(dst=mgpr(0), src0=sgpr(WriteBaseAddr), src1=((grBaseId + i) * subtileOffset - offsetK)))
    mubuf = MUBUFModifiers(offen=True, offset12=offsetK, glc=False, slc=False, nt=False, lds=True)

    # Check if the subtile specific registers is SGPR or VGPR
    # For SGPR we can keep the same shared vgpr offset and use the soffset field for the subtile specific SGPR
    # For VGPR we need to update the apply the subtile-specific constant offset to the VGPR
    #   the shared VGPR offset is not used for that specific tile, soffset is also set to zero.
    useSgpr = subtileInfo.useSgpr
    soffset = sgpr(regList.regValues[0]) if len(regList) > 0 and useSgpr else 0
    voff = tileInfo.sharedVgprGROffset[i] if useSgpr or len(regList) == 0 else regList.regValues[i]
    module.add(BufferLoadB128(dst=None, vaddr=vgpr(voff), saddr=sgpr("Srd%s"%tc, 4), soffset=soffset, mubuf=mubuf, comment="grBaseId = %u, i= %u"%(grBaseId , i)))

  return module

##################################################
# Subroutine to generate GR load code
# Initial idea: maybe store asm in modules in a separate obj?
#
def globalReadDoSubtile(tc, writer, kernel):
  module = Module()

  tileInfo = writer.states.a.tileInfo if tc == 'A' else writer.states.b.tileInfo

  grTracker = set()
  for i in range(tileInfo.localSubtileGrid[0]):
    for j in range(tileInfo.localSubtileGrid[1]):
      grIds = tileInfo.localSubtiles[tileInfo.getLocalSubtileLinearId(i ,j)].globalReadMap
      if not set(grIds).issubset(grTracker):
        for grId in grIds:
          grTracker.add(grId)
        module.addComment0("Emit load for %s subtile: [%u, %u]"%(tc, i, j))
        module.add(emitSubtileBufferLoad(tc, writer, kernel, [i, j]))
      else:
        module.addComment0("Emit load for %s subtile: [%u, %u] - already covered"%(tc, i, j))

  return module

def emitSubtileDsRead(writer, kernel, tileInfo, subtileId):

  module = Module()
  sId0 = subtileId[0]
  sId1 = subtileId[1]

  linearId = tileInfo.getLocalSubtileLinearId(sId0, sId1)
  subtileInfo = tileInfo.localSubtiles[linearId]
  offsetStride = tileInfo.subtileSize

  # Reads mma tiles in a subtile row-major
  # TODO: Check if this ordering can be used for TLU=1
  for mfmaC in range(tileInfo.subtileShape[1]):
    for mfmaR in range(tileInfo.subtileShape[0]):
      mfmaId = tileInfo.getSubtileShapeLinearId(mfmaC, mfmaR)
      addrVgpr = tileInfo.sharedVgprLROffset[mfmaId]
      dstTile = tileInfo.vgprTiles[subtileInfo.localReadMap[mfmaId]]
      dstVgpr = dstTile.regList.regValues[0]
      numRegs = len(dstTile.regList.regValues)

      interleaved = True
      if interleaved:
        if tileInfo.loadRatioGR == 2.0:
          offset = sId0*offsetStride
        elif tileInfo.loadRatioGR == 0.5:
          offset = sId0*4*offsetStride
        else:
          offset = sId0*2*offsetStride
      else:
        offset = sId0*offsetStride

      module.add(DSLoadB128(dst=vgpr(dstVgpr, numRegs), src=vgpr(addrVgpr), ds=DSModifiers(offset=offset),
                            comment="Subtile%s[%u,%u] mfmaId=[%u,%u]"%(tileInfo.tc, sId0, sId1, mfmaR, mfmaC)))

  return module

##################################################
# Subroutine to generate LR load code
# Initial idea: maybe store asm in modules in a separate obj?
#
def localReadDoSubtile(tc, writer, kernel):
  module = Module()

  tileInfo = writer.states.a.tileInfo if tc == 'A' else writer.states.b.tileInfo

  for i in range(tileInfo.localSubtileGrid[0]):
    for j in range(tileInfo.localSubtileGrid[1]):
        module.add(emitSubtileDsRead(writer, kernel, tileInfo, [i, j]))

  return module


##################################################
# Subroutine to generate DTL M0 LDS buffer swap
#
def globalReadDTLInitCommonSgpr(writer, kernel):
  module = Module()

  loadWidth = 16 # dwordx4 loads only
  wavesize = kernel["WavefrontSize"]
  vgprWaveId = writer.vgprPool.checkOut(1)
  module.addComment0("Compute shared offsets used by m0 in DTL loads")
  module.add(VLShiftRightB32(dst=vgpr(vgprWaveId), shiftHex=hex(wavesize.bit_length()-1), src=vgpr("Serial"), comment="Wave Id"))

  atile = writer.states.a.tileInfo
  btile = writer.states.b.tileInfo

  tmpVgpr = writer.vgprPool.checkOut(2)
  rowOffsetA = tmpVgpr
  rowOffsetB = tmpVgpr + 1

  _grComputeRowPartition(module, kernel, writer, atile, vgprWaveId, rowOffsetA)
  _grComputeRowPartition(module, kernel, writer, btile, vgprWaveId, rowOffsetB)

  depthUBytes = atile.depthUBytes

  module.add(VLShiftLeftB32(dst=vgpr(rowOffsetA), shiftHex=hex((depthUBytes).bit_length()-1), src=vgpr(rowOffsetA), comment="Apply wave-specific offset for A"))
  module.add(VLShiftLeftB32(dst=vgpr(rowOffsetB), shiftHex=hex((depthUBytes).bit_length()-1), src=vgpr(rowOffsetB), comment="Apply wave-specific offset for B"))

  module.add(SNop(waitState=0, comment="Wait for VGPR to be ready"))
  module.add(VReadfirstlaneB32(dst=sgpr("LocalWriteBaseAddrA"), src=vgpr(rowOffsetA), comment="Store base LDS offset, will be modified"))
  module.add(VReadfirstlaneB32(dst=sgpr("LocalWriteBaseAddrB"), src=vgpr(rowOffsetB), comment="Store base LDS offset, will be modified"))
  module.add(SAddU32(dst=sgpr("LocalWriteBaseAddrB"), src0=sgpr("LocalWriteBaseAddrB"), src1=hex(writer.ldsStartOffsetB), comment=""))

  module.add(SAddU32(dst=sgpr("LocalWriteSwapA"), src0=sgpr("LocalWriteBaseAddrA"), src1=writer.ldsTotalSize, comment=""))
  module.add(SXorB32(dst=sgpr("LocalWriteSwapA"), src0=sgpr("LocalWriteBaseAddrA"), src1=sgpr("LocalWriteSwapA"), comment=""))
  module.add(SAddU32(dst=sgpr("LocalWriteSwapB"), src0=sgpr("LocalWriteBaseAddrB"), src1=writer.ldsTotalSize, comment=""))
  module.add(SXorB32(dst=sgpr("LocalWriteSwapB"), src0=sgpr("LocalWriteBaseAddrB"), src1=sgpr("LocalWriteSwapB"), comment=""))

  writer.vgprPool.checkIn(vgprWaveId)
  writer.vgprPool.checkIn(tmpVgpr)


  return module

def localReadDTLInitCommonSwapVgpr(writer, kernel):
  module = Module()

  atile = writer.states.a.tileInfo
  btile = writer.states.b.tileInfo

  stmp = writer.sgprPool.checkOut(1)
  module.add(SMovB32(dst=sgpr(stmp), src=writer.ldsTotalSize, comment="Store Total Lds Size for one buffer"))
  for i in range(len(atile.sharedVgprLROffset)):
    vgprId = atile.sharedVgprLROffset[i]
    vgprSwapId = atile.sharedVgprLROffsetSwap[i]
    module.add(VAddU32(dst=vgpr(vgprSwapId), src0=vgpr(vgprId), src1=sgpr(stmp), comment=""))
    module.add(VXorB32(dst=vgpr(vgprSwapId), src0=vgpr(vgprId), src1=vgpr(vgprSwapId), comment=""))

  for i in range(len(btile.sharedVgprLROffset)):
    vgprId = btile.sharedVgprLROffset[i]
    vgprSwapId = btile.sharedVgprLROffsetSwap[i]
    module.add(VAddU32(dst=vgpr(vgprSwapId), src0=vgpr(vgprId), src1=sgpr(stmp), comment=""))
    module.add(VXorB32(dst=vgpr(vgprSwapId), src0=vgpr(vgprId), src1=vgpr(vgprSwapId), comment=""))

  writer.sgprPool.checkIn(stmp)
  return module



##################################################
# Subroutine to generate DTL M0 LDS buffer swap
#
def globalReadLDSBufferSwap(tc, writer, kernel):
  module = Module()
  module.addComment0("Emit code to swap %s GR m0 offsets"%tc)
  module.add(SXorB32(dst=sgpr("LocalWriteBaseAddr%s"%tc), src0=sgpr("LocalWriteBaseAddr%s"%tc), src1=sgpr("LocalWriteSwap%s"%tc), comment=""))
  #module.add(SMovB32(dst=sgpr("LocalWriteBaseAddr%s"%tc), src=sgpr("LocalWriteSwap%s"%tc), comment=""))
  return module

##################################################
# Subroutine to generate DTL M0 LDS buffer swap
#
def localReadLDSBufferSwap(tc, writer, kernel):
  module = Module()

  tile = writer.states.a.tileInfo if tc == 'A' else writer.states.b.tileInfo

  module.addComment0("Emit code to swap %s LR vgpr offsets"%tc)

  for i in range(len(tile.sharedVgprLROffset)):
    vgprId = tile.sharedVgprLROffset[i]
    vgprSwapId = tile.sharedVgprLROffsetSwap[i]
    module.add(VXorB32(dst=vgpr(vgprId), src0=vgpr(vgprId), src1=vgpr(vgprSwapId), comment=""))
    #module.add(VMovB32(dst=vgpr(vgprId), src=vgpr(vgprSwapId), comment=""))

  return module

##################################################
# Subroutine to update ptrs
#
def globalReadPtrUpdates(tc, writer, kernel):
  module = Module()
  tileInfo = writer.states.a.tileInfo if tc == 'A' else writer.states.b.tileInfo
  inc = int(tileInfo.localSubtileGrid[1] * tileInfo.mmaTileShape[1] * tileInfo.subtileShape[1] * tileInfo.bpe)
  module.add(SAddU32(dst=sgpr("Srd%s"%tc), src0=sgpr("Srd%s"%tc), src1=inc))
  module.add(SAddCU32(dst=sgpr("Srd%s+1"%tc), src0=sgpr("Srd%s+1"%tc), src1=0))

  # TODOBS: commented out for now, need to re-enable
  #module.add(SSubU32(dst=sgpr("Srd%s+2"%tc), src0=sgpr("Srd%s+2"%tc), src1=inc))

  return module

##################################################
# Subroutine to generate MMA Instruction
# Given RegisterTileInfo inputs for A,B,C,D operands
# emit corresponding mfma instruction
#
def emitMfmaInstruction(writer, kernel, vgprTileA, vgprTileB, vgprTileC, vgprTileD, comment = ""):
  module = Module()

  vgprAStart = vgprTileA.regList.regValues[0]
  vgprBStart = vgprTileB.regList.regValues[0]
  vgprCStart = vgprTileC.regList.regValues[0]
  vgprDStart = vgprTileD.regList.regValues[0]

  opASize = len(vgprTileA.regList.regValues)
  opBSize = len(vgprTileB.regList.regValues)
  opCSize = len(vgprTileC.regList.regValues)
  opDSize = len(vgprTileD.regList.regValues)

  accvgprAlias = vgpr if kernel["MIArchVgpr"] else accvgpr

  aOperand = vgpr(vgprBStart,opBSize) if kernel["SourceSwap"] else vgpr(vgprAStart,opASize)
  bOperand = vgpr(vgprAStart,opASize) if kernel["SourceSwap"] else vgpr(vgprBStart,opBSize)

  miK = kernel["MatrixInstK"]

  if miK == 128:
    # MX FP4: 16x16x128
    tmpVgprScale = writer.vgprPool.checkOut(1)
    module.add(VMovB32(dst=vgpr(tmpVgprScale), src=hex(0x80), comment="hardcoded scale 0x80"))
    module.add(MXMFMAInstruction(instType=InstType.INST_F4, accType=InstType.INST_F32, variant=[16,16,miK,1], \
                                 acc=accvgprAlias(vgprDStart,opDSize), \
                                 a=aOperand, \
                                 b=bOperand, \
                                 acc2=accvgprAlias(vgprCStart,opCSize), \
                                 mxsa=vgpr(tmpVgprScale), mxsb=vgpr(tmpVgprScale), \
                                 comment=comment))
    writer.vgprPool.checkIn(tmpVgprScale)
  else:
    # BF16: 16x16x32
    module.add(MFMAInstruction(instType=InstType.INST_BF16, accType=InstType.INST_F32, variant=[16,16,miK,1], mfma1k=False, \
                               acc=accvgprAlias(vgprDStart,opDSize), \
                               a=aOperand, \
                               b=bOperand, \
                               acc2=accvgprAlias(vgprCStart,opCSize), \
                               comment=comment))

  return module


##################################################
# Subroutine to generate MMA code
# Initial idea: maybe store asm in modules in a separate obj?
#
def emitMfmaCode(writer, kernel):
  module = Module()

  atileInfo = writer.states.a.tileInfo
  btileInfo = writer.states.b.tileInfo
  dtileInfo = writer.states.d.tileInfo

  for mmak in range(atileInfo.localMMATileGrid[1]):
    for mma1 in range(btileInfo.localMMATileGrid[0]):
      for mma0 in range(atileInfo.localMMATileGrid[0]):
        atiles = atileInfo.vgprTiles[mmak + mma0 * atileInfo.localMMATileGrid[1]]
        btiles = btileInfo.vgprTiles[mmak + mma1 * btileInfo.localMMATileGrid[1]]
        dtiles = dtileInfo.vgprTiles[mma0 + mma1 * dtileInfo.localMMATileGrid[0]]
        module.add(emitMfmaInstruction(writer, kernel, atiles, btiles, dtiles, dtiles, "Emit MMFA code for MMA tiles C[%u, %u] += A[%u, %u] * B[%u, %u]"%(mma0, mma1, mma0, mmak, mmak, mma1)))

  return module


##################################################
# Subroutine entry point for main loop impl
#
# This should be shared logic for both main loop and nnl loops
# It would be nice to have this support generic loop unroll
# and possibly SIMD spec paths
#
# Scheduling logic would be introduced here
#
def mainLoopImpl(writer, kernel, isNLL = False):
  module = Module()
  module.addComment0("REMOVE WHEN IMPLEMNTED: Placeholder for subtile based main loop impl")


  label = Label("start", comment="")
  module.add(label)

  if not isNLL:
    module.add(globalReadDoSubtile('A', writer, kernel))
    module.add(globalReadDoSubtile('B', writer, kernel))
    module.add(SWaitCnt(dscnt=-1, vlcnt=0, vscnt=-1, comment="Wait for all subtile GRs to complete"))
    module.add(SBarrier(comment=""))



  module.add(localReadDoSubtile('A', writer, kernel))
  module.add(localReadDoSubtile('B', writer, kernel))
  module.add(SWaitCnt(dscnt=0, vlcnt=-1, vscnt=-1, comment="Wait for all subtile LRs to complete"))

  module.add(emitMfmaCode(writer, kernel))
  module.add(globalReadLDSBufferSwap('A', writer, kernel))
  module.add(globalReadLDSBufferSwap('B', writer, kernel))

  module.add(localReadLDSBufferSwap('A', writer, kernel))
  module.add(localReadLDSBufferSwap('B', writer, kernel))

  module.add(globalReadPtrUpdates('A', writer, kernel))
  module.add(globalReadPtrUpdates('B', writer, kernel))

  module.add(SSubU32(dst=sgpr("LoopCounterL"), src0=sgpr("LoopCounterL"), src1=1))
  module.add(SCmpEQU32(src0=sgpr("LoopCounterL"), src1=0))
  module.add(SCBranchSCC0(labelName=label.getLabelName()))

  return module


##################################################
# Subroutine entry point for preloop
#
# We will need to support different PGR values
# We will need to support different PLR values
#
def preLoop(writer, kernel):
  module = Module()
  module.addComment("")
  module.addComment("")
  pgr = kernel["PrefetchGlobalRead"]
  plr = kernel["PrefetchLocalRead"]
  module.addComment0("REMOVE WHEN IMPLEMNTED: Placeholder for subtile based Preloop code with PGR=%u"%pgr)

  # Just sample impl, we can also interleave A/B loads
  for i in range(pgr):
    module.addComment0("Emitting %u-th set of GRs"%i)
    module.add(globalReadDoSubtile('A', writer, kernel))
    module.add(globalReadDoSubtile('B', writer, kernel))
    module.addComment("Add appropriate GR offset swap logic")
  module.addComment("")

  for i in range(plr):
    module.addComment("Add correct waits..")
    module.addComment0("Emitting LR to read data loaded by %u-th set of GRs"%(i))
    module.add(localReadDoSubtile('A', writer, kernel))
    module.add(localReadDoSubtile('B', writer, kernel))
    module.addComment("Add appropriate LR offset swap logic")

  module.addComment("")
  return module

##################################################
# Subroutine entry point for main loop
#
#
def mainLoop(writer, kernel):
  module = Module()
  module.addComment0("MAINLOOP")
  module.add(mainLoopImpl(writer, kernel))
  module.addComment("")

  #module.addComment0("MAINLOOP-NLL")
  #isNLL = True
  #module.add(mainLoopImpl(writer, kernel, isNLL))
  #module.addComment("")

  return module
