<profile>

<section name = "Vitis HLS Report for 'process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2'" level="0">
<item name = "Date">Fri Dec 13 13:11:47 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.771 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_82_1_VITIS_LOOP_83_2">128, 128, 3, 2, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 285, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 146, -</column>
<column name="Register">-, -, 46, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1027_fu_304_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln1495_1_fu_432_p2">+, 0, 0, 12, 4, 2</column>
<column name="add_ln65_1_fu_374_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln65_2_fu_396_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln65_3_fu_419_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln65_4_fu_442_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln65_fu_348_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln840_10_fu_586_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln840_11_fu_811_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln840_12_fu_821_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln840_13_fu_831_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln840_14_fu_841_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln840_15_fu_851_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln840_16_fu_861_p2">+, 0, 0, 10, 5, 5</column>
<column name="add_ln840_fu_316_p2">+, 0, 0, 12, 4, 1</column>
<column name="cc_V_fu_409_p2">+, 0, 0, 12, 4, 1</column>
<column name="conv_out_buffer_m_d0">+, 0, 0, 10, 5, 5</column>
<column name="ret_V_fu_452_p2">+, 0, 0, 13, 6, 6</column>
<column name="and_ln1497_1_fu_514_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1497_2_fu_596_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1497_3_fu_557_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1497_4_fu_635_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1497_5_fu_670_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1497_6_fu_706_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1497_7_fu_740_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1497_8_fu_775_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1497_fu_477_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1027_fu_298_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln83_fu_322_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="select_ln1027_1_fu_336_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln1027_fu_328_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln829_1_fu_527_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln829_2_fu_609_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln829_3_fu_570_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln829_4_fu_647_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln829_5_fu_683_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln829_6_fu_718_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln829_7_fu_752_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln829_8_fu_788_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln829_fu_490_p2">xor, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_bank_V_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_rhs_load">9, 2, 4, 8</column>
<column name="bank_V_fu_90">9, 2, 4, 8</column>
<column name="indvar_flatten_fu_94">9, 2, 7, 14</column>
<column name="line_buffer_m_0_address0">14, 3, 8, 24</column>
<column name="line_buffer_m_1_address0">14, 3, 8, 24</column>
<column name="line_buffer_m_2_address0">14, 3, 8, 24</column>
<column name="rhs_fu_86">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln65_4_reg_990">8, 0, 8, 0</column>
<column name="add_ln840_10_reg_1041">3, 0, 3, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bank_V_fu_90">4, 0, 4, 0</column>
<column name="icmp_ln1027_reg_956">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_94">7, 0, 7, 0</column>
<column name="line_buffer_m_1_load_1_reg_1020">2, 0, 2, 0</column>
<column name="line_buffer_m_2_load_1_reg_1034">2, 0, 2, 0</column>
<column name="line_buffer_m_2_load_reg_1027">2, 0, 2, 0</column>
<column name="ret_V_reg_995">6, 0, 6, 0</column>
<column name="rhs_fu_86">4, 0, 4, 0</column>
<column name="tmp_9_reg_1015">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2, return value</column>
<column name="zext_ln125">in, 4, ap_none, zext_ln125, scalar</column>
<column name="line_buffer_m_0_address0">out, 8, ap_memory, line_buffer_m_0, array</column>
<column name="line_buffer_m_0_ce0">out, 1, ap_memory, line_buffer_m_0, array</column>
<column name="line_buffer_m_0_q0">in, 2, ap_memory, line_buffer_m_0, array</column>
<column name="line_buffer_m_0_address1">out, 8, ap_memory, line_buffer_m_0, array</column>
<column name="line_buffer_m_0_ce1">out, 1, ap_memory, line_buffer_m_0, array</column>
<column name="line_buffer_m_0_q1">in, 2, ap_memory, line_buffer_m_0, array</column>
<column name="line_buffer_m_1_address0">out, 8, ap_memory, line_buffer_m_1, array</column>
<column name="line_buffer_m_1_ce0">out, 1, ap_memory, line_buffer_m_1, array</column>
<column name="line_buffer_m_1_q0">in, 2, ap_memory, line_buffer_m_1, array</column>
<column name="line_buffer_m_1_address1">out, 8, ap_memory, line_buffer_m_1, array</column>
<column name="line_buffer_m_1_ce1">out, 1, ap_memory, line_buffer_m_1, array</column>
<column name="line_buffer_m_1_q1">in, 2, ap_memory, line_buffer_m_1, array</column>
<column name="line_buffer_m_2_address0">out, 8, ap_memory, line_buffer_m_2, array</column>
<column name="line_buffer_m_2_ce0">out, 1, ap_memory, line_buffer_m_2, array</column>
<column name="line_buffer_m_2_q0">in, 2, ap_memory, line_buffer_m_2, array</column>
<column name="line_buffer_m_2_address1">out, 8, ap_memory, line_buffer_m_2, array</column>
<column name="line_buffer_m_2_ce1">out, 1, ap_memory, line_buffer_m_2, array</column>
<column name="line_buffer_m_2_q1">in, 2, ap_memory, line_buffer_m_2, array</column>
<column name="select_ln186">in, 1, ap_none, select_ln186, scalar</column>
<column name="select_ln186_1">in, 1, ap_none, select_ln186_1, scalar</column>
<column name="select_ln186_2">in, 1, ap_none, select_ln186_2, scalar</column>
<column name="select_ln186_3">in, 1, ap_none, select_ln186_3, scalar</column>
<column name="select_ln186_4">in, 1, ap_none, select_ln186_4, scalar</column>
<column name="select_ln186_5">in, 1, ap_none, select_ln186_5, scalar</column>
<column name="select_ln186_6">in, 1, ap_none, select_ln186_6, scalar</column>
<column name="select_ln186_7">in, 1, ap_none, select_ln186_7, scalar</column>
<column name="select_ln186_8">in, 1, ap_none, select_ln186_8, scalar</column>
<column name="word_buffer_m_offset">in, 1, ap_none, word_buffer_m_offset, scalar</column>
<column name="conv_out_buffer_m_address0">out, 7, ap_memory, conv_out_buffer_m, array</column>
<column name="conv_out_buffer_m_ce0">out, 1, ap_memory, conv_out_buffer_m, array</column>
<column name="conv_out_buffer_m_we0">out, 1, ap_memory, conv_out_buffer_m, array</column>
<column name="conv_out_buffer_m_d0">out, 5, ap_memory, conv_out_buffer_m, array</column>
</table>
</item>
</section>
</profile>
