
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -249.56

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -46.12

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -46.12

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  41.09 source latency dpath.a_reg.out[10]$_DFFE_PP_/CLK ^
 -36.79 target latency dpath.b_reg.out[14]$_DFFE_PP_/CLK ^
  -0.75 CRPR
--------------
   3.55 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: ctrl.state.out[2]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         62.00   62.00 ^ input external delay
     3    2.17    0.00    0.00   62.00 ^ reset (in)
                                         reset (net)
                  0.33    0.10   62.10 ^ _336_/B (AOI21x1_ASAP7_75t_R)
     1    0.71    4.10    3.88   65.99 v _336_/Y (AOI21x1_ASAP7_75t_R)
                                         _002_ (net)
                  4.11    0.06   66.05 v ctrl.state.out[2]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
                                 66.05   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.66    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.75    0.24    0.24 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     4    4.13   15.69   15.47   15.71 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 15.70    0.30   16.01 ^ clkbuf_2_3__f_clk/A (BUFx2_ASAP7_75t_R)
    10    7.22   25.12   24.06   40.07 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                 25.17    0.66   40.72 ^ ctrl.state.out[2]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
                          0.00   40.72   clock reconvergence pessimism
                         13.18   53.90   library hold time
                                 53.90   data required time
-----------------------------------------------------------------------------
                                 53.90   data required time
                                -66.05   data arrival time
-----------------------------------------------------------------------------
                                 12.15   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.66    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.75    0.24    0.24 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     4    4.13   15.69   15.47   15.71 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 15.71    0.34   16.05 ^ clkbuf_2_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    7.31   25.84   23.96   40.01 ^ clkbuf_2_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 25.88    0.66   40.67 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
     1    1.98   17.72   50.54   91.21 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
                                         _037_ (net)
                 17.73    0.15   91.36 ^ _356_/A (INVx3_ASAP7_75t_R)
     3    2.37    8.45    7.07   98.43 v _356_/Y (INVx3_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[3] (net)
                  8.45    0.08   98.51 v _573_/A (HAxp5_ASAP7_75t_R)
     2    1.60   35.25   34.37  132.88 v _573_/SN (HAxp5_ASAP7_75t_R)
                                         _024_ (net)
                 35.25    0.09  132.97 v rebuffer2/A (BUFx3_ASAP7_75t_R)
     4    2.67    8.91   21.73  154.70 v rebuffer2/Y (BUFx3_ASAP7_75t_R)
                                         net2 (net)
                  8.94    0.28  154.97 v _394_/C (OR3x1_ASAP7_75t_R)
     1    0.60    9.48   23.54  178.51 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.48    0.05  178.56 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.10   12.94   28.23  206.79 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 12.95    0.22  207.00 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.87   11.98   21.41  228.41 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 12.03    0.41  228.83 v _402_/A2 (AO21x1_ASAP7_75t_R)
     2    1.25    9.80   17.00  245.83 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                  9.80    0.08  245.90 v _417_/A3 (AO32x1_ASAP7_75t_R)
     1    1.72   14.28   26.14  272.04 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 14.29    0.18  272.22 v _418_/B (XOR2x1_ASAP7_75t_R)
     2    0.97   12.29   21.81  294.03 v _418_/Y (XOR2x1_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 12.29    0.09  294.12 v resp_msg[13] (out)
                                294.12   data arrival time

                        310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (propagated)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -294.12   data arrival time
-----------------------------------------------------------------------------
                                -46.12   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.66    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.75    0.24    0.24 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     4    4.13   15.69   15.47   15.71 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 15.71    0.34   16.05 ^ clkbuf_2_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    7.31   25.84   23.96   40.01 ^ clkbuf_2_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 25.88    0.66   40.67 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
     1    1.98   17.72   50.54   91.21 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
                                         _037_ (net)
                 17.73    0.15   91.36 ^ _356_/A (INVx3_ASAP7_75t_R)
     3    2.37    8.45    7.07   98.43 v _356_/Y (INVx3_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[3] (net)
                  8.45    0.08   98.51 v _573_/A (HAxp5_ASAP7_75t_R)
     2    1.60   35.25   34.37  132.88 v _573_/SN (HAxp5_ASAP7_75t_R)
                                         _024_ (net)
                 35.25    0.09  132.97 v rebuffer2/A (BUFx3_ASAP7_75t_R)
     4    2.67    8.91   21.73  154.70 v rebuffer2/Y (BUFx3_ASAP7_75t_R)
                                         net2 (net)
                  8.94    0.28  154.97 v _394_/C (OR3x1_ASAP7_75t_R)
     1    0.60    9.48   23.54  178.51 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.48    0.05  178.56 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.10   12.94   28.23  206.79 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 12.95    0.22  207.00 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.87   11.98   21.41  228.41 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 12.03    0.41  228.83 v _402_/A2 (AO21x1_ASAP7_75t_R)
     2    1.25    9.80   17.00  245.83 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                  9.80    0.08  245.90 v _417_/A3 (AO32x1_ASAP7_75t_R)
     1    1.72   14.28   26.14  272.04 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 14.29    0.18  272.22 v _418_/B (XOR2x1_ASAP7_75t_R)
     2    0.97   12.29   21.81  294.03 v _418_/Y (XOR2x1_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 12.29    0.09  294.12 v resp_msg[13] (out)
                                294.12   data arrival time

                        310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (propagated)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -294.12   data arrival time
-----------------------------------------------------------------------------
                                -46.12   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
231.17869567871094

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7224

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
18.673206329345703

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8105

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 10

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  15.71   15.71 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  24.30   40.01 ^ clkbuf_2_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.78   40.79 ^ dpath.a_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
  49.93   90.72 v dpath.a_reg.out[4]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
  15.24  105.97 ^ _355_/Y (INVx1_ASAP7_75t_R)
  14.85  120.82 v _572_/CON (HAxp5_ASAP7_75t_R)
  11.56  132.38 ^ _572_/SN (HAxp5_ASAP7_75t_R)
  17.62  149.99 ^ rebuffer20/Y (BUFx3_ASAP7_75t_R)
  17.28  167.27 ^ _311_/Y (OA21x2_ASAP7_75t_R)
  15.11  182.38 ^ _312_/Y (OA21x2_ASAP7_75t_R)
  21.72  204.10 ^ _313_/Y (OA21x2_ASAP7_75t_R)
  22.32  226.42 ^ _369_/Y (OA21x2_ASAP7_75t_R)
  23.25  249.67 ^ _370_/Y (AND3x1_ASAP7_75t_R)
  23.25  272.92 v _372_/Y (OAI21x1_ASAP7_75t_R)
  29.83  302.75 v _378_/Y (BUFx6f_ASAP7_75t_R)
  27.59  330.34 v _389_/Y (OA211x2_ASAP7_75t_R)
  10.52  340.85 ^ _408_/Y (AOI22x1_ASAP7_75t_R)
   0.05  340.90 ^ dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
         340.90   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock source latency
   0.00  310.00 ^ clk (in)
  14.96  324.96 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  22.24  347.20 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.28  347.48 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
   0.75  348.23   clock reconvergence pessimism
  -5.41  342.82   library setup time
         342.82   data required time
---------------------------------------------------------
         342.82   data required time
        -340.90   data arrival time
---------------------------------------------------------
           1.91   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  14.96   14.96 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  22.24   37.20 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.28   37.48 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  44.09   81.57 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
   7.06   88.63 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.04   88.67 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
          88.67   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  15.71   15.71 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  24.36   40.07 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.34   40.40 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  -2.87   37.54   clock reconvergence pessimism
  12.22   49.76   library hold time
          49.76   data required time
---------------------------------------------------------
          49.76   data required time
         -88.67   data arrival time
---------------------------------------------------------
          38.91   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
38.0827

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
40.7219

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
294.1154

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-46.1154

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-15.679356

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.18e-04   2.60e-05   6.82e-09   2.44e-04  31.5%
Combinational          2.19e-04   1.96e-04   2.53e-08   4.15e-04  53.6%
Clock                  5.29e-05   6.20e-05   5.82e-10   1.15e-04  14.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.90e-04   2.84e-04   3.27e-08   7.73e-04 100.0%
                          63.3%      36.7%       0.0%
