

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Fri Nov 29 20:35:06 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.900|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13857|  13857|  13857|  13857|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  13856|  13856|      1732|          -|          -|     8|    no    |
        | + Loop 1.1          |   1729|   1729|       247|          -|          -|     7|    no    |
        |  ++ Loop 1.1.1      |    245|    245|        35|          -|          -|     7|    no    |
        |   +++ Loop 1.1.1.1  |     32|     32|         4|          -|          -|     8|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    275|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      13|      2|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     211|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     224|    405|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+---------------------------------+-----------+
    |               Instance              |              Module             | Expression|
    +-------------------------------------+---------------------------------+-----------+
    |network_mul_mul_16s_15ns_30_1_1_U50  |network_mul_mul_16s_15ns_30_1_1  |  i0 * i1  |
    +-------------------------------------+---------------------------------+-----------+

    * Memory: 
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                   Module                   | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_2_b_s_U  |pointwise_conv2d_fix_SeparableConv2D_2_b_s  |        0|  13|   2|     8|   13|     1|          104|
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                            |        0|  13|   2|     8|   13|     1|          104|
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |in_d_1_fu_287_p2       |     +    |      0|  0|  13|           4|           1|
    |next_mul2_fu_169_p2    |     +    |      0|  0|  15|           9|           6|
    |next_mul_fu_293_p2     |     +    |      0|  0|  15|           9|           6|
    |out_d_2_fu_181_p2      |     +    |      0|  0|  13|           4|           1|
    |out_h_2_fu_206_p2      |     +    |      0|  0|  12|           3|           1|
    |out_w_2_fu_244_p2      |     +    |      0|  0|  12|           3|           1|
    |tmp1_fu_299_p2         |     +    |      0|  0|  15|           9|           9|
    |tmp_10_fu_326_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_13_fu_308_p2       |     +    |      0|  0|  14|          10|          10|
    |tmp_18_fu_364_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_23_cast_fu_331_p2  |     +    |      0|  0|  21|          15|          15|
    |tmp_8_fu_267_p2        |     +    |      0|  0|  14|          10|          10|
    |tmp_fu_258_p2          |     +    |      0|  0|  15|           7|           7|
    |tmp_7_fu_228_p2        |     -    |      0|  0|  15|           7|           7|
    |exitcond1_fu_238_p2    |   icmp   |      0|  0|   9|           3|           2|
    |exitcond2_fu_200_p2    |   icmp   |      0|  0|   9|           3|           2|
    |exitcond3_fu_175_p2    |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_281_p2     |   icmp   |      0|  0|  11|           4|           5|
    |p_tmp_s_fu_344_p3      |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 275|         137|         121|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  50|         11|    1|         11|
    |in_d_reg_143           |   9|          2|    4|          8|
    |out_d_reg_86           |   9|          2|    4|          8|
    |out_h_reg_108          |   9|          2|    3|          6|
    |out_w_reg_119          |   9|          2|    3|          6|
    |output_load_1_reg_130  |   9|          2|   16|         32|
    |output_r_d0            |  15|          3|   16|         48|
    |phi_mul1_reg_97        |   9|          2|    9|         18|
    |phi_mul_reg_154        |   9|          2|    9|         18|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 128|         28|   65|        155|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_2_b_5_reg_403  |  16|   0|   16|          0|
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |in_d_1_reg_452                 |   4|   0|    4|          0|
    |in_d_reg_143                   |   4|   0|    4|          0|
    |input_load_reg_472             |  16|   0|   16|          0|
    |next_mul2_reg_385              |   9|   0|    9|          0|
    |next_mul_reg_457               |   9|   0|    9|          0|
    |out_d_2_reg_393                |   4|   0|    4|          0|
    |out_d_reg_86                   |   4|   0|    4|          0|
    |out_h_2_reg_416                |   3|   0|    3|          0|
    |out_h_reg_108                  |   3|   0|    3|          0|
    |out_w_2_reg_434                |   3|   0|    3|          0|
    |out_w_reg_119                  |   3|   0|    3|          0|
    |output_addr_reg_444            |  14|   0|   14|          0|
    |output_load_1_reg_130          |  16|   0|   16|          0|
    |p_tmp_s_reg_467                |  15|   0|   15|          0|
    |phi_mul1_cast_reg_380          |   9|   0|   10|          1|
    |phi_mul1_reg_97                |   9|   0|    9|          0|
    |phi_mul_reg_154                |   9|   0|    9|          0|
    |tmp_17_reg_477                 |  16|   0|   16|          0|
    |tmp_18_cast_reg_426            |  10|   0|   10|          0|
    |tmp_19_cast3_reg_439           |   3|   0|    9|          6|
    |tmp_3_reg_408                  |  15|   0|   15|          0|
    |tmp_7_reg_421                  |   7|   0|    7|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 211|   0|  218|          7|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	2  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	10  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true
10 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%out_d = phi i4 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]"   --->   Operation 12 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i9 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul1_cast = zext i9 %phi_mul1 to i10"   --->   Operation 14 'zext' 'phi_mul1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.82ns)   --->   "%next_mul2 = add i9 %phi_mul1, 49"   --->   Operation 15 'add' 'next_mul2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.30ns)   --->   "%exitcond3 = icmp eq i4 %out_d, -8" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 16 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%out_d_2 = add i4 %out_d, 1" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 18 'add' 'out_d_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %4, label %.preheader4.preheader" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_6 = zext i4 %out_d to i64" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 20 'zext' 'tmp_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_b_2 = getelementptr [8 x i13]* @SeparableConv2D_2_b_s, i64 0, i64 %tmp_6" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 21 'getelementptr' 'SeparableConv2D_2_b_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%SeparableConv2D_2_b_3 = load i13* %SeparableConv2D_2_b_2, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 22 'load' 'SeparableConv2D_2_b_3' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 8> <ROM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%SeparableConv2D_2_b_3 = load i13* %SeparableConv2D_2_b_2, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 24 'load' 'SeparableConv2D_2_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 8> <ROM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_b_5 = sext i13 %SeparableConv2D_2_b_3 to i16" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 25 'sext' 'SeparableConv2D_2_b_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3 = sext i13 %SeparableConv2D_2_b_3 to i15" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 26 'sext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%out_h = phi i3 [ 0, %.preheader4.preheader ], [ %out_h_2, %.preheader4.loopexit ]"   --->   Operation 28 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %out_h, -1" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 29 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 30 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.65ns)   --->   "%out_h_2 = add i3 %out_h, 1" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 31 'add' 'out_h_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_17_cast5 = zext i3 %out_h to i7" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 33 'zext' 'tmp_17_cast5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h, i3 0)" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 34 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %p_shl to i7" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 35 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.82ns)   --->   "%tmp_7 = sub i7 %p_shl_cast, %tmp_17_cast5" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 36 'sub' 'tmp_7' <Predicate = (!exitcond2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_18_cast = sext i7 %tmp_7 to i10" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 37 'sext' 'tmp_18_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 38 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 39 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%out_w = phi i3 [ %out_w_2, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 40 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %out_w, -1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 41 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 42 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.65ns)   --->   "%out_w_2 = add i3 %out_w, 1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 43 'add' 'out_w_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_19_cast3 = zext i3 %out_w to i9" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 45 'zext' 'tmp_19_cast3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i3 %out_w to i7" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 46 'zext' 'tmp_19_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.87ns)   --->   "%tmp = add i7 %tmp_7, %tmp_19_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 47 'add' 'tmp' <Predicate = (!exitcond1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_cast = sext i7 %tmp to i10" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 48 'sext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.82ns)   --->   "%tmp_8 = add i10 %tmp_cast, %phi_mul1_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 49 'add' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i10 %tmp_8 to i32" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 50 'sext' 'tmp_21_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9 = zext i32 %tmp_21_cast to i64" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 51 'zext' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_9" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 52 'getelementptr' 'output_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.76ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 53 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 54 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.90>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%output_load_1 = phi i16 [ 0, %1 ], [ %tmp_18, %3 ]" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 55 'phi' 'output_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%in_d = phi i4 [ 0, %1 ], [ %in_d_1, %3 ]"   --->   Operation 56 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %1 ], [ %next_mul, %3 ]"   --->   Operation 57 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (3.25ns)   --->   "store i16 %output_load_1, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 58 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 59 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %in_d, -8" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 59 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 60 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.73ns)   --->   "%in_d_1 = add i4 %in_d, 1" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 61 'add' 'in_d_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge, label %3" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.82ns)   --->   "%next_mul = add i9 %phi_mul, 49"   --->   Operation 63 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.82ns)   --->   "%tmp1 = add i9 %phi_mul, %tmp_19_cast3" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 64 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i9 %tmp1 to i10" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 65 'zext' 'tmp1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.82ns)   --->   "%tmp_13 = add i10 %tmp1_cast, %tmp_18_cast" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 66 'add' 'tmp_13' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i10 %tmp_13 to i32" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 67 'sext' 'tmp_28_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_14 = zext i32 %tmp_28_cast to i64" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 68 'zext' 'tmp_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_14" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 69 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 70 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i16 %output_load_1 to i15" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 71 'trunc' 'tmp_19' <Predicate = (exitcond)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.07ns)   --->   "%tmp_10 = add i16 %SeparableConv2D_2_b_5, %output_load_1" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 72 'add' 'tmp_10' <Predicate = (exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.94ns)   --->   "%tmp_23_cast = add i15 %tmp_19, %tmp_3" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 73 'add' 'tmp_23_cast' <Predicate = (exitcond)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_10, i32 15)" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 74 'bitselect' 'tmp_20' <Predicate = (exitcond)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.75ns)   --->   "%p_tmp_s = select i1 %tmp_20, i15 0, i15 %tmp_23_cast" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 75 'select' 'p_tmp_s' <Predicate = (exitcond)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 76 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 76 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i16 %input_load to i30" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 77 'sext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_15 = mul i30 %tmp_30_cast, 10898" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 78 'mul' 'tmp_15' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_17 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_15, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 79 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.07>
ST_9 : Operation 80 [1/1] (2.07ns)   --->   "%tmp_18 = add i16 %output_load_1, %tmp_17" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 80 'add' 'tmp_18' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%p_tmp_cast = zext i15 %p_tmp_s to i16" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 82 'zext' 'p_tmp_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (3.25ns)   --->   "store i16 %p_tmp_cast, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 83 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11           (br               ) [ 01111111111]
out_d                 (phi              ) [ 00100000000]
phi_mul1              (phi              ) [ 00100000000]
phi_mul1_cast         (zext             ) [ 00011111111]
next_mul2             (add              ) [ 01111111111]
exitcond3             (icmp             ) [ 00111111111]
empty                 (speclooptripcount) [ 00000000000]
out_d_2               (add              ) [ 01111111111]
StgValue_19           (br               ) [ 00000000000]
tmp_6                 (zext             ) [ 00000000000]
SeparableConv2D_2_b_2 (getelementptr    ) [ 00010000000]
StgValue_23           (ret              ) [ 00000000000]
SeparableConv2D_2_b_3 (load             ) [ 00000000000]
SeparableConv2D_2_b_5 (sext             ) [ 00001111111]
tmp_3                 (sext             ) [ 00001111111]
StgValue_27           (br               ) [ 00111111111]
out_h                 (phi              ) [ 00001000000]
exitcond2             (icmp             ) [ 00111111111]
empty_23              (speclooptripcount) [ 00000000000]
out_h_2               (add              ) [ 00111111111]
StgValue_32           (br               ) [ 00000000000]
tmp_17_cast5          (zext             ) [ 00000000000]
p_shl                 (bitconcatenate   ) [ 00000000000]
p_shl_cast            (zext             ) [ 00000000000]
tmp_7                 (sub              ) [ 00000111111]
tmp_18_cast           (sext             ) [ 00000111111]
StgValue_38           (br               ) [ 00111111111]
StgValue_39           (br               ) [ 01111111111]
out_w                 (phi              ) [ 00000100000]
exitcond1             (icmp             ) [ 00111111111]
empty_24              (speclooptripcount) [ 00000000000]
out_w_2               (add              ) [ 00111111111]
StgValue_44           (br               ) [ 00000000000]
tmp_19_cast3          (zext             ) [ 00000011110]
tmp_19_cast           (zext             ) [ 00000000000]
tmp                   (add              ) [ 00000000000]
tmp_cast              (sext             ) [ 00000000000]
tmp_8                 (add              ) [ 00000000000]
tmp_21_cast           (sext             ) [ 00000000000]
tmp_9                 (zext             ) [ 00000000000]
output_addr           (getelementptr    ) [ 00000011111]
StgValue_53           (br               ) [ 00111111111]
StgValue_54           (br               ) [ 00111111111]
output_load_1         (phi              ) [ 00000011110]
in_d                  (phi              ) [ 00000010000]
phi_mul               (phi              ) [ 00000010000]
StgValue_58           (store            ) [ 00000000000]
exitcond              (icmp             ) [ 00111111111]
empty_25              (speclooptripcount) [ 00000000000]
in_d_1                (add              ) [ 00111111111]
StgValue_62           (br               ) [ 00000000000]
next_mul              (add              ) [ 00111111111]
tmp1                  (add              ) [ 00000000000]
tmp1_cast             (zext             ) [ 00000000000]
tmp_13                (add              ) [ 00000000000]
tmp_28_cast           (sext             ) [ 00000000000]
tmp_14                (zext             ) [ 00000000000]
input_addr            (getelementptr    ) [ 00000001000]
tmp_19                (trunc            ) [ 00000000000]
tmp_10                (add              ) [ 00000000000]
tmp_23_cast           (add              ) [ 00000000000]
tmp_20                (bitselect        ) [ 00000000000]
p_tmp_s               (select           ) [ 00000000001]
input_load            (load             ) [ 00000000100]
tmp_30_cast           (sext             ) [ 00000000000]
tmp_15                (mul              ) [ 00000000000]
tmp_17                (partselect       ) [ 00000000010]
tmp_18                (add              ) [ 00111111111]
StgValue_81           (br               ) [ 00111111111]
p_tmp_cast            (zext             ) [ 00000000000]
StgValue_83           (store            ) [ 00000000000]
StgValue_84           (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_2_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="SeparableConv2D_2_b_2_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="13" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_2_b_2/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="3" slack="0"/>
<pin id="57" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_b_3/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="output_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="16" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="32" slack="0"/>
<pin id="65" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="14" slack="1"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/6 StgValue_83/10 "/>
</bind>
</comp>

<comp id="73" class="1004" name="input_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="0"/>
<pin id="77" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="86" class="1005" name="out_d_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="1"/>
<pin id="88" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="out_d_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="phi_mul1_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="9" slack="1"/>
<pin id="99" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="phi_mul1_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="9" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="out_h_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="1"/>
<pin id="110" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="out_h_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="119" class="1005" name="out_w_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="1"/>
<pin id="121" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="out_w_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="1" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="130" class="1005" name="output_load_1_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="1"/>
<pin id="132" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_load_1 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="output_load_1_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="16" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_load_1/6 "/>
</bind>
</comp>

<comp id="143" class="1005" name="in_d_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="1"/>
<pin id="145" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="in_d_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d/6 "/>
</bind>
</comp>

<comp id="154" class="1005" name="phi_mul_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="1"/>
<pin id="156" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="phi_mul_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="9" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="phi_mul1_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul1_cast/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="next_mul2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="0" index="1" bw="7" slack="0"/>
<pin id="172" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="exitcond3_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="out_d_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_2/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_6_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="SeparableConv2D_2_b_5_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="13" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="SeparableConv2D_2_b_5/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="13" slack="0"/>
<pin id="198" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="exitcond2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="out_h_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_2/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_17_cast5_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast5/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_shl_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_shl_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_7_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_18_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_cast/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="exitcond1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="out_w_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_2/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_19_cast3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast3/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_19_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="1"/>
<pin id="260" dir="0" index="1" bw="3" slack="0"/>
<pin id="261" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_8_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="0" index="1" bw="9" slack="3"/>
<pin id="270" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_21_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_9_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="exitcond_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="in_d_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d_1/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="next_mul_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="0" index="1" bw="7" slack="0"/>
<pin id="296" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="9" slack="0"/>
<pin id="301" dir="0" index="1" bw="3" slack="1"/>
<pin id="302" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp1_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_13_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="0"/>
<pin id="310" dir="0" index="1" bw="7" slack="2"/>
<pin id="311" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_28_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_cast/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_14_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_19_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_10_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="13" slack="3"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_23_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="15" slack="0"/>
<pin id="333" dir="0" index="1" bw="13" slack="3"/>
<pin id="334" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23_cast/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_20_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_tmp_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="15" slack="0"/>
<pin id="347" dir="0" index="2" bw="15" slack="0"/>
<pin id="348" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_s/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_30_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="1"/>
<pin id="354" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_cast/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_17_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="30" slack="0"/>
<pin id="358" dir="0" index="2" bw="5" slack="0"/>
<pin id="359" dir="0" index="3" bw="6" slack="0"/>
<pin id="360" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_18_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="3"/>
<pin id="366" dir="0" index="1" bw="16" slack="1"/>
<pin id="367" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_tmp_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="15" slack="1"/>
<pin id="371" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_tmp_cast/10 "/>
</bind>
</comp>

<comp id="373" class="1007" name="tmp_15_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="30" slack="0"/>
<pin id="376" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="380" class="1005" name="phi_mul1_cast_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="3"/>
<pin id="382" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="phi_mul1_cast "/>
</bind>
</comp>

<comp id="385" class="1005" name="next_mul2_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="0"/>
<pin id="387" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="out_d_2_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d_2 "/>
</bind>
</comp>

<comp id="398" class="1005" name="SeparableConv2D_2_b_2_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="1"/>
<pin id="400" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_b_2 "/>
</bind>
</comp>

<comp id="403" class="1005" name="SeparableConv2D_2_b_5_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="3"/>
<pin id="405" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_b_5 "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_3_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="15" slack="3"/>
<pin id="410" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="416" class="1005" name="out_h_2_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="3" slack="0"/>
<pin id="418" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="out_h_2 "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_7_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="1"/>
<pin id="423" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_18_cast_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="2"/>
<pin id="428" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18_cast "/>
</bind>
</comp>

<comp id="434" class="1005" name="out_w_2_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="0"/>
<pin id="436" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="out_w_2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_19_cast3_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="1"/>
<pin id="441" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_cast3 "/>
</bind>
</comp>

<comp id="444" class="1005" name="output_addr_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="14" slack="1"/>
<pin id="446" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="452" class="1005" name="in_d_1_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_d_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="next_mul_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="9" slack="0"/>
<pin id="459" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="462" class="1005" name="input_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="14" slack="1"/>
<pin id="464" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="p_tmp_s_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="15" slack="1"/>
<pin id="469" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_s "/>
</bind>
</comp>

<comp id="472" class="1005" name="input_load_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="1"/>
<pin id="474" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_17_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="1"/>
<pin id="479" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_18_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="68" pin=1"/></net>

<net id="142"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="101" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="101" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="90" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="90" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="90" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="195"><net_src comp="55" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="55" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="112" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="112" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="112" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="112" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="212" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="123" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="123" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="123" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="123" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="258" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="285"><net_src comp="147" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="12" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="147" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="18" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="158" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="10" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="158" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="325"><net_src comp="134" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="134" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="322" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="326" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="331" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="361"><net_src comp="42" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="368"><net_src comp="130" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="369" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="377"><net_src comp="352" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="40" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="373" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="383"><net_src comp="165" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="388"><net_src comp="169" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="396"><net_src comp="181" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="401"><net_src comp="48" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="406"><net_src comp="192" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="411"><net_src comp="196" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="419"><net_src comp="206" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="424"><net_src comp="228" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="429"><net_src comp="234" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="437"><net_src comp="244" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="442"><net_src comp="250" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="447"><net_src comp="61" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="455"><net_src comp="287" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="460"><net_src comp="293" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="465"><net_src comp="73" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="470"><net_src comp="344" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="475"><net_src comp="80" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="480"><net_src comp="355" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="485"><net_src comp="364" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="134" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 10 }
	Port: SeparableConv2D_2_b_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix : input_r | {6 7 }
	Port: pointwise_conv2d_fix : SeparableConv2D_2_b_s | {2 3 }
  - Chain level:
	State 1
	State 2
		phi_mul1_cast : 1
		next_mul2 : 1
		exitcond3 : 1
		out_d_2 : 1
		StgValue_19 : 2
		tmp_6 : 1
		SeparableConv2D_2_b_2 : 2
		SeparableConv2D_2_b_3 : 3
	State 3
		SeparableConv2D_2_b_5 : 1
		tmp_3 : 1
	State 4
		exitcond2 : 1
		out_h_2 : 1
		StgValue_32 : 2
		tmp_17_cast5 : 1
		p_shl : 1
		p_shl_cast : 2
		tmp_7 : 3
		tmp_18_cast : 4
	State 5
		exitcond1 : 1
		out_w_2 : 1
		StgValue_44 : 2
		tmp_19_cast3 : 1
		tmp_19_cast : 1
		tmp : 2
		tmp_cast : 3
		tmp_8 : 4
		tmp_21_cast : 5
		tmp_9 : 6
		output_addr : 7
	State 6
		StgValue_58 : 1
		exitcond : 1
		in_d_1 : 1
		StgValue_62 : 2
		next_mul : 1
		tmp1 : 1
		tmp1_cast : 2
		tmp_13 : 3
		tmp_28_cast : 4
		tmp_14 : 5
		input_addr : 6
		input_load : 7
		tmp_19 : 1
		tmp_10 : 1
		tmp_23_cast : 2
		tmp_20 : 2
		p_tmp_s : 3
	State 7
	State 8
		tmp_15 : 1
		tmp_17 : 2
	State 9
	State 10
		StgValue_83 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       next_mul2_fu_169       |    0    |    0    |    15   |
|          |        out_d_2_fu_181        |    0    |    0    |    13   |
|          |        out_h_2_fu_206        |    0    |    0    |    12   |
|          |        out_w_2_fu_244        |    0    |    0    |    12   |
|          |          tmp_fu_258          |    0    |    0    |    15   |
|          |         tmp_8_fu_267         |    0    |    0    |    15   |
|    add   |         in_d_1_fu_287        |    0    |    0    |    13   |
|          |        next_mul_fu_293       |    0    |    0    |    15   |
|          |          tmp1_fu_299         |    0    |    0    |    15   |
|          |         tmp_13_fu_308        |    0    |    0    |    15   |
|          |         tmp_10_fu_326        |    0    |    0    |    23   |
|          |      tmp_23_cast_fu_331      |    0    |    0    |    21   |
|          |         tmp_18_fu_364        |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond3_fu_175       |    0    |    0    |    9    |
|   icmp   |       exitcond2_fu_200       |    0    |    0    |    9    |
|          |       exitcond1_fu_238       |    0    |    0    |    9    |
|          |        exitcond_fu_281       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    sub   |         tmp_7_fu_228         |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|  select  |        p_tmp_s_fu_344        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_15_fu_373        |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     phi_mul1_cast_fu_165     |    0    |    0    |    0    |
|          |         tmp_6_fu_187         |    0    |    0    |    0    |
|          |      tmp_17_cast5_fu_212     |    0    |    0    |    0    |
|          |       p_shl_cast_fu_224      |    0    |    0    |    0    |
|   zext   |      tmp_19_cast3_fu_250     |    0    |    0    |    0    |
|          |      tmp_19_cast_fu_254      |    0    |    0    |    0    |
|          |         tmp_9_fu_276         |    0    |    0    |    0    |
|          |       tmp1_cast_fu_304       |    0    |    0    |    0    |
|          |         tmp_14_fu_317        |    0    |    0    |    0    |
|          |       p_tmp_cast_fu_369      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | SeparableConv2D_2_b_5_fu_192 |    0    |    0    |    0    |
|          |         tmp_3_fu_196         |    0    |    0    |    0    |
|          |      tmp_18_cast_fu_234      |    0    |    0    |    0    |
|   sext   |        tmp_cast_fu_263       |    0    |    0    |    0    |
|          |      tmp_21_cast_fu_272      |    0    |    0    |    0    |
|          |      tmp_28_cast_fu_313      |    0    |    0    |    0    |
|          |      tmp_30_cast_fu_352      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         p_shl_fu_216         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_19_fu_322        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         tmp_20_fu_336        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_17_fu_355        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   273   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_2_b_2_reg_398|    3   |
|SeparableConv2D_2_b_5_reg_403|   16   |
|        in_d_1_reg_452       |    4   |
|         in_d_reg_143        |    4   |
|      input_addr_reg_462     |   14   |
|      input_load_reg_472     |   16   |
|      next_mul2_reg_385      |    9   |
|       next_mul_reg_457      |    9   |
|       out_d_2_reg_393       |    4   |
|         out_d_reg_86        |    4   |
|       out_h_2_reg_416       |    3   |
|        out_h_reg_108        |    3   |
|       out_w_2_reg_434       |    3   |
|        out_w_reg_119        |    3   |
|     output_addr_reg_444     |   14   |
|    output_load_1_reg_130    |   16   |
|       p_tmp_s_reg_467       |   15   |
|    phi_mul1_cast_reg_380    |   10   |
|       phi_mul1_reg_97       |    9   |
|       phi_mul_reg_154       |    9   |
|        tmp_17_reg_477       |   16   |
|     tmp_18_cast_reg_426     |   10   |
|        tmp_18_reg_482       |   16   |
|     tmp_19_cast3_reg_439    |    9   |
|        tmp_3_reg_408        |   15   |
|        tmp_7_reg_421        |    7   |
+-----------------------------+--------+
|            Total            |   241  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_55   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_68   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_access_fu_80   |  p0  |   2  |  14  |   28   ||    9    |
| output_load_1_reg_130 |  p0  |   2  |  16  |   32   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   98   ||  7.076  ||    36   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   273  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   241  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   241  |   309  |
+-----------+--------+--------+--------+--------+
