vendor_name = ModelSim
source_file = 1, C:/Users/user/Documents/GitHub/descomp/rom/single_port_rom.vhd
source_file = 1, C:/Users/user/Documents/GitHub/descomp/rom/Waveform.vwf
source_file = 1, C:/Users/user/Documents/GitHub/descomp/rom/Waveform1.vwf
source_file = 1, C:/Users/user/Documents/GitHub/descomp/rom/Waveform2.vwf
source_file = 1, C:/Users/user/Documents/GitHub/descomp/rom/Waveform3.vwf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/user/Documents/GitHub/descomp/rom/db/altsyncram_em81.tdf
source_file = 1, C:/Users/user/Documents/GitHub/descomp/rom/db/single_port_rom.ram0_single_port_rom_7cbe853a.hdl.mif
design_name = single_port_rom
instance = comp, \q[0]~output , q[0]~output, single_port_rom, 1
instance = comp, \q[1]~output , q[1]~output, single_port_rom, 1
instance = comp, \q[2]~output , q[2]~output, single_port_rom, 1
instance = comp, \q[3]~output , q[3]~output, single_port_rom, 1
instance = comp, \q[4]~output , q[4]~output, single_port_rom, 1
instance = comp, \q[5]~output , q[5]~output, single_port_rom, 1
instance = comp, \q[6]~output , q[6]~output, single_port_rom, 1
instance = comp, \q[7]~output , q[7]~output, single_port_rom, 1
instance = comp, \clk~input , clk~input, single_port_rom, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, single_port_rom, 1
instance = comp, \addr[0]~input , addr[0]~input, single_port_rom, 1
instance = comp, \addr[1]~input , addr[1]~input, single_port_rom, 1
instance = comp, \addr[2]~input , addr[2]~input, single_port_rom, 1
instance = comp, \addr[3]~input , addr[3]~input, single_port_rom, 1
instance = comp, \addr[4]~input , addr[4]~input, single_port_rom, 1
instance = comp, \addr[5]~input , addr[5]~input, single_port_rom, 1
instance = comp, \addr[6]~input , addr[6]~input, single_port_rom, 1
instance = comp, \addr[7]~input , addr[7]~input, single_port_rom, 1
instance = comp, \rom_rtl_0|auto_generated|ram_block1a0 , rom_rtl_0|auto_generated|ram_block1a0, single_port_rom, 1
