{"ast":null,"code":"ace.define(\"ace/mode/vhdl_highlight_rules\", [\"require\", \"exports\", \"module\", \"ace/lib/oop\", \"ace/mode/text_highlight_rules\"], function (require, exports, module) {\n  \"use strict\";\n\n  var oop = require(\"../lib/oop\");\n  var TextHighlightRules = require(\"./text_highlight_rules\").TextHighlightRules;\n  var VHDLHighlightRules = function () {\n    var keywords = \"access|after|alias|all|architecture|assert|attribute|\" + \"begin|block|body|buffer|bus|case|component|configuration|\" + \"context|disconnect|downto|else|elsif|end|entity|exit|\" + \"file|for|force|function|generate|generic|group|guarded|\" + \"if|impure|in|inertial|inout|is|label|library|linkage|\" + \"literal|loop|map|new|next|of|on|or|open|others|out|\" + \"package|parameter|port|postponed|procedure|process|\" + \"protected|pure|range|record|register|reject|release|\" + \"report|return|select|severity|shared|signal|subtype|then|\" + \"to|transport|type|unaffected|units|until|use|variable|\" + \"wait|when|while|with\";\n    var storageType = \"bit|bit_vector|boolean|character|integer|line|natural|\" + \"positive|real|register|signed|std_logic|\" + \"std_logic_vector|string||text|time|unsigned\";\n    var storageModifiers = \"array|constant\";\n    var keywordOperators = \"abs|and|mod|nand|nor|not|rem|rol|ror|sla|sll|sra\" + \"srl|xnor|xor\";\n    var builtinConstants = \"true|false|null\";\n    var keywordMapper = this.createKeywordMapper({\n      \"keyword.operator\": keywordOperators,\n      \"keyword\": keywords,\n      \"constant.language\": builtinConstants,\n      \"storage.modifier\": storageModifiers,\n      \"storage.type\": storageType\n    }, \"identifier\", true);\n    this.$rules = {\n      \"start\": [{\n        token: \"comment\",\n        regex: \"--.*$\"\n      }, {\n        token: \"string\",\n        // \" string\n        regex: '\".*?\"'\n      }, {\n        token: \"string\",\n        // ' string\n        regex: \"'.*?'\"\n      }, {\n        token: \"constant.numeric\",\n        // float\n        regex: \"[+-]?\\\\d+(?:(?:\\\\.\\\\d*)?(?:[eE][+-]?\\\\d+)?)?\\\\b\"\n      }, {\n        token: \"keyword\",\n        // pre-compiler directives\n        regex: \"\\\\s*(?:library|package|use)\\\\b\"\n      }, {\n        token: keywordMapper,\n        regex: \"[a-zA-Z_$][a-zA-Z0-9_$]*\\\\b\"\n      }, {\n        token: \"keyword.operator\",\n        regex: \"&|\\\\*|\\\\+|\\\\-|\\\\/|<|=|>|\\\\||=>|\\\\*\\\\*|:=|\\\\/=|>=|<=|<>\"\n      }, {\n        token: \"punctuation.operator\",\n        regex: \"\\\\'|\\\\:|\\\\,|\\\\;|\\\\.\"\n      }, {\n        token: \"paren.lparen\",\n        regex: \"[[(]\"\n      }, {\n        token: \"paren.rparen\",\n        regex: \"[\\\\])]\"\n      }, {\n        token: \"text\",\n        regex: \"\\\\s+\"\n      }]\n    };\n  };\n  oop.inherits(VHDLHighlightRules, TextHighlightRules);\n  exports.VHDLHighlightRules = VHDLHighlightRules;\n});\nace.define(\"ace/mode/vhdl\", [\"require\", \"exports\", \"module\", \"ace/lib/oop\", \"ace/mode/text\", \"ace/mode/vhdl_highlight_rules\"], function (require, exports, module) {\n  \"use strict\";\n\n  var oop = require(\"../lib/oop\");\n  var TextMode = require(\"./text\").Mode;\n  var VHDLHighlightRules = require(\"./vhdl_highlight_rules\").VHDLHighlightRules;\n  var Mode = function () {\n    this.HighlightRules = VHDLHighlightRules;\n    this.$behaviour = this.$defaultBehaviour;\n  };\n  oop.inherits(Mode, TextMode);\n  (function () {\n    this.lineCommentStart = \"--\";\n    this.$id = \"ace/mode/vhdl\";\n  }).call(Mode.prototype);\n  exports.Mode = Mode;\n});\n(function () {\n  ace.require([\"ace/mode/vhdl\"], function (m) {\n    if (typeof module == \"object\" && typeof exports == \"object\" && module) {\n      module.exports = m;\n    }\n  });\n})();","map":{"version":3,"names":["ace","define","require","exports","module","oop","TextHighlightRules","VHDLHighlightRules","keywords","storageType","storageModifiers","keywordOperators","builtinConstants","keywordMapper","createKeywordMapper","$rules","token","regex","inherits","TextMode","Mode","HighlightRules","$behaviour","$defaultBehaviour","lineCommentStart","$id","call","prototype","m"],"sources":["/home/anasb/code-projects/streamlit/streamlit-code-editor/code_editor/frontend/node_modules/ace-builds/src-noconflict/mode-vhdl.js"],"sourcesContent":["ace.define(\"ace/mode/vhdl_highlight_rules\",[\"require\",\"exports\",\"module\",\"ace/lib/oop\",\"ace/mode/text_highlight_rules\"], function(require, exports, module){\"use strict\";\nvar oop = require(\"../lib/oop\");\nvar TextHighlightRules = require(\"./text_highlight_rules\").TextHighlightRules;\nvar VHDLHighlightRules = function () {\n    var keywords = \"access|after|alias|all|architecture|assert|attribute|\" +\n        \"begin|block|body|buffer|bus|case|component|configuration|\" +\n        \"context|disconnect|downto|else|elsif|end|entity|exit|\" +\n        \"file|for|force|function|generate|generic|group|guarded|\" +\n        \"if|impure|in|inertial|inout|is|label|library|linkage|\" +\n        \"literal|loop|map|new|next|of|on|or|open|others|out|\" +\n        \"package|parameter|port|postponed|procedure|process|\" +\n        \"protected|pure|range|record|register|reject|release|\" +\n        \"report|return|select|severity|shared|signal|subtype|then|\" +\n        \"to|transport|type|unaffected|units|until|use|variable|\" +\n        \"wait|when|while|with\";\n    var storageType = \"bit|bit_vector|boolean|character|integer|line|natural|\" +\n        \"positive|real|register|signed|std_logic|\" +\n        \"std_logic_vector|string||text|time|unsigned\";\n    var storageModifiers = \"array|constant\";\n    var keywordOperators = \"abs|and|mod|nand|nor|not|rem|rol|ror|sla|sll|sra\" +\n        \"srl|xnor|xor\";\n    var builtinConstants = (\"true|false|null\");\n    var keywordMapper = this.createKeywordMapper({\n        \"keyword.operator\": keywordOperators,\n        \"keyword\": keywords,\n        \"constant.language\": builtinConstants,\n        \"storage.modifier\": storageModifiers,\n        \"storage.type\": storageType\n    }, \"identifier\", true);\n    this.$rules = {\n        \"start\": [{\n                token: \"comment\",\n                regex: \"--.*$\"\n            }, {\n                token: \"string\", // \" string\n                regex: '\".*?\"'\n            }, {\n                token: \"string\", // ' string\n                regex: \"'.*?'\"\n            }, {\n                token: \"constant.numeric\", // float\n                regex: \"[+-]?\\\\d+(?:(?:\\\\.\\\\d*)?(?:[eE][+-]?\\\\d+)?)?\\\\b\"\n            }, {\n                token: \"keyword\", // pre-compiler directives\n                regex: \"\\\\s*(?:library|package|use)\\\\b\"\n            }, {\n                token: keywordMapper,\n                regex: \"[a-zA-Z_$][a-zA-Z0-9_$]*\\\\b\"\n            }, {\n                token: \"keyword.operator\",\n                regex: \"&|\\\\*|\\\\+|\\\\-|\\\\/|<|=|>|\\\\||=>|\\\\*\\\\*|:=|\\\\/=|>=|<=|<>\"\n            }, {\n                token: \"punctuation.operator\",\n                regex: \"\\\\'|\\\\:|\\\\,|\\\\;|\\\\.\"\n            }, {\n                token: \"paren.lparen\",\n                regex: \"[[(]\"\n            }, {\n                token: \"paren.rparen\",\n                regex: \"[\\\\])]\"\n            }, {\n                token: \"text\",\n                regex: \"\\\\s+\"\n            }]\n    };\n};\noop.inherits(VHDLHighlightRules, TextHighlightRules);\nexports.VHDLHighlightRules = VHDLHighlightRules;\n\n});\n\nace.define(\"ace/mode/vhdl\",[\"require\",\"exports\",\"module\",\"ace/lib/oop\",\"ace/mode/text\",\"ace/mode/vhdl_highlight_rules\"], function(require, exports, module){\"use strict\";\nvar oop = require(\"../lib/oop\");\nvar TextMode = require(\"./text\").Mode;\nvar VHDLHighlightRules = require(\"./vhdl_highlight_rules\").VHDLHighlightRules;\nvar Mode = function () {\n    this.HighlightRules = VHDLHighlightRules;\n    this.$behaviour = this.$defaultBehaviour;\n};\noop.inherits(Mode, TextMode);\n(function () {\n    this.lineCommentStart = \"--\";\n    this.$id = \"ace/mode/vhdl\";\n}).call(Mode.prototype);\nexports.Mode = Mode;\n\n});                (function() {\n                    ace.require([\"ace/mode/vhdl\"], function(m) {\n                        if (typeof module == \"object\" && typeof exports == \"object\" && module) {\n                            module.exports = m;\n                        }\n                    });\n                })();\n            "],"mappings":"AAAAA,GAAG,CAACC,MAAM,CAAC,+BAA+B,EAAC,CAAC,SAAS,EAAC,SAAS,EAAC,QAAQ,EAAC,aAAa,EAAC,+BAA+B,CAAC,EAAE,UAASC,OAAO,EAAEC,OAAO,EAAEC,MAAM,EAAC;EAAC,YAAY;;EACxK,IAAIC,GAAG,GAAGH,OAAO,CAAC,YAAY,CAAC;EAC/B,IAAII,kBAAkB,GAAGJ,OAAO,CAAC,wBAAwB,CAAC,CAACI,kBAAkB;EAC7E,IAAIC,kBAAkB,GAAG,SAAAA,CAAA,EAAY;IACjC,IAAIC,QAAQ,GAAG,uDAAuD,GAClE,2DAA2D,GAC3D,uDAAuD,GACvD,yDAAyD,GACzD,uDAAuD,GACvD,qDAAqD,GACrD,qDAAqD,GACrD,sDAAsD,GACtD,2DAA2D,GAC3D,wDAAwD,GACxD,sBAAsB;IAC1B,IAAIC,WAAW,GAAG,wDAAwD,GACtE,0CAA0C,GAC1C,6CAA6C;IACjD,IAAIC,gBAAgB,GAAG,gBAAgB;IACvC,IAAIC,gBAAgB,GAAG,kDAAkD,GACrE,cAAc;IAClB,IAAIC,gBAAgB,GAAI,iBAAkB;IAC1C,IAAIC,aAAa,GAAG,IAAI,CAACC,mBAAmB,CAAC;MACzC,kBAAkB,EAAEH,gBAAgB;MACpC,SAAS,EAAEH,QAAQ;MACnB,mBAAmB,EAAEI,gBAAgB;MACrC,kBAAkB,EAAEF,gBAAgB;MACpC,cAAc,EAAED;IACpB,CAAC,EAAE,YAAY,EAAE,IAAI,CAAC;IACtB,IAAI,CAACM,MAAM,GAAG;MACV,OAAO,EAAE,CAAC;QACFC,KAAK,EAAE,SAAS;QAChBC,KAAK,EAAE;MACX,CAAC,EAAE;QACCD,KAAK,EAAE,QAAQ;QAAE;QACjBC,KAAK,EAAE;MACX,CAAC,EAAE;QACCD,KAAK,EAAE,QAAQ;QAAE;QACjBC,KAAK,EAAE;MACX,CAAC,EAAE;QACCD,KAAK,EAAE,kBAAkB;QAAE;QAC3BC,KAAK,EAAE;MACX,CAAC,EAAE;QACCD,KAAK,EAAE,SAAS;QAAE;QAClBC,KAAK,EAAE;MACX,CAAC,EAAE;QACCD,KAAK,EAAEH,aAAa;QACpBI,KAAK,EAAE;MACX,CAAC,EAAE;QACCD,KAAK,EAAE,kBAAkB;QACzBC,KAAK,EAAE;MACX,CAAC,EAAE;QACCD,KAAK,EAAE,sBAAsB;QAC7BC,KAAK,EAAE;MACX,CAAC,EAAE;QACCD,KAAK,EAAE,cAAc;QACrBC,KAAK,EAAE;MACX,CAAC,EAAE;QACCD,KAAK,EAAE,cAAc;QACrBC,KAAK,EAAE;MACX,CAAC,EAAE;QACCD,KAAK,EAAE,MAAM;QACbC,KAAK,EAAE;MACX,CAAC;IACT,CAAC;EACL,CAAC;EACDZ,GAAG,CAACa,QAAQ,CAACX,kBAAkB,EAAED,kBAAkB,CAAC;EACpDH,OAAO,CAACI,kBAAkB,GAAGA,kBAAkB;AAE/C,CAAC,CAAC;AAEFP,GAAG,CAACC,MAAM,CAAC,eAAe,EAAC,CAAC,SAAS,EAAC,SAAS,EAAC,QAAQ,EAAC,aAAa,EAAC,eAAe,EAAC,+BAA+B,CAAC,EAAE,UAASC,OAAO,EAAEC,OAAO,EAAEC,MAAM,EAAC;EAAC,YAAY;;EACxK,IAAIC,GAAG,GAAGH,OAAO,CAAC,YAAY,CAAC;EAC/B,IAAIiB,QAAQ,GAAGjB,OAAO,CAAC,QAAQ,CAAC,CAACkB,IAAI;EACrC,IAAIb,kBAAkB,GAAGL,OAAO,CAAC,wBAAwB,CAAC,CAACK,kBAAkB;EAC7E,IAAIa,IAAI,GAAG,SAAAA,CAAA,EAAY;IACnB,IAAI,CAACC,cAAc,GAAGd,kBAAkB;IACxC,IAAI,CAACe,UAAU,GAAG,IAAI,CAACC,iBAAiB;EAC5C,CAAC;EACDlB,GAAG,CAACa,QAAQ,CAACE,IAAI,EAAED,QAAQ,CAAC;EAC5B,CAAC,YAAY;IACT,IAAI,CAACK,gBAAgB,GAAG,IAAI;IAC5B,IAAI,CAACC,GAAG,GAAG,eAAe;EAC9B,CAAC,EAAEC,IAAI,CAACN,IAAI,CAACO,SAAS,CAAC;EACvBxB,OAAO,CAACiB,IAAI,GAAGA,IAAI;AAEnB,CAAC,CAAC;AAAiB,CAAC,YAAW;EACXpB,GAAG,CAACE,OAAO,CAAC,CAAC,eAAe,CAAC,EAAE,UAAS0B,CAAC,EAAE;IACvC,IAAI,OAAOxB,MAAM,IAAI,QAAQ,IAAI,OAAOD,OAAO,IAAI,QAAQ,IAAIC,MAAM,EAAE;MACnEA,MAAM,CAACD,OAAO,GAAGyB,CAAC;IACtB;EACJ,CAAC,CAAC;AACN,CAAC,EAAE,CAAC","ignoreList":[]},"metadata":{},"sourceType":"script"}