// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Crypto_Crypto,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=54.207000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=48,HLS_SYN_DSP=0,HLS_SYN_FF=6242,HLS_SYN_LUT=7866,HLS_VERSION=2023_1}" *)

module Crypto (
        ap_clk,
        ap_rst_n,
        TwiddleAddress,
        TwiddleOutput,
        TwiddleOutput_ap_vld,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 76'd1;
parameter    ap_ST_fsm_state2 = 76'd2;
parameter    ap_ST_fsm_state3 = 76'd4;
parameter    ap_ST_fsm_state4 = 76'd8;
parameter    ap_ST_fsm_state5 = 76'd16;
parameter    ap_ST_fsm_state6 = 76'd32;
parameter    ap_ST_fsm_state7 = 76'd64;
parameter    ap_ST_fsm_state8 = 76'd128;
parameter    ap_ST_fsm_state9 = 76'd256;
parameter    ap_ST_fsm_state10 = 76'd512;
parameter    ap_ST_fsm_state11 = 76'd1024;
parameter    ap_ST_fsm_state12 = 76'd2048;
parameter    ap_ST_fsm_state13 = 76'd4096;
parameter    ap_ST_fsm_state14 = 76'd8192;
parameter    ap_ST_fsm_state15 = 76'd16384;
parameter    ap_ST_fsm_state16 = 76'd32768;
parameter    ap_ST_fsm_state17 = 76'd65536;
parameter    ap_ST_fsm_state18 = 76'd131072;
parameter    ap_ST_fsm_state19 = 76'd262144;
parameter    ap_ST_fsm_state20 = 76'd524288;
parameter    ap_ST_fsm_state21 = 76'd1048576;
parameter    ap_ST_fsm_state22 = 76'd2097152;
parameter    ap_ST_fsm_state23 = 76'd4194304;
parameter    ap_ST_fsm_state24 = 76'd8388608;
parameter    ap_ST_fsm_state25 = 76'd16777216;
parameter    ap_ST_fsm_state26 = 76'd33554432;
parameter    ap_ST_fsm_state27 = 76'd67108864;
parameter    ap_ST_fsm_state28 = 76'd134217728;
parameter    ap_ST_fsm_state29 = 76'd268435456;
parameter    ap_ST_fsm_state30 = 76'd536870912;
parameter    ap_ST_fsm_state31 = 76'd1073741824;
parameter    ap_ST_fsm_state32 = 76'd2147483648;
parameter    ap_ST_fsm_state33 = 76'd4294967296;
parameter    ap_ST_fsm_state34 = 76'd8589934592;
parameter    ap_ST_fsm_state35 = 76'd17179869184;
parameter    ap_ST_fsm_state36 = 76'd34359738368;
parameter    ap_ST_fsm_state37 = 76'd68719476736;
parameter    ap_ST_fsm_state38 = 76'd137438953472;
parameter    ap_ST_fsm_state39 = 76'd274877906944;
parameter    ap_ST_fsm_state40 = 76'd549755813888;
parameter    ap_ST_fsm_state41 = 76'd1099511627776;
parameter    ap_ST_fsm_state42 = 76'd2199023255552;
parameter    ap_ST_fsm_state43 = 76'd4398046511104;
parameter    ap_ST_fsm_state44 = 76'd8796093022208;
parameter    ap_ST_fsm_state45 = 76'd17592186044416;
parameter    ap_ST_fsm_state46 = 76'd35184372088832;
parameter    ap_ST_fsm_state47 = 76'd70368744177664;
parameter    ap_ST_fsm_state48 = 76'd140737488355328;
parameter    ap_ST_fsm_state49 = 76'd281474976710656;
parameter    ap_ST_fsm_state50 = 76'd562949953421312;
parameter    ap_ST_fsm_state51 = 76'd1125899906842624;
parameter    ap_ST_fsm_state52 = 76'd2251799813685248;
parameter    ap_ST_fsm_state53 = 76'd4503599627370496;
parameter    ap_ST_fsm_state54 = 76'd9007199254740992;
parameter    ap_ST_fsm_state55 = 76'd18014398509481984;
parameter    ap_ST_fsm_state56 = 76'd36028797018963968;
parameter    ap_ST_fsm_state57 = 76'd72057594037927936;
parameter    ap_ST_fsm_state58 = 76'd144115188075855872;
parameter    ap_ST_fsm_state59 = 76'd288230376151711744;
parameter    ap_ST_fsm_state60 = 76'd576460752303423488;
parameter    ap_ST_fsm_state61 = 76'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 76'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 76'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 76'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 76'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 76'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 76'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 76'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 76'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 76'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 76'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 76'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 76'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 76'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 76'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 76'd37778931862957161709568;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] TwiddleAddress;
output  [31:0] TwiddleOutput;
output   TwiddleOutput_ap_vld;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

reg TwiddleOutput_ap_vld;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [75:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] DataIn;
wire   [31:0] Address;
reg    DataOutput_ap_vld;
wire   [31:0] RAMSel;
reg   [0:0] TwiddleIn_address0;
reg    TwiddleIn_ce0;
wire   [31:0] TwiddleIn_q0;
wire   [31:0] OP;
wire   [31:0] ModIndex;
reg   [12:0] data_ram_0_address0;
reg    data_ram_0_ce0;
reg    data_ram_0_we0;
reg   [31:0] data_ram_0_d0;
wire   [31:0] data_ram_0_q0;
reg   [12:0] data_ram_0_address1;
reg    data_ram_0_ce1;
reg    data_ram_0_we1;
reg   [31:0] data_ram_0_d1;
wire   [31:0] data_ram_0_q1;
reg   [12:0] twiddle_ram_address0;
reg    twiddle_ram_ce0;
reg    twiddle_ram_we0;
wire   [31:0] twiddle_ram_q0;
wire   [30:0] grp_fu_513_p5;
reg   [30:0] reg_535;
wire    ap_CS_fsm_state7;
reg   [31:0] OP_read_reg_1049;
wire   [19:0] grp_fu_524_p5;
reg   [19:0] reg_545;
wire   [31:0] OP_read_read_fu_204_p2;
wire   [0:0] trunc_ln11_fu_551_p1;
reg   [0:0] trunc_ln11_reg_1053;
wire   [1:0] trunc_ln11_1_fu_555_p1;
reg   [1:0] trunc_ln11_1_reg_1061;
reg   [12:0] data_ram_0_addr_6_reg_1077;
reg   [12:0] data_ram_0_addr_4_reg_1088;
reg   [12:0] data_ram_0_addr_2_reg_1098;
wire   [12:0] trunc_ln14_fu_639_p1;
reg   [12:0] trunc_ln14_reg_1123;
wire   [12:0] trunc_ln8_fu_643_p1;
reg   [12:0] trunc_ln8_reg_1128;
wire   [12:0] tmp_s_fu_647_p3;
reg   [12:0] tmp_s_reg_1140;
wire    ap_CS_fsm_state2;
wire   [12:0] tmp_9_fu_660_p3;
reg   [12:0] tmp_9_reg_1153;
wire   [15:0] trunc_ln64_1_fu_673_p1;
reg   [15:0] trunc_ln64_1_reg_1159;
wire   [15:0] trunc_ln89_1_fu_677_p1;
reg   [15:0] trunc_ln89_1_reg_1164;
wire   [15:0] trunc_ln64_fu_681_p1;
reg   [15:0] trunc_ln64_reg_1169;
wire   [15:0] trunc_ln89_fu_685_p1;
reg   [15:0] trunc_ln89_reg_1174;
wire   [18:0] n_inv_fu_704_p5;
reg   [18:0] n_inv_reg_1185;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln154_fu_692_p2;
wire   [31:0] hf_1_fu_761_p3;
reg   [31:0] hf_1_reg_1190;
wire    ap_CS_fsm_state26;
wire   [12:0] trunc_ln158_fu_769_p1;
reg   [12:0] trunc_ln158_reg_1195;
wire   [11:0] trunc_ln158_1_fu_773_p1;
reg   [11:0] trunc_ln158_1_reg_1200;
wire  signed [63:0] sext_ln158_fu_777_p1;
reg  signed [63:0] sext_ln158_reg_1205;
wire   [11:0] trunc_ln158_2_fu_796_p1;
reg   [11:0] trunc_ln158_2_reg_1213;
wire    ap_CS_fsm_state27;
wire   [0:0] icmp_ln158_fu_790_p2;
wire   [63:0] add_ln158_fu_801_p2;
reg   [63:0] add_ln158_reg_1218;
wire   [31:0] hf_fu_876_p3;
reg   [31:0] hf_reg_1229;
wire    ap_CS_fsm_state50;
wire   [12:0] trunc_ln108_fu_884_p1;
reg   [12:0] trunc_ln108_reg_1234;
wire   [11:0] trunc_ln108_1_fu_888_p1;
reg   [11:0] trunc_ln108_1_reg_1239;
wire  signed [63:0] sext_ln108_fu_892_p1;
reg  signed [63:0] sext_ln108_reg_1244;
wire   [11:0] trunc_ln108_2_fu_911_p1;
reg   [11:0] trunc_ln108_2_reg_1252;
wire    ap_CS_fsm_state51;
wire   [0:0] icmp_ln108_fu_905_p2;
wire   [63:0] add_ln108_fu_916_p2;
reg   [63:0] add_ln108_reg_1257;
wire    ap_CS_fsm_state54;
wire   [31:0] grp_MUL_MOD_fu_504_ap_return;
reg   [31:0] temp3_0_4_reg_1272;
wire    ap_CS_fsm_state67;
wire   [31:0] temp3_0_3_fu_931_p2;
reg   [31:0] temp3_0_3_reg_1277;
wire    ap_CS_fsm_state69;
reg   [0:0] tmp_reg_1283;
wire   [31:0] temp3_0_fu_945_p2;
reg   [31:0] temp3_0_reg_1288;
wire   [31:0] temp3_0_6_fu_971_p3;
reg   [31:0] temp3_0_6_reg_1295;
wire    ap_CS_fsm_state70;
wire   [31:0] temp3_0_2_fu_991_p3;
reg   [31:0] temp3_0_2_reg_1300;
wire   [12:0] trunc_ln8_1_fu_1002_p1;
reg   [12:0] trunc_ln8_1_reg_1305;
wire    ap_CS_fsm_state73;
reg   [11:0] DataTemp_address0;
reg    DataTemp_ce0;
reg    DataTemp_we0;
reg   [31:0] DataTemp_d0;
wire   [31:0] DataTemp_q0;
reg   [11:0] DataTemp_address1;
reg    DataTemp_ce1;
reg    DataTemp_we1;
reg   [31:0] DataTemp_d1;
wire   [31:0] DataTemp_q1;
reg   [11:0] bit_reversed_input_address0;
reg    bit_reversed_input_ce0;
reg    bit_reversed_input_we0;
reg   [31:0] bit_reversed_input_d0;
wire   [31:0] bit_reversed_input_q0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_DataTemp_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_DataTemp_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_DataTemp_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_DataTemp_d0;
wire   [12:0] grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_data_ram_0_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_data_ram_0_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_DataTemp_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_DataTemp_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_DataTemp_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_DataTemp_d0;
wire   [12:0] grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_data_ram_0_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_data_ram_0_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_DataTemp_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_DataTemp_ce0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_bit_reversed_input_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_bit_reversed_input_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_bit_reversed_input_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_bit_reversed_input_d0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_DataTemp_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_DataTemp_ce0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_bit_reversed_input_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_bit_reversed_input_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_bit_reversed_input_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_bit_reversed_input_d0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_bit_reversed_input_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_bit_reversed_input_ce0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_DataTemp_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_DataTemp_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_DataTemp_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_DataTemp_d0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_bit_reversed_input_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_bit_reversed_input_ce0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_DataTemp_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_DataTemp_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_DataTemp_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_DataTemp_d0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_address1;
wire    grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_ce1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_start;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_done;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_idle;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_ce0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_we0;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_d0;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_ce1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_we1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_d1;
wire   [12:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_twiddle_ram_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_twiddle_ram_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_DataTemp_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_DataTemp_ce0;
wire   [12:0] grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_data_ram_0_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_data_ram_0_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_data_ram_0_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_data_ram_0_d0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_DataTemp_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_DataTemp_ce0;
wire   [12:0] grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_data_ram_0_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_data_ram_0_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_data_ram_0_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_data_ram_0_d0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_start;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_done;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_idle;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_ce0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_we0;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_d0;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_ce1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_we1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_d1;
wire   [12:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_twiddle_ram_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_twiddle_ram_ce0;
reg   [63:0] i_reg_385;
wire    ap_CS_fsm_state28;
reg   [63:0] i_6_reg_396;
wire    ap_CS_fsm_state52;
reg    grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_start_reg;
reg    grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_start_reg;
reg    grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_start_reg;
reg    grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_start_reg;
wire    ap_CS_fsm_state29;
reg    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_start_reg;
reg    grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_start_reg;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
reg    grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_start_reg;
wire    ap_CS_fsm_state32;
wire   [0:0] icmp_ln104_fu_819_p2;
wire    ap_CS_fsm_state53;
reg    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_start_reg;
wire   [63:0] zext_ln14_3_fu_559_p1;
wire   [63:0] zext_ln14_6_fu_574_p1;
wire   [63:0] zext_ln14_2_fu_579_p1;
wire   [63:0] zext_ln14_5_fu_594_p1;
wire   [63:0] zext_ln14_1_fu_599_p1;
wire   [63:0] zext_ln14_4_fu_614_p1;
wire   [63:0] zext_ln28_fu_629_p1;
wire   [63:0] zext_ln22_fu_634_p1;
wire   [63:0] zext_ln8_1_fu_998_p1;
wire   [63:0] zext_ln14_fu_1017_p1;
wire   [63:0] zext_ln12_fu_1027_p1;
wire    ap_CS_fsm_state74;
wire   [63:0] zext_ln8_fu_1044_p1;
wire    ap_CS_fsm_state75;
reg  signed [31:0] h_1_fu_190;
wire   [31:0] h_5_fu_806_p2;
reg  signed [31:0] h_fu_194;
wire   [31:0] h_4_fu_921_p2;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state71;
wire   [12:0] trunc_ln14_3_fu_564_p1;
wire   [12:0] xor_ln14_2_fu_568_p2;
wire   [12:0] trunc_ln14_2_fu_584_p1;
wire   [12:0] xor_ln14_1_fu_588_p2;
wire   [12:0] trunc_ln14_1_fu_604_p1;
wire   [12:0] xor_ln14_fu_608_p2;
wire   [12:0] trunc_ln28_fu_619_p1;
wire   [12:0] xor_ln28_fu_623_p2;
wire  signed [31:0] icmp_ln154_fu_692_p0;
wire   [14:0] grp_fu_698_p0;
wire  signed [31:0] tmp_11_fu_716_p1;
wire  signed [31:0] sub_ln155_fu_723_p1;
wire   [31:0] sub_ln155_fu_723_p2;
wire   [30:0] lshr_ln155_1_fu_728_p4;
wire   [31:0] zext_ln155_fu_738_p1;
wire  signed [31:0] lshr_ln155_2_fu_748_p1;
wire   [30:0] lshr_ln155_2_fu_748_p4;
wire   [0:0] tmp_11_fu_716_p3;
wire   [31:0] sub_ln155_1_fu_742_p2;
wire   [31:0] zext_ln155_1_fu_757_p1;
wire   [12:0] grp_fu_698_p2;
wire  signed [31:0] sext_ln158_fu_777_p0;
wire   [51:0] tmp_13_fu_780_p4;
wire  signed [31:0] h_5_fu_806_p0;
wire  signed [31:0] icmp_ln104_fu_819_p0;
wire   [14:0] grp_fu_825_p0;
wire  signed [31:0] tmp_10_fu_831_p1;
wire  signed [31:0] sub_ln105_fu_838_p1;
wire   [31:0] sub_ln105_fu_838_p2;
wire   [30:0] lshr_ln105_1_fu_843_p4;
wire   [31:0] zext_ln105_fu_853_p1;
wire  signed [31:0] lshr_ln105_2_fu_863_p1;
wire   [30:0] lshr_ln105_2_fu_863_p4;
wire   [0:0] tmp_10_fu_831_p3;
wire   [31:0] sub_ln105_1_fu_857_p2;
wire   [31:0] zext_ln105_1_fu_872_p1;
wire   [12:0] grp_fu_825_p2;
wire  signed [31:0] sext_ln108_fu_892_p0;
wire   [51:0] tmp_12_fu_895_p4;
wire  signed [31:0] h_4_fu_921_p0;
wire   [30:0] zext_ln56_cast_fu_951_p5;
wire   [31:0] zext_ln56_fu_962_p1;
wire   [31:0] temp3_0_5_fu_966_p2;
wire   [31:0] zext_ln43_fu_977_p1;
wire   [0:0] icmp_ln43_fu_981_p2;
wire   [31:0] temp3_0_1_fu_986_p2;
wire   [12:0] tmp_8_fu_1005_p3;
wire   [12:0] add_ln14_fu_1012_p2;
wire   [12:0] xor_ln12_fu_1022_p2;
wire   [12:0] tmp_7_fu_1032_p3;
wire   [12:0] add_ln8_fu_1039_p2;
reg    grp_fu_698_ap_start;
wire    grp_fu_698_ap_done;
reg    grp_fu_825_ap_start;
wire    grp_fu_825_ap_done;
wire    ap_CS_fsm_state76;
reg   [75:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_block_state3_on_subcall_done;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_block_state5_on_subcall_done;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_block_state7_on_subcall_done;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
reg    ap_ST_fsm_state52_blk;
reg    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 76'd1;
#0 grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_start_reg = 1'b0;
end

Crypto_data_ram_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
data_ram_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(data_ram_0_address0),
    .ce0(data_ram_0_ce0),
    .we0(data_ram_0_we0),
    .d0(data_ram_0_d0),
    .q0(data_ram_0_q0),
    .address1(data_ram_0_address1),
    .ce1(data_ram_0_ce1),
    .we1(data_ram_0_we1),
    .d1(data_ram_0_d1),
    .q1(data_ram_0_q1)
);

Crypto_twiddle_ram_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
twiddle_ram_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(twiddle_ram_address0),
    .ce0(twiddle_ram_ce0),
    .we0(twiddle_ram_we0),
    .d0(TwiddleIn_q0),
    .q0(twiddle_ram_q0)
);

Crypto_DataTemp_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DataTemp_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataTemp_address0),
    .ce0(DataTemp_ce0),
    .we0(DataTemp_we0),
    .d0(DataTemp_d0),
    .q0(DataTemp_q0),
    .address1(DataTemp_address1),
    .ce1(DataTemp_ce1),
    .we1(DataTemp_we1),
    .d1(DataTemp_d1),
    .q1(DataTemp_q1)
);

Crypto_bit_reversed_input_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
bit_reversed_input_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bit_reversed_input_address0),
    .ce0(bit_reversed_input_ce0),
    .we0(bit_reversed_input_we0),
    .d0(bit_reversed_input_d0),
    .q0(bit_reversed_input_q0)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_138_7 grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_ready),
    .zext_ln14_6(tmp_s_reg_1140),
    .DataTemp_address0(grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_DataTemp_address0),
    .DataTemp_ce0(grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_DataTemp_ce0),
    .DataTemp_we0(grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_DataTemp_we0),
    .DataTemp_d0(grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_DataTemp_d0),
    .data_ram_0_address0(grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_data_ram_0_address0),
    .data_ram_0_ce0(grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_data_ram_0_ce0),
    .data_ram_0_q0(data_ram_0_q0)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_89_1 grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_ready),
    .zext_ln14_5(tmp_9_reg_1153),
    .DataTemp_address0(grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_DataTemp_address0),
    .DataTemp_ce0(grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_DataTemp_ce0),
    .DataTemp_we0(grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_DataTemp_we0),
    .DataTemp_d0(grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_DataTemp_d0),
    .data_ram_0_address0(grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_data_ram_0_address0),
    .data_ram_0_ce0(grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_data_ram_0_ce0),
    .data_ram_0_q0(data_ram_0_q0)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_22_21 grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_ready),
    .DataTemp_address0(grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_DataTemp_address0),
    .DataTemp_ce0(grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_DataTemp_ce0),
    .DataTemp_q0(DataTemp_q0),
    .bit_reversed_input_address0(grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_bit_reversed_input_address0),
    .bit_reversed_input_ce0(grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_bit_reversed_input_ce0),
    .bit_reversed_input_we0(grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_bit_reversed_input_we0),
    .bit_reversed_input_d0(grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_bit_reversed_input_d0)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_22_2 grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_ready),
    .DataTemp_address0(grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_DataTemp_address0),
    .DataTemp_ce0(grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_DataTemp_ce0),
    .DataTemp_q0(DataTemp_q0),
    .bit_reversed_input_address0(grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_bit_reversed_input_address0),
    .bit_reversed_input_ce0(grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_bit_reversed_input_ce0),
    .bit_reversed_input_we0(grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_bit_reversed_input_we0),
    .bit_reversed_input_d0(grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_bit_reversed_input_d0)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_149_10 grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_ready),
    .bit_reversed_input_address0(grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_bit_reversed_input_address0),
    .bit_reversed_input_ce0(grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_bit_reversed_input_ce0),
    .bit_reversed_input_q0(bit_reversed_input_q0),
    .DataTemp_address0(grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_DataTemp_address0),
    .DataTemp_ce0(grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_DataTemp_ce0),
    .DataTemp_we0(grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_DataTemp_we0),
    .DataTemp_d0(grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_DataTemp_d0)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_99_4 grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_ready),
    .bit_reversed_input_address0(grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_bit_reversed_input_address0),
    .bit_reversed_input_ce0(grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_bit_reversed_input_ce0),
    .bit_reversed_input_q0(bit_reversed_input_q0),
    .DataTemp_address0(grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_DataTemp_address0),
    .DataTemp_ce0(grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_DataTemp_ce0),
    .DataTemp_we0(grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_DataTemp_we0),
    .DataTemp_d0(grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_DataTemp_d0)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_176_11 grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_ready),
    .DataTemp_address0(grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_address0),
    .DataTemp_ce0(grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_ce0),
    .DataTemp_we0(grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_we0),
    .DataTemp_d0(grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_d0),
    .DataTemp_address1(grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_address1),
    .DataTemp_ce1(grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_ce1),
    .DataTemp_q1(DataTemp_q1),
    .n_inv(n_inv_reg_1185),
    .trunc_ln11_2(trunc_ln11_1_reg_1061)
);

Crypto_Crypto_Pipeline_INTT_PE_LOOP grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_start),
    .ap_done(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_done),
    .ap_idle(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_ready),
    .hf_1(hf_1_reg_1190),
    .trunc_ln158_2(trunc_ln158_2_reg_1213),
    .DataTemp_address0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_address0),
    .DataTemp_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_ce0),
    .DataTemp_we0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_we0),
    .DataTemp_d0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_d0),
    .DataTemp_q0(DataTemp_q0),
    .DataTemp_address1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_address1),
    .DataTemp_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_ce1),
    .DataTemp_we1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_we1),
    .DataTemp_d1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_d1),
    .DataTemp_q1(DataTemp_q1),
    .trunc_ln158_1(trunc_ln158_1_reg_1200),
    .trunc_ln10(trunc_ln158_reg_1195),
    .m_1(reg_545),
    .zext_ln19_8(trunc_ln89_1_reg_1164),
    .mod_1(reg_535),
    .zext_ln19_9(trunc_ln64_1_reg_1159),
    .zext_ln89_1(reg_535),
    .zext_ln64_1(reg_535),
    .twiddle_ram_address0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_twiddle_ram_address0),
    .twiddle_ram_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_twiddle_ram_ce0),
    .twiddle_ram_q0(twiddle_ram_q0)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_180_12 grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_ready),
    .zext_ln14_6(tmp_s_reg_1140),
    .DataTemp_address0(grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_DataTemp_address0),
    .DataTemp_ce0(grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_DataTemp_ce0),
    .DataTemp_q0(DataTemp_q0),
    .data_ram_0_address0(grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_data_ram_0_address0),
    .data_ram_0_ce0(grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_data_ram_0_ce0),
    .data_ram_0_we0(grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_data_ram_0_we0),
    .data_ram_0_d0(grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_data_ram_0_d0)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_126_5 grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_ready),
    .zext_ln14_5(tmp_9_reg_1153),
    .DataTemp_address0(grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_DataTemp_address0),
    .DataTemp_ce0(grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_DataTemp_ce0),
    .DataTemp_q0(DataTemp_q0),
    .data_ram_0_address0(grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_data_ram_0_address0),
    .data_ram_0_ce0(grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_data_ram_0_ce0),
    .data_ram_0_we0(grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_data_ram_0_we0),
    .data_ram_0_d0(grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_data_ram_0_d0)
);

Crypto_Crypto_Pipeline_NTT_PE_LOOP grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_start),
    .ap_done(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_done),
    .ap_idle(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_ready),
    .hf(hf_reg_1229),
    .trunc_ln108_2(trunc_ln108_2_reg_1252),
    .DataTemp_address0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_address0),
    .DataTemp_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_ce0),
    .DataTemp_we0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_we0),
    .DataTemp_d0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_d0),
    .DataTemp_q0(DataTemp_q0),
    .DataTemp_address1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_address1),
    .DataTemp_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_ce1),
    .DataTemp_we1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_we1),
    .DataTemp_d1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_d1),
    .DataTemp_q1(DataTemp_q1),
    .trunc_ln108_1(trunc_ln108_1_reg_1239),
    .trunc_ln8(trunc_ln108_reg_1234),
    .m(reg_545),
    .zext_ln19_5(trunc_ln89_reg_1174),
    .mod_r(reg_535),
    .zext_ln19_6(trunc_ln64_reg_1169),
    .zext_ln89(reg_535),
    .zext_ln64(reg_535),
    .twiddle_ram_address0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_twiddle_ram_address0),
    .twiddle_ram_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_twiddle_ram_ce0),
    .twiddle_ram_q0(twiddle_ram_q0)
);

Crypto_MUL_MOD grp_MUL_MOD_fu_504(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .input1_val(data_ram_0_q1),
    .input2_val(data_ram_0_q0),
    .MOD_INDEX(trunc_ln11_1_reg_1061),
    .ap_return(grp_MUL_MOD_fu_504_ap_return)
);

Crypto_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .DataIn(DataIn),
    .Address(Address),
    .DataOutput(data_ram_0_q0),
    .DataOutput_ap_vld(DataOutput_ap_vld),
    .RAMSel(RAMSel),
    .TwiddleIn_address0(TwiddleIn_address0),
    .TwiddleIn_ce0(TwiddleIn_ce0),
    .TwiddleIn_q0(TwiddleIn_q0),
    .OP(OP),
    .ModIndex(ModIndex),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

Crypto_mux_3_2_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .din2_WIDTH( 31 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 31 ))
mux_3_2_31_1_1_U116(
    .din0(31'd1073750017),
    .din1(31'd1073815553),
    .din2(31'd1073872897),
    .din3(trunc_ln11_1_reg_1061),
    .dout(grp_fu_513_p5)
);

Crypto_mux_3_2_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
mux_3_2_20_1_1_U117(
    .din0(20'd1015804),
    .din1(20'd753680),
    .din2(20'd524347),
    .din3(trunc_ln11_1_reg_1061),
    .dout(grp_fu_524_p5)
);

Crypto_sdiv_15ns_32s_13_19_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 19 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 13 ))
sdiv_15ns_32s_13_19_seq_1_U118(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_698_ap_start),
    .done(grp_fu_698_ap_done),
    .din0(grp_fu_698_p0),
    .din1(h_1_fu_190),
    .ce(1'b1),
    .dout(grp_fu_698_p2)
);

Crypto_mux_3_2_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 19 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 19 ))
mux_3_2_19_1_1_U119(
    .din0(19'd270335),
    .din1(19'd335855),
    .din2(19'd393185),
    .din3(trunc_ln11_1_reg_1061),
    .dout(n_inv_fu_704_p5)
);

Crypto_sdiv_15ns_32s_13_19_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 19 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 13 ))
sdiv_15ns_32s_13_19_seq_1_U120(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_825_ap_start),
    .done(grp_fu_825_ap_done),
    .din0(grp_fu_825_p0),
    .din1(h_fu_194),
    .ce(1'b1),
    .dout(grp_fu_825_p2)
);

Crypto_mux_3_2_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .din2_WIDTH( 31 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 31 ))
mux_3_2_31_1_1_U121(
    .din0(31'd1073750017),
    .din1(31'd1073815553),
    .din2(31'd1073872897),
    .din3(trunc_ln11_1_reg_1061),
    .dout(zext_ln56_cast_fu_951_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln158_fu_790_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
            grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln108_fu_905_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
            grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln104_fu_819_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
            grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (32'd4 == OP_read_reg_1049))) begin
            grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (32'd4 == OP_read_reg_1049))) begin
            grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln154_fu_692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (32'd4 == OP_read_reg_1049))) begin
            grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (32'd3 == OP_read_reg_1049))) begin
            grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (32'd3 == OP_read_reg_1049))) begin
            grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (32'd3 == OP_read_reg_1049))) begin
            grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (32'd4 == OP_read_reg_1049))) begin
                h_1_fu_190[1] <= 1'b1;
        h_1_fu_190[2] <= 1'b0;
        h_1_fu_190[3] <= 1'b0;
        h_1_fu_190[4] <= 1'b0;
        h_1_fu_190[5] <= 1'b0;
        h_1_fu_190[6] <= 1'b0;
        h_1_fu_190[7] <= 1'b0;
        h_1_fu_190[8] <= 1'b0;
        h_1_fu_190[9] <= 1'b0;
        h_1_fu_190[10] <= 1'b0;
        h_1_fu_190[11] <= 1'b0;
        h_1_fu_190[12] <= 1'b0;
        h_1_fu_190[13] <= 1'b0;
        h_1_fu_190[14] <= 1'b0;
        h_1_fu_190[15] <= 1'b0;
        h_1_fu_190[16] <= 1'b0;
        h_1_fu_190[17] <= 1'b0;
        h_1_fu_190[18] <= 1'b0;
        h_1_fu_190[19] <= 1'b0;
        h_1_fu_190[20] <= 1'b0;
        h_1_fu_190[21] <= 1'b0;
        h_1_fu_190[22] <= 1'b0;
        h_1_fu_190[23] <= 1'b0;
        h_1_fu_190[24] <= 1'b0;
        h_1_fu_190[25] <= 1'b0;
        h_1_fu_190[26] <= 1'b0;
        h_1_fu_190[27] <= 1'b0;
        h_1_fu_190[28] <= 1'b0;
        h_1_fu_190[29] <= 1'b0;
        h_1_fu_190[30] <= 1'b0;
        h_1_fu_190[31] <= 1'b0;
    end else if (((icmp_ln158_fu_790_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
                h_1_fu_190[31 : 1] <= h_5_fu_806_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (32'd3 == OP_read_reg_1049))) begin
                h_fu_194[1] <= 1'b1;
        h_fu_194[2] <= 1'b0;
        h_fu_194[3] <= 1'b0;
        h_fu_194[4] <= 1'b0;
        h_fu_194[5] <= 1'b0;
        h_fu_194[6] <= 1'b0;
        h_fu_194[7] <= 1'b0;
        h_fu_194[8] <= 1'b0;
        h_fu_194[9] <= 1'b0;
        h_fu_194[10] <= 1'b0;
        h_fu_194[11] <= 1'b0;
        h_fu_194[12] <= 1'b0;
        h_fu_194[13] <= 1'b0;
        h_fu_194[14] <= 1'b0;
        h_fu_194[15] <= 1'b0;
        h_fu_194[16] <= 1'b0;
        h_fu_194[17] <= 1'b0;
        h_fu_194[18] <= 1'b0;
        h_fu_194[19] <= 1'b0;
        h_fu_194[20] <= 1'b0;
        h_fu_194[21] <= 1'b0;
        h_fu_194[22] <= 1'b0;
        h_fu_194[23] <= 1'b0;
        h_fu_194[24] <= 1'b0;
        h_fu_194[25] <= 1'b0;
        h_fu_194[26] <= 1'b0;
        h_fu_194[27] <= 1'b0;
        h_fu_194[28] <= 1'b0;
        h_fu_194[29] <= 1'b0;
        h_fu_194[30] <= 1'b0;
        h_fu_194[31] <= 1'b0;
    end else if (((icmp_ln108_fu_905_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
                h_fu_194[31 : 1] <= h_4_fu_921_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        i_6_reg_396 <= 64'd0;
    end else if (((grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
        i_6_reg_396 <= add_ln108_reg_1257;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        i_reg_385 <= 64'd0;
    end else if (((grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
        i_reg_385 <= add_ln158_reg_1218;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        OP_read_reg_1049 <= OP;
        trunc_ln11_1_reg_1061 <= trunc_ln11_1_fu_555_p1;
        trunc_ln11_reg_1053 <= trunc_ln11_fu_551_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln108_fu_905_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        add_ln108_reg_1257 <= add_ln108_fu_916_p2;
        trunc_ln108_2_reg_1252 <= trunc_ln108_2_fu_911_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln158_fu_790_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        add_ln158_reg_1218 <= add_ln158_fu_801_p2;
        trunc_ln158_2_reg_1213 <= trunc_ln158_2_fu_796_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((32'd0 == OP_read_read_fu_204_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        data_ram_0_addr_2_reg_1098 <= zext_ln14_1_fu_599_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (32'd1 == OP_read_read_fu_204_p2))) begin
        data_ram_0_addr_4_reg_1088 <= zext_ln14_2_fu_579_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (32'd2 == OP_read_read_fu_204_p2))) begin
        data_ram_0_addr_6_reg_1077 <= zext_ln14_3_fu_559_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        hf_1_reg_1190 <= hf_1_fu_761_p3;
        sext_ln158_reg_1205[63 : 1] <= sext_ln158_fu_777_p1[63 : 1];
        trunc_ln158_1_reg_1200 <= trunc_ln158_1_fu_773_p1;
        trunc_ln158_reg_1195 <= trunc_ln158_fu_769_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        hf_reg_1229 <= hf_fu_876_p3;
        sext_ln108_reg_1244[63 : 1] <= sext_ln108_fu_892_p1[63 : 1];
        trunc_ln108_1_reg_1239 <= trunc_ln108_1_fu_888_p1;
        trunc_ln108_reg_1234 <= trunc_ln108_fu_884_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln154_fu_692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        n_inv_reg_1185 <= n_inv_fu_704_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state7) & (32'd3 == OP_read_reg_1049)) | ((1'b1 == ap_CS_fsm_state7) & (32'd4 == OP_read_reg_1049)))) begin
        reg_535 <= grp_fu_513_p5;
        reg_545 <= grp_fu_524_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((32'd0 == OP_read_reg_1049) & (1'b1 == ap_CS_fsm_state70))) begin
        temp3_0_2_reg_1300 <= temp3_0_2_fu_991_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_1049))) begin
        temp3_0_3_reg_1277 <= temp3_0_3_fu_931_p2;
        tmp_reg_1283 <= temp3_0_3_fu_931_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        temp3_0_4_reg_1272 <= grp_MUL_MOD_fu_504_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state70) & (32'd1 == OP_read_reg_1049))) begin
        temp3_0_6_reg_1295 <= temp3_0_6_fu_971_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((32'd0 == OP_read_reg_1049) & (1'b1 == ap_CS_fsm_state69))) begin
        temp3_0_reg_1288 <= temp3_0_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (32'd3 == OP_read_reg_1049))) begin
        tmp_9_reg_1153[12] <= tmp_9_fu_660_p3[12];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (32'd4 == OP_read_reg_1049))) begin
        tmp_s_reg_1140[12] <= tmp_s_fu_647_p3[12];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (32'd6 == OP_read_read_fu_204_p2))) begin
        trunc_ln14_reg_1123 <= trunc_ln14_fu_639_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (32'd4 == OP_read_reg_1049))) begin
        trunc_ln64_1_reg_1159 <= trunc_ln64_1_fu_673_p1;
        trunc_ln89_1_reg_1164 <= trunc_ln89_1_fu_677_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (32'd3 == OP_read_reg_1049))) begin
        trunc_ln64_reg_1169 <= trunc_ln64_fu_681_p1;
        trunc_ln89_reg_1174 <= trunc_ln89_fu_685_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state73) & (32'd7 == OP_read_reg_1049))) begin
        trunc_ln8_1_reg_1305 <= trunc_ln8_1_fu_1002_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((32'd5 == OP_read_read_fu_204_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln8_reg_1128 <= trunc_ln8_fu_643_p1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state74) & (32'd6 == OP_read_reg_1049))) begin
        DataOutput_ap_vld = 1'b1;
    end else begin
        DataOutput_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        DataTemp_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_address0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        DataTemp_address0 = grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_DataTemp_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        DataTemp_address0 = grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_DataTemp_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        DataTemp_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataTemp_address0 = grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_address0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (32'd3 == OP_read_reg_1049))) begin
        DataTemp_address0 = grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_DataTemp_address0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (32'd4 == OP_read_reg_1049))) begin
        DataTemp_address0 = grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_DataTemp_address0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (32'd3 == OP_read_reg_1049))) begin
        DataTemp_address0 = grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_DataTemp_address0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (32'd4 == OP_read_reg_1049))) begin
        DataTemp_address0 = grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_DataTemp_address0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (32'd3 == OP_read_reg_1049))) begin
        DataTemp_address0 = grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_DataTemp_address0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (32'd4 == OP_read_reg_1049))) begin
        DataTemp_address0 = grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_DataTemp_address0;
    end else begin
        DataTemp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        DataTemp_address1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_address1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        DataTemp_address1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_address1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataTemp_address1 = grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_address1;
    end else begin
        DataTemp_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        DataTemp_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        DataTemp_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_DataTemp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        DataTemp_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_DataTemp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        DataTemp_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataTemp_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_ce0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (32'd3 == OP_read_reg_1049))) begin
        DataTemp_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_DataTemp_ce0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (32'd4 == OP_read_reg_1049))) begin
        DataTemp_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_DataTemp_ce0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (32'd3 == OP_read_reg_1049))) begin
        DataTemp_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_DataTemp_ce0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (32'd4 == OP_read_reg_1049))) begin
        DataTemp_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_DataTemp_ce0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (32'd3 == OP_read_reg_1049))) begin
        DataTemp_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_DataTemp_ce0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (32'd4 == OP_read_reg_1049))) begin
        DataTemp_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_DataTemp_ce0;
    end else begin
        DataTemp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        DataTemp_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_ce1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        DataTemp_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_ce1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataTemp_ce1 = grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_ce1;
    end else begin
        DataTemp_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        DataTemp_d0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_d0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        DataTemp_d0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_d0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataTemp_d0 = grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_d0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (32'd3 == OP_read_reg_1049))) begin
        DataTemp_d0 = grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_DataTemp_d0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (32'd4 == OP_read_reg_1049))) begin
        DataTemp_d0 = grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_DataTemp_d0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (32'd3 == OP_read_reg_1049))) begin
        DataTemp_d0 = grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_DataTemp_d0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (32'd4 == OP_read_reg_1049))) begin
        DataTemp_d0 = grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_DataTemp_d0;
    end else begin
        DataTemp_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        DataTemp_d1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_d1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        DataTemp_d1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_d1;
    end else begin
        DataTemp_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        DataTemp_we0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_we0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        DataTemp_we0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_we0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataTemp_we0 = grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_DataTemp_we0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (32'd3 == OP_read_reg_1049))) begin
        DataTemp_we0 = grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_DataTemp_we0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (32'd4 == OP_read_reg_1049))) begin
        DataTemp_we0 = grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_DataTemp_we0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (32'd3 == OP_read_reg_1049))) begin
        DataTemp_we0 = grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_DataTemp_we0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (32'd4 == OP_read_reg_1049))) begin
        DataTemp_we0 = grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_DataTemp_we0;
    end else begin
        DataTemp_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        DataTemp_we1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_DataTemp_we1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        DataTemp_we1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_DataTemp_we1;
    end else begin
        DataTemp_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        TwiddleIn_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        TwiddleIn_address0 = 64'd0;
    end else begin
        TwiddleIn_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        TwiddleIn_ce0 = 1'b1;
    end else begin
        TwiddleIn_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state72) & (32'd8 == OP_read_reg_1049)) | ((1'b1 == ap_CS_fsm_state72) & (32'd9 == OP_read_reg_1049)))) begin
        TwiddleOutput_ap_vld = 1'b1;
    end else begin
        TwiddleOutput_ap_vld = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_done == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_done == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_done == 1'b0)) begin
        ap_ST_fsm_state52_blk = 1'b1;
    end else begin
        ap_ST_fsm_state52_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_done == 1'b0)) begin
        ap_ST_fsm_state53_blk = 1'b1;
    end else begin
        ap_ST_fsm_state53_blk = 1'b0;
    end
end

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state7_on_subcall_done)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (32'd3 == OP_read_reg_1049))) begin
        bit_reversed_input_address0 = grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_bit_reversed_input_address0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (32'd4 == OP_read_reg_1049))) begin
        bit_reversed_input_address0 = grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_bit_reversed_input_address0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (32'd3 == OP_read_reg_1049))) begin
        bit_reversed_input_address0 = grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_bit_reversed_input_address0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (32'd4 == OP_read_reg_1049))) begin
        bit_reversed_input_address0 = grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_bit_reversed_input_address0;
    end else begin
        bit_reversed_input_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (32'd3 == OP_read_reg_1049))) begin
        bit_reversed_input_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_bit_reversed_input_ce0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (32'd4 == OP_read_reg_1049))) begin
        bit_reversed_input_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_bit_reversed_input_ce0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (32'd3 == OP_read_reg_1049))) begin
        bit_reversed_input_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_bit_reversed_input_ce0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (32'd4 == OP_read_reg_1049))) begin
        bit_reversed_input_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_bit_reversed_input_ce0;
    end else begin
        bit_reversed_input_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((32'd3 == OP_read_reg_1049)) begin
            bit_reversed_input_d0 = grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_bit_reversed_input_d0;
        end else if ((32'd4 == OP_read_reg_1049)) begin
            bit_reversed_input_d0 = grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_bit_reversed_input_d0;
        end else begin
            bit_reversed_input_d0 = 'bx;
        end
    end else begin
        bit_reversed_input_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((32'd3 == OP_read_reg_1049)) begin
            bit_reversed_input_we0 = grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_bit_reversed_input_we0;
        end else if ((32'd4 == OP_read_reg_1049)) begin
            bit_reversed_input_we0 = grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_bit_reversed_input_we0;
        end else begin
            bit_reversed_input_we0 = 1'b0;
        end
    end else begin
        bit_reversed_input_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        data_ram_0_address0 = zext_ln8_fu_1044_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        data_ram_0_address0 = zext_ln14_fu_1017_p1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        data_ram_0_address0 = data_ram_0_addr_6_reg_1077;
    end else if (((32'd0 == OP_read_read_fu_204_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        data_ram_0_address0 = zext_ln14_4_fu_614_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (32'd1 == OP_read_read_fu_204_p2))) begin
        data_ram_0_address0 = zext_ln14_5_fu_594_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (32'd2 == OP_read_read_fu_204_p2))) begin
        data_ram_0_address0 = zext_ln14_6_fu_574_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        data_ram_0_address0 = grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_data_ram_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        data_ram_0_address0 = grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_data_ram_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (32'd3 == OP_read_reg_1049))) begin
        data_ram_0_address0 = grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_data_ram_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (32'd4 == OP_read_reg_1049))) begin
        data_ram_0_address0 = grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_data_ram_0_address0;
    end else begin
        data_ram_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_1049) & (1'b1 == ap_CS_fsm_state71))) begin
        data_ram_0_address1 = data_ram_0_addr_2_reg_1098;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_1049))) begin
        data_ram_0_address1 = data_ram_0_addr_4_reg_1088;
    end else if (((32'd0 == OP_read_read_fu_204_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        data_ram_0_address1 = zext_ln14_1_fu_599_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (32'd1 == OP_read_read_fu_204_p2))) begin
        data_ram_0_address1 = zext_ln14_2_fu_579_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (32'd2 == OP_read_read_fu_204_p2))) begin
        data_ram_0_address1 = zext_ln14_3_fu_559_p1;
    end else begin
        data_ram_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state73) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (32'd1 == OP_read_read_fu_204_p2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (32'd2 == OP_read_read_fu_204_p2)) | ((32'd0 == OP_read_read_fu_204_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_ram_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        data_ram_0_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_data_ram_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        data_ram_0_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_data_ram_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (32'd3 == OP_read_reg_1049))) begin
        data_ram_0_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_data_ram_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (32'd4 == OP_read_reg_1049))) begin
        data_ram_0_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_data_ram_0_ce0;
    end else begin
        data_ram_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_1049)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (32'd1 == OP_read_read_fu_204_p2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (32'd2 == OP_read_read_fu_204_p2)) | ((32'd0 == OP_read_reg_1049) & (1'b1 == ap_CS_fsm_state71)) | ((32'd0 == OP_read_read_fu_204_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_ram_0_ce1 = 1'b1;
    end else begin
        data_ram_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        data_ram_0_d0 = DataIn;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        data_ram_0_d0 = temp3_0_4_reg_1272;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        data_ram_0_d0 = grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_data_ram_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        data_ram_0_d0 = grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_data_ram_0_d0;
    end else begin
        data_ram_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        if ((32'd0 == OP_read_reg_1049)) begin
            data_ram_0_d1 = temp3_0_2_reg_1300;
        end else if ((32'd1 == OP_read_reg_1049)) begin
            data_ram_0_d1 = temp3_0_6_reg_1295;
        end else begin
            data_ram_0_d1 = 'bx;
        end
    end else begin
        data_ram_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state75))) begin
        data_ram_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        data_ram_0_we0 = grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_data_ram_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        data_ram_0_we0 = grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_data_ram_0_we0;
    end else begin
        data_ram_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_1049)) | ((32'd0 == OP_read_reg_1049) & (1'b1 == ap_CS_fsm_state71)))) begin
        data_ram_0_we1 = 1'b1;
    end else begin
        data_ram_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln154_fu_692_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_698_ap_start = 1'b1;
    end else begin
        grp_fu_698_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln104_fu_819_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        grp_fu_825_ap_start = 1'b1;
    end else begin
        grp_fu_825_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        twiddle_ram_address0 = zext_ln12_fu_1027_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        twiddle_ram_address0 = zext_ln8_1_fu_998_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (32'd8 == OP_read_read_fu_204_p2))) begin
        twiddle_ram_address0 = zext_ln22_fu_634_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (32'd9 == OP_read_read_fu_204_p2))) begin
        twiddle_ram_address0 = zext_ln28_fu_629_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        twiddle_ram_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_twiddle_ram_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        twiddle_ram_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_twiddle_ram_address0;
    end else begin
        twiddle_ram_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (32'd8 == OP_read_read_fu_204_p2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (32'd9 == OP_read_read_fu_204_p2)))) begin
        twiddle_ram_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        twiddle_ram_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_twiddle_ram_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        twiddle_ram_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_twiddle_ram_ce0;
    end else begin
        twiddle_ram_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state74) & (32'd7 == OP_read_reg_1049)) | ((1'b1 == ap_CS_fsm_state73) & (32'd7 == OP_read_reg_1049)))) begin
        twiddle_ram_we0 = 1'b1;
    end else begin
        twiddle_ram_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~(32'd5 == OP_read_read_fu_204_p2) & ~(32'd6 == OP_read_read_fu_204_p2) & ~(32'd7 == OP_read_read_fu_204_p2) & ~(32'd8 == OP_read_read_fu_204_p2) & ~(32'd9 == OP_read_read_fu_204_p2) & ~(32'd0 == OP_read_read_fu_204_p2) & ~(32'd1 == OP_read_read_fu_204_p2) & ~(32'd2 == OP_read_read_fu_204_p2) & ~(32'd3 == OP_read_read_fu_204_p2) & ~(32'd4 == OP_read_read_fu_204_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else if (((ap_start == 1'b1) & (32'd5 == OP_read_read_fu_204_p2) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((32'd7 == OP_read_read_fu_204_p2) | (32'd6 == OP_read_read_fu_204_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((32'd8 == OP_read_read_fu_204_p2) | (32'd9 == OP_read_read_fu_204_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((32'd0 == OP_read_read_fu_204_p2) | (32'd1 == OP_read_read_fu_204_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (32'd2 == OP_read_read_fu_204_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((32'd3 == OP_read_read_fu_204_p2) | (32'd4 == OP_read_read_fu_204_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_on_subcall_done) & ((32'd3 == OP_read_reg_1049) | (32'd4 == OP_read_reg_1049)))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done) & ((32'd3 == OP_read_reg_1049) | (32'd4 == OP_read_reg_1049)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (32'd3 == OP_read_reg_1049) & (1'b0 == ap_block_state7_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else if (((1'b1 == ap_CS_fsm_state7) & (32'd4 == OP_read_reg_1049) & (1'b0 == ap_block_state7_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln154_fu_692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln158_fu_790_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((icmp_ln104_fu_819_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            if (((icmp_ln108_fu_905_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            if (((grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            if (((grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP_read_read_fu_204_p2 = OP;

assign TwiddleOutput = twiddle_ram_q0;

assign add_ln108_fu_916_p2 = ($signed(sext_ln108_reg_1244) + $signed(i_6_reg_396));

assign add_ln14_fu_1012_p2 = (tmp_8_fu_1005_p3 + trunc_ln14_reg_1123);

assign add_ln158_fu_801_p2 = ($signed(sext_ln158_reg_1205) + $signed(i_reg_385));

assign add_ln8_fu_1039_p2 = (tmp_7_fu_1032_p3 + trunc_ln8_reg_1128);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state3_on_subcall_done = (((grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_done == 1'b0) & (32'd3 == OP_read_reg_1049)) | ((grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_done == 1'b0) & (32'd4 == OP_read_reg_1049)));
end

always @ (*) begin
    ap_block_state5_on_subcall_done = (((grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_done == 1'b0) & (32'd3 == OP_read_reg_1049)) | ((grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_done == 1'b0) & (32'd4 == OP_read_reg_1049)));
end

always @ (*) begin
    ap_block_state7_on_subcall_done = (((grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_done == 1'b0) & (32'd3 == OP_read_reg_1049)) | ((grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_done == 1'b0) & (32'd4 == OP_read_reg_1049)));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_start = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_start_reg;

assign grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_start = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_start_reg;

assign grp_fu_698_p0 = 32'd4096;

assign grp_fu_825_p0 = 32'd4096;

assign h_4_fu_921_p0 = h_fu_194;

assign h_4_fu_921_p2 = h_4_fu_921_p0 << 32'd1;

assign h_5_fu_806_p0 = h_1_fu_190;

assign h_5_fu_806_p2 = h_5_fu_806_p0 << 32'd1;

assign hf_1_fu_761_p3 = ((tmp_11_fu_716_p3[0:0] == 1'b1) ? sub_ln155_1_fu_742_p2 : zext_ln155_1_fu_757_p1);

assign hf_fu_876_p3 = ((tmp_10_fu_831_p3[0:0] == 1'b1) ? sub_ln105_1_fu_857_p2 : zext_ln105_1_fu_872_p1);

assign icmp_ln104_fu_819_p0 = h_fu_194;

assign icmp_ln104_fu_819_p2 = (($signed(icmp_ln104_fu_819_p0) < $signed(32'd4097)) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_905_p2 = (($signed(tmp_12_fu_895_p4) < $signed(52'd1)) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_692_p0 = h_1_fu_190;

assign icmp_ln154_fu_692_p2 = (($signed(icmp_ln154_fu_692_p0) < $signed(32'd4097)) ? 1'b1 : 1'b0);

assign icmp_ln158_fu_790_p2 = (($signed(tmp_13_fu_780_p4) < $signed(52'd1)) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_981_p2 = (($signed(temp3_0_reg_1288) < $signed(zext_ln43_fu_977_p1)) ? 1'b1 : 1'b0);

assign lshr_ln105_1_fu_843_p4 = {{sub_ln105_fu_838_p2[31:1]}};

assign lshr_ln105_2_fu_863_p1 = h_fu_194;

assign lshr_ln105_2_fu_863_p4 = {{lshr_ln105_2_fu_863_p1[31:1]}};

assign lshr_ln155_1_fu_728_p4 = {{sub_ln155_fu_723_p2[31:1]}};

assign lshr_ln155_2_fu_748_p1 = h_1_fu_190;

assign lshr_ln155_2_fu_748_p4 = {{lshr_ln155_2_fu_748_p1[31:1]}};

assign sext_ln108_fu_892_p0 = h_fu_194;

assign sext_ln108_fu_892_p1 = sext_ln108_fu_892_p0;

assign sext_ln158_fu_777_p0 = h_1_fu_190;

assign sext_ln158_fu_777_p1 = sext_ln158_fu_777_p0;

assign sub_ln105_1_fu_857_p2 = (32'd0 - zext_ln105_fu_853_p1);

assign sub_ln105_fu_838_p1 = h_fu_194;

assign sub_ln105_fu_838_p2 = ($signed(32'd0) - $signed(sub_ln105_fu_838_p1));

assign sub_ln155_1_fu_742_p2 = (32'd0 - zext_ln155_fu_738_p1);

assign sub_ln155_fu_723_p1 = h_1_fu_190;

assign sub_ln155_fu_723_p2 = ($signed(32'd0) - $signed(sub_ln155_fu_723_p1));

assign temp3_0_1_fu_986_p2 = (temp3_0_reg_1288 - zext_ln43_fu_977_p1);

assign temp3_0_2_fu_991_p3 = ((icmp_ln43_fu_981_p2[0:0] == 1'b1) ? temp3_0_reg_1288 : temp3_0_1_fu_986_p2);

assign temp3_0_3_fu_931_p2 = (data_ram_0_q1 - data_ram_0_q0);

assign temp3_0_5_fu_966_p2 = (zext_ln56_fu_962_p1 + temp3_0_3_reg_1277);

assign temp3_0_6_fu_971_p3 = ((tmp_reg_1283[0:0] == 1'b1) ? temp3_0_5_fu_966_p2 : temp3_0_3_reg_1277);

assign temp3_0_fu_945_p2 = (data_ram_0_q0 + data_ram_0_q1);

assign tmp_10_fu_831_p1 = h_fu_194;

assign tmp_10_fu_831_p3 = tmp_10_fu_831_p1[32'd31];

assign tmp_11_fu_716_p1 = h_1_fu_190;

assign tmp_11_fu_716_p3 = tmp_11_fu_716_p1[32'd31];

assign tmp_12_fu_895_p4 = {{i_6_reg_396[63:12]}};

assign tmp_13_fu_780_p4 = {{i_reg_385[63:12]}};

assign tmp_7_fu_1032_p3 = {{trunc_ln11_reg_1053}, {12'd0}};

assign tmp_8_fu_1005_p3 = {{trunc_ln11_reg_1053}, {12'd0}};

assign tmp_9_fu_660_p3 = {{trunc_ln11_reg_1053}, {12'd0}};

assign tmp_s_fu_647_p3 = {{trunc_ln11_reg_1053}, {12'd0}};

assign trunc_ln108_1_fu_888_p1 = hf_fu_876_p3[11:0];

assign trunc_ln108_2_fu_911_p1 = i_6_reg_396[11:0];

assign trunc_ln108_fu_884_p1 = grp_fu_825_p2[12:0];

assign trunc_ln11_1_fu_555_p1 = ModIndex[1:0];

assign trunc_ln11_fu_551_p1 = RAMSel[0:0];

assign trunc_ln14_1_fu_604_p1 = Address[12:0];

assign trunc_ln14_2_fu_584_p1 = Address[12:0];

assign trunc_ln14_3_fu_564_p1 = Address[12:0];

assign trunc_ln14_fu_639_p1 = Address[12:0];

assign trunc_ln158_1_fu_773_p1 = hf_1_fu_761_p3[11:0];

assign trunc_ln158_2_fu_796_p1 = i_reg_385[11:0];

assign trunc_ln158_fu_769_p1 = grp_fu_698_p2[12:0];

assign trunc_ln28_fu_619_p1 = TwiddleAddress[12:0];

assign trunc_ln64_1_fu_673_p1 = grp_fu_513_p5[15:0];

assign trunc_ln64_fu_681_p1 = grp_fu_513_p5[15:0];

assign trunc_ln89_1_fu_677_p1 = grp_fu_524_p5[15:0];

assign trunc_ln89_fu_685_p1 = grp_fu_524_p5[15:0];

assign trunc_ln8_1_fu_1002_p1 = TwiddleAddress[12:0];

assign trunc_ln8_fu_643_p1 = Address[12:0];

assign xor_ln12_fu_1022_p2 = (trunc_ln8_1_reg_1305 ^ 13'd4096);

assign xor_ln14_1_fu_588_p2 = (trunc_ln14_2_fu_584_p1 ^ 13'd4096);

assign xor_ln14_2_fu_568_p2 = (trunc_ln14_3_fu_564_p1 ^ 13'd4096);

assign xor_ln14_fu_608_p2 = (trunc_ln14_1_fu_604_p1 ^ 13'd4096);

assign xor_ln28_fu_623_p2 = (trunc_ln28_fu_619_p1 ^ 13'd4096);

assign zext_ln105_1_fu_872_p1 = lshr_ln105_2_fu_863_p4;

assign zext_ln105_fu_853_p1 = lshr_ln105_1_fu_843_p4;

assign zext_ln12_fu_1027_p1 = xor_ln12_fu_1022_p2;

assign zext_ln14_1_fu_599_p1 = Address;

assign zext_ln14_2_fu_579_p1 = Address;

assign zext_ln14_3_fu_559_p1 = Address;

assign zext_ln14_4_fu_614_p1 = xor_ln14_fu_608_p2;

assign zext_ln14_5_fu_594_p1 = xor_ln14_1_fu_588_p2;

assign zext_ln14_6_fu_574_p1 = xor_ln14_2_fu_568_p2;

assign zext_ln14_fu_1017_p1 = add_ln14_fu_1012_p2;

assign zext_ln155_1_fu_757_p1 = lshr_ln155_2_fu_748_p4;

assign zext_ln155_fu_738_p1 = lshr_ln155_1_fu_728_p4;

assign zext_ln22_fu_634_p1 = TwiddleAddress;

assign zext_ln28_fu_629_p1 = xor_ln28_fu_623_p2;

assign zext_ln43_fu_977_p1 = grp_fu_513_p5;

assign zext_ln56_fu_962_p1 = zext_ln56_cast_fu_951_p5;

assign zext_ln8_1_fu_998_p1 = TwiddleAddress;

assign zext_ln8_fu_1044_p1 = add_ln8_fu_1039_p2;

always @ (posedge ap_clk) begin
    tmp_s_reg_1140[11:0] <= 12'b000000000000;
    tmp_9_reg_1153[11:0] <= 12'b000000000000;
    sext_ln158_reg_1205[0] <= 1'b0;
    sext_ln108_reg_1244[0] <= 1'b0;
    h_1_fu_190[0] <= 1'b0;
    h_fu_194[0] <= 1'b0;
end

endmodule //Crypto
