"Atom (ULV) , URL: /wiki/Intel_Atom
","Atom (ULV) , URL: /wiki/Intel_Atom
","","Feature size","","x86 , URL: /wiki/X86
","x86 , URL: /wiki/X86
","","","","","",""
"Microarchi. , URL: /wiki/Microarchitecture
","Step","","Feature size","","Microarchi. , URL: /wiki/Microarchitecture
","Step","","","","","",""
"","","","600 nm , URL: /wiki/600_nm_process
","","P6","Pentium Pro , URL: /wiki/Pentium_Pro
","","","","","",""
"","","","500 nm , URL: /wiki/600_nm_process
","","P6","","","","","","",""
"","","","350 nm , URL: /wiki/350_nanometer
","","P6","","","","","","",""
"","","","350 nm , URL: /wiki/350_nanometer
","","P6","Klamath , URL: /wiki/Klamath_(microprocessor)
","","","","","",""
"","","","250 nm , URL: /wiki/250_nm_process
","","P6","","","","","","",""
"","","","250 nm , URL: /wiki/250_nm_process
","","P6","Katmai , URL: /wiki/Katmai_(microprocessor)
","","NetBurst , URL: /wiki/NetBurst
","","","",""
"","","","180 nm , URL: /wiki/180_nm_process
","","P6","Coppermine , URL: /wiki/Coppermine_(microprocessor)
","","Willamette , URL: /wiki/Pentium_4#Willamette
","","","",""
"","","","130 nm , URL: /wiki/130_nm_process
","","P6","Tualatin , URL: /wiki/Tualatin_(microprocessor)
","","Northwood , URL: /wiki/Pentium_4#Northwood
","","","",""
"","","","130 nm , URL: /wiki/130_nm_process
","","P6","Banias , URL: /wiki/Banias_(microprocessor)
","","Northwood , URL: /wiki/Pentium_4#Northwood
","","NetBurst(HT) , URL: /wiki/Hyper-threading
","","×2 , URL: /wiki/Multi-core_processor
"
"","","","90 nm , URL: /wiki/90_nm_process
","","P6","Dothan , URL: /wiki/Dothan_(microprocessor)
","","Prescott , URL: /wiki/Pentium_4#Prescott
","⇨","Prescott‑2M , URL: /wiki/Pentium_4#Prescott_2M_(Extreme_Edition)
","⇨","Smithfield , URL: /wiki/Smithfield_(microprocessor)
"
"","","","90 nm , URL: /wiki/90_nm_process
","","P6","Dothan , URL: /wiki/Dothan_(microprocessor)
","","Tejas","→","⇩","→","Cedarmill (Tejas)"
"","","","65 nm , URL: /wiki/65_nm_process
","","P6","Yonah , URL: /wiki/Yonah_(microprocessor)
","","Nehalem (NetBurst)","","Cedar Mill , URL: /wiki/Pentium_4#Cedar_Mill
","⇨","Presler , URL: /wiki/Presler_(microprocessor)
"
"","","","65 nm , URL: /wiki/65_nm_process
","","Core","Merom , URL: /wiki/Intel_Core_(microarchitecture)
","DDR3 , URL: /wiki/DDR3
","DDR3 , URL: /wiki/DDR3
","DDR3 , URL: /wiki/DDR3
","DDR3 , URL: /wiki/DDR3
","DDR3 , URL: /wiki/DDR3
","DDR3 , URL: /wiki/DDR3
"
"Bonnell","Bonnell , URL: /wiki/Bonnell_(microarchitecture)
","","45 nm , URL: /wiki/45_nm_process
","","Core","Penryn , URL: /wiki/Penryn_(microarchitecture)
","","","","","",""
"Bonnell","Bonnell , URL: /wiki/Bonnell_(microarchitecture)
","","45 nm , URL: /wiki/45_nm_process
","","Nehalem","Nehalem , URL: /wiki/Nehalem_(microarchitecture)
","HT , URL: /wiki/Hyper-threading
MC , URL: /wiki/Memory_controller
","HT , URL: /wiki/Hyper-threading
MC , URL: /wiki/Memory_controller
","HT , URL: /wiki/Hyper-threading
MC , URL: /wiki/Memory_controller
","HT , URL: /wiki/Hyper-threading
MC , URL: /wiki/Memory_controller
","HT , URL: /wiki/Hyper-threading
MC , URL: /wiki/Memory_controller
","HT , URL: /wiki/Hyper-threading
MC , URL: /wiki/Memory_controller
"
"Bonnell","Saltwell , URL: /wiki/Saltwell_(microarchitecture)
","","32 nm , URL: /wiki/32_nanometer
","","Nehalem","Westmere , URL: /wiki/Westmere_(microarchitecture)
","AES-NI , URL: /wiki/AES-NI
","AES-NI , URL: /wiki/AES-NI
","AES-NI , URL: /wiki/AES-NI
","AES-NI , URL: /wiki/AES-NI
","AES-NI , URL: /wiki/AES-NI
","AES-NI , URL: /wiki/AES-NI
"
"Bonnell","Saltwell , URL: /wiki/Saltwell_(microarchitecture)
","","32 nm , URL: /wiki/32_nanometer
","","Sandy Bridge","Sandy Bridge , URL: /wiki/Sandy_Bridge
","UEFI , URL: /wiki/UEFI
","UEFI , URL: /wiki/UEFI
","UEFI , URL: /wiki/UEFI
","UEFI , URL: /wiki/UEFI
","UEFI , URL: /wiki/UEFI
","UEFI , URL: /wiki/UEFI
"
"Silvermont","Silvermont , URL: /wiki/Silvermont
","","22 nm , URL: /wiki/22_nm_process
","","Sandy Bridge","Ivy Bridge , URL: /wiki/Ivy_Bridge_(microarchitecture)
","","","","","",""
"Silvermont","Silvermont , URL: /wiki/Silvermont
","","22 nm , URL: /wiki/22_nm_process
","","Haswell","Haswell , URL: /wiki/Haswell_(microarchitecture)
","FIVR","FIVR","FIVR","FIVR","FIVR","FIVR"
"Silvermont","Airmont , URL: /wiki/Airmont_(microarchitecture)
","","14 nm , URL: /wiki/14_nm_process
","","Haswell","Broadwell , URL: /wiki/Broadwell_(microarchitecture)
","","","","","",""
"Silvermont","Airmont , URL: /wiki/Airmont_(microarchitecture)
","","14 nm , URL: /wiki/14_nm_process
","","Skylake","Skylake , URL: /wiki/Skylake_(microarchitecture)
","DDR4 , URL: /wiki/DDR4
","DDR4 , URL: /wiki/DDR4
","DDR4 , URL: /wiki/DDR4
","DDR4 , URL: /wiki/DDR4
","DDR4 , URL: /wiki/DDR4
","DDR4 , URL: /wiki/DDR4
"
"Goldmont","Goldmont , URL: /wiki/Goldmont
","","14 nm , URL: /wiki/14_nm_process
","","Skylake","Kaby Lake , URL: /wiki/Kaby_Lake
","","","","","",""
"Goldmont","Goldmont , URL: /wiki/Goldmont
","","14 nm , URL: /wiki/14_nm_process
","","Skylake","Coffee Lake , URL: /wiki/Coffee_Lake
","6 cores on mainstream desktop","6 cores on mainstream desktop","6 cores on mainstream desktop","6 cores on mainstream desktop","6 cores on mainstream desktop","6 cores on mainstream desktop"
"Goldmont","Goldmont , URL: /wiki/Goldmont
","","14 nm , URL: /wiki/14_nm_process
","","Skylake","Amber Lake , URL: /wiki/Kaby_Lake#Amber_Lake
","mobile-only","mobile-only","mobile-only","mobile-only","mobile-only","mobile-only"
"Goldmont","Goldmont Plus , URL: /wiki/Goldmont_Plus
","","14 nm , URL: /wiki/14_nm_process
","","Skylake","Whiskey Lake , URL: /wiki/Whiskey_Lake_(microprocessor)
","mobile-only","mobile-only","mobile-only","mobile-only","mobile-only","mobile-only"
"Goldmont","Goldmont Plus , URL: /wiki/Goldmont_Plus
","","14 nm , URL: /wiki/14_nm_process
","","Skylake","Coffee Lake , URL: /wiki/Coffee_Lake
","8 cores on mainstream desktop","8 cores on mainstream desktop","8 cores on mainstream desktop","8 cores on mainstream desktop","8 cores on mainstream desktop","8 cores on mainstream desktop"
"Goldmont","Goldmont Plus , URL: /wiki/Goldmont_Plus
","","14 nm , URL: /wiki/14_nm_process
","","Skylake","Comet Lake , URL: /wiki/Comet_Lake_(microprocessor)
","10 cores on mainstream desktop","10 cores on mainstream desktop","10 cores on mainstream desktop","10 cores on mainstream desktop","10 cores on mainstream desktop","10 cores on mainstream desktop"
"Goldmont","Goldmont Plus , URL: /wiki/Goldmont_Plus
","","14 nm , URL: /wiki/14_nm_process
","","Cypress Cove","Rocket Lake , URL: /wiki/Rocket_Lake
","Backported Sunny Cove microarchitecture for 14nm","Backported Sunny Cove microarchitecture for 14nm","Backported Sunny Cove microarchitecture for 14nm","Backported Sunny Cove microarchitecture for 14nm","Backported Sunny Cove microarchitecture for 14nm","Backported Sunny Cove microarchitecture for 14nm"
"Tremont","Tremont , URL: /wiki/Tremont_(microarchitecture)
","","10 nm , URL: /wiki/10_nm_process
","","Palm Cove","Cannon Lake , URL: /wiki/Cannon_Lake_(microarchitecture)
","mobile-only","mobile-only","mobile-only","mobile-only","mobile-only","mobile-only"
"Tremont","Tremont , URL: /wiki/Tremont_(microarchitecture)
","","10 nm , URL: /wiki/10_nm_process
","","Sunny Cove","Ice Lake , URL: /wiki/Ice_Lake_(microprocessor)
","512KB L2-cache/core","512KB L2-cache/core","512KB L2-cache/core","512KB L2-cache/core","512KB L2-cache/core","512KB L2-cache/core"
"Tremont","Tremont , URL: /wiki/Tremont_(microarchitecture)
","","10 nm , URL: /wiki/10_nm_process
","","Willow Cove","Tiger Lake , URL: /wiki/Tiger_Lake_(microprocessor)
","Xe , URL: /wiki/Intel_Xe
","Xe , URL: /wiki/Intel_Xe
","Xe , URL: /wiki/Intel_Xe
","Xe , URL: /wiki/Intel_Xe
","Xe , URL: /wiki/Intel_Xe
","Xe , URL: /wiki/Intel_Xe
"
"Gracemont","Gracemont , URL: /wiki/Gracemont_(microarchitecture)
","","Intel 7 , URL: /wiki/7_nm_process
","","Golden Cove","Alder Lake , URL: /wiki/Alder_Lake_(microprocessor)
","Hybrid, DDR5, PCIe 5.0","Hybrid, DDR5, PCIe 5.0","Hybrid, DDR5, PCIe 5.0","Hybrid, DDR5, PCIe 5.0","Hybrid, DDR5, PCIe 5.0","Hybrid, DDR5, PCIe 5.0"
"Gracemont","Gracemont , URL: /wiki/Gracemont_(microarchitecture)
","","Intel 7 , URL: /wiki/7_nm_process
","","TBA","Raptor Lake , URL: /w/index.php?title=Raptor_Lake&action=edit&redlink=1
","","","","","",""
"TBA","TBA","","Intel 4 , URL: /wiki/5_nm_process
","","TBA","Meteor Lake , URL: /w/index.php?title=Meteor_Lake&action=edit&redlink=1
","","","","","",""
"TBA","TBA","","Intel 20A , URL: /wiki/Intel_20A
","","TBA","Arrow Lake , URL: /w/index.php?title=Arrow_Lake_(microprocessor)&action=edit&redlink=1
","","","","","",""
"TBA","TBA","","Intel 18A","","TBA","Lunar Lake , URL: /w/index.php?title=Lunar_Lake&action=edit&redlink=1
","","","","","",""
"","","","","","","","","","","","",""
