Classic Timing Analyzer report for top_de2
Tue Dec 10 16:17:53 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                               ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                      ; From                                          ; To                              ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 4.313 ns                         ; timer_2_debug                                 ; draw_score:inst13|state.writing ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 11.595 ns                        ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync                       ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                      ; altera_reserved_tdo             ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 3.008 ns                         ; dbg_inputs[4]                                 ; controller:inst4|inv_inputs[4]  ; --                           ; clock_50mhz                  ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A   ; None          ; 123.05 MHz ( period = 8.127 ns ) ; de_piece:inst6|state.reset                    ; sr_if:inst2|do1                 ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; 141.52 MHz ( period = 7.066 ns ) ; sld_hub:auto_hub|irf_reg[1][5]                ; sld_hub:auto_hub|tdo            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Total number of failed paths                ;       ;               ;                                  ;                                               ;                                 ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                      ; To                              ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 123.05 MHz ( period = 8.127 ns )                    ; de_piece:inst6|state.reset                                                                ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.932 ns                ;
; N/A                                     ; 123.61 MHz ( period = 8.090 ns )                    ; draw_score:inst13|i[1]                                                                    ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 124.32 MHz ( period = 8.044 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.793 ns                ;
; N/A                                     ; 125.42 MHz ( period = 7.973 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.722 ns                ;
; N/A                                     ; 125.77 MHz ( period = 7.951 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 125.94 MHz ( period = 7.940 ns )                    ; check_mask:inst5|state.wait_for_ram                                                       ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.745 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.629 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.574 ns                ;
; N/A                                     ; 127.88 MHz ( period = 7.820 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                  ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.577 ns                ;
; N/A                                     ; 128.04 MHz ( period = 7.810 ns )                    ; controller:inst4|cur_state.move_down_1                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 128.06 MHz ( period = 7.809 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 128.97 MHz ( period = 7.754 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.503 ns                ;
; N/A                                     ; 129.03 MHz ( period = 7.750 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                  ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.507 ns                ;
; N/A                                     ; 129.05 MHz ( period = 7.749 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                  ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.506 ns                ;
; N/A                                     ; 129.08 MHz ( period = 7.747 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.496 ns                ;
; N/A                                     ; 129.22 MHz ( period = 7.739 ns )                    ; controller:inst4|cur_state.move_down_1                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.487 ns                ;
; N/A                                     ; 129.23 MHz ( period = 7.738 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.487 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.481 ns                ;
; N/A                                     ; 129.58 MHz ( period = 7.717 ns )                    ; controller:inst4|cur_state.move_down_1                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.465 ns                ;
; N/A                                     ; 129.63 MHz ( period = 7.714 ns )                    ; controller:inst4|cur_state.drop_overflow                                                  ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.463 ns                ;
; N/A                                     ; 129.74 MHz ( period = 7.708 ns )                    ; controller:inst4|cur_state.hard_drop_1                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.457 ns                ;
; N/A                                     ; 129.80 MHz ( period = 7.704 ns )                    ; draw_score:inst13|i[0]                                                                    ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 129.92 MHz ( period = 7.697 ns )                    ; controller:inst4|cur_state.key                                                            ; score:inst12|score[7]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.449 ns                ;
; N/A                                     ; 130.23 MHz ( period = 7.679 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                  ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 130.24 MHz ( period = 7.678 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                  ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.435 ns                ;
; N/A                                     ; 130.50 MHz ( period = 7.663 ns )                    ; de_piece:inst6|cur_addr[1]                                                                ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.468 ns                ;
; N/A                                     ; 130.53 MHz ( period = 7.661 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.410 ns                ;
; N/A                                     ; 130.53 MHz ( period = 7.661 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.410 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; controller:inst4|cur_state.move_down_1                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.394 ns                ;
; N/A                                     ; 130.84 MHz ( period = 7.643 ns )                    ; controller:inst4|cur_state.drop_overflow                                                  ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.392 ns                ;
; N/A                                     ; 130.94 MHz ( period = 7.637 ns )                    ; controller:inst4|cur_state.hard_drop_1                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.386 ns                ;
; N/A                                     ; 131.13 MHz ( period = 7.626 ns )                    ; controller:inst4|cur_state.key                                                            ; score:inst12|score[6]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.378 ns                ;
; N/A                                     ; 131.18 MHz ( period = 7.623 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0] ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.391 ns                ;
; N/A                                     ; 131.22 MHz ( period = 7.621 ns )                    ; controller:inst4|cur_state.drop_overflow                                                  ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.370 ns                ;
; N/A                                     ; 131.32 MHz ( period = 7.615 ns )                    ; controller:inst4|cur_state.hard_drop_1                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.364 ns                ;
; N/A                                     ; 131.35 MHz ( period = 7.613 ns )                    ; controller:inst4|cur_state.move_left_10                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.366 ns                ;
; N/A                                     ; 131.44 MHz ( period = 7.608 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                  ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.365 ns                ;
; N/A                                     ; 131.46 MHz ( period = 7.607 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                  ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.364 ns                ;
; N/A                                     ; 131.54 MHz ( period = 7.602 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.350 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                   ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; 131.87 MHz ( period = 7.583 ns )                    ; controller:inst4|cur_state.rotate_ccw_3                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.332 ns                ;
; N/A                                     ; 131.98 MHz ( period = 7.577 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.326 ns                ;
; N/A                                     ; 132.01 MHz ( period = 7.575 ns )                    ; controller:inst4|cur_state.move_down_1                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 132.08 MHz ( period = 7.571 ns )                    ; controller:inst4|cur_state.move_left_6                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.324 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.317 ns                ;
; N/A                                     ; 132.36 MHz ( period = 7.555 ns )                    ; controller:inst4|cur_state.key                                                            ; score:inst12|score[5]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.307 ns                ;
; N/A                                     ; 132.45 MHz ( period = 7.550 ns )                    ; controller:inst4|cur_state.drop_overflow                                                  ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.299 ns                ;
; N/A                                     ; 132.47 MHz ( period = 7.549 ns )                    ; de_piece:inst6|cur_addr[0]                                                                ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.354 ns                ;
; N/A                                     ; 132.49 MHz ( period = 7.548 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_rom_addr[3] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.302 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; controller:inst4|cur_state.hard_drop_1                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.293 ns                ;
; N/A                                     ; 132.59 MHz ( period = 7.542 ns )                    ; controller:inst4|cur_state.move_left_10                                                   ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.295 ns                ;
; N/A                                     ; 132.68 MHz ( period = 7.537 ns )                    ; controller:inst4|cur_state.clear_shift_3                                                  ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 132.78 MHz ( period = 7.531 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 132.84 MHz ( period = 7.528 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                    ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.277 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; controller:inst4|cur_state.move_left_10                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.273 ns                ;
; N/A                                     ; 133.00 MHz ( period = 7.519 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                    ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 133.10 MHz ( period = 7.513 ns )                    ; controller:inst4|cur_state.move_down_1                                                    ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.261 ns                ;
; N/A                                     ; 133.12 MHz ( period = 7.512 ns )                    ; controller:inst4|cur_state.rotate_ccw_3                                                   ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.261 ns                ;
; N/A                                     ; 133.17 MHz ( period = 7.509 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.257 ns                ;
; N/A                                     ; 133.23 MHz ( period = 7.506 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.255 ns                ;
; N/A                                     ; 133.26 MHz ( period = 7.504 ns )                    ; controller:inst4|cur_state.move_down_1                                                    ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.252 ns                ;
; N/A                                     ; 133.28 MHz ( period = 7.503 ns )                    ; controller:inst4|cur_state.collision_4                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.252 ns                ;
; N/A                                     ; 133.33 MHz ( period = 7.500 ns )                    ; controller:inst4|cur_state.move_left_6                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.253 ns                ;
; N/A                                     ; 133.37 MHz ( period = 7.498 ns )                    ; controller:inst4|cur_state.collision_1                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 133.39 MHz ( period = 7.497 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                   ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.246 ns                ;
; N/A                                     ; 133.51 MHz ( period = 7.490 ns )                    ; controller:inst4|cur_state.rotate_ccw_3                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 133.62 MHz ( period = 7.484 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.233 ns                ;
; N/A                                     ; 133.62 MHz ( period = 7.484 ns )                    ; controller:inst4|cur_state.key                                                            ; score:inst12|score[4]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.236 ns                ;
; N/A                                     ; 133.67 MHz ( period = 7.481 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1] ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.249 ns                ;
; N/A                                     ; 133.71 MHz ( period = 7.479 ns )                    ; controller:inst4|cur_state.move_left_3                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.232 ns                ;
; N/A                                     ; 133.71 MHz ( period = 7.479 ns )                    ; controller:inst4|cur_state.drop_overflow                                                  ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.228 ns                ;
; N/A                                     ; 133.73 MHz ( period = 7.478 ns )                    ; controller:inst4|cur_state.move_left_6                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.231 ns                ;
; N/A                                     ; 133.73 MHz ( period = 7.478 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                    ; score:inst12|score[7]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 133.82 MHz ( period = 7.473 ns )                    ; controller:inst4|cur_state.hard_drop_1                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 133.85 MHz ( period = 7.471 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]    ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 133.90 MHz ( period = 7.468 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                  ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.225 ns                ;
; N/A                                     ; 133.92 MHz ( period = 7.467 ns )                    ; controller:inst4|cur_state.clear_shift_3                                                  ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.224 ns                ;
; N/A                                     ; 133.94 MHz ( period = 7.466 ns )                    ; controller:inst4|cur_state.clear_shift_3                                                  ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.223 ns                ;
; N/A                                     ; 133.96 MHz ( period = 7.465 ns )                    ; controller:inst4|cur_state.first_draw_2                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 133.99 MHz ( period = 7.463 ns )                    ; controller:inst4|cur_state.move_down_1                                                    ; score:inst12|score[7]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; controller:inst4|cur_state.move_left_9                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.205 ns                ;
; N/A                                     ; 134.25 MHz ( period = 7.449 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.197 ns                ;
; N/A                                     ; 134.25 MHz ( period = 7.449 ns )                    ; controller:inst4|cur_state.move_left_10                                                   ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.202 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; controller:inst4|cur_state.first_draw_3                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.189 ns                ;
; N/A                                     ; 134.43 MHz ( period = 7.439 ns )                    ; controller:inst4|cur_state.move_left_1                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.188 ns                ;
; N/A                                     ; 134.44 MHz ( period = 7.438 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.186 ns                ;
; N/A                                     ; 134.48 MHz ( period = 7.436 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]    ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.204 ns                ;
; N/A                                     ; 134.54 MHz ( period = 7.433 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                               ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.181 ns                ;
; N/A                                     ; 134.55 MHz ( period = 7.432 ns )                    ; controller:inst4|cur_state.collision_4                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.181 ns                ;
; N/A                                     ; 134.63 MHz ( period = 7.428 ns )                    ; controller:inst4|cur_state.collision_1                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.174 ns                ;
; N/A                                     ; 134.64 MHz ( period = 7.427 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.175 ns                ;
; N/A                                     ; 134.64 MHz ( period = 7.427 ns )                    ; controller:inst4|cur_state.collision_1                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.173 ns                ;
; N/A                                     ; 134.66 MHz ( period = 7.426 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                   ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.175 ns                ;
; N/A                                     ; 134.79 MHz ( period = 7.419 ns )                    ; controller:inst4|cur_state.draw_next_piece_3                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.165 ns                ;
; N/A                                     ; 134.79 MHz ( period = 7.419 ns )                    ; controller:inst4|cur_state.rotate_ccw_3                                                   ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 134.83 MHz ( period = 7.417 ns )                    ; controller:inst4|cur_state.drop_overflow                                                  ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.166 ns                ;
; N/A                                     ; 134.83 MHz ( period = 7.417 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_rom_addr[6] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.200 ns                ;
; N/A                                     ; 134.90 MHz ( period = 7.413 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.162 ns                ;
; N/A                                     ; 134.90 MHz ( period = 7.413 ns )                    ; controller:inst4|cur_state.key                                                            ; score:inst12|score[3]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.165 ns                ;
; N/A                                     ; 134.90 MHz ( period = 7.413 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_rom_addr[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.196 ns                ;
; N/A                                     ; 134.93 MHz ( period = 7.411 ns )                    ; controller:inst4|cur_state.hard_drop_1                                                    ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.160 ns                ;
; N/A                                     ; 134.95 MHz ( period = 7.410 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                               ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.158 ns                ;
; N/A                                     ; 134.95 MHz ( period = 7.410 ns )                    ; controller:inst4|cur_state.collision_4                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.159 ns                ;
; N/A                                     ; 134.95 MHz ( period = 7.410 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_rom_addr[5] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.193 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; controller:inst4|cur_state.move_left_3                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.161 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; controller:inst4|cur_state.drop_overflow                                                  ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.157 ns                ;
; N/A                                     ; 135.01 MHz ( period = 7.407 ns )                    ; controller:inst4|cur_state.move_left_6                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.160 ns                ;
; N/A                                     ; 135.01 MHz ( period = 7.407 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                    ; score:inst12|score[6]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.159 ns                ;
; N/A                                     ; 135.10 MHz ( period = 7.402 ns )                    ; controller:inst4|cur_state.hard_drop_1                                                    ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.151 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                  ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 135.19 MHz ( period = 7.397 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                  ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; controller:inst4|cur_state.clear_shift_3                                                  ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.153 ns                ;
; N/A                                     ; 135.23 MHz ( period = 7.395 ns )                    ; controller:inst4|cur_state.clear_shift_3                                                  ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 135.24 MHz ( period = 7.394 ns )                    ; controller:inst4|cur_state.move_left_2                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.143 ns                ;
; N/A                                     ; 135.24 MHz ( period = 7.394 ns )                    ; controller:inst4|cur_state.first_draw_2                                                   ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.143 ns                ;
; N/A                                     ; 135.28 MHz ( period = 7.392 ns )                    ; controller:inst4|cur_state.move_down_1                                                    ; score:inst12|score[6]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.143 ns                ;
; N/A                                     ; 135.34 MHz ( period = 7.389 ns )                    ; controller:inst4|cur_state.move_left_9                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.135 ns                ;
; N/A                                     ; 135.35 MHz ( period = 7.388 ns )                    ; controller:inst4|cur_state.move_left_9                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.134 ns                ;
; N/A                                     ; 135.37 MHz ( period = 7.387 ns )                    ; controller:inst4|cur_state.soft_drop_2                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.135 ns                ;
; N/A                                     ; 135.39 MHz ( period = 7.386 ns )                    ; controller:inst4|cur_state.move_left_3                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.41 MHz ( period = 7.385 ns )                    ; controller:inst4|cur_state.move_right_1                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.133 ns                ;
; N/A                                     ; 135.52 MHz ( period = 7.379 ns )                    ; controller:inst4|cur_state.space_2                                                        ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.128 ns                ;
; N/A                                     ; 135.54 MHz ( period = 7.378 ns )                    ; controller:inst4|cur_state.move_left_10                                                   ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.131 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; controller:inst4|cur_state.first_draw_2                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.121 ns                ;
; N/A                                     ; 135.70 MHz ( period = 7.369 ns )                    ; controller:inst4|cur_state.first_draw_3                                                   ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 135.72 MHz ( period = 7.368 ns )                    ; controller:inst4|cur_state.move_left_1                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.117 ns                ;
; N/A                                     ; 135.74 MHz ( period = 7.367 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.115 ns                ;
; N/A                                     ; 135.74 MHz ( period = 7.367 ns )                    ; controller:inst4|cur_state.drop_overflow                                                  ; score:inst12|score[7]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 135.80 MHz ( period = 7.364 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_x_out[0]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.113 ns                ;
; N/A                                     ; 135.80 MHz ( period = 7.364 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                   ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.113 ns                ;
; N/A                                     ; 135.81 MHz ( period = 7.363 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                               ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.111 ns                ;
; N/A                                     ; 135.83 MHz ( period = 7.362 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                               ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.110 ns                ;
; N/A                                     ; 135.85 MHz ( period = 7.361 ns )                    ; controller:inst4|cur_state.hard_drop_1                                                    ; score:inst12|score[7]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.113 ns                ;
; N/A                                     ; 135.92 MHz ( period = 7.357 ns )                    ; controller:inst4|cur_state.collision_1                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.103 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; controller:inst4|cur_state.collision_1                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.102 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.104 ns                ;
; N/A                                     ; 135.96 MHz ( period = 7.355 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                   ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.104 ns                ;
; N/A                                     ; 135.96 MHz ( period = 7.355 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_y_out[0]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.104 ns                ;
; N/A                                     ; 135.98 MHz ( period = 7.354 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                               ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 136.07 MHz ( period = 7.349 ns )                    ; controller:inst4|cur_state.draw_next_piece_3                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 136.09 MHz ( period = 7.348 ns )                    ; controller:inst4|cur_state.rotate_ccw_3                                                   ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.097 ns                ;
; N/A                                     ; 136.09 MHz ( period = 7.348 ns )                    ; controller:inst4|cur_state.draw_next_piece_3                                              ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.094 ns                ;
; N/A                                     ; 136.11 MHz ( period = 7.347 ns )                    ; controller:inst4|cur_state.first_draw_3                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.096 ns                ;
; N/A                                     ; 136.13 MHz ( period = 7.346 ns )                    ; controller:inst4|cur_state.move_left_1                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 136.20 MHz ( period = 7.342 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.091 ns                ;
; N/A                                     ; 136.20 MHz ( period = 7.342 ns )                    ; controller:inst4|cur_state.key                                                            ; score:inst12|score[2]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.094 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; controller:inst4|cur_state.put_back_4                                                     ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.094 ns                ;
; N/A                                     ; 136.24 MHz ( period = 7.340 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                               ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.088 ns                ;
; N/A                                     ; 136.26 MHz ( period = 7.339 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                               ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.087 ns                ;
; N/A                                     ; 136.26 MHz ( period = 7.339 ns )                    ; controller:inst4|cur_state.collision_4                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.088 ns                ;
; N/A                                     ; 136.28 MHz ( period = 7.338 ns )                    ; controller:inst4|cur_state.move_right_3                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.091 ns                ;
; N/A                                     ; 136.31 MHz ( period = 7.336 ns )                    ; controller:inst4|cur_state.move_left_6                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.089 ns                ;
; N/A                                     ; 136.31 MHz ( period = 7.336 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                    ; score:inst12|score[5]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.088 ns                ;
; N/A                                     ; 136.33 MHz ( period = 7.335 ns )                    ; controller:inst4|cur_state.move_down_3                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 136.44 MHz ( period = 7.329 ns )                    ; controller:inst4|cur_state.draw_next_piece_1                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.093 ns                ;
; N/A                                     ; 136.44 MHz ( period = 7.329 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                    ; piece_lut:inst7|cur_rom_addr[3] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.083 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                  ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 136.50 MHz ( period = 7.326 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                  ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.083 ns                ;
; N/A                                     ; 136.52 MHz ( period = 7.325 ns )                    ; controller:inst4|cur_state.clear_shift_3                                                  ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 136.54 MHz ( period = 7.324 ns )                    ; controller:inst4|cur_state.clear_shift_3                                                  ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.081 ns                ;
; N/A                                     ; 136.56 MHz ( period = 7.323 ns )                    ; controller:inst4|cur_state.move_left_2                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 136.59 MHz ( period = 7.321 ns )                    ; controller:inst4|cur_state.move_down_1                                                    ; score:inst12|score[5]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 136.61 MHz ( period = 7.320 ns )                    ; controller:inst4|cur_state.move_left_8                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 136.65 MHz ( period = 7.318 ns )                    ; controller:inst4|cur_state.move_left_9                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.064 ns                ;
; N/A                                     ; 136.67 MHz ( period = 7.317 ns )                    ; controller:inst4|cur_state.soft_drop_2                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.065 ns                ;
; N/A                                     ; 136.67 MHz ( period = 7.317 ns )                    ; controller:inst4|cur_state.move_left_9                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.063 ns                ;
; N/A                                     ; 136.69 MHz ( period = 7.316 ns )                    ; controller:inst4|cur_state.move_left_10                                                   ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 136.69 MHz ( period = 7.316 ns )                    ; controller:inst4|cur_state.soft_drop_2                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.064 ns                ;
; N/A                                     ; 136.71 MHz ( period = 7.315 ns )                    ; controller:inst4|cur_state.move_left_3                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.068 ns                ;
; N/A                                     ; 136.72 MHz ( period = 7.314 ns )                    ; controller:inst4|cur_state.move_right_1                                                   ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.062 ns                ;
; N/A                                     ; 136.72 MHz ( period = 7.314 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                   ; score:inst12|score[7]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 136.72 MHz ( period = 7.314 ns )                    ; controller:inst4|cur_state.move_down_1                                                    ; piece_lut:inst7|cur_rom_addr[3] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.067 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; controller:inst4|cur_state.space_2                                                        ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.057 ns                ;
; N/A                                     ; 136.86 MHz ( period = 7.307 ns )                    ; controller:inst4|cur_state.move_left_10                                                   ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 136.87 MHz ( period = 7.306 ns )                    ; controller:inst4|cur_state.rotate_ccw_4                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.059 ns                ;
; N/A                                     ; 136.89 MHz ( period = 7.305 ns )                    ; controller:inst4|cur_state.first_draw_4                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.058 ns                ;
; N/A                                     ; 136.89 MHz ( period = 7.305 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                    ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.053 ns                ;
; N/A                                     ; 136.95 MHz ( period = 7.302 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_rom_addr[2] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.085 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; controller:inst4|cur_state.move_left_2                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.050 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; controller:inst4|cur_state.first_draw_2                                                   ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.050 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; controller:inst4|cur_state.move_right_2                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.047 ns                ;
; N/A                                     ; 137.06 MHz ( period = 7.296 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                    ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 137.06 MHz ( period = 7.296 ns )                    ; controller:inst4|cur_state.drop_overflow                                                  ; score:inst12|score[6]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.048 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; controller:inst4|cur_state.move_right_1                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.040 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                               ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.040 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                               ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 137.17 MHz ( period = 7.290 ns )                    ; controller:inst4|cur_state.hard_drop_1                                                    ; score:inst12|score[6]           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.042 ns                ;
; N/A                                     ; 137.23 MHz ( period = 7.287 ns )                    ; controller:inst4|cur_state.soft_drop_3                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.035 ns                ;
; N/A                                     ; 137.25 MHz ( period = 7.286 ns )                    ; controller:inst4|cur_state.space_2                                                        ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.035 ns                ;
; N/A                                     ; 137.25 MHz ( period = 7.286 ns )                    ; controller:inst4|cur_state.collision_1                                                    ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.032 ns                ;
; N/A                                     ; 137.25 MHz ( period = 7.286 ns )                    ; controller:inst4|cur_state.rotate_ccw_3                                                   ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.035 ns                ;
; N/A                                     ; 137.27 MHz ( period = 7.285 ns )                    ; controller:inst4|cur_state.collision_1                                                    ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.031 ns                ;
; N/A                                     ; 137.27 MHz ( period = 7.285 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.033 ns                ;
; N/A                                     ; 137.36 MHz ( period = 7.280 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                    ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.029 ns                ;
; N/A                                     ; 137.40 MHz ( period = 7.278 ns )                    ; controller:inst4|cur_state.draw_next_piece_3                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.024 ns                ;
; N/A                                     ; 137.42 MHz ( period = 7.277 ns )                    ; controller:inst4|cur_state.rotate_ccw_3                                                   ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.026 ns                ;
; N/A                                     ; 137.42 MHz ( period = 7.277 ns )                    ; controller:inst4|cur_state.draw_next_piece_3                                              ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.023 ns                ;
; N/A                                     ; 137.44 MHz ( period = 7.276 ns )                    ; controller:inst4|cur_state.first_draw_3                                                   ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.025 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                           ;                                 ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                             ; To                                                                                                                                                                                                                                          ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 141.52 MHz ( period = 7.066 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.319 ns                ;
; N/A                                     ; 148.54 MHz ( period = 6.732 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 150.74 MHz ( period = 6.634 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.103 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.035 ns                ;
; N/A                                     ; 155.09 MHz ( period = 6.448 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.010 ns                ;
; N/A                                     ; 155.91 MHz ( period = 6.414 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.991 ns                ;
; N/A                                     ; 158.13 MHz ( period = 6.324 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 159.34 MHz ( period = 6.276 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.926 ns                ;
; N/A                                     ; 161.08 MHz ( period = 6.208 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 161.13 MHz ( period = 6.206 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.891 ns                ;
; N/A                                     ; 161.29 MHz ( period = 6.200 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.886 ns                ;
; N/A                                     ; 168.29 MHz ( period = 5.942 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.782 ns                ;
; N/A                                     ; 169.78 MHz ( period = 5.890 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.731 ns                ;
; N/A                                     ; 170.65 MHz ( period = 5.860 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.717 ns                ;
; N/A                                     ; 174.03 MHz ( period = 5.746 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; 175.75 MHz ( period = 5.690 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; 176.99 MHz ( period = 5.650 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.611 ns                ;
; N/A                                     ; 181.69 MHz ( period = 5.504 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.449 ns                ;
; N/A                                     ; 190.59 MHz ( period = 5.247 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; 190.59 MHz ( period = 5.247 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; 190.59 MHz ( period = 5.247 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; 190.59 MHz ( period = 5.247 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; 190.59 MHz ( period = 5.247 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; 190.59 MHz ( period = 5.247 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; 190.59 MHz ( period = 5.247 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; 190.59 MHz ( period = 5.247 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; 190.59 MHz ( period = 5.247 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; 190.59 MHz ( period = 5.247 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.977 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.977 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.977 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.977 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.977 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.977 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.977 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.977 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.977 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a56~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.977 ns                ;
; N/A                                     ; 193.50 MHz ( period = 5.168 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.936 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a24~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.909 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a24~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.909 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a24~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.909 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a24~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.909 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a24~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.909 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a24~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.909 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a24~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.909 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a24~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.909 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a24~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.909 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a24~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.909 ns                ;
; N/A                                     ; 193.99 MHz ( period = 5.155 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.913 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.904 ns                ;
; N/A                                     ; 194.63 MHz ( period = 5.138 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 194.93 MHz ( period = 5.130 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 195.31 MHz ( period = 5.120 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; 195.31 MHz ( period = 5.120 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; 195.35 MHz ( period = 5.119 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 195.35 MHz ( period = 5.119 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 195.35 MHz ( period = 5.119 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 195.35 MHz ( period = 5.119 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 195.35 MHz ( period = 5.119 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 195.35 MHz ( period = 5.119 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 195.35 MHz ( period = 5.119 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 195.35 MHz ( period = 5.119 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 195.35 MHz ( period = 5.119 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 195.35 MHz ( period = 5.119 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 195.39 MHz ( period = 5.118 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.877 ns                ;
; N/A                                     ; 195.43 MHz ( period = 5.117 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.873 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.874 ns                ;
; N/A                                     ; 196.16 MHz ( period = 5.098 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.872 ns                ;
; N/A                                     ; 196.16 MHz ( period = 5.098 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.854 ns                ;
; N/A                                     ; 196.19 MHz ( period = 5.097 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.853 ns                ;
; N/A                                     ; 196.23 MHz ( period = 5.096 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.852 ns                ;
; N/A                                     ; 196.23 MHz ( period = 5.096 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.852 ns                ;
; N/A                                     ; 196.39 MHz ( period = 5.092 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.866 ns                ;
; N/A                                     ; 196.39 MHz ( period = 5.092 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.866 ns                ;
; N/A                                     ; 196.46 MHz ( period = 5.090 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; 196.58 MHz ( period = 5.087 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.836 ns                ;
; N/A                                     ; 196.58 MHz ( period = 5.087 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.836 ns                ;
; N/A                                     ; 196.58 MHz ( period = 5.087 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.836 ns                ;
; N/A                                     ; 196.58 MHz ( period = 5.087 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.836 ns                ;
; N/A                                     ; 196.58 MHz ( period = 5.087 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.836 ns                ;
; N/A                                     ; 196.58 MHz ( period = 5.087 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.836 ns                ;
; N/A                                     ; 196.58 MHz ( period = 5.087 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.836 ns                ;
; N/A                                     ; 196.58 MHz ( period = 5.087 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.836 ns                ;
; N/A                                     ; 196.58 MHz ( period = 5.087 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.836 ns                ;
; N/A                                     ; 196.58 MHz ( period = 5.087 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a0~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.836 ns                ;
; N/A                                     ; 198.29 MHz ( period = 5.043 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a72~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.825 ns                ;
; N/A                                     ; 198.29 MHz ( period = 5.043 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a72~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.825 ns                ;
; N/A                                     ; 198.29 MHz ( period = 5.043 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a72~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.825 ns                ;
; N/A                                     ; 198.29 MHz ( period = 5.043 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a72~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.825 ns                ;
; N/A                                     ; 198.29 MHz ( period = 5.043 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a72~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.825 ns                ;
; N/A                                     ; 198.29 MHz ( period = 5.043 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a72~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.825 ns                ;
; N/A                                     ; 198.29 MHz ( period = 5.043 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a72~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.825 ns                ;
; N/A                                     ; 198.29 MHz ( period = 5.043 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a72~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.825 ns                ;
; N/A                                     ; 198.29 MHz ( period = 5.043 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a72~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.825 ns                ;
; N/A                                     ; 198.29 MHz ( period = 5.043 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a72~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.825 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a40~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 201.13 MHz ( period = 4.972 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.13 MHz ( period = 4.972 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.730 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 201.25 MHz ( period = 4.969 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 201.25 MHz ( period = 4.969 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 201.29 MHz ( period = 4.968 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.727 ns                ;
; N/A                                     ; 201.33 MHz ( period = 4.967 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.726 ns                ;
; N/A                                     ; 201.33 MHz ( period = 4.967 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.726 ns                ;
; N/A                                     ; 201.53 MHz ( period = 4.962 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.736 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.735 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 201.61 MHz ( period = 4.960 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 201.61 MHz ( period = 4.960 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 201.61 MHz ( period = 4.960 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 201.61 MHz ( period = 4.960 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 201.61 MHz ( period = 4.960 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 201.61 MHz ( period = 4.960 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 201.69 MHz ( period = 4.958 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.732 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.730 ns                ;
; N/A                                     ; 201.90 MHz ( period = 4.953 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.727 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.725 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.725 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9604:auto_generated|altsyncram_fhq1:altsyncram1|ram_block2a60~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                             ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------+-------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From          ; To                                                                                                  ; To Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A                                     ; None                                                ; 4.313 ns   ; timer_2_debug ; draw_score:inst13|state.writing                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.259 ns   ; timer_2_debug ; draw_score:inst13|state.done                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.129 ns   ; timer_2_debug ; draw_score:inst13|state.reset                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.908 ns   ; rst           ; timer:inst9|cur_count[0]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.908 ns   ; rst           ; timer:inst9|cur_count[4]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.908 ns   ; rst           ; timer:inst9|cur_count[1]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.908 ns   ; rst           ; timer:inst9|cur_count[2]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.908 ns   ; rst           ; timer:inst9|cur_count[3]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.908 ns   ; rst           ; timer:inst9|cur_count[7]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.908 ns   ; rst           ; timer:inst9|cur_count[5]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.908 ns   ; rst           ; timer:inst9|cur_count[6]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.788 ns   ; rst           ; timer:inst9|cur_ready                                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.786 ns   ; rst           ; timer:inst9|state.reset                                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.730 ns   ; rst           ; timer:inst9|state.vga_high                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.711 ns   ; rst           ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.660 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[1]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.660 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[0]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.660 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[2]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.660 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[3]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.566 ns   ; rst           ; timer:inst9|state.vga_low                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.564 ns   ; rst           ; timer:inst9|state.done                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.522 ns   ; rst           ; piece_lut:inst7|cur_x_out[3]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.522 ns   ; rst           ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.522 ns   ; rst           ; piece_lut:inst7|cur_x_out[2]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.522 ns   ; rst           ; piece_lut:inst7|cur_y_out[1]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.522 ns   ; rst           ; piece_lut:inst7|cur_y_out[0]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.522 ns   ; rst           ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.522 ns   ; rst           ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.522 ns   ; rst           ; piece_lut:inst7|cur_x_out[1]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.522 ns   ; rst           ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.522 ns   ; rst           ; controller:inst4|cur_lut_y[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.522 ns   ; rst           ; controller:inst4|cur_lut_x[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.503 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.503 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[4]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.503 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.503 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[5]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.503 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.503 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.503 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.503 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[6]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.500 ns   ; rst           ; piece_lut:inst7|state.reset                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.478 ns   ; rst           ; timer:inst9|state.check                                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.279 ns   ; timer_2_debug ; controller:inst4|cur_draw_score_draw                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.259 ns   ; rst           ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[1]        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.188 ns   ; rst           ; controller:inst4|cur_y[3]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.188 ns   ; rst           ; controller:inst4|cur_lut_y[3]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.188 ns   ; rst           ; controller:inst4|cur_y[2]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.188 ns   ; rst           ; controller:inst4|cur_lut_y[2]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.188 ns   ; rst           ; controller:inst4|cur_y_new[3]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.188 ns   ; rst           ; controller:inst4|cur_y_new[2]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.169 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.169 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.169 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.169 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.169 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.169 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.169 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.169 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.169 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.169 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.141 ns   ; rst           ; check_mask:inst5|empty_s                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.141 ns   ; rst           ; controller:inst4|cur_check_start                                                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.137 ns   ; rst           ; controller:inst4|cur_timer_1_start                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.134 ns   ; rst           ; controller:inst4|inv_inputs[2]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.134 ns   ; rst           ; controller:inst4|inv_inputs[0]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.134 ns   ; rst           ; controller:inst4|inv_inputs[1]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.134 ns   ; rst           ; controller:inst4|inv_inputs[7]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.134 ns   ; rst           ; controller:inst4|inv_inputs[3]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.134 ns   ; rst           ; controller:inst4|inv_inputs[6]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.096 ns   ; rst           ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.095 ns   ; rst           ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.095 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.095 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.095 ns   ; rst           ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.094 ns   ; rst           ; draw_score:inst13|i[0]                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.094 ns   ; rst           ; check_mask:inst5|state.wait_for_ram                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.072 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.072 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.072 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.072 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.069 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.069 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.069 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.069 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.057 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.055 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.055 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.055 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.049 ns   ; rst           ; controller:inst4|inv_inputs[5]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.049 ns   ; rst           ; controller:inst4|cur_timer_1_time[1]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.049 ns   ; rst           ; controller:inst4|cur_timer_1_time[0]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.049 ns   ; rst           ; controller:inst4|cur_timer_1_time[4]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.032 ns   ; rst           ; piece_lut:inst7|cur_mask[7]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.032 ns   ; rst           ; piece_lut:inst7|cur_mask[2]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.032 ns   ; rst           ; piece_lut:inst7|cur_mask[4]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.032 ns   ; rst           ; piece_lut:inst7|cur_mask[3]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.032 ns   ; rst           ; piece_lut:inst7|cur_mask[5]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.032 ns   ; rst           ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.030 ns   ; rst           ; draw_score:inst13|i[1]                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.014 ns   ; rst           ; piece_lut:inst7|cur_ready                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.014 ns   ; rst           ; piece_lut:inst7|cur_overflow                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.014 ns   ; rst           ; piece_lut:inst7|cur_mask[0]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.014 ns   ; rst           ; piece_lut:inst7|cur_mask[1]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.014 ns   ; rst           ; piece_lut:inst7|cur_change                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.014 ns   ; rst           ; piece_lut:inst7|new_change                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.991 ns   ; rst           ; controller:inst4|cur_state.move_left_9                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.991 ns   ; rst           ; controller:inst4|cur_state.draw_next_piece_4                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.991 ns   ; rst           ; check_mask:inst5|state.output                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.991 ns   ; rst           ; check_mask:inst5|state.wait_for_lut                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.991 ns   ; rst           ; check_mask:inst5|state.startup                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.991 ns   ; rst           ; piece_lut:inst7|state.output                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.977 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.977 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.977 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.977 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.977 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.962 ns   ; rst           ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.955 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.955 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.955 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.955 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.955 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.955 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.955 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.947 ns   ; rst           ; controller:inst4|cur_state.collision_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.947 ns   ; rst           ; controller:inst4|cur_y[1]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.947 ns   ; rst           ; controller:inst4|cur_lut_y[1]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.947 ns   ; rst           ; controller:inst4|cur_y_new[1]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.945 ns   ; rst           ; controller:inst4|cur_state.space_3                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.928 ns   ; rst           ; controller:inst4|cur_state.collision_5                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.878 ns   ; rst           ; controller:inst4|cur_rot[1]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.878 ns   ; rst           ; controller:inst4|cur_lut_rot[1]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.878 ns   ; rst           ; controller:inst4|cur_rot_new[1]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.851 ns   ; rst           ; piece_lut:inst7|state.wait_for_rom                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.849 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.849 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.849 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.849 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.849 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.849 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.849 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.849 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.849 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.849 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.849 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.848 ns   ; rst           ; piece_lut:inst7|state.cord_calc                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.845 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.845 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.845 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.845 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.845 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.845 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.845 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.845 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.838 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.834 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.834 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.834 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.834 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.832 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.832 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.832 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.831 ns   ; rst           ; piece_lut:inst7|state.calc_rom_addr_1                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.831 ns   ; rst           ; controller:inst4|cur_y[0]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.831 ns   ; rst           ; controller:inst4|cur_y_new[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.830 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;               ;                                                                                                     ;             ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 11.595 ns  ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 11.017 ns  ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 10.204 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 10.201 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 10.201 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 10.196 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 10.191 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 10.191 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 10.188 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 10.188 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 10.188 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 10.186 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 10.186 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 10.184 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 10.184 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 10.178 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 10.168 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 10.168 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 10.168 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 10.168 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 10.168 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 10.148 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 10.147 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 10.137 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 10.121 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 10.121 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 10.088 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 10.078 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 9.898 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 9.898 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 9.888 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.888 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 9.679 ns   ; gen6mhz:inst1|count[2]                        ; 6mhz_clk  ; clock_50mhz ;
; N/A   ; None         ; 8.250 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 3.008 ns  ; dbg_inputs[4]                ; controller:inst4|inv_inputs[4]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.983 ns  ; dbg_inputs[5]                ; controller:inst4|inv_inputs[5]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.690 ns  ; dbg_inputs[6]                ; controller:inst4|inv_inputs[6]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.604 ns  ; dbg_inputs[7]                ; controller:inst4|inv_inputs[7]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.766 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.729 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.728 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.727 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.726 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.725 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.725 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.721 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.717 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.708 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.699 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.670 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.666 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.599 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.599 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.599 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.596 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.592 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.580 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.480 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.453 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.442 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.434 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.420 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.389 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.309 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.917 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.917 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.678 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.678 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.615 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.452 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.142 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.398 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.501 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.501 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.501 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.501 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.030 ns ; dbg_inputs[1]                ; controller:inst4|inv_inputs[1]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.218 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.218 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.218 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.218 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.244 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.244 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.244 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.244 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.244 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.244 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.244 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.244 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.355 ns ; dbg_inputs[2]                ; controller:inst4|inv_inputs[2]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.506 ns ; dbg_inputs[3]                ; controller:inst4|inv_inputs[3]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.541 ns ; timer_2_debug                ; controller:inst4|cur_state.clear_shift_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.601 ns ; dbg_inputs[0]                ; controller:inst4|inv_inputs[0]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.809 ns ; timer_2_debug                ; controller:inst4|cur_state.clear_shift_3                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.922 ns ; rst                          ; controller:inst4|cur_state.reset_timers_a_1                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.985 ns ; rst                          ; controller:inst4|cur_state.rotate_ccw_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.985 ns ; rst                          ; controller:inst4|cur_state.move_down_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.985 ns ; rst                          ; controller:inst4|cur_state.soft_drop_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.986 ns ; rst                          ; controller:inst4|cur_state.put_back_1                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.005 ns ; rst                          ; controller:inst4|cur_state.clear_shift_1                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.054 ns ; rst                          ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[0]                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.088 ns ; rst                          ; controller:inst4|cur_state.move_right_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.090 ns ; rst                          ; controller:inst4|cur_state.gen_piece_2                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.135 ns ; rst                          ; controller:inst4|cur_state.gen_piece_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.151 ns ; rst                          ; controller:inst4|cur_state.first_draw_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.155 ns ; rst                          ; controller:inst4|cur_state.clear_shift_3                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.155 ns ; rst                          ; controller:inst4|cur_state.clear_shift_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.174 ns ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[2]                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.177 ns ; rst                          ; controller:inst4|cur_state.drop_timer_reset                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.177 ns ; rst                          ; controller:inst4|cur_state.soft_drop_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.177 ns ; rst                          ; controller:inst4|cur_state.first_draw_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.180 ns ; rst                          ; controller:inst4|cur_state.reset_timers_b_1                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.180 ns ; rst                          ; controller:inst4|cur_state.reset_timers_b_2                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.181 ns ; rst                          ; controller:inst4|cur_state.soft_drop_2                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.181 ns ; rst                          ; controller:inst4|cur_state.rotate_cw_2                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.182 ns ; rst                          ; check_mask:inst5|state.check                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.183 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[4]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.187 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[6]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.187 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[7]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.197 ns ; rst                          ; controller:inst4|cur_state.reset_timers_a_2                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.216 ns ; rst                          ; draw_score:inst13|i[2]                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.224 ns ; rst                          ; draw_score:inst13|state.reset                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.245 ns ; rst                          ; check_mask:inst5|pixel[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.245 ns ; rst                          ; check_mask:inst5|pixel[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.245 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[4]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.245 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[6]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.245 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[5]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.245 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[0]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.245 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[1]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.246 ns ; rst                          ; score:inst12|score[5]                                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.246 ns ; rst                          ; score:inst12|score[7]                                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.246 ns ; rst                          ; score:inst12|score[3]                                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.246 ns ; rst                          ; score:inst12|score[2]                                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.246 ns ; rst                          ; score:inst12|score[4]                                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.246 ns ; rst                          ; score:inst12|score[6]                                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.246 ns ; rst                          ; score:inst12|score[1]                                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.246 ns ; rst                          ; score:inst12|score[0]                                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.251 ns ; rst                          ; draw_score:inst13|state.done                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.251 ns ; rst                          ; draw_score:inst13|state.writing                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.267 ns ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[7]                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.269 ns ; rst                          ; controller:inst4|cur_state.drop_overflow                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.270 ns ; rst                          ; controller:inst4|cur_state.rotate_ccw_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.281 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[5]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.285 ns ; rst                          ; controller:inst4|cur_piece[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.285 ns ; rst                          ; controller:inst4|cur_lut_piece_type[0]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.285 ns ; rst                          ; controller:inst4|cur_piece[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.285 ns ; rst                          ; controller:inst4|cur_lut_piece_type[2]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.285 ns ; rst                          ; controller:inst4|cur_future_piece[0]                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.285 ns ; rst                          ; controller:inst4|cur_piece[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.285 ns ; rst                          ; controller:inst4|cur_lut_piece_type[1]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.285 ns ; rst                          ; controller:inst4|cur_future_piece[2]                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.285 ns ; rst                          ; controller:inst4|cur_future_piece[1]                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.299 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[2]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.300 ns ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[4]                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.300 ns ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[3]                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.300 ns ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[5]                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.300 ns ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[6]                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.302 ns ; rst                          ; controller:inst4|cur_draw_score_draw                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.302 ns ; rst                          ; controller:inst4|cur_x[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.302 ns ; rst                          ; controller:inst4|cur_clear_shift_start                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.302 ns ; rst                          ; controller:inst4|cur_rot[0]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.302 ns ; rst                          ; controller:inst4|cur_lut_rot[0]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.302 ns ; rst                          ; controller:inst4|cur_rot_new[0]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.306 ns ; rst                          ; vga:inst3|vga_sync:sync|v_sync_state                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.306 ns ; rst                          ; vga:inst3|vga_field_check:field_check|in_field_state                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.306 ns ; rst                          ; vga:inst3|vga_field_check:field_check|end_field_line_state                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.315 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[3]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.315 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[2]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.322 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[3]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.331 ns ; rst                          ; controller:inst4|cur_state.space_6                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.345 ns ; rst                          ; controller:inst4|cur_state.init                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.346 ns ; rst                          ; controller:inst4|cur_state.reset                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.346 ns ; rst                          ; controller:inst4|inv_inputs[4]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.346 ns ; rst                          ; controller:inst4|cur_timer_1_reset                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.364 ns ; rst                          ; controller:inst4|cur_state.rotate_cw_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.370 ns ; rst                          ; controller:inst4|cur_state.move_left_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.376 ns ; rst                          ; controller:inst4|cur_state.move_right_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.378 ns ; rst                          ; controller:inst4|cur_state.move_left_7                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.400 ns ; rst                          ; npg:inst10|npg_ff:L3|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.400 ns ; rst                          ; npg:inst10|npg_ff:L2|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.422 ns ; rst                          ; controller:inst4|cur_state.move_left_11                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.422 ns ; rst                          ; controller:inst4|cur_state.move_left_6                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.422 ns ; rst                          ; controller:inst4|cur_state.move_left_10                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.422 ns ; rst                          ; controller:inst4|cur_state.move_left_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.422 ns ; rst                          ; controller:inst4|cur_state.move_right_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.431 ns ; rst                          ; controller:inst4|cur_state.put_back_4                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.431 ns ; rst                          ; controller:inst4|cur_state.draw_next_piece_2                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.442 ns ; rst                          ; controller:inst4|cur_state.move_left_5                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.462 ns ; rst                          ; controller:inst4|cur_state.move_down_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.462 ns ; rst                          ; controller:inst4|cur_state.put_back_3                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.465 ns ; rst                          ; controller:inst4|cur_x[2]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.465 ns ; rst                          ; controller:inst4|cur_lut_x[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.465 ns ; rst                          ; controller:inst4|cur_lut_x[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.465 ns ; rst                          ; controller:inst4|cur_x[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.465 ns ; rst                          ; controller:inst4|cur_x_new[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.465 ns ; rst                          ; controller:inst4|cur_x_new[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.465 ns ; rst                          ; controller:inst4|cur_x_new[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.475 ns ; rst                          ; controller:inst4|cur_state.draw_next_piece_1                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.477 ns ; rst                          ; controller:inst4|cur_state.move_left_8                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.477 ns ; rst                          ; controller:inst4|cur_state.space_4                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.478 ns ; rst                          ; controller:inst4|cur_state.space_5                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.478 ns ; rst                          ; controller:inst4|cur_state.move_down_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.478 ns ; rst                          ; controller:inst4|cur_state.game_over                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.478 ns ; rst                          ; controller:inst4|cur_state.collision_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.478 ns ; rst                          ; controller:inst4|cur_state.first_draw_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.478 ns ; rst                          ; controller:inst4|cur_state.space_2                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.478 ns ; rst                          ; controller:inst4|cur_state.draw                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.482 ns ; rst                          ; check_mask:inst5|state.rust                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.485 ns ; rst                          ; controller:inst4|cur_state.draw_next_piece_3                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.485 ns ; rst                          ; controller:inst4|cur_state.collision_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.490 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.490 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.490 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.490 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.490 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.490 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.490 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.490 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.490 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.490 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.492 ns ; rst                          ; controller:inst4|cur_state.rotate_ccw_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.493 ns ; rst                          ; controller:inst4|cur_state.move_left_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.493 ns ; rst                          ; controller:inst4|cur_state.move_left_2                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.494 ns ; rst                          ; controller:inst4|cur_state.first_draw_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.494 ns ; rst                          ; controller:inst4|cur_state.move_right_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.501 ns ; rst                          ; controller:inst4|cur_state.key                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.501 ns ; rst                          ; controller:inst4|cur_state.hard_drop_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.501 ns ; rst                          ; controller:inst4|cur_state.rotate_cw_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.544 ns ; rst                          ; controller:inst4|cur_state.rotate_cw_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.544 ns ; rst                          ; controller:inst4|cur_state.rotate_ccw_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.544 ns ; rst                          ; controller:inst4|cur_state.space_1                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.549 ns ; rst                          ; npg:inst10|npg_ff:L1|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.554 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.554 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                              ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Dec 10 16:17:52 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 123.05 MHz between source register "de_piece:inst6|state.reset" and destination register "sr_if:inst2|do1" (period= 8.127 ns)
    Info: + Longest register to register delay is 7.932 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y28_N7; Fanout = 18; REG Node = 'de_piece:inst6|state.reset'
        Info: 2: + IC(0.349 ns) + CELL(0.438 ns) = 0.787 ns; Loc. = LCCOMB_X36_Y28_N12; Fanout = 1; COMB Node = 'addr1~1'
        Info: 3: + IC(0.251 ns) + CELL(0.149 ns) = 1.187 ns; Loc. = LCCOMB_X36_Y28_N8; Fanout = 4; COMB Node = 'addr1~2'
        Info: 4: + IC(0.679 ns) + CELL(0.149 ns) = 2.015 ns; Loc. = LCCOMB_X40_Y28_N14; Fanout = 50; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12|Y~0'
        Info: 5: + IC(1.307 ns) + CELL(0.275 ns) = 3.597 ns; Loc. = LCCOMB_X42_Y28_N4; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|do1~6'
        Info: 6: + IC(0.257 ns) + CELL(0.275 ns) = 4.129 ns; Loc. = LCCOMB_X42_Y28_N24; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|do1~8'
        Info: 7: + IC(0.252 ns) + CELL(0.245 ns) = 4.626 ns; Loc. = LCCOMB_X42_Y28_N30; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|do1~11'
        Info: 8: + IC(0.774 ns) + CELL(0.150 ns) = 5.550 ns; Loc. = LCCOMB_X42_Y29_N6; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~2'
        Info: 9: + IC(0.269 ns) + CELL(0.438 ns) = 6.257 ns; Loc. = LCCOMB_X42_Y29_N24; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~3'
        Info: 10: + IC(0.252 ns) + CELL(0.275 ns) = 6.784 ns; Loc. = LCCOMB_X42_Y29_N14; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~6'
        Info: 11: + IC(0.249 ns) + CELL(0.419 ns) = 7.452 ns; Loc. = LCCOMB_X42_Y29_N0; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~9'
        Info: 12: + IC(0.246 ns) + CELL(0.150 ns) = 7.848 ns; Loc. = LCCOMB_X42_Y29_N16; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~10'
        Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 7.932 ns; Loc. = LCFF_X42_Y29_N17; Fanout = 5; REG Node = 'sr_if:inst2|do1'
        Info: Total cell delay = 3.047 ns ( 38.41 % )
        Info: Total interconnect delay = 4.885 ns ( 61.59 % )
    Info: - Smallest clock skew is 0.019 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 5.401 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.904 ns) + CELL(0.787 ns) = 2.690 ns; Loc. = LCFF_X1_Y24_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(1.166 ns) + CELL(0.000 ns) = 3.856 ns; Loc. = CLKCTRL_G0; Fanout = 1604; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 5.401 ns; Loc. = LCFF_X42_Y29_N17; Fanout = 5; REG Node = 'sr_if:inst2|do1'
            Info: Total cell delay = 2.323 ns ( 43.01 % )
            Info: Total interconnect delay = 3.078 ns ( 56.99 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 5.382 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.904 ns) + CELL(0.787 ns) = 2.690 ns; Loc. = LCFF_X1_Y24_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(1.166 ns) + CELL(0.000 ns) = 3.856 ns; Loc. = CLKCTRL_G0; Fanout = 1604; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(0.989 ns) + CELL(0.537 ns) = 5.382 ns; Loc. = LCFF_X36_Y28_N7; Fanout = 18; REG Node = 'de_piece:inst6|state.reset'
            Info: Total cell delay = 2.323 ns ( 43.16 % )
            Info: Total interconnect delay = 3.059 ns ( 56.84 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 141.52 MHz between source register "sld_hub:auto_hub|irf_reg[1][5]" and destination register "sld_hub:auto_hub|tdo" (period= 7.066 ns)
    Info: + Longest register to register delay is 3.319 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y17_N29; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
        Info: 2: + IC(0.505 ns) + CELL(0.420 ns) = 0.925 ns; Loc. = LCCOMB_X28_Y17_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2'
        Info: 3: + IC(0.660 ns) + CELL(0.150 ns) = 1.735 ns; Loc. = LCCOMB_X31_Y17_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3'
        Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 2.440 ns; Loc. = LCCOMB_X31_Y17_N6; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 2.838 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.247 ns) + CELL(0.150 ns) = 3.235 ns; Loc. = LCCOMB_X31_Y17_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.319 ns; Loc. = LCFF_X31_Y17_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.392 ns ( 41.94 % )
        Info: Total interconnect delay = 1.927 ns ( 58.06 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.455 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 719; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 4.455 ns; Loc. = LCFF_X31_Y17_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.05 % )
            Info: Total interconnect delay = 3.918 ns ( 87.95 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.455 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 719; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 4.455 ns; Loc. = LCFF_X29_Y17_N29; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
            Info: Total cell delay = 0.537 ns ( 12.05 % )
            Info: Total interconnect delay = 3.918 ns ( 87.95 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "draw_score:inst13|state.writing" (data pin = "timer_2_debug", clock pin = "clock_50mhz") is 4.313 ns
    Info: + Longest pin to register delay is 9.743 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 3; PIN Node = 'timer_2_debug'
        Info: 2: + IC(6.143 ns) + CELL(0.150 ns) = 7.145 ns; Loc. = LCCOMB_X31_Y24_N30; Fanout = 1; COMB Node = 'controller:inst4|Selector50~1'
        Info: 3: + IC(0.703 ns) + CELL(0.398 ns) = 8.246 ns; Loc. = LCCOMB_X31_Y24_N0; Fanout = 3; COMB Node = 'controller:inst4|Selector21~2'
        Info: 4: + IC(1.138 ns) + CELL(0.275 ns) = 9.659 ns; Loc. = LCCOMB_X35_Y24_N10; Fanout = 1; COMB Node = 'draw_score:inst13|Selector1~1'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.743 ns; Loc. = LCFF_X35_Y24_N11; Fanout = 7; REG Node = 'draw_score:inst13|state.writing'
        Info: Total cell delay = 1.759 ns ( 18.05 % )
        Info: Total interconnect delay = 7.984 ns ( 81.95 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 5.394 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.904 ns) + CELL(0.787 ns) = 2.690 ns; Loc. = LCFF_X1_Y24_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(1.166 ns) + CELL(0.000 ns) = 3.856 ns; Loc. = CLKCTRL_G0; Fanout = 1604; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 5.394 ns; Loc. = LCFF_X35_Y24_N11; Fanout = 7; REG Node = 'draw_score:inst13|state.writing'
        Info: Total cell delay = 2.323 ns ( 43.07 % )
        Info: Total interconnect delay = 3.071 ns ( 56.93 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_hsync" through register "vga:inst3|vga_read:read_and_output|h_sync_out" is 11.595 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 5.394 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.904 ns) + CELL(0.787 ns) = 2.690 ns; Loc. = LCFF_X1_Y24_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(1.166 ns) + CELL(0.000 ns) = 3.856 ns; Loc. = CLKCTRL_G0; Fanout = 1604; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 5.394 ns; Loc. = LCFF_X47_Y28_N11; Fanout = 1; REG Node = 'vga:inst3|vga_read:read_and_output|h_sync_out'
        Info: Total cell delay = 2.323 ns ( 43.07 % )
        Info: Total interconnect delay = 3.071 ns ( 56.93 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.951 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N11; Fanout = 1; REG Node = 'vga:inst3|vga_read:read_and_output|h_sync_out'
        Info: 2: + IC(3.143 ns) + CELL(2.808 ns) = 5.951 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'vga_hsync'
        Info: Total cell delay = 2.808 ns ( 47.19 % )
        Info: Total interconnect delay = 3.143 ns ( 52.81 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "controller:inst4|inv_inputs[4]" (data pin = "dbg_inputs[4]", clock pin = "clock_50mhz") is 3.008 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 5.431 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.904 ns) + CELL(0.787 ns) = 2.690 ns; Loc. = LCFF_X1_Y24_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(1.166 ns) + CELL(0.000 ns) = 3.856 ns; Loc. = CLKCTRL_G0; Fanout = 1604; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 5.431 ns; Loc. = LCFF_X31_Y22_N21; Fanout = 3; REG Node = 'controller:inst4|inv_inputs[4]'
        Info: Total cell delay = 2.323 ns ( 42.77 % )
        Info: Total interconnect delay = 3.108 ns ( 57.23 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.689 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'dbg_inputs[4]'
        Info: 2: + IC(1.456 ns) + CELL(0.150 ns) = 2.605 ns; Loc. = LCCOMB_X31_Y22_N20; Fanout = 1; COMB Node = 'controller:inst4|inv_inputs[4]~7'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.689 ns; Loc. = LCFF_X31_Y22_N21; Fanout = 3; REG Node = 'controller:inst4|inv_inputs[4]'
        Info: Total cell delay = 1.233 ns ( 45.85 % )
        Info: Total interconnect delay = 1.456 ns ( 54.15 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 209 megabytes
    Info: Processing ended: Tue Dec 10 16:17:53 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


