INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4And5/Processor_4/Processor_4.ip_user_files/bd/BRAM/hdl/BRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4And5/Processor_4/Processor_4.srcs/sources_1/imports/hdl/BRAM_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4And5/Lab4.vhf" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProcessorMemoryPath
INFO: [VRFC 10-307] analyzing entity MemoryModule
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-307] analyzing entity multiplier
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-307] analyzing entity MainDataPath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab5/Lab5Controller.vhf" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity StateController
INFO: [VRFC 10-307] analyzing entity MainController
INFO: [VRFC 10-307] analyzing entity FlagCtrl
INFO: [VRFC 10-307] analyzing entity OpcodeGen
INFO: [VRFC 10-307] analyzing entity MasterController
