WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2703655 heartbeat IPC: 3.699 cumulative IPC: 3.699 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5206293 heartbeat IPC: 3.996 cumulative IPC: 3.842 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6456467 cumulative IPC: 3.872 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6456467 cumulative IPC: 3.872 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 18648448 heartbeat IPC: 0.7439 cumulative IPC: 0.4101 (Simulation time: 00 hr 01 min 43 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 47279991 heartbeat IPC: 0.3493 cumulative IPC: 0.3674 (Simulation time: 00 hr 03 min 52 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 87253945 heartbeat IPC: 0.2502 cumulative IPC: 0.3094 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 128391831 heartbeat IPC: 0.2431 cumulative IPC: 0.287 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 165946597 heartbeat IPC: 0.2663 cumulative IPC: 0.2821 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 190746641 heartbeat IPC: 0.4032 cumulative IPC: 0.2984 (Simulation time: 00 hr 12 min 15 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 212160524 heartbeat IPC: 0.467 cumulative IPC: 0.316 (Simulation time: 00 hr 13 min 57 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 233851211 heartbeat IPC: 0.461 cumulative IPC: 0.3298 (Simulation time: 00 hr 15 min 40 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_539.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000002 cycles: 266775303 heartbeat IPC: 0.3037 cumulative IPC: 0.3265 (Simulation time: 00 hr 17 min 48 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 293683996 heartbeat IPC: 0.3716 cumulative IPC: 0.3307 (Simulation time: 00 hr 19 min 30 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 297287511 cumulative IPC: 0.3364 (Simulation time: 00 hr 20 min 18 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 297287511 cumulative IPC: 0.3364 (Simulation time: 00 hr 20 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_539.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.3364 instructions: 100000003 cycles: 297287511
CPU 0 Branch Prediction Accuracy: 94.25% MPKI: 13.35 Average ROB Occupancy at Mispredict: 3.366
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00358
BRANCH_INDIRECT: 0.221
BRANCH_CONDITIONAL: 13.1
BRANCH_DIRECT_CALL: 0.00976
BRANCH_INDIRECT_CALL: 0.00484
BRANCH_RETURN: 0.00518

LLC TOTAL        ACCESS:    6439382 HIT:    2864088 MISS:    3575294
LLC LOAD         ACCESS:    3571173 HIT:        935 MISS:    3570238
LLC RFO          ACCESS:       4217 HIT:        578 MISS:       3639
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    2862532 HIT:    2862532 MISS:          0
LLC TRANSLATION  ACCESS:       1460 HIT:         43 MISS:       1417
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 527.6 cycles
cpu0_DTLB TOTAL        ACCESS:   17455444 HIT:   17174180 MISS:     281264
cpu0_DTLB LOAD         ACCESS:   17455444 HIT:   17174180 MISS:     281264
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 2.426 cycles
cpu0_ITLB TOTAL        ACCESS:      51480 HIT:      47648 MISS:       3832
cpu0_ITLB LOAD         ACCESS:      51480 HIT:      47648 MISS:       3832
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 40.29 cycles
cpu0_L1D TOTAL        ACCESS:   24533960 HIT:   12023355 MISS:   12510605
cpu0_L1D LOAD         ACCESS:   13981432 HIT:    1486976 MISS:   12494456
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   10496106 HIT:   10481567 MISS:      14539
cpu0_L1D TRANSLATION  ACCESS:      56422 HIT:      54812 MISS:       1610
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 152.1 cycles
cpu0_L1I TOTAL        ACCESS:      57672 HIT:      43329 MISS:      14343
cpu0_L1I LOAD         ACCESS:      57672 HIT:      43329 MISS:      14343
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 120.6 cycles
cpu0_L2C TOTAL        ACCESS:    6450968 HIT:    2874091 MISS:    3576877
cpu0_L2C LOAD         ACCESS:    3579288 HIT:       8114 MISS:    3571174
cpu0_L2C RFO          ACCESS:       5450 HIT:       1233 MISS:       4217
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    2864630 HIT:    2864604 MISS:         26
cpu0_L2C TRANSLATION  ACCESS:       1600 HIT:        140 MISS:       1460
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 548.4 cycles
cpu0_STLB TOTAL        ACCESS:      60994 HIT:       4755 MISS:      56239
cpu0_STLB LOAD         ACCESS:      60994 HIT:       4755 MISS:      56239
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 15.68 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    1108965
  ROW_BUFFER_MISS:    2466325
 AVG DBUS CONGESTED CYCLE: 3.967
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:    1290399
  FULL:    1571742
