
DiplomArbeitTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006df8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  08006fd8  08006fd8  00016fd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073f4  080073f4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080073f4  080073f4  000173f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073fc  080073fc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073fc  080073fc  000173fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007400  08007400  00017400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007404  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  200001dc  080075e0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000338  080075e0  00020338  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000156d2  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002679  00000000  00000000  000358de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001338  00000000  00000000  00037f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001240  00000000  00000000  00039290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003b5f  00000000  00000000  0003a4d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000162fa  00000000  00000000  0003e02f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc1e9  00000000  00000000  00054329  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00120512  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006444  00000000  00000000  00120564  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006fc0 	.word	0x08006fc0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	08006fc0 	.word	0x08006fc0

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b974 	b.w	8000ef8 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468e      	mov	lr, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14d      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4694      	mov	ip, r2
 8000c3a:	d969      	bls.n	8000d10 <__udivmoddi4+0xe8>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b152      	cbz	r2, 8000c58 <__udivmoddi4+0x30>
 8000c42:	fa01 f302 	lsl.w	r3, r1, r2
 8000c46:	f1c2 0120 	rsb	r1, r2, #32
 8000c4a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c4e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c52:	ea41 0e03 	orr.w	lr, r1, r3
 8000c56:	4094      	lsls	r4, r2
 8000c58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5c:	0c21      	lsrs	r1, r4, #16
 8000c5e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c62:	fa1f f78c 	uxth.w	r7, ip
 8000c66:	fb08 e316 	mls	r3, r8, r6, lr
 8000c6a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c6e:	fb06 f107 	mul.w	r1, r6, r7
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7e:	f080 811f 	bcs.w	8000ec0 <__udivmoddi4+0x298>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 811c 	bls.w	8000ec0 <__udivmoddi4+0x298>
 8000c88:	3e02      	subs	r6, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c94:	fb08 3310 	mls	r3, r8, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 f707 	mul.w	r7, r0, r7
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x92>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cac:	f080 810a 	bcs.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb0:	42a7      	cmp	r7, r4
 8000cb2:	f240 8107 	bls.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb6:	4464      	add	r4, ip
 8000cb8:	3802      	subs	r0, #2
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	1be4      	subs	r4, r4, r7
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	b11d      	cbz	r5, 8000ccc <__udivmoddi4+0xa4>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000ccc:	4631      	mov	r1, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0xc2>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	f000 80ef 	beq.w	8000eba <__udivmoddi4+0x292>
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce2:	4630      	mov	r0, r6
 8000ce4:	4631      	mov	r1, r6
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f683 	clz	r6, r3
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d14a      	bne.n	8000d88 <__udivmoddi4+0x160>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xd4>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80f9 	bhi.w	8000eee <__udivmoddi4+0x2c6>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	469e      	mov	lr, r3
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	d0e0      	beq.n	8000ccc <__udivmoddi4+0xa4>
 8000d0a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d0e:	e7dd      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000d10:	b902      	cbnz	r2, 8000d14 <__udivmoddi4+0xec>
 8000d12:	deff      	udf	#255	; 0xff
 8000d14:	fab2 f282 	clz	r2, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f040 8092 	bne.w	8000e42 <__udivmoddi4+0x21a>
 8000d1e:	eba1 010c 	sub.w	r1, r1, ip
 8000d22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d26:	fa1f fe8c 	uxth.w	lr, ip
 8000d2a:	2601      	movs	r6, #1
 8000d2c:	0c20      	lsrs	r0, r4, #16
 8000d2e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d32:	fb07 1113 	mls	r1, r7, r3, r1
 8000d36:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d3a:	fb0e f003 	mul.w	r0, lr, r3
 8000d3e:	4288      	cmp	r0, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x12c>
 8000d42:	eb1c 0101 	adds.w	r1, ip, r1
 8000d46:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x12a>
 8000d4c:	4288      	cmp	r0, r1
 8000d4e:	f200 80cb 	bhi.w	8000ee8 <__udivmoddi4+0x2c0>
 8000d52:	4643      	mov	r3, r8
 8000d54:	1a09      	subs	r1, r1, r0
 8000d56:	b2a4      	uxth	r4, r4
 8000d58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d60:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d64:	fb0e fe00 	mul.w	lr, lr, r0
 8000d68:	45a6      	cmp	lr, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x156>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d74:	d202      	bcs.n	8000d7c <__udivmoddi4+0x154>
 8000d76:	45a6      	cmp	lr, r4
 8000d78:	f200 80bb 	bhi.w	8000ef2 <__udivmoddi4+0x2ca>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	eba4 040e 	sub.w	r4, r4, lr
 8000d82:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d86:	e79c      	b.n	8000cc2 <__udivmoddi4+0x9a>
 8000d88:	f1c6 0720 	rsb	r7, r6, #32
 8000d8c:	40b3      	lsls	r3, r6
 8000d8e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d96:	fa20 f407 	lsr.w	r4, r0, r7
 8000d9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9e:	431c      	orrs	r4, r3
 8000da0:	40f9      	lsrs	r1, r7
 8000da2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da6:	fa00 f306 	lsl.w	r3, r0, r6
 8000daa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dae:	0c20      	lsrs	r0, r4, #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fb09 1118 	mls	r1, r9, r8, r1
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	fb08 f00e 	mul.w	r0, r8, lr
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc6:	d90b      	bls.n	8000de0 <__udivmoddi4+0x1b8>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dd0:	f080 8088 	bcs.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dd4:	4288      	cmp	r0, r1
 8000dd6:	f240 8085 	bls.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dda:	f1a8 0802 	sub.w	r8, r8, #2
 8000dde:	4461      	add	r1, ip
 8000de0:	1a09      	subs	r1, r1, r0
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000de8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dec:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000df0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000df4:	458e      	cmp	lr, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x1e2>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e00:	d26c      	bcs.n	8000edc <__udivmoddi4+0x2b4>
 8000e02:	458e      	cmp	lr, r1
 8000e04:	d96a      	bls.n	8000edc <__udivmoddi4+0x2b4>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e0e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e12:	eba1 010e 	sub.w	r1, r1, lr
 8000e16:	42a1      	cmp	r1, r4
 8000e18:	46c8      	mov	r8, r9
 8000e1a:	46a6      	mov	lr, r4
 8000e1c:	d356      	bcc.n	8000ecc <__udivmoddi4+0x2a4>
 8000e1e:	d053      	beq.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x212>
 8000e22:	ebb3 0208 	subs.w	r2, r3, r8
 8000e26:	eb61 010e 	sbc.w	r1, r1, lr
 8000e2a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e2e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e32:	40f1      	lsrs	r1, r6
 8000e34:	431f      	orrs	r7, r3
 8000e36:	e9c5 7100 	strd	r7, r1, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	f1c2 0320 	rsb	r3, r2, #32
 8000e46:	40d8      	lsrs	r0, r3
 8000e48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e4c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e50:	4091      	lsls	r1, r2
 8000e52:	4301      	orrs	r1, r0
 8000e54:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e58:	fa1f fe8c 	uxth.w	lr, ip
 8000e5c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e60:	fb07 3610 	mls	r6, r7, r0, r3
 8000e64:	0c0b      	lsrs	r3, r1, #16
 8000e66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e6a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e6e:	429e      	cmp	r6, r3
 8000e70:	fa04 f402 	lsl.w	r4, r4, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x260>
 8000e76:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e7e:	d22f      	bcs.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e80:	429e      	cmp	r6, r3
 8000e82:	d92d      	bls.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e84:	3802      	subs	r0, #2
 8000e86:	4463      	add	r3, ip
 8000e88:	1b9b      	subs	r3, r3, r6
 8000e8a:	b289      	uxth	r1, r1
 8000e8c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e90:	fb07 3316 	mls	r3, r7, r6, r3
 8000e94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e98:	fb06 f30e 	mul.w	r3, r6, lr
 8000e9c:	428b      	cmp	r3, r1
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x28a>
 8000ea0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ea8:	d216      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d914      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eae:	3e02      	subs	r6, #2
 8000eb0:	4461      	add	r1, ip
 8000eb2:	1ac9      	subs	r1, r1, r3
 8000eb4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eb8:	e738      	b.n	8000d2c <__udivmoddi4+0x104>
 8000eba:	462e      	mov	r6, r5
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	e705      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000ec0:	4606      	mov	r6, r0
 8000ec2:	e6e3      	b.n	8000c8c <__udivmoddi4+0x64>
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	e6f8      	b.n	8000cba <__udivmoddi4+0x92>
 8000ec8:	454b      	cmp	r3, r9
 8000eca:	d2a9      	bcs.n	8000e20 <__udivmoddi4+0x1f8>
 8000ecc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	e7a3      	b.n	8000e20 <__udivmoddi4+0x1f8>
 8000ed8:	4646      	mov	r6, r8
 8000eda:	e7ea      	b.n	8000eb2 <__udivmoddi4+0x28a>
 8000edc:	4620      	mov	r0, r4
 8000ede:	e794      	b.n	8000e0a <__udivmoddi4+0x1e2>
 8000ee0:	4640      	mov	r0, r8
 8000ee2:	e7d1      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ee4:	46d0      	mov	r8, sl
 8000ee6:	e77b      	b.n	8000de0 <__udivmoddi4+0x1b8>
 8000ee8:	3b02      	subs	r3, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	e732      	b.n	8000d54 <__udivmoddi4+0x12c>
 8000eee:	4630      	mov	r0, r6
 8000ef0:	e709      	b.n	8000d06 <__udivmoddi4+0xde>
 8000ef2:	4464      	add	r4, ip
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	e742      	b.n	8000d7e <__udivmoddi4+0x156>

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b08e      	sub	sp, #56	; 0x38
 8000f00:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f02:	f000 fbca 	bl	800169a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f06:	f000 f827 	bl	8000f58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f0a:	f000 f945 	bl	8001198 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000f0e:	f000 f8a3 	bl	8001058 <MX_TIM1_Init>
  MX_I2C1_Init();
 8000f12:	f000 f863 	bl	8000fdc <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000f16:	f000 f8f3 	bl	8001100 <MX_USART2_UART_Init>
		*/

	  //c++;

	  uint8_t Bitch[40];
	  	  float x = 50;
 8000f1a:	4b0c      	ldr	r3, [pc, #48]	; (8000f4c <main+0x50>)
 8000f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
		  snprintf(Bitch,40,"%f\0",x);
 8000f1e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000f20:	f7ff fb3a 	bl	8000598 <__aeabi_f2d>
 8000f24:	4602      	mov	r2, r0
 8000f26:	460b      	mov	r3, r1
 8000f28:	1d38      	adds	r0, r7, #4
 8000f2a:	e9cd 2300 	strd	r2, r3, [sp]
 8000f2e:	4a08      	ldr	r2, [pc, #32]	; (8000f50 <main+0x54>)
 8000f30:	2128      	movs	r1, #40	; 0x28
 8000f32:	f003 fdb7 	bl	8004aa4 <sniprintf>
	  	  HAL_UART_Transmit(&huart2,Bitch,sizeof(float),30);// Sending in normal mode
 8000f36:	1d39      	adds	r1, r7, #4
 8000f38:	231e      	movs	r3, #30
 8000f3a:	2204      	movs	r2, #4
 8000f3c:	4805      	ldr	r0, [pc, #20]	; (8000f54 <main+0x58>)
 8000f3e:	f002 fafb 	bl	8003538 <HAL_UART_Transmit>
	  	  //snprintf(Bitch,40,"%f|",(float)30);
	  	  //HAL_UART_Transmit(&huart2,Bitch,strlen(Bitch),20);// Sending in normal mode

	  //uint8_t test[] = "Hello";
	  //HAL_UART_Transmit(&huart2,test,sizeof(test),30);
	  HAL_Delay(100);
 8000f42:	2064      	movs	r0, #100	; 0x64
 8000f44:	f000 fc1a 	bl	800177c <HAL_Delay>
  {
 8000f48:	e7e7      	b.n	8000f1a <main+0x1e>
 8000f4a:	bf00      	nop
 8000f4c:	42480000 	.word	0x42480000
 8000f50:	08006fd8 	.word	0x08006fd8
 8000f54:	20000290 	.word	0x20000290

08000f58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b094      	sub	sp, #80	; 0x50
 8000f5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f5e:	f107 0318 	add.w	r3, r7, #24
 8000f62:	2238      	movs	r2, #56	; 0x38
 8000f64:	2100      	movs	r1, #0
 8000f66:	4618      	mov	r0, r3
 8000f68:	f003 f92a 	bl	80041c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f6c:	1d3b      	adds	r3, r7, #4
 8000f6e:	2200      	movs	r2, #0
 8000f70:	601a      	str	r2, [r3, #0]
 8000f72:	605a      	str	r2, [r3, #4]
 8000f74:	609a      	str	r2, [r3, #8]
 8000f76:	60da      	str	r2, [r3, #12]
 8000f78:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f7a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f7e:	f000 ffc3 	bl	8001f08 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f82:	2302      	movs	r3, #2
 8000f84:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f8a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f8c:	2340      	movs	r3, #64	; 0x40
 8000f8e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f90:	2300      	movs	r3, #0
 8000f92:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f94:	f107 0318 	add.w	r3, r7, #24
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f001 f859 	bl	8002050 <HAL_RCC_OscConfig>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000fa4:	f000 f936 	bl	8001214 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fa8:	230f      	movs	r3, #15
 8000faa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fac:	2301      	movs	r3, #1
 8000fae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8000fb4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000fb8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fbe:	1d3b      	adds	r3, r7, #4
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f001 fb5c 	bl	8002680 <HAL_RCC_ClockConfig>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000fce:	f000 f921 	bl	8001214 <Error_Handler>
  }
}
 8000fd2:	bf00      	nop
 8000fd4:	3750      	adds	r7, #80	; 0x50
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
	...

08000fdc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fe0:	4b1b      	ldr	r3, [pc, #108]	; (8001050 <MX_I2C1_Init+0x74>)
 8000fe2:	4a1c      	ldr	r2, [pc, #112]	; (8001054 <MX_I2C1_Init+0x78>)
 8000fe4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000103;
 8000fe6:	4b1a      	ldr	r3, [pc, #104]	; (8001050 <MX_I2C1_Init+0x74>)
 8000fe8:	f240 1203 	movw	r2, #259	; 0x103
 8000fec:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000fee:	4b18      	ldr	r3, [pc, #96]	; (8001050 <MX_I2C1_Init+0x74>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ff4:	4b16      	ldr	r3, [pc, #88]	; (8001050 <MX_I2C1_Init+0x74>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ffa:	4b15      	ldr	r3, [pc, #84]	; (8001050 <MX_I2C1_Init+0x74>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001000:	4b13      	ldr	r3, [pc, #76]	; (8001050 <MX_I2C1_Init+0x74>)
 8001002:	2200      	movs	r2, #0
 8001004:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001006:	4b12      	ldr	r3, [pc, #72]	; (8001050 <MX_I2C1_Init+0x74>)
 8001008:	2200      	movs	r2, #0
 800100a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800100c:	4b10      	ldr	r3, [pc, #64]	; (8001050 <MX_I2C1_Init+0x74>)
 800100e:	2200      	movs	r2, #0
 8001010:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001012:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <MX_I2C1_Init+0x74>)
 8001014:	2200      	movs	r2, #0
 8001016:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001018:	480d      	ldr	r0, [pc, #52]	; (8001050 <MX_I2C1_Init+0x74>)
 800101a:	f000 fe4f 	bl	8001cbc <HAL_I2C_Init>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001024:	f000 f8f6 	bl	8001214 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001028:	2100      	movs	r1, #0
 800102a:	4809      	ldr	r0, [pc, #36]	; (8001050 <MX_I2C1_Init+0x74>)
 800102c:	f000 fed5 	bl	8001dda <HAL_I2CEx_ConfigAnalogFilter>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001036:	f000 f8ed 	bl	8001214 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800103a:	2100      	movs	r1, #0
 800103c:	4804      	ldr	r0, [pc, #16]	; (8001050 <MX_I2C1_Init+0x74>)
 800103e:	f000 ff17 	bl	8001e70 <HAL_I2CEx_ConfigDigitalFilter>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001048:	f000 f8e4 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800104c:	bf00      	nop
 800104e:	bd80      	pop	{r7, pc}
 8001050:	200001f8 	.word	0x200001f8
 8001054:	40005400 	.word	0x40005400

08001058 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b088      	sub	sp, #32
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800105e:	f107 0310 	add.w	r3, r7, #16
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]
 8001068:	609a      	str	r2, [r3, #8]
 800106a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800106c:	1d3b      	adds	r3, r7, #4
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]
 8001072:	605a      	str	r2, [r3, #4]
 8001074:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001076:	4b20      	ldr	r3, [pc, #128]	; (80010f8 <MX_TIM1_Init+0xa0>)
 8001078:	4a20      	ldr	r2, [pc, #128]	; (80010fc <MX_TIM1_Init+0xa4>)
 800107a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800107c:	4b1e      	ldr	r3, [pc, #120]	; (80010f8 <MX_TIM1_Init+0xa0>)
 800107e:	2200      	movs	r2, #0
 8001080:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001082:	4b1d      	ldr	r3, [pc, #116]	; (80010f8 <MX_TIM1_Init+0xa0>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001088:	4b1b      	ldr	r3, [pc, #108]	; (80010f8 <MX_TIM1_Init+0xa0>)
 800108a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800108e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001090:	4b19      	ldr	r3, [pc, #100]	; (80010f8 <MX_TIM1_Init+0xa0>)
 8001092:	2200      	movs	r2, #0
 8001094:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001096:	4b18      	ldr	r3, [pc, #96]	; (80010f8 <MX_TIM1_Init+0xa0>)
 8001098:	2200      	movs	r2, #0
 800109a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800109c:	4b16      	ldr	r3, [pc, #88]	; (80010f8 <MX_TIM1_Init+0xa0>)
 800109e:	2200      	movs	r2, #0
 80010a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010a2:	4815      	ldr	r0, [pc, #84]	; (80010f8 <MX_TIM1_Init+0xa0>)
 80010a4:	f001 fef8 	bl	8002e98 <HAL_TIM_Base_Init>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80010ae:	f000 f8b1 	bl	8001214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010b8:	f107 0310 	add.w	r3, r7, #16
 80010bc:	4619      	mov	r1, r3
 80010be:	480e      	ldr	r0, [pc, #56]	; (80010f8 <MX_TIM1_Init+0xa0>)
 80010c0:	f001 ff42 	bl	8002f48 <HAL_TIM_ConfigClockSource>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80010ca:	f000 f8a3 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010ce:	2300      	movs	r3, #0
 80010d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010d2:	2300      	movs	r3, #0
 80010d4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010d6:	2300      	movs	r3, #0
 80010d8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010da:	1d3b      	adds	r3, r7, #4
 80010dc:	4619      	mov	r1, r3
 80010de:	4806      	ldr	r0, [pc, #24]	; (80010f8 <MX_TIM1_Init+0xa0>)
 80010e0:	f002 f958 	bl	8003394 <HAL_TIMEx_MasterConfigSynchronization>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80010ea:	f000 f893 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80010ee:	bf00      	nop
 80010f0:	3720      	adds	r7, #32
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000244 	.word	0x20000244
 80010fc:	40012c00 	.word	0x40012c00

08001100 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001104:	4b22      	ldr	r3, [pc, #136]	; (8001190 <MX_USART2_UART_Init+0x90>)
 8001106:	4a23      	ldr	r2, [pc, #140]	; (8001194 <MX_USART2_UART_Init+0x94>)
 8001108:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800110a:	4b21      	ldr	r3, [pc, #132]	; (8001190 <MX_USART2_UART_Init+0x90>)
 800110c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001110:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001112:	4b1f      	ldr	r3, [pc, #124]	; (8001190 <MX_USART2_UART_Init+0x90>)
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001118:	4b1d      	ldr	r3, [pc, #116]	; (8001190 <MX_USART2_UART_Init+0x90>)
 800111a:	2200      	movs	r2, #0
 800111c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800111e:	4b1c      	ldr	r3, [pc, #112]	; (8001190 <MX_USART2_UART_Init+0x90>)
 8001120:	2200      	movs	r2, #0
 8001122:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001124:	4b1a      	ldr	r3, [pc, #104]	; (8001190 <MX_USART2_UART_Init+0x90>)
 8001126:	220c      	movs	r2, #12
 8001128:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800112a:	4b19      	ldr	r3, [pc, #100]	; (8001190 <MX_USART2_UART_Init+0x90>)
 800112c:	2200      	movs	r2, #0
 800112e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001130:	4b17      	ldr	r3, [pc, #92]	; (8001190 <MX_USART2_UART_Init+0x90>)
 8001132:	2200      	movs	r2, #0
 8001134:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001136:	4b16      	ldr	r3, [pc, #88]	; (8001190 <MX_USART2_UART_Init+0x90>)
 8001138:	2200      	movs	r2, #0
 800113a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800113c:	4b14      	ldr	r3, [pc, #80]	; (8001190 <MX_USART2_UART_Init+0x90>)
 800113e:	2200      	movs	r2, #0
 8001140:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001142:	4b13      	ldr	r3, [pc, #76]	; (8001190 <MX_USART2_UART_Init+0x90>)
 8001144:	2200      	movs	r2, #0
 8001146:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001148:	4811      	ldr	r0, [pc, #68]	; (8001190 <MX_USART2_UART_Init+0x90>)
 800114a:	f002 f9a5 	bl	8003498 <HAL_UART_Init>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001154:	f000 f85e 	bl	8001214 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001158:	2100      	movs	r1, #0
 800115a:	480d      	ldr	r0, [pc, #52]	; (8001190 <MX_USART2_UART_Init+0x90>)
 800115c:	f002 ff3c 	bl	8003fd8 <HAL_UARTEx_SetTxFifoThreshold>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001166:	f000 f855 	bl	8001214 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800116a:	2100      	movs	r1, #0
 800116c:	4808      	ldr	r0, [pc, #32]	; (8001190 <MX_USART2_UART_Init+0x90>)
 800116e:	f002 ff71 	bl	8004054 <HAL_UARTEx_SetRxFifoThreshold>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001178:	f000 f84c 	bl	8001214 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800117c:	4804      	ldr	r0, [pc, #16]	; (8001190 <MX_USART2_UART_Init+0x90>)
 800117e:	f002 fef2 	bl	8003f66 <HAL_UARTEx_DisableFifoMode>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001188:	f000 f844 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800118c:	bf00      	nop
 800118e:	bd80      	pop	{r7, pc}
 8001190:	20000290 	.word	0x20000290
 8001194:	40004400 	.word	0x40004400

08001198 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b088      	sub	sp, #32
 800119c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119e:	f107 030c 	add.w	r3, r7, #12
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	609a      	str	r2, [r3, #8]
 80011aa:	60da      	str	r2, [r3, #12]
 80011ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ae:	4b17      	ldr	r3, [pc, #92]	; (800120c <MX_GPIO_Init+0x74>)
 80011b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b2:	4a16      	ldr	r2, [pc, #88]	; (800120c <MX_GPIO_Init+0x74>)
 80011b4:	f043 0301 	orr.w	r3, r3, #1
 80011b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ba:	4b14      	ldr	r3, [pc, #80]	; (800120c <MX_GPIO_Init+0x74>)
 80011bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	60bb      	str	r3, [r7, #8]
 80011c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c6:	4b11      	ldr	r3, [pc, #68]	; (800120c <MX_GPIO_Init+0x74>)
 80011c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ca:	4a10      	ldr	r2, [pc, #64]	; (800120c <MX_GPIO_Init+0x74>)
 80011cc:	f043 0302 	orr.w	r3, r3, #2
 80011d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011d2:	4b0e      	ldr	r3, [pc, #56]	; (800120c <MX_GPIO_Init+0x74>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Latch_Pin|SHCLK_Pin|DS_Pin, GPIO_PIN_RESET);
 80011de:	2200      	movs	r2, #0
 80011e0:	2170      	movs	r1, #112	; 0x70
 80011e2:	480b      	ldr	r0, [pc, #44]	; (8001210 <MX_GPIO_Init+0x78>)
 80011e4:	f000 fd52 	bl	8001c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Latch_Pin SHCLK_Pin DS_Pin */
  GPIO_InitStruct.Pin = Latch_Pin|SHCLK_Pin|DS_Pin;
 80011e8:	2370      	movs	r3, #112	; 0x70
 80011ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ec:	2301      	movs	r3, #1
 80011ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f8:	f107 030c 	add.w	r3, r7, #12
 80011fc:	4619      	mov	r1, r3
 80011fe:	4804      	ldr	r0, [pc, #16]	; (8001210 <MX_GPIO_Init+0x78>)
 8001200:	f000 fbc2 	bl	8001988 <HAL_GPIO_Init>

}
 8001204:	bf00      	nop
 8001206:	3720      	adds	r7, #32
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40021000 	.word	0x40021000
 8001210:	48000400 	.word	0x48000400

08001214 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001218:	b672      	cpsid	i
}
 800121a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800121c:	e7fe      	b.n	800121c <Error_Handler+0x8>
	...

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	4b0f      	ldr	r3, [pc, #60]	; (8001264 <HAL_MspInit+0x44>)
 8001228:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800122a:	4a0e      	ldr	r2, [pc, #56]	; (8001264 <HAL_MspInit+0x44>)
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	6613      	str	r3, [r2, #96]	; 0x60
 8001232:	4b0c      	ldr	r3, [pc, #48]	; (8001264 <HAL_MspInit+0x44>)
 8001234:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800123e:	4b09      	ldr	r3, [pc, #36]	; (8001264 <HAL_MspInit+0x44>)
 8001240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001242:	4a08      	ldr	r2, [pc, #32]	; (8001264 <HAL_MspInit+0x44>)
 8001244:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001248:	6593      	str	r3, [r2, #88]	; 0x58
 800124a:	4b06      	ldr	r3, [pc, #24]	; (8001264 <HAL_MspInit+0x44>)
 800124c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800124e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001252:	603b      	str	r3, [r7, #0]
 8001254:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	40021000 	.word	0x40021000

08001268 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b09c      	sub	sp, #112	; 0x70
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001270:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	605a      	str	r2, [r3, #4]
 800127a:	609a      	str	r2, [r3, #8]
 800127c:	60da      	str	r2, [r3, #12]
 800127e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001280:	f107 0318 	add.w	r3, r7, #24
 8001284:	2244      	movs	r2, #68	; 0x44
 8001286:	2100      	movs	r1, #0
 8001288:	4618      	mov	r0, r3
 800128a:	f002 ff99 	bl	80041c0 <memset>
  if(hi2c->Instance==I2C1)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a2d      	ldr	r2, [pc, #180]	; (8001348 <HAL_I2C_MspInit+0xe0>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d153      	bne.n	8001340 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001298:	2340      	movs	r3, #64	; 0x40
 800129a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800129c:	2300      	movs	r3, #0
 800129e:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012a0:	f107 0318 	add.w	r3, r7, #24
 80012a4:	4618      	mov	r0, r3
 80012a6:	f001 fc07 	bl	8002ab8 <HAL_RCCEx_PeriphCLKConfig>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80012b0:	f7ff ffb0 	bl	8001214 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b4:	4b25      	ldr	r3, [pc, #148]	; (800134c <HAL_I2C_MspInit+0xe4>)
 80012b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b8:	4a24      	ldr	r2, [pc, #144]	; (800134c <HAL_I2C_MspInit+0xe4>)
 80012ba:	f043 0301 	orr.w	r3, r3, #1
 80012be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012c0:	4b22      	ldr	r3, [pc, #136]	; (800134c <HAL_I2C_MspInit+0xe4>)
 80012c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c4:	f003 0301 	and.w	r3, r3, #1
 80012c8:	617b      	str	r3, [r7, #20]
 80012ca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012cc:	4b1f      	ldr	r3, [pc, #124]	; (800134c <HAL_I2C_MspInit+0xe4>)
 80012ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d0:	4a1e      	ldr	r2, [pc, #120]	; (800134c <HAL_I2C_MspInit+0xe4>)
 80012d2:	f043 0302 	orr.w	r3, r3, #2
 80012d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012d8:	4b1c      	ldr	r3, [pc, #112]	; (800134c <HAL_I2C_MspInit+0xe4>)
 80012da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012dc:	f003 0302 	and.w	r3, r3, #2
 80012e0:	613b      	str	r3, [r7, #16]
 80012e2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80012e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012e8:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012ea:	2312      	movs	r3, #18
 80012ec:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012ee:	2301      	movs	r3, #1
 80012f0:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f2:	2303      	movs	r3, #3
 80012f4:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012f6:	2304      	movs	r3, #4
 80012f8:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012fa:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80012fe:	4619      	mov	r1, r3
 8001300:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001304:	f000 fb40 	bl	8001988 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001308:	2380      	movs	r3, #128	; 0x80
 800130a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800130c:	2312      	movs	r3, #18
 800130e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001310:	2301      	movs	r3, #1
 8001312:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001314:	2303      	movs	r3, #3
 8001316:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001318:	2304      	movs	r3, #4
 800131a:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001320:	4619      	mov	r1, r3
 8001322:	480b      	ldr	r0, [pc, #44]	; (8001350 <HAL_I2C_MspInit+0xe8>)
 8001324:	f000 fb30 	bl	8001988 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001328:	4b08      	ldr	r3, [pc, #32]	; (800134c <HAL_I2C_MspInit+0xe4>)
 800132a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800132c:	4a07      	ldr	r2, [pc, #28]	; (800134c <HAL_I2C_MspInit+0xe4>)
 800132e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001332:	6593      	str	r3, [r2, #88]	; 0x58
 8001334:	4b05      	ldr	r3, [pc, #20]	; (800134c <HAL_I2C_MspInit+0xe4>)
 8001336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001338:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800133c:	60fb      	str	r3, [r7, #12]
 800133e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001340:	bf00      	nop
 8001342:	3770      	adds	r7, #112	; 0x70
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40005400 	.word	0x40005400
 800134c:	40021000 	.word	0x40021000
 8001350:	48000400 	.word	0x48000400

08001354 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001354:	b480      	push	{r7}
 8001356:	b085      	sub	sp, #20
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a0a      	ldr	r2, [pc, #40]	; (800138c <HAL_TIM_Base_MspInit+0x38>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d10b      	bne.n	800137e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001366:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <HAL_TIM_Base_MspInit+0x3c>)
 8001368:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800136a:	4a09      	ldr	r2, [pc, #36]	; (8001390 <HAL_TIM_Base_MspInit+0x3c>)
 800136c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001370:	6613      	str	r3, [r2, #96]	; 0x60
 8001372:	4b07      	ldr	r3, [pc, #28]	; (8001390 <HAL_TIM_Base_MspInit+0x3c>)
 8001374:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001376:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800137e:	bf00      	nop
 8001380:	3714      	adds	r7, #20
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	40012c00 	.word	0x40012c00
 8001390:	40021000 	.word	0x40021000

08001394 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b09a      	sub	sp, #104	; 0x68
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800139c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80013a0:	2200      	movs	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	605a      	str	r2, [r3, #4]
 80013a6:	609a      	str	r2, [r3, #8]
 80013a8:	60da      	str	r2, [r3, #12]
 80013aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013ac:	f107 0310 	add.w	r3, r7, #16
 80013b0:	2244      	movs	r2, #68	; 0x44
 80013b2:	2100      	movs	r1, #0
 80013b4:	4618      	mov	r0, r3
 80013b6:	f002 ff03 	bl	80041c0 <memset>
  if(huart->Instance==USART2)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a1f      	ldr	r2, [pc, #124]	; (800143c <HAL_UART_MspInit+0xa8>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d136      	bne.n	8001432 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80013c4:	2302      	movs	r3, #2
 80013c6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 80013c8:	2304      	movs	r3, #4
 80013ca:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013cc:	f107 0310 	add.w	r3, r7, #16
 80013d0:	4618      	mov	r0, r3
 80013d2:	f001 fb71 	bl	8002ab8 <HAL_RCCEx_PeriphCLKConfig>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80013dc:	f7ff ff1a 	bl	8001214 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013e0:	4b17      	ldr	r3, [pc, #92]	; (8001440 <HAL_UART_MspInit+0xac>)
 80013e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013e4:	4a16      	ldr	r2, [pc, #88]	; (8001440 <HAL_UART_MspInit+0xac>)
 80013e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013ea:	6593      	str	r3, [r2, #88]	; 0x58
 80013ec:	4b14      	ldr	r3, [pc, #80]	; (8001440 <HAL_UART_MspInit+0xac>)
 80013ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f8:	4b11      	ldr	r3, [pc, #68]	; (8001440 <HAL_UART_MspInit+0xac>)
 80013fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fc:	4a10      	ldr	r2, [pc, #64]	; (8001440 <HAL_UART_MspInit+0xac>)
 80013fe:	f043 0301 	orr.w	r3, r3, #1
 8001402:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001404:	4b0e      	ldr	r3, [pc, #56]	; (8001440 <HAL_UART_MspInit+0xac>)
 8001406:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001408:	f003 0301 	and.w	r3, r3, #1
 800140c:	60bb      	str	r3, [r7, #8]
 800140e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001410:	230c      	movs	r3, #12
 8001412:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001414:	2302      	movs	r3, #2
 8001416:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001418:	2300      	movs	r3, #0
 800141a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141c:	2300      	movs	r3, #0
 800141e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001420:	2307      	movs	r3, #7
 8001422:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001424:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001428:	4619      	mov	r1, r3
 800142a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800142e:	f000 faab 	bl	8001988 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001432:	bf00      	nop
 8001434:	3768      	adds	r7, #104	; 0x68
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40004400 	.word	0x40004400
 8001440:	40021000 	.word	0x40021000

08001444 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001448:	e7fe      	b.n	8001448 <NMI_Handler+0x4>

0800144a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800144a:	b480      	push	{r7}
 800144c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800144e:	e7fe      	b.n	800144e <HardFault_Handler+0x4>

08001450 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001454:	e7fe      	b.n	8001454 <MemManage_Handler+0x4>

08001456 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001456:	b480      	push	{r7}
 8001458:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800145a:	e7fe      	b.n	800145a <BusFault_Handler+0x4>

0800145c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001460:	e7fe      	b.n	8001460 <UsageFault_Handler+0x4>

08001462 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001462:	b480      	push	{r7}
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001474:	bf00      	nop
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr

0800147e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001490:	f000 f956 	bl	8001740 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001494:	bf00      	nop
 8001496:	bd80      	pop	{r7, pc}

08001498 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
	return 1;
 800149c:	2301      	movs	r3, #1
}
 800149e:	4618      	mov	r0, r3
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <_kill>:

int _kill(int pid, int sig)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80014b2:	f002 fe5b 	bl	800416c <__errno>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2216      	movs	r2, #22
 80014ba:	601a      	str	r2, [r3, #0]
	return -1;
 80014bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <_exit>:

void _exit (int status)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80014d0:	f04f 31ff 	mov.w	r1, #4294967295
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f7ff ffe7 	bl	80014a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80014da:	e7fe      	b.n	80014da <_exit+0x12>

080014dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]
 80014ec:	e00a      	b.n	8001504 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80014ee:	f3af 8000 	nop.w
 80014f2:	4601      	mov	r1, r0
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	1c5a      	adds	r2, r3, #1
 80014f8:	60ba      	str	r2, [r7, #8]
 80014fa:	b2ca      	uxtb	r2, r1
 80014fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	3301      	adds	r3, #1
 8001502:	617b      	str	r3, [r7, #20]
 8001504:	697a      	ldr	r2, [r7, #20]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	429a      	cmp	r2, r3
 800150a:	dbf0      	blt.n	80014ee <_read+0x12>
	}

return len;
 800150c:	687b      	ldr	r3, [r7, #4]
}
 800150e:	4618      	mov	r0, r3
 8001510:	3718      	adds	r7, #24
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}

08001516 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	b086      	sub	sp, #24
 800151a:	af00      	add	r7, sp, #0
 800151c:	60f8      	str	r0, [r7, #12]
 800151e:	60b9      	str	r1, [r7, #8]
 8001520:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001522:	2300      	movs	r3, #0
 8001524:	617b      	str	r3, [r7, #20]
 8001526:	e009      	b.n	800153c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	1c5a      	adds	r2, r3, #1
 800152c:	60ba      	str	r2, [r7, #8]
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	4618      	mov	r0, r3
 8001532:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	3301      	adds	r3, #1
 800153a:	617b      	str	r3, [r7, #20]
 800153c:	697a      	ldr	r2, [r7, #20]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	429a      	cmp	r2, r3
 8001542:	dbf1      	blt.n	8001528 <_write+0x12>
	}
	return len;
 8001544:	687b      	ldr	r3, [r7, #4]
}
 8001546:	4618      	mov	r0, r3
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <_close>:

int _close(int file)
{
 800154e:	b480      	push	{r7}
 8001550:	b083      	sub	sp, #12
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
	return -1;
 8001556:	f04f 33ff 	mov.w	r3, #4294967295
}
 800155a:	4618      	mov	r0, r3
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr

08001566 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001566:	b480      	push	{r7}
 8001568:	b083      	sub	sp, #12
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
 800156e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001576:	605a      	str	r2, [r3, #4]
	return 0;
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <_isatty>:

int _isatty(int file)
{
 8001586:	b480      	push	{r7}
 8001588:	b083      	sub	sp, #12
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
	return 1;
 800158e:	2301      	movs	r3, #1
}
 8001590:	4618      	mov	r0, r3
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800159c:	b480      	push	{r7}
 800159e:	b085      	sub	sp, #20
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
	return 0;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3714      	adds	r7, #20
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
	...

080015b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015c0:	4a14      	ldr	r2, [pc, #80]	; (8001614 <_sbrk+0x5c>)
 80015c2:	4b15      	ldr	r3, [pc, #84]	; (8001618 <_sbrk+0x60>)
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015cc:	4b13      	ldr	r3, [pc, #76]	; (800161c <_sbrk+0x64>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d102      	bne.n	80015da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015d4:	4b11      	ldr	r3, [pc, #68]	; (800161c <_sbrk+0x64>)
 80015d6:	4a12      	ldr	r2, [pc, #72]	; (8001620 <_sbrk+0x68>)
 80015d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015da:	4b10      	ldr	r3, [pc, #64]	; (800161c <_sbrk+0x64>)
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4413      	add	r3, r2
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d207      	bcs.n	80015f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015e8:	f002 fdc0 	bl	800416c <__errno>
 80015ec:	4603      	mov	r3, r0
 80015ee:	220c      	movs	r2, #12
 80015f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015f2:	f04f 33ff 	mov.w	r3, #4294967295
 80015f6:	e009      	b.n	800160c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015f8:	4b08      	ldr	r3, [pc, #32]	; (800161c <_sbrk+0x64>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015fe:	4b07      	ldr	r3, [pc, #28]	; (800161c <_sbrk+0x64>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4413      	add	r3, r2
 8001606:	4a05      	ldr	r2, [pc, #20]	; (800161c <_sbrk+0x64>)
 8001608:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800160a:	68fb      	ldr	r3, [r7, #12]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3718      	adds	r7, #24
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20008000 	.word	0x20008000
 8001618:	00000400 	.word	0x00000400
 800161c:	20000320 	.word	0x20000320
 8001620:	20000338 	.word	0x20000338

08001624 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001628:	4b06      	ldr	r3, [pc, #24]	; (8001644 <SystemInit+0x20>)
 800162a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800162e:	4a05      	ldr	r2, [pc, #20]	; (8001644 <SystemInit+0x20>)
 8001630:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001634:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001638:	bf00      	nop
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	e000ed00 	.word	0xe000ed00

08001648 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001648:	480d      	ldr	r0, [pc, #52]	; (8001680 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800164a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800164c:	480d      	ldr	r0, [pc, #52]	; (8001684 <LoopForever+0x6>)
  ldr r1, =_edata
 800164e:	490e      	ldr	r1, [pc, #56]	; (8001688 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001650:	4a0e      	ldr	r2, [pc, #56]	; (800168c <LoopForever+0xe>)
  movs r3, #0
 8001652:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001654:	e002      	b.n	800165c <LoopCopyDataInit>

08001656 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001656:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001658:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800165a:	3304      	adds	r3, #4

0800165c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800165c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800165e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001660:	d3f9      	bcc.n	8001656 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001662:	4a0b      	ldr	r2, [pc, #44]	; (8001690 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001664:	4c0b      	ldr	r4, [pc, #44]	; (8001694 <LoopForever+0x16>)
  movs r3, #0
 8001666:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001668:	e001      	b.n	800166e <LoopFillZerobss>

0800166a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800166a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800166c:	3204      	adds	r2, #4

0800166e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800166e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001670:	d3fb      	bcc.n	800166a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001672:	f7ff ffd7 	bl	8001624 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001676:	f002 fd7f 	bl	8004178 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800167a:	f7ff fc3f 	bl	8000efc <main>

0800167e <LoopForever>:

LoopForever:
    b LoopForever
 800167e:	e7fe      	b.n	800167e <LoopForever>
  ldr   r0, =_estack
 8001680:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001684:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001688:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800168c:	08007404 	.word	0x08007404
  ldr r2, =_sbss
 8001690:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001694:	20000338 	.word	0x20000338

08001698 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001698:	e7fe      	b.n	8001698 <ADC1_2_IRQHandler>

0800169a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	b082      	sub	sp, #8
 800169e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016a0:	2300      	movs	r3, #0
 80016a2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016a4:	2003      	movs	r0, #3
 80016a6:	f000 f93d 	bl	8001924 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016aa:	200f      	movs	r0, #15
 80016ac:	f000 f80e 	bl	80016cc <HAL_InitTick>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d002      	beq.n	80016bc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	71fb      	strb	r3, [r7, #7]
 80016ba:	e001      	b.n	80016c0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016bc:	f7ff fdb0 	bl	8001220 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016c0:	79fb      	ldrb	r3, [r7, #7]

}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
	...

080016cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80016d4:	2300      	movs	r3, #0
 80016d6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80016d8:	4b16      	ldr	r3, [pc, #88]	; (8001734 <HAL_InitTick+0x68>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d022      	beq.n	8001726 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80016e0:	4b15      	ldr	r3, [pc, #84]	; (8001738 <HAL_InitTick+0x6c>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	4b13      	ldr	r3, [pc, #76]	; (8001734 <HAL_InitTick+0x68>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80016ec:	fbb1 f3f3 	udiv	r3, r1, r3
 80016f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f4:	4618      	mov	r0, r3
 80016f6:	f000 f93a 	bl	800196e <HAL_SYSTICK_Config>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d10f      	bne.n	8001720 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2b0f      	cmp	r3, #15
 8001704:	d809      	bhi.n	800171a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001706:	2200      	movs	r2, #0
 8001708:	6879      	ldr	r1, [r7, #4]
 800170a:	f04f 30ff 	mov.w	r0, #4294967295
 800170e:	f000 f914 	bl	800193a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001712:	4a0a      	ldr	r2, [pc, #40]	; (800173c <HAL_InitTick+0x70>)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6013      	str	r3, [r2, #0]
 8001718:	e007      	b.n	800172a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	73fb      	strb	r3, [r7, #15]
 800171e:	e004      	b.n	800172a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	73fb      	strb	r3, [r7, #15]
 8001724:	e001      	b.n	800172a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800172a:	7bfb      	ldrb	r3, [r7, #15]
}
 800172c:	4618      	mov	r0, r3
 800172e:	3710      	adds	r7, #16
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000008 	.word	0x20000008
 8001738:	20000000 	.word	0x20000000
 800173c:	20000004 	.word	0x20000004

08001740 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001744:	4b05      	ldr	r3, [pc, #20]	; (800175c <HAL_IncTick+0x1c>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	4b05      	ldr	r3, [pc, #20]	; (8001760 <HAL_IncTick+0x20>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4413      	add	r3, r2
 800174e:	4a03      	ldr	r2, [pc, #12]	; (800175c <HAL_IncTick+0x1c>)
 8001750:	6013      	str	r3, [r2, #0]
}
 8001752:	bf00      	nop
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr
 800175c:	20000324 	.word	0x20000324
 8001760:	20000008 	.word	0x20000008

08001764 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  return uwTick;
 8001768:	4b03      	ldr	r3, [pc, #12]	; (8001778 <HAL_GetTick+0x14>)
 800176a:	681b      	ldr	r3, [r3, #0]
}
 800176c:	4618      	mov	r0, r3
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	20000324 	.word	0x20000324

0800177c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001784:	f7ff ffee 	bl	8001764 <HAL_GetTick>
 8001788:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001794:	d004      	beq.n	80017a0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001796:	4b09      	ldr	r3, [pc, #36]	; (80017bc <HAL_Delay+0x40>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	68fa      	ldr	r2, [r7, #12]
 800179c:	4413      	add	r3, r2
 800179e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017a0:	bf00      	nop
 80017a2:	f7ff ffdf 	bl	8001764 <HAL_GetTick>
 80017a6:	4602      	mov	r2, r0
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	68fa      	ldr	r2, [r7, #12]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d8f7      	bhi.n	80017a2 <HAL_Delay+0x26>
  {
  }
}
 80017b2:	bf00      	nop
 80017b4:	bf00      	nop
 80017b6:	3710      	adds	r7, #16
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	20000008 	.word	0x20000008

080017c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f003 0307 	and.w	r3, r3, #7
 80017ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017d0:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <__NVIC_SetPriorityGrouping+0x44>)
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017d6:	68ba      	ldr	r2, [r7, #8]
 80017d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017dc:	4013      	ands	r3, r2
 80017de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017f2:	4a04      	ldr	r2, [pc, #16]	; (8001804 <__NVIC_SetPriorityGrouping+0x44>)
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	60d3      	str	r3, [r2, #12]
}
 80017f8:	bf00      	nop
 80017fa:	3714      	adds	r7, #20
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr
 8001804:	e000ed00 	.word	0xe000ed00

08001808 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800180c:	4b04      	ldr	r3, [pc, #16]	; (8001820 <__NVIC_GetPriorityGrouping+0x18>)
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	0a1b      	lsrs	r3, r3, #8
 8001812:	f003 0307 	and.w	r3, r3, #7
}
 8001816:	4618      	mov	r0, r3
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr
 8001820:	e000ed00 	.word	0xe000ed00

08001824 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	6039      	str	r1, [r7, #0]
 800182e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001830:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001834:	2b00      	cmp	r3, #0
 8001836:	db0a      	blt.n	800184e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	b2da      	uxtb	r2, r3
 800183c:	490c      	ldr	r1, [pc, #48]	; (8001870 <__NVIC_SetPriority+0x4c>)
 800183e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001842:	0112      	lsls	r2, r2, #4
 8001844:	b2d2      	uxtb	r2, r2
 8001846:	440b      	add	r3, r1
 8001848:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800184c:	e00a      	b.n	8001864 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	b2da      	uxtb	r2, r3
 8001852:	4908      	ldr	r1, [pc, #32]	; (8001874 <__NVIC_SetPriority+0x50>)
 8001854:	79fb      	ldrb	r3, [r7, #7]
 8001856:	f003 030f 	and.w	r3, r3, #15
 800185a:	3b04      	subs	r3, #4
 800185c:	0112      	lsls	r2, r2, #4
 800185e:	b2d2      	uxtb	r2, r2
 8001860:	440b      	add	r3, r1
 8001862:	761a      	strb	r2, [r3, #24]
}
 8001864:	bf00      	nop
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr
 8001870:	e000e100 	.word	0xe000e100
 8001874:	e000ed00 	.word	0xe000ed00

08001878 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001878:	b480      	push	{r7}
 800187a:	b089      	sub	sp, #36	; 0x24
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f003 0307 	and.w	r3, r3, #7
 800188a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	f1c3 0307 	rsb	r3, r3, #7
 8001892:	2b04      	cmp	r3, #4
 8001894:	bf28      	it	cs
 8001896:	2304      	movcs	r3, #4
 8001898:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	3304      	adds	r3, #4
 800189e:	2b06      	cmp	r3, #6
 80018a0:	d902      	bls.n	80018a8 <NVIC_EncodePriority+0x30>
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	3b03      	subs	r3, #3
 80018a6:	e000      	b.n	80018aa <NVIC_EncodePriority+0x32>
 80018a8:	2300      	movs	r3, #0
 80018aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ac:	f04f 32ff 	mov.w	r2, #4294967295
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	fa02 f303 	lsl.w	r3, r2, r3
 80018b6:	43da      	mvns	r2, r3
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	401a      	ands	r2, r3
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018c0:	f04f 31ff 	mov.w	r1, #4294967295
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	fa01 f303 	lsl.w	r3, r1, r3
 80018ca:	43d9      	mvns	r1, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d0:	4313      	orrs	r3, r2
         );
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3724      	adds	r7, #36	; 0x24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
	...

080018e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3b01      	subs	r3, #1
 80018ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018f0:	d301      	bcc.n	80018f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018f2:	2301      	movs	r3, #1
 80018f4:	e00f      	b.n	8001916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018f6:	4a0a      	ldr	r2, [pc, #40]	; (8001920 <SysTick_Config+0x40>)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	3b01      	subs	r3, #1
 80018fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018fe:	210f      	movs	r1, #15
 8001900:	f04f 30ff 	mov.w	r0, #4294967295
 8001904:	f7ff ff8e 	bl	8001824 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001908:	4b05      	ldr	r3, [pc, #20]	; (8001920 <SysTick_Config+0x40>)
 800190a:	2200      	movs	r2, #0
 800190c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800190e:	4b04      	ldr	r3, [pc, #16]	; (8001920 <SysTick_Config+0x40>)
 8001910:	2207      	movs	r2, #7
 8001912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	e000e010 	.word	0xe000e010

08001924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff ff47 	bl	80017c0 <__NVIC_SetPriorityGrouping>
}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b086      	sub	sp, #24
 800193e:	af00      	add	r7, sp, #0
 8001940:	4603      	mov	r3, r0
 8001942:	60b9      	str	r1, [r7, #8]
 8001944:	607a      	str	r2, [r7, #4]
 8001946:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001948:	f7ff ff5e 	bl	8001808 <__NVIC_GetPriorityGrouping>
 800194c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	68b9      	ldr	r1, [r7, #8]
 8001952:	6978      	ldr	r0, [r7, #20]
 8001954:	f7ff ff90 	bl	8001878 <NVIC_EncodePriority>
 8001958:	4602      	mov	r2, r0
 800195a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800195e:	4611      	mov	r1, r2
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff ff5f 	bl	8001824 <__NVIC_SetPriority>
}
 8001966:	bf00      	nop
 8001968:	3718      	adds	r7, #24
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}

0800196e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b082      	sub	sp, #8
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7ff ffb2 	bl	80018e0 <SysTick_Config>
 800197c:	4603      	mov	r3, r0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
	...

08001988 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001988:	b480      	push	{r7}
 800198a:	b087      	sub	sp, #28
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001992:	2300      	movs	r3, #0
 8001994:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001996:	e15a      	b.n	8001c4e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	2101      	movs	r1, #1
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	fa01 f303 	lsl.w	r3, r1, r3
 80019a4:	4013      	ands	r3, r2
 80019a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	f000 814c 	beq.w	8001c48 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f003 0303 	and.w	r3, r3, #3
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d005      	beq.n	80019c8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80019c4:	2b02      	cmp	r3, #2
 80019c6:	d130      	bne.n	8001a2a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	005b      	lsls	r3, r3, #1
 80019d2:	2203      	movs	r2, #3
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	43db      	mvns	r3, r3
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	4013      	ands	r3, r2
 80019de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	68da      	ldr	r2, [r3, #12]
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	4313      	orrs	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	693a      	ldr	r2, [r7, #16]
 80019f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019fe:	2201      	movs	r2, #1
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	fa02 f303 	lsl.w	r3, r2, r3
 8001a06:	43db      	mvns	r3, r3
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	091b      	lsrs	r3, r3, #4
 8001a14:	f003 0201 	and.w	r2, r3, #1
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1e:	693a      	ldr	r2, [r7, #16]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	693a      	ldr	r2, [r7, #16]
 8001a28:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f003 0303 	and.w	r3, r3, #3
 8001a32:	2b03      	cmp	r3, #3
 8001a34:	d017      	beq.n	8001a66 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	68db      	ldr	r3, [r3, #12]
 8001a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	2203      	movs	r2, #3
 8001a42:	fa02 f303 	lsl.w	r3, r2, r3
 8001a46:	43db      	mvns	r3, r3
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	689a      	ldr	r2, [r3, #8]
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	005b      	lsls	r3, r3, #1
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f003 0303 	and.w	r3, r3, #3
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d123      	bne.n	8001aba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	08da      	lsrs	r2, r3, #3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	3208      	adds	r2, #8
 8001a7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	f003 0307 	and.w	r3, r3, #7
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	220f      	movs	r2, #15
 8001a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8e:	43db      	mvns	r3, r3
 8001a90:	693a      	ldr	r2, [r7, #16]
 8001a92:	4013      	ands	r3, r2
 8001a94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	691a      	ldr	r2, [r3, #16]
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	f003 0307 	and.w	r3, r3, #7
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	08da      	lsrs	r2, r3, #3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	3208      	adds	r2, #8
 8001ab4:	6939      	ldr	r1, [r7, #16]
 8001ab6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	2203      	movs	r2, #3
 8001ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aca:	43db      	mvns	r3, r3
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	4013      	ands	r3, r2
 8001ad0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f003 0203 	and.w	r2, r3, #3
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	f000 80a6 	beq.w	8001c48 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001afc:	4b5b      	ldr	r3, [pc, #364]	; (8001c6c <HAL_GPIO_Init+0x2e4>)
 8001afe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b00:	4a5a      	ldr	r2, [pc, #360]	; (8001c6c <HAL_GPIO_Init+0x2e4>)
 8001b02:	f043 0301 	orr.w	r3, r3, #1
 8001b06:	6613      	str	r3, [r2, #96]	; 0x60
 8001b08:	4b58      	ldr	r3, [pc, #352]	; (8001c6c <HAL_GPIO_Init+0x2e4>)
 8001b0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b0c:	f003 0301 	and.w	r3, r3, #1
 8001b10:	60bb      	str	r3, [r7, #8]
 8001b12:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b14:	4a56      	ldr	r2, [pc, #344]	; (8001c70 <HAL_GPIO_Init+0x2e8>)
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	089b      	lsrs	r3, r3, #2
 8001b1a:	3302      	adds	r3, #2
 8001b1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	f003 0303 	and.w	r3, r3, #3
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	220f      	movs	r2, #15
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	43db      	mvns	r3, r3
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	4013      	ands	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001b3e:	d01f      	beq.n	8001b80 <HAL_GPIO_Init+0x1f8>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4a4c      	ldr	r2, [pc, #304]	; (8001c74 <HAL_GPIO_Init+0x2ec>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d019      	beq.n	8001b7c <HAL_GPIO_Init+0x1f4>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a4b      	ldr	r2, [pc, #300]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d013      	beq.n	8001b78 <HAL_GPIO_Init+0x1f0>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	4a4a      	ldr	r2, [pc, #296]	; (8001c7c <HAL_GPIO_Init+0x2f4>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d00d      	beq.n	8001b74 <HAL_GPIO_Init+0x1ec>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4a49      	ldr	r2, [pc, #292]	; (8001c80 <HAL_GPIO_Init+0x2f8>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d007      	beq.n	8001b70 <HAL_GPIO_Init+0x1e8>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4a48      	ldr	r2, [pc, #288]	; (8001c84 <HAL_GPIO_Init+0x2fc>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d101      	bne.n	8001b6c <HAL_GPIO_Init+0x1e4>
 8001b68:	2305      	movs	r3, #5
 8001b6a:	e00a      	b.n	8001b82 <HAL_GPIO_Init+0x1fa>
 8001b6c:	2306      	movs	r3, #6
 8001b6e:	e008      	b.n	8001b82 <HAL_GPIO_Init+0x1fa>
 8001b70:	2304      	movs	r3, #4
 8001b72:	e006      	b.n	8001b82 <HAL_GPIO_Init+0x1fa>
 8001b74:	2303      	movs	r3, #3
 8001b76:	e004      	b.n	8001b82 <HAL_GPIO_Init+0x1fa>
 8001b78:	2302      	movs	r3, #2
 8001b7a:	e002      	b.n	8001b82 <HAL_GPIO_Init+0x1fa>
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e000      	b.n	8001b82 <HAL_GPIO_Init+0x1fa>
 8001b80:	2300      	movs	r3, #0
 8001b82:	697a      	ldr	r2, [r7, #20]
 8001b84:	f002 0203 	and.w	r2, r2, #3
 8001b88:	0092      	lsls	r2, r2, #2
 8001b8a:	4093      	lsls	r3, r2
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b92:	4937      	ldr	r1, [pc, #220]	; (8001c70 <HAL_GPIO_Init+0x2e8>)
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	089b      	lsrs	r3, r3, #2
 8001b98:	3302      	adds	r3, #2
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ba0:	4b39      	ldr	r3, [pc, #228]	; (8001c88 <HAL_GPIO_Init+0x300>)
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	4013      	ands	r3, r2
 8001bae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d003      	beq.n	8001bc4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001bc4:	4a30      	ldr	r2, [pc, #192]	; (8001c88 <HAL_GPIO_Init+0x300>)
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001bca:	4b2f      	ldr	r3, [pc, #188]	; (8001c88 <HAL_GPIO_Init+0x300>)
 8001bcc:	68db      	ldr	r3, [r3, #12]
 8001bce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	43db      	mvns	r3, r3
 8001bd4:	693a      	ldr	r2, [r7, #16]
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d003      	beq.n	8001bee <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001bee:	4a26      	ldr	r2, [pc, #152]	; (8001c88 <HAL_GPIO_Init+0x300>)
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001bf4:	4b24      	ldr	r3, [pc, #144]	; (8001c88 <HAL_GPIO_Init+0x300>)
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	693a      	ldr	r2, [r7, #16]
 8001c00:	4013      	ands	r3, r2
 8001c02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d003      	beq.n	8001c18 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001c10:	693a      	ldr	r2, [r7, #16]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c18:	4a1b      	ldr	r2, [pc, #108]	; (8001c88 <HAL_GPIO_Init+0x300>)
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001c1e:	4b1a      	ldr	r3, [pc, #104]	; (8001c88 <HAL_GPIO_Init+0x300>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	43db      	mvns	r3, r3
 8001c28:	693a      	ldr	r2, [r7, #16]
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d003      	beq.n	8001c42 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001c42:	4a11      	ldr	r2, [pc, #68]	; (8001c88 <HAL_GPIO_Init+0x300>)
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	fa22 f303 	lsr.w	r3, r2, r3
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	f47f ae9d 	bne.w	8001998 <HAL_GPIO_Init+0x10>
  }
}
 8001c5e:	bf00      	nop
 8001c60:	bf00      	nop
 8001c62:	371c      	adds	r7, #28
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr
 8001c6c:	40021000 	.word	0x40021000
 8001c70:	40010000 	.word	0x40010000
 8001c74:	48000400 	.word	0x48000400
 8001c78:	48000800 	.word	0x48000800
 8001c7c:	48000c00 	.word	0x48000c00
 8001c80:	48001000 	.word	0x48001000
 8001c84:	48001400 	.word	0x48001400
 8001c88:	40010400 	.word	0x40010400

08001c8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	460b      	mov	r3, r1
 8001c96:	807b      	strh	r3, [r7, #2]
 8001c98:	4613      	mov	r3, r2
 8001c9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c9c:	787b      	ldrb	r3, [r7, #1]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d003      	beq.n	8001caa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ca2:	887a      	ldrh	r2, [r7, #2]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ca8:	e002      	b.n	8001cb0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001caa:	887a      	ldrh	r2, [r7, #2]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e081      	b.n	8001dd2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d106      	bne.n	8001ce8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7ff fac0 	bl	8001268 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2224      	movs	r2, #36	; 0x24
 8001cec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f022 0201 	bic.w	r2, r2, #1
 8001cfe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685a      	ldr	r2, [r3, #4]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d0c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	689a      	ldr	r2, [r3, #8]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d1c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d107      	bne.n	8001d36 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	689a      	ldr	r2, [r3, #8]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d32:	609a      	str	r2, [r3, #8]
 8001d34:	e006      	b.n	8001d44 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	689a      	ldr	r2, [r3, #8]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001d42:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d104      	bne.n	8001d56 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d54:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	6812      	ldr	r2, [r2, #0]
 8001d60:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d68:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	68da      	ldr	r2, [r3, #12]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	691a      	ldr	r2, [r3, #16]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	695b      	ldr	r3, [r3, #20]
 8001d82:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	699b      	ldr	r3, [r3, #24]
 8001d8a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	430a      	orrs	r2, r1
 8001d92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	69d9      	ldr	r1, [r3, #28]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a1a      	ldr	r2, [r3, #32]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f042 0201 	orr.w	r2, r2, #1
 8001db2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2220      	movs	r2, #32
 8001dbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001dda:	b480      	push	{r7}
 8001ddc:	b083      	sub	sp, #12
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
 8001de2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	2b20      	cmp	r3, #32
 8001dee:	d138      	bne.n	8001e62 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d101      	bne.n	8001dfe <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	e032      	b.n	8001e64 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2201      	movs	r2, #1
 8001e02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2224      	movs	r2, #36	; 0x24
 8001e0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f022 0201 	bic.w	r2, r2, #1
 8001e1c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001e2c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	6819      	ldr	r1, [r3, #0]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	683a      	ldr	r2, [r7, #0]
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f042 0201 	orr.w	r2, r2, #1
 8001e4c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2220      	movs	r2, #32
 8001e52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	e000      	b.n	8001e64 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e62:	2302      	movs	r3, #2
  }
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b085      	sub	sp, #20
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	2b20      	cmp	r3, #32
 8001e84:	d139      	bne.n	8001efa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d101      	bne.n	8001e94 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001e90:	2302      	movs	r3, #2
 8001e92:	e033      	b.n	8001efc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2201      	movs	r2, #1
 8001e98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2224      	movs	r2, #36	; 0x24
 8001ea0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f022 0201 	bic.w	r2, r2, #1
 8001eb2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001ec2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	021b      	lsls	r3, r3, #8
 8001ec8:	68fa      	ldr	r2, [r7, #12]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	68fa      	ldr	r2, [r7, #12]
 8001ed4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f042 0201 	orr.w	r2, r2, #1
 8001ee4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2220      	movs	r2, #32
 8001eea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	e000      	b.n	8001efc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001efa:	2302      	movs	r3, #2
  }
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3714      	adds	r7, #20
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d141      	bne.n	8001f9a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f16:	4b4b      	ldr	r3, [pc, #300]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f22:	d131      	bne.n	8001f88 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f24:	4b47      	ldr	r3, [pc, #284]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001f2a:	4a46      	ldr	r2, [pc, #280]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f30:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f34:	4b43      	ldr	r3, [pc, #268]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f3c:	4a41      	ldr	r2, [pc, #260]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f42:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001f44:	4b40      	ldr	r3, [pc, #256]	; (8002048 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2232      	movs	r2, #50	; 0x32
 8001f4a:	fb02 f303 	mul.w	r3, r2, r3
 8001f4e:	4a3f      	ldr	r2, [pc, #252]	; (800204c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001f50:	fba2 2303 	umull	r2, r3, r2, r3
 8001f54:	0c9b      	lsrs	r3, r3, #18
 8001f56:	3301      	adds	r3, #1
 8001f58:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f5a:	e002      	b.n	8001f62 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f62:	4b38      	ldr	r3, [pc, #224]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f64:	695b      	ldr	r3, [r3, #20]
 8001f66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f6e:	d102      	bne.n	8001f76 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1f2      	bne.n	8001f5c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f76:	4b33      	ldr	r3, [pc, #204]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f78:	695b      	ldr	r3, [r3, #20]
 8001f7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f82:	d158      	bne.n	8002036 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e057      	b.n	8002038 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f88:	4b2e      	ldr	r3, [pc, #184]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001f8e:	4a2d      	ldr	r2, [pc, #180]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f94:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001f98:	e04d      	b.n	8002036 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fa0:	d141      	bne.n	8002026 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001fa2:	4b28      	ldr	r3, [pc, #160]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001faa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fae:	d131      	bne.n	8002014 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001fb0:	4b24      	ldr	r3, [pc, #144]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001fb6:	4a23      	ldr	r2, [pc, #140]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fbc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fc0:	4b20      	ldr	r3, [pc, #128]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001fc8:	4a1e      	ldr	r2, [pc, #120]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001fd0:	4b1d      	ldr	r3, [pc, #116]	; (8002048 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2232      	movs	r2, #50	; 0x32
 8001fd6:	fb02 f303 	mul.w	r3, r2, r3
 8001fda:	4a1c      	ldr	r2, [pc, #112]	; (800204c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe0:	0c9b      	lsrs	r3, r3, #18
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001fe6:	e002      	b.n	8001fee <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	3b01      	subs	r3, #1
 8001fec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001fee:	4b15      	ldr	r3, [pc, #84]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ff0:	695b      	ldr	r3, [r3, #20]
 8001ff2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ff6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ffa:	d102      	bne.n	8002002 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d1f2      	bne.n	8001fe8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002002:	4b10      	ldr	r3, [pc, #64]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002004:	695b      	ldr	r3, [r3, #20]
 8002006:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800200a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800200e:	d112      	bne.n	8002036 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002010:	2303      	movs	r3, #3
 8002012:	e011      	b.n	8002038 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002014:	4b0b      	ldr	r3, [pc, #44]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002016:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800201a:	4a0a      	ldr	r2, [pc, #40]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800201c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002020:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002024:	e007      	b.n	8002036 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002026:	4b07      	ldr	r3, [pc, #28]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800202e:	4a05      	ldr	r2, [pc, #20]	; (8002044 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002030:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002034:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	3714      	adds	r7, #20
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr
 8002044:	40007000 	.word	0x40007000
 8002048:	20000000 	.word	0x20000000
 800204c:	431bde83 	.word	0x431bde83

08002050 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b088      	sub	sp, #32
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e306      	b.n	8002670 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	2b00      	cmp	r3, #0
 800206c:	d075      	beq.n	800215a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800206e:	4b97      	ldr	r3, [pc, #604]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	f003 030c 	and.w	r3, r3, #12
 8002076:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002078:	4b94      	ldr	r3, [pc, #592]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	f003 0303 	and.w	r3, r3, #3
 8002080:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	2b0c      	cmp	r3, #12
 8002086:	d102      	bne.n	800208e <HAL_RCC_OscConfig+0x3e>
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	2b03      	cmp	r3, #3
 800208c:	d002      	beq.n	8002094 <HAL_RCC_OscConfig+0x44>
 800208e:	69bb      	ldr	r3, [r7, #24]
 8002090:	2b08      	cmp	r3, #8
 8002092:	d10b      	bne.n	80020ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002094:	4b8d      	ldr	r3, [pc, #564]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d05b      	beq.n	8002158 <HAL_RCC_OscConfig+0x108>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d157      	bne.n	8002158 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e2e1      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020b4:	d106      	bne.n	80020c4 <HAL_RCC_OscConfig+0x74>
 80020b6:	4b85      	ldr	r3, [pc, #532]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a84      	ldr	r2, [pc, #528]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80020bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020c0:	6013      	str	r3, [r2, #0]
 80020c2:	e01d      	b.n	8002100 <HAL_RCC_OscConfig+0xb0>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020cc:	d10c      	bne.n	80020e8 <HAL_RCC_OscConfig+0x98>
 80020ce:	4b7f      	ldr	r3, [pc, #508]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a7e      	ldr	r2, [pc, #504]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80020d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020d8:	6013      	str	r3, [r2, #0]
 80020da:	4b7c      	ldr	r3, [pc, #496]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a7b      	ldr	r2, [pc, #492]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80020e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020e4:	6013      	str	r3, [r2, #0]
 80020e6:	e00b      	b.n	8002100 <HAL_RCC_OscConfig+0xb0>
 80020e8:	4b78      	ldr	r3, [pc, #480]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a77      	ldr	r2, [pc, #476]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80020ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020f2:	6013      	str	r3, [r2, #0]
 80020f4:	4b75      	ldr	r3, [pc, #468]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a74      	ldr	r2, [pc, #464]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80020fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d013      	beq.n	8002130 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002108:	f7ff fb2c 	bl	8001764 <HAL_GetTick>
 800210c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800210e:	e008      	b.n	8002122 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002110:	f7ff fb28 	bl	8001764 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b64      	cmp	r3, #100	; 0x64
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e2a6      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002122:	4b6a      	ldr	r3, [pc, #424]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d0f0      	beq.n	8002110 <HAL_RCC_OscConfig+0xc0>
 800212e:	e014      	b.n	800215a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002130:	f7ff fb18 	bl	8001764 <HAL_GetTick>
 8002134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002136:	e008      	b.n	800214a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002138:	f7ff fb14 	bl	8001764 <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b64      	cmp	r3, #100	; 0x64
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e292      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800214a:	4b60      	ldr	r3, [pc, #384]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d1f0      	bne.n	8002138 <HAL_RCC_OscConfig+0xe8>
 8002156:	e000      	b.n	800215a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002158:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	2b00      	cmp	r3, #0
 8002164:	d075      	beq.n	8002252 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002166:	4b59      	ldr	r3, [pc, #356]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	f003 030c 	and.w	r3, r3, #12
 800216e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002170:	4b56      	ldr	r3, [pc, #344]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	f003 0303 	and.w	r3, r3, #3
 8002178:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	2b0c      	cmp	r3, #12
 800217e:	d102      	bne.n	8002186 <HAL_RCC_OscConfig+0x136>
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	2b02      	cmp	r3, #2
 8002184:	d002      	beq.n	800218c <HAL_RCC_OscConfig+0x13c>
 8002186:	69bb      	ldr	r3, [r7, #24]
 8002188:	2b04      	cmp	r3, #4
 800218a:	d11f      	bne.n	80021cc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800218c:	4b4f      	ldr	r3, [pc, #316]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002194:	2b00      	cmp	r3, #0
 8002196:	d005      	beq.n	80021a4 <HAL_RCC_OscConfig+0x154>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d101      	bne.n	80021a4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e265      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021a4:	4b49      	ldr	r3, [pc, #292]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	691b      	ldr	r3, [r3, #16]
 80021b0:	061b      	lsls	r3, r3, #24
 80021b2:	4946      	ldr	r1, [pc, #280]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80021b8:	4b45      	ldr	r3, [pc, #276]	; (80022d0 <HAL_RCC_OscConfig+0x280>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff fa85 	bl	80016cc <HAL_InitTick>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d043      	beq.n	8002250 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e251      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d023      	beq.n	800221c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021d4:	4b3d      	ldr	r3, [pc, #244]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a3c      	ldr	r2, [pc, #240]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80021da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021e0:	f7ff fac0 	bl	8001764 <HAL_GetTick>
 80021e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021e6:	e008      	b.n	80021fa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021e8:	f7ff fabc 	bl	8001764 <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d901      	bls.n	80021fa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e23a      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021fa:	4b34      	ldr	r3, [pc, #208]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002202:	2b00      	cmp	r3, #0
 8002204:	d0f0      	beq.n	80021e8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002206:	4b31      	ldr	r3, [pc, #196]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	691b      	ldr	r3, [r3, #16]
 8002212:	061b      	lsls	r3, r3, #24
 8002214:	492d      	ldr	r1, [pc, #180]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 8002216:	4313      	orrs	r3, r2
 8002218:	604b      	str	r3, [r1, #4]
 800221a:	e01a      	b.n	8002252 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800221c:	4b2b      	ldr	r3, [pc, #172]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a2a      	ldr	r2, [pc, #168]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 8002222:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002226:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002228:	f7ff fa9c 	bl	8001764 <HAL_GetTick>
 800222c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800222e:	e008      	b.n	8002242 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002230:	f7ff fa98 	bl	8001764 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b02      	cmp	r3, #2
 800223c:	d901      	bls.n	8002242 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e216      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002242:	4b22      	ldr	r3, [pc, #136]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1f0      	bne.n	8002230 <HAL_RCC_OscConfig+0x1e0>
 800224e:	e000      	b.n	8002252 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002250:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f003 0308 	and.w	r3, r3, #8
 800225a:	2b00      	cmp	r3, #0
 800225c:	d041      	beq.n	80022e2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	695b      	ldr	r3, [r3, #20]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d01c      	beq.n	80022a0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002266:	4b19      	ldr	r3, [pc, #100]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 8002268:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800226c:	4a17      	ldr	r2, [pc, #92]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 800226e:	f043 0301 	orr.w	r3, r3, #1
 8002272:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002276:	f7ff fa75 	bl	8001764 <HAL_GetTick>
 800227a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800227c:	e008      	b.n	8002290 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800227e:	f7ff fa71 	bl	8001764 <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d901      	bls.n	8002290 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e1ef      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002290:	4b0e      	ldr	r3, [pc, #56]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 8002292:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d0ef      	beq.n	800227e <HAL_RCC_OscConfig+0x22e>
 800229e:	e020      	b.n	80022e2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022a0:	4b0a      	ldr	r3, [pc, #40]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80022a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022a6:	4a09      	ldr	r2, [pc, #36]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80022a8:	f023 0301 	bic.w	r3, r3, #1
 80022ac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022b0:	f7ff fa58 	bl	8001764 <HAL_GetTick>
 80022b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022b6:	e00d      	b.n	80022d4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022b8:	f7ff fa54 	bl	8001764 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d906      	bls.n	80022d4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e1d2      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
 80022ca:	bf00      	nop
 80022cc:	40021000 	.word	0x40021000
 80022d0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022d4:	4b8c      	ldr	r3, [pc, #560]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 80022d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022da:	f003 0302 	and.w	r3, r3, #2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d1ea      	bne.n	80022b8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0304 	and.w	r3, r3, #4
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	f000 80a6 	beq.w	800243c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022f0:	2300      	movs	r3, #0
 80022f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80022f4:	4b84      	ldr	r3, [pc, #528]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 80022f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d101      	bne.n	8002304 <HAL_RCC_OscConfig+0x2b4>
 8002300:	2301      	movs	r3, #1
 8002302:	e000      	b.n	8002306 <HAL_RCC_OscConfig+0x2b6>
 8002304:	2300      	movs	r3, #0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d00d      	beq.n	8002326 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800230a:	4b7f      	ldr	r3, [pc, #508]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 800230c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800230e:	4a7e      	ldr	r2, [pc, #504]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 8002310:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002314:	6593      	str	r3, [r2, #88]	; 0x58
 8002316:	4b7c      	ldr	r3, [pc, #496]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 8002318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800231a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800231e:	60fb      	str	r3, [r7, #12]
 8002320:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002322:	2301      	movs	r3, #1
 8002324:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002326:	4b79      	ldr	r3, [pc, #484]	; (800250c <HAL_RCC_OscConfig+0x4bc>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800232e:	2b00      	cmp	r3, #0
 8002330:	d118      	bne.n	8002364 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002332:	4b76      	ldr	r3, [pc, #472]	; (800250c <HAL_RCC_OscConfig+0x4bc>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a75      	ldr	r2, [pc, #468]	; (800250c <HAL_RCC_OscConfig+0x4bc>)
 8002338:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800233c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800233e:	f7ff fa11 	bl	8001764 <HAL_GetTick>
 8002342:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002344:	e008      	b.n	8002358 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002346:	f7ff fa0d 	bl	8001764 <HAL_GetTick>
 800234a:	4602      	mov	r2, r0
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	2b02      	cmp	r3, #2
 8002352:	d901      	bls.n	8002358 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e18b      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002358:	4b6c      	ldr	r3, [pc, #432]	; (800250c <HAL_RCC_OscConfig+0x4bc>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002360:	2b00      	cmp	r3, #0
 8002362:	d0f0      	beq.n	8002346 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d108      	bne.n	800237e <HAL_RCC_OscConfig+0x32e>
 800236c:	4b66      	ldr	r3, [pc, #408]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 800236e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002372:	4a65      	ldr	r2, [pc, #404]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 8002374:	f043 0301 	orr.w	r3, r3, #1
 8002378:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800237c:	e024      	b.n	80023c8 <HAL_RCC_OscConfig+0x378>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	2b05      	cmp	r3, #5
 8002384:	d110      	bne.n	80023a8 <HAL_RCC_OscConfig+0x358>
 8002386:	4b60      	ldr	r3, [pc, #384]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 8002388:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800238c:	4a5e      	ldr	r2, [pc, #376]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 800238e:	f043 0304 	orr.w	r3, r3, #4
 8002392:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002396:	4b5c      	ldr	r3, [pc, #368]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 8002398:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800239c:	4a5a      	ldr	r2, [pc, #360]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 800239e:	f043 0301 	orr.w	r3, r3, #1
 80023a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023a6:	e00f      	b.n	80023c8 <HAL_RCC_OscConfig+0x378>
 80023a8:	4b57      	ldr	r3, [pc, #348]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 80023aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023ae:	4a56      	ldr	r2, [pc, #344]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 80023b0:	f023 0301 	bic.w	r3, r3, #1
 80023b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023b8:	4b53      	ldr	r3, [pc, #332]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 80023ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023be:	4a52      	ldr	r2, [pc, #328]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 80023c0:	f023 0304 	bic.w	r3, r3, #4
 80023c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d016      	beq.n	80023fe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023d0:	f7ff f9c8 	bl	8001764 <HAL_GetTick>
 80023d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023d6:	e00a      	b.n	80023ee <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023d8:	f7ff f9c4 	bl	8001764 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d901      	bls.n	80023ee <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e140      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023ee:	4b46      	ldr	r3, [pc, #280]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 80023f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023f4:	f003 0302 	and.w	r3, r3, #2
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d0ed      	beq.n	80023d8 <HAL_RCC_OscConfig+0x388>
 80023fc:	e015      	b.n	800242a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023fe:	f7ff f9b1 	bl	8001764 <HAL_GetTick>
 8002402:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002404:	e00a      	b.n	800241c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002406:	f7ff f9ad 	bl	8001764 <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	f241 3288 	movw	r2, #5000	; 0x1388
 8002414:	4293      	cmp	r3, r2
 8002416:	d901      	bls.n	800241c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e129      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800241c:	4b3a      	ldr	r3, [pc, #232]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 800241e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1ed      	bne.n	8002406 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800242a:	7ffb      	ldrb	r3, [r7, #31]
 800242c:	2b01      	cmp	r3, #1
 800242e:	d105      	bne.n	800243c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002430:	4b35      	ldr	r3, [pc, #212]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 8002432:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002434:	4a34      	ldr	r2, [pc, #208]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 8002436:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800243a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0320 	and.w	r3, r3, #32
 8002444:	2b00      	cmp	r3, #0
 8002446:	d03c      	beq.n	80024c2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	699b      	ldr	r3, [r3, #24]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d01c      	beq.n	800248a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002450:	4b2d      	ldr	r3, [pc, #180]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 8002452:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002456:	4a2c      	ldr	r2, [pc, #176]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 8002458:	f043 0301 	orr.w	r3, r3, #1
 800245c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002460:	f7ff f980 	bl	8001764 <HAL_GetTick>
 8002464:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002466:	e008      	b.n	800247a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002468:	f7ff f97c 	bl	8001764 <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	2b02      	cmp	r3, #2
 8002474:	d901      	bls.n	800247a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e0fa      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800247a:	4b23      	ldr	r3, [pc, #140]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 800247c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002480:	f003 0302 	and.w	r3, r3, #2
 8002484:	2b00      	cmp	r3, #0
 8002486:	d0ef      	beq.n	8002468 <HAL_RCC_OscConfig+0x418>
 8002488:	e01b      	b.n	80024c2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800248a:	4b1f      	ldr	r3, [pc, #124]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 800248c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002490:	4a1d      	ldr	r2, [pc, #116]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 8002492:	f023 0301 	bic.w	r3, r3, #1
 8002496:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800249a:	f7ff f963 	bl	8001764 <HAL_GetTick>
 800249e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80024a0:	e008      	b.n	80024b4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024a2:	f7ff f95f 	bl	8001764 <HAL_GetTick>
 80024a6:	4602      	mov	r2, r0
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d901      	bls.n	80024b4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80024b0:	2303      	movs	r3, #3
 80024b2:	e0dd      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80024b4:	4b14      	ldr	r3, [pc, #80]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 80024b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d1ef      	bne.n	80024a2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	69db      	ldr	r3, [r3, #28]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	f000 80d1 	beq.w	800266e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024cc:	4b0e      	ldr	r3, [pc, #56]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f003 030c 	and.w	r3, r3, #12
 80024d4:	2b0c      	cmp	r3, #12
 80024d6:	f000 808b 	beq.w	80025f0 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	69db      	ldr	r3, [r3, #28]
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d15e      	bne.n	80025a0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024e2:	4b09      	ldr	r3, [pc, #36]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a08      	ldr	r2, [pc, #32]	; (8002508 <HAL_RCC_OscConfig+0x4b8>)
 80024e8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80024ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ee:	f7ff f939 	bl	8001764 <HAL_GetTick>
 80024f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024f4:	e00c      	b.n	8002510 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024f6:	f7ff f935 	bl	8001764 <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d905      	bls.n	8002510 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e0b3      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
 8002508:	40021000 	.word	0x40021000
 800250c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002510:	4b59      	ldr	r3, [pc, #356]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d1ec      	bne.n	80024f6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800251c:	4b56      	ldr	r3, [pc, #344]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 800251e:	68da      	ldr	r2, [r3, #12]
 8002520:	4b56      	ldr	r3, [pc, #344]	; (800267c <HAL_RCC_OscConfig+0x62c>)
 8002522:	4013      	ands	r3, r2
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	6a11      	ldr	r1, [r2, #32]
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800252c:	3a01      	subs	r2, #1
 800252e:	0112      	lsls	r2, r2, #4
 8002530:	4311      	orrs	r1, r2
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002536:	0212      	lsls	r2, r2, #8
 8002538:	4311      	orrs	r1, r2
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800253e:	0852      	lsrs	r2, r2, #1
 8002540:	3a01      	subs	r2, #1
 8002542:	0552      	lsls	r2, r2, #21
 8002544:	4311      	orrs	r1, r2
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800254a:	0852      	lsrs	r2, r2, #1
 800254c:	3a01      	subs	r2, #1
 800254e:	0652      	lsls	r2, r2, #25
 8002550:	4311      	orrs	r1, r2
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002556:	06d2      	lsls	r2, r2, #27
 8002558:	430a      	orrs	r2, r1
 800255a:	4947      	ldr	r1, [pc, #284]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 800255c:	4313      	orrs	r3, r2
 800255e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002560:	4b45      	ldr	r3, [pc, #276]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a44      	ldr	r2, [pc, #272]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 8002566:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800256a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800256c:	4b42      	ldr	r3, [pc, #264]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	4a41      	ldr	r2, [pc, #260]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 8002572:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002576:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002578:	f7ff f8f4 	bl	8001764 <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002580:	f7ff f8f0 	bl	8001764 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b02      	cmp	r3, #2
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e06e      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002592:	4b39      	ldr	r3, [pc, #228]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d0f0      	beq.n	8002580 <HAL_RCC_OscConfig+0x530>
 800259e:	e066      	b.n	800266e <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025a0:	4b35      	ldr	r3, [pc, #212]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a34      	ldr	r2, [pc, #208]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 80025a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025aa:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80025ac:	4b32      	ldr	r3, [pc, #200]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	4a31      	ldr	r2, [pc, #196]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 80025b2:	f023 0303 	bic.w	r3, r3, #3
 80025b6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80025b8:	4b2f      	ldr	r3, [pc, #188]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	4a2e      	ldr	r2, [pc, #184]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 80025be:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80025c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025c6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c8:	f7ff f8cc 	bl	8001764 <HAL_GetTick>
 80025cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025ce:	e008      	b.n	80025e2 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025d0:	f7ff f8c8 	bl	8001764 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d901      	bls.n	80025e2 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e046      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025e2:	4b25      	ldr	r3, [pc, #148]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1f0      	bne.n	80025d0 <HAL_RCC_OscConfig+0x580>
 80025ee:	e03e      	b.n	800266e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	69db      	ldr	r3, [r3, #28]
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d101      	bne.n	80025fc <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e039      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80025fc:	4b1e      	ldr	r3, [pc, #120]	; (8002678 <HAL_RCC_OscConfig+0x628>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	f003 0203 	and.w	r2, r3, #3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a1b      	ldr	r3, [r3, #32]
 800260c:	429a      	cmp	r2, r3
 800260e:	d12c      	bne.n	800266a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800261a:	3b01      	subs	r3, #1
 800261c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800261e:	429a      	cmp	r2, r3
 8002620:	d123      	bne.n	800266a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800262c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800262e:	429a      	cmp	r2, r3
 8002630:	d11b      	bne.n	800266a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800263c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800263e:	429a      	cmp	r2, r3
 8002640:	d113      	bne.n	800266a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264c:	085b      	lsrs	r3, r3, #1
 800264e:	3b01      	subs	r3, #1
 8002650:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002652:	429a      	cmp	r2, r3
 8002654:	d109      	bne.n	800266a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002660:	085b      	lsrs	r3, r3, #1
 8002662:	3b01      	subs	r3, #1
 8002664:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002666:	429a      	cmp	r2, r3
 8002668:	d001      	beq.n	800266e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e000      	b.n	8002670 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	3720      	adds	r7, #32
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40021000 	.word	0x40021000
 800267c:	019f800c 	.word	0x019f800c

08002680 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800268a:	2300      	movs	r3, #0
 800268c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d101      	bne.n	8002698 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e11e      	b.n	80028d6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002698:	4b91      	ldr	r3, [pc, #580]	; (80028e0 <HAL_RCC_ClockConfig+0x260>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 030f 	and.w	r3, r3, #15
 80026a0:	683a      	ldr	r2, [r7, #0]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d910      	bls.n	80026c8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026a6:	4b8e      	ldr	r3, [pc, #568]	; (80028e0 <HAL_RCC_ClockConfig+0x260>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f023 020f 	bic.w	r2, r3, #15
 80026ae:	498c      	ldr	r1, [pc, #560]	; (80028e0 <HAL_RCC_ClockConfig+0x260>)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026b6:	4b8a      	ldr	r3, [pc, #552]	; (80028e0 <HAL_RCC_ClockConfig+0x260>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 030f 	and.w	r3, r3, #15
 80026be:	683a      	ldr	r2, [r7, #0]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d001      	beq.n	80026c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e106      	b.n	80028d6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0301 	and.w	r3, r3, #1
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d073      	beq.n	80027bc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	2b03      	cmp	r3, #3
 80026da:	d129      	bne.n	8002730 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026dc:	4b81      	ldr	r3, [pc, #516]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d101      	bne.n	80026ec <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
 80026ea:	e0f4      	b.n	80028d6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80026ec:	f000 f99e 	bl	8002a2c <RCC_GetSysClockFreqFromPLLSource>
 80026f0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	4a7c      	ldr	r2, [pc, #496]	; (80028e8 <HAL_RCC_ClockConfig+0x268>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d93f      	bls.n	800277a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80026fa:	4b7a      	ldr	r3, [pc, #488]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d009      	beq.n	800271a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800270e:	2b00      	cmp	r3, #0
 8002710:	d033      	beq.n	800277a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002716:	2b00      	cmp	r3, #0
 8002718:	d12f      	bne.n	800277a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800271a:	4b72      	ldr	r3, [pc, #456]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002722:	4a70      	ldr	r2, [pc, #448]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 8002724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002728:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800272a:	2380      	movs	r3, #128	; 0x80
 800272c:	617b      	str	r3, [r7, #20]
 800272e:	e024      	b.n	800277a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	2b02      	cmp	r3, #2
 8002736:	d107      	bne.n	8002748 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002738:	4b6a      	ldr	r3, [pc, #424]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d109      	bne.n	8002758 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e0c6      	b.n	80028d6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002748:	4b66      	ldr	r3, [pc, #408]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e0be      	b.n	80028d6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002758:	f000 f8ce 	bl	80028f8 <HAL_RCC_GetSysClockFreq>
 800275c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	4a61      	ldr	r2, [pc, #388]	; (80028e8 <HAL_RCC_ClockConfig+0x268>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d909      	bls.n	800277a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002766:	4b5f      	ldr	r3, [pc, #380]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800276e:	4a5d      	ldr	r2, [pc, #372]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 8002770:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002774:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002776:	2380      	movs	r3, #128	; 0x80
 8002778:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800277a:	4b5a      	ldr	r3, [pc, #360]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	f023 0203 	bic.w	r2, r3, #3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	4957      	ldr	r1, [pc, #348]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 8002788:	4313      	orrs	r3, r2
 800278a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800278c:	f7fe ffea 	bl	8001764 <HAL_GetTick>
 8002790:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002792:	e00a      	b.n	80027aa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002794:	f7fe ffe6 	bl	8001764 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	f241 3288 	movw	r2, #5000	; 0x1388
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e095      	b.n	80028d6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027aa:	4b4e      	ldr	r3, [pc, #312]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	f003 020c 	and.w	r2, r3, #12
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d1eb      	bne.n	8002794 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0302 	and.w	r3, r3, #2
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d023      	beq.n	8002810 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0304 	and.w	r3, r3, #4
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d005      	beq.n	80027e0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027d4:	4b43      	ldr	r3, [pc, #268]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	4a42      	ldr	r2, [pc, #264]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 80027da:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80027de:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0308 	and.w	r3, r3, #8
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d007      	beq.n	80027fc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80027ec:	4b3d      	ldr	r3, [pc, #244]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80027f4:	4a3b      	ldr	r2, [pc, #236]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 80027f6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80027fa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027fc:	4b39      	ldr	r3, [pc, #228]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	4936      	ldr	r1, [pc, #216]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 800280a:	4313      	orrs	r3, r2
 800280c:	608b      	str	r3, [r1, #8]
 800280e:	e008      	b.n	8002822 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	2b80      	cmp	r3, #128	; 0x80
 8002814:	d105      	bne.n	8002822 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002816:	4b33      	ldr	r3, [pc, #204]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	4a32      	ldr	r2, [pc, #200]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 800281c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002820:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002822:	4b2f      	ldr	r3, [pc, #188]	; (80028e0 <HAL_RCC_ClockConfig+0x260>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 030f 	and.w	r3, r3, #15
 800282a:	683a      	ldr	r2, [r7, #0]
 800282c:	429a      	cmp	r2, r3
 800282e:	d21d      	bcs.n	800286c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002830:	4b2b      	ldr	r3, [pc, #172]	; (80028e0 <HAL_RCC_ClockConfig+0x260>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f023 020f 	bic.w	r2, r3, #15
 8002838:	4929      	ldr	r1, [pc, #164]	; (80028e0 <HAL_RCC_ClockConfig+0x260>)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	4313      	orrs	r3, r2
 800283e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002840:	f7fe ff90 	bl	8001764 <HAL_GetTick>
 8002844:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002846:	e00a      	b.n	800285e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002848:	f7fe ff8c 	bl	8001764 <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	f241 3288 	movw	r2, #5000	; 0x1388
 8002856:	4293      	cmp	r3, r2
 8002858:	d901      	bls.n	800285e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e03b      	b.n	80028d6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800285e:	4b20      	ldr	r3, [pc, #128]	; (80028e0 <HAL_RCC_ClockConfig+0x260>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 030f 	and.w	r3, r3, #15
 8002866:	683a      	ldr	r2, [r7, #0]
 8002868:	429a      	cmp	r2, r3
 800286a:	d1ed      	bne.n	8002848 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0304 	and.w	r3, r3, #4
 8002874:	2b00      	cmp	r3, #0
 8002876:	d008      	beq.n	800288a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002878:	4b1a      	ldr	r3, [pc, #104]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	4917      	ldr	r1, [pc, #92]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 8002886:	4313      	orrs	r3, r2
 8002888:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0308 	and.w	r3, r3, #8
 8002892:	2b00      	cmp	r3, #0
 8002894:	d009      	beq.n	80028aa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002896:	4b13      	ldr	r3, [pc, #76]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	00db      	lsls	r3, r3, #3
 80028a4:	490f      	ldr	r1, [pc, #60]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028aa:	f000 f825 	bl	80028f8 <HAL_RCC_GetSysClockFreq>
 80028ae:	4602      	mov	r2, r0
 80028b0:	4b0c      	ldr	r3, [pc, #48]	; (80028e4 <HAL_RCC_ClockConfig+0x264>)
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	091b      	lsrs	r3, r3, #4
 80028b6:	f003 030f 	and.w	r3, r3, #15
 80028ba:	490c      	ldr	r1, [pc, #48]	; (80028ec <HAL_RCC_ClockConfig+0x26c>)
 80028bc:	5ccb      	ldrb	r3, [r1, r3]
 80028be:	f003 031f 	and.w	r3, r3, #31
 80028c2:	fa22 f303 	lsr.w	r3, r2, r3
 80028c6:	4a0a      	ldr	r2, [pc, #40]	; (80028f0 <HAL_RCC_ClockConfig+0x270>)
 80028c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80028ca:	4b0a      	ldr	r3, [pc, #40]	; (80028f4 <HAL_RCC_ClockConfig+0x274>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7fe fefc 	bl	80016cc <HAL_InitTick>
 80028d4:	4603      	mov	r3, r0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3718      	adds	r7, #24
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40022000 	.word	0x40022000
 80028e4:	40021000 	.word	0x40021000
 80028e8:	04c4b400 	.word	0x04c4b400
 80028ec:	08006fdc 	.word	0x08006fdc
 80028f0:	20000000 	.word	0x20000000
 80028f4:	20000004 	.word	0x20000004

080028f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b087      	sub	sp, #28
 80028fc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80028fe:	4b2c      	ldr	r3, [pc, #176]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	f003 030c 	and.w	r3, r3, #12
 8002906:	2b04      	cmp	r3, #4
 8002908:	d102      	bne.n	8002910 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800290a:	4b2a      	ldr	r3, [pc, #168]	; (80029b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800290c:	613b      	str	r3, [r7, #16]
 800290e:	e047      	b.n	80029a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002910:	4b27      	ldr	r3, [pc, #156]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f003 030c 	and.w	r3, r3, #12
 8002918:	2b08      	cmp	r3, #8
 800291a:	d102      	bne.n	8002922 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800291c:	4b26      	ldr	r3, [pc, #152]	; (80029b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800291e:	613b      	str	r3, [r7, #16]
 8002920:	e03e      	b.n	80029a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002922:	4b23      	ldr	r3, [pc, #140]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f003 030c 	and.w	r3, r3, #12
 800292a:	2b0c      	cmp	r3, #12
 800292c:	d136      	bne.n	800299c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800292e:	4b20      	ldr	r3, [pc, #128]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	f003 0303 	and.w	r3, r3, #3
 8002936:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002938:	4b1d      	ldr	r3, [pc, #116]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	091b      	lsrs	r3, r3, #4
 800293e:	f003 030f 	and.w	r3, r3, #15
 8002942:	3301      	adds	r3, #1
 8002944:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2b03      	cmp	r3, #3
 800294a:	d10c      	bne.n	8002966 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800294c:	4a1a      	ldr	r2, [pc, #104]	; (80029b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	fbb2 f3f3 	udiv	r3, r2, r3
 8002954:	4a16      	ldr	r2, [pc, #88]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002956:	68d2      	ldr	r2, [r2, #12]
 8002958:	0a12      	lsrs	r2, r2, #8
 800295a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800295e:	fb02 f303 	mul.w	r3, r2, r3
 8002962:	617b      	str	r3, [r7, #20]
      break;
 8002964:	e00c      	b.n	8002980 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002966:	4a13      	ldr	r2, [pc, #76]	; (80029b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	fbb2 f3f3 	udiv	r3, r2, r3
 800296e:	4a10      	ldr	r2, [pc, #64]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002970:	68d2      	ldr	r2, [r2, #12]
 8002972:	0a12      	lsrs	r2, r2, #8
 8002974:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002978:	fb02 f303 	mul.w	r3, r2, r3
 800297c:	617b      	str	r3, [r7, #20]
      break;
 800297e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002980:	4b0b      	ldr	r3, [pc, #44]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	0e5b      	lsrs	r3, r3, #25
 8002986:	f003 0303 	and.w	r3, r3, #3
 800298a:	3301      	adds	r3, #1
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002990:	697a      	ldr	r2, [r7, #20]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	fbb2 f3f3 	udiv	r3, r2, r3
 8002998:	613b      	str	r3, [r7, #16]
 800299a:	e001      	b.n	80029a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800299c:	2300      	movs	r3, #0
 800299e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80029a0:	693b      	ldr	r3, [r7, #16]
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	371c      	adds	r7, #28
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	40021000 	.word	0x40021000
 80029b4:	00f42400 	.word	0x00f42400
 80029b8:	02dc6c00 	.word	0x02dc6c00

080029bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029c0:	4b03      	ldr	r3, [pc, #12]	; (80029d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80029c2:	681b      	ldr	r3, [r3, #0]
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	20000000 	.word	0x20000000

080029d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80029d8:	f7ff fff0 	bl	80029bc <HAL_RCC_GetHCLKFreq>
 80029dc:	4602      	mov	r2, r0
 80029de:	4b06      	ldr	r3, [pc, #24]	; (80029f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	0a1b      	lsrs	r3, r3, #8
 80029e4:	f003 0307 	and.w	r3, r3, #7
 80029e8:	4904      	ldr	r1, [pc, #16]	; (80029fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80029ea:	5ccb      	ldrb	r3, [r1, r3]
 80029ec:	f003 031f 	and.w	r3, r3, #31
 80029f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	40021000 	.word	0x40021000
 80029fc:	08006fec 	.word	0x08006fec

08002a00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002a04:	f7ff ffda 	bl	80029bc <HAL_RCC_GetHCLKFreq>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	4b06      	ldr	r3, [pc, #24]	; (8002a24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	0adb      	lsrs	r3, r3, #11
 8002a10:	f003 0307 	and.w	r3, r3, #7
 8002a14:	4904      	ldr	r1, [pc, #16]	; (8002a28 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a16:	5ccb      	ldrb	r3, [r1, r3]
 8002a18:	f003 031f 	and.w	r3, r3, #31
 8002a1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	40021000 	.word	0x40021000
 8002a28:	08006fec 	.word	0x08006fec

08002a2c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b087      	sub	sp, #28
 8002a30:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a32:	4b1e      	ldr	r3, [pc, #120]	; (8002aac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	f003 0303 	and.w	r3, r3, #3
 8002a3a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a3c:	4b1b      	ldr	r3, [pc, #108]	; (8002aac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	091b      	lsrs	r3, r3, #4
 8002a42:	f003 030f 	and.w	r3, r3, #15
 8002a46:	3301      	adds	r3, #1
 8002a48:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	2b03      	cmp	r3, #3
 8002a4e:	d10c      	bne.n	8002a6a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a50:	4a17      	ldr	r2, [pc, #92]	; (8002ab0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a58:	4a14      	ldr	r2, [pc, #80]	; (8002aac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002a5a:	68d2      	ldr	r2, [r2, #12]
 8002a5c:	0a12      	lsrs	r2, r2, #8
 8002a5e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002a62:	fb02 f303 	mul.w	r3, r2, r3
 8002a66:	617b      	str	r3, [r7, #20]
    break;
 8002a68:	e00c      	b.n	8002a84 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a6a:	4a12      	ldr	r2, [pc, #72]	; (8002ab4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a72:	4a0e      	ldr	r2, [pc, #56]	; (8002aac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002a74:	68d2      	ldr	r2, [r2, #12]
 8002a76:	0a12      	lsrs	r2, r2, #8
 8002a78:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002a7c:	fb02 f303 	mul.w	r3, r2, r3
 8002a80:	617b      	str	r3, [r7, #20]
    break;
 8002a82:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002a84:	4b09      	ldr	r3, [pc, #36]	; (8002aac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	0e5b      	lsrs	r3, r3, #25
 8002a8a:	f003 0303 	and.w	r3, r3, #3
 8002a8e:	3301      	adds	r3, #1
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002a94:	697a      	ldr	r2, [r7, #20]
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a9c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002a9e:	687b      	ldr	r3, [r7, #4]
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	371c      	adds	r7, #28
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr
 8002aac:	40021000 	.word	0x40021000
 8002ab0:	02dc6c00 	.word	0x02dc6c00
 8002ab4:	00f42400 	.word	0x00f42400

08002ab8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b086      	sub	sp, #24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f000 8098 	beq.w	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ada:	4b43      	ldr	r3, [pc, #268]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d10d      	bne.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ae6:	4b40      	ldr	r3, [pc, #256]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aea:	4a3f      	ldr	r2, [pc, #252]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002aec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002af0:	6593      	str	r3, [r2, #88]	; 0x58
 8002af2:	4b3d      	ldr	r3, [pc, #244]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002afa:	60bb      	str	r3, [r7, #8]
 8002afc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002afe:	2301      	movs	r3, #1
 8002b00:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b02:	4b3a      	ldr	r3, [pc, #232]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a39      	ldr	r2, [pc, #228]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002b08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b0c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b0e:	f7fe fe29 	bl	8001764 <HAL_GetTick>
 8002b12:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b14:	e009      	b.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b16:	f7fe fe25 	bl	8001764 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d902      	bls.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	74fb      	strb	r3, [r7, #19]
        break;
 8002b28:	e005      	b.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b2a:	4b30      	ldr	r3, [pc, #192]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d0ef      	beq.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002b36:	7cfb      	ldrb	r3, [r7, #19]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d159      	bne.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002b3c:	4b2a      	ldr	r3, [pc, #168]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b46:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d01e      	beq.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b52:	697a      	ldr	r2, [r7, #20]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d019      	beq.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002b58:	4b23      	ldr	r3, [pc, #140]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b62:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b64:	4b20      	ldr	r3, [pc, #128]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b6a:	4a1f      	ldr	r2, [pc, #124]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002b74:	4b1c      	ldr	r3, [pc, #112]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b7a:	4a1b      	ldr	r2, [pc, #108]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002b84:	4a18      	ldr	r2, [pc, #96]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d016      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b96:	f7fe fde5 	bl	8001764 <HAL_GetTick>
 8002b9a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b9c:	e00b      	b.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b9e:	f7fe fde1 	bl	8001764 <HAL_GetTick>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d902      	bls.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	74fb      	strb	r3, [r7, #19]
            break;
 8002bb4:	e006      	b.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bb6:	4b0c      	ldr	r3, [pc, #48]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d0ec      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002bc4:	7cfb      	ldrb	r3, [r7, #19]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d10b      	bne.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bca:	4b07      	ldr	r3, [pc, #28]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bd0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd8:	4903      	ldr	r1, [pc, #12]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002be0:	e008      	b.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002be2:	7cfb      	ldrb	r3, [r7, #19]
 8002be4:	74bb      	strb	r3, [r7, #18]
 8002be6:	e005      	b.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002be8:	40021000 	.word	0x40021000
 8002bec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bf0:	7cfb      	ldrb	r3, [r7, #19]
 8002bf2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bf4:	7c7b      	ldrb	r3, [r7, #17]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d105      	bne.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bfa:	4ba6      	ldr	r3, [pc, #664]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bfe:	4aa5      	ldr	r2, [pc, #660]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c04:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0301 	and.w	r3, r3, #1
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d00a      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c12:	4ba0      	ldr	r3, [pc, #640]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c18:	f023 0203 	bic.w	r2, r3, #3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	499c      	ldr	r1, [pc, #624]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c22:	4313      	orrs	r3, r2
 8002c24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0302 	and.w	r3, r3, #2
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d00a      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c34:	4b97      	ldr	r3, [pc, #604]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c3a:	f023 020c 	bic.w	r2, r3, #12
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	4994      	ldr	r1, [pc, #592]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0304 	and.w	r3, r3, #4
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00a      	beq.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002c56:	4b8f      	ldr	r3, [pc, #572]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c5c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	498b      	ldr	r1, [pc, #556]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0308 	and.w	r3, r3, #8
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00a      	beq.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002c78:	4b86      	ldr	r3, [pc, #536]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c7e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	691b      	ldr	r3, [r3, #16]
 8002c86:	4983      	ldr	r1, [pc, #524]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0320 	and.w	r3, r3, #32
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00a      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c9a:	4b7e      	ldr	r3, [pc, #504]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ca0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	695b      	ldr	r3, [r3, #20]
 8002ca8:	497a      	ldr	r1, [pc, #488]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d00a      	beq.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cbc:	4b75      	ldr	r3, [pc, #468]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	4972      	ldr	r1, [pc, #456]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00a      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002cde:	4b6d      	ldr	r3, [pc, #436]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ce4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	69db      	ldr	r3, [r3, #28]
 8002cec:	4969      	ldr	r1, [pc, #420]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d00a      	beq.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d00:	4b64      	ldr	r3, [pc, #400]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d06:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6a1b      	ldr	r3, [r3, #32]
 8002d0e:	4961      	ldr	r1, [pc, #388]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d00a      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d22:	4b5c      	ldr	r3, [pc, #368]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d28:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d30:	4958      	ldr	r1, [pc, #352]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d015      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d44:	4b53      	ldr	r3, [pc, #332]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d4a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d52:	4950      	ldr	r1, [pc, #320]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d62:	d105      	bne.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d64:	4b4b      	ldr	r3, [pc, #300]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	4a4a      	ldr	r2, [pc, #296]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d6e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d015      	beq.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002d7c:	4b45      	ldr	r3, [pc, #276]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d82:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d8a:	4942      	ldr	r1, [pc, #264]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d9a:	d105      	bne.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d9c:	4b3d      	ldr	r3, [pc, #244]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	4a3c      	ldr	r2, [pc, #240]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002da2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002da6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d015      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002db4:	4b37      	ldr	r3, [pc, #220]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dba:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc2:	4934      	ldr	r1, [pc, #208]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dce:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002dd2:	d105      	bne.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002dd4:	4b2f      	ldr	r3, [pc, #188]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	4a2e      	ldr	r2, [pc, #184]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002dde:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d015      	beq.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002dec:	4b29      	ldr	r3, [pc, #164]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002df2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dfa:	4926      	ldr	r1, [pc, #152]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e0a:	d105      	bne.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e0c:	4b21      	ldr	r3, [pc, #132]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	4a20      	ldr	r2, [pc, #128]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e16:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d015      	beq.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e24:	4b1b      	ldr	r3, [pc, #108]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e32:	4918      	ldr	r1, [pc, #96]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e42:	d105      	bne.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e44:	4b13      	ldr	r3, [pc, #76]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	4a12      	ldr	r2, [pc, #72]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e4e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d015      	beq.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002e5c:	4b0d      	ldr	r3, [pc, #52]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e62:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e6a:	490a      	ldr	r1, [pc, #40]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e76:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e7a:	d105      	bne.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002e7c:	4b05      	ldr	r3, [pc, #20]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	4a04      	ldr	r2, [pc, #16]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e86:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002e88:	7cbb      	ldrb	r3, [r7, #18]
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3718      	adds	r7, #24
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40021000 	.word	0x40021000

08002e98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e049      	b.n	8002f3e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d106      	bne.n	8002ec4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7fe fa48 	bl	8001354 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	3304      	adds	r3, #4
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	4610      	mov	r0, r2
 8002ed8:	f000 f930 	bl	800313c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3708      	adds	r7, #8
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
	...

08002f48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f52:	2300      	movs	r3, #0
 8002f54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d101      	bne.n	8002f64 <HAL_TIM_ConfigClockSource+0x1c>
 8002f60:	2302      	movs	r3, #2
 8002f62:	e0de      	b.n	8003122 <HAL_TIM_ConfigClockSource+0x1da>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2202      	movs	r2, #2
 8002f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8002f82:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002f86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68ba      	ldr	r2, [r7, #8]
 8002f96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a63      	ldr	r2, [pc, #396]	; (800312c <HAL_TIM_ConfigClockSource+0x1e4>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	f000 80a9 	beq.w	80030f6 <HAL_TIM_ConfigClockSource+0x1ae>
 8002fa4:	4a61      	ldr	r2, [pc, #388]	; (800312c <HAL_TIM_ConfigClockSource+0x1e4>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	f200 80ae 	bhi.w	8003108 <HAL_TIM_ConfigClockSource+0x1c0>
 8002fac:	4a60      	ldr	r2, [pc, #384]	; (8003130 <HAL_TIM_ConfigClockSource+0x1e8>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	f000 80a1 	beq.w	80030f6 <HAL_TIM_ConfigClockSource+0x1ae>
 8002fb4:	4a5e      	ldr	r2, [pc, #376]	; (8003130 <HAL_TIM_ConfigClockSource+0x1e8>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	f200 80a6 	bhi.w	8003108 <HAL_TIM_ConfigClockSource+0x1c0>
 8002fbc:	4a5d      	ldr	r2, [pc, #372]	; (8003134 <HAL_TIM_ConfigClockSource+0x1ec>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	f000 8099 	beq.w	80030f6 <HAL_TIM_ConfigClockSource+0x1ae>
 8002fc4:	4a5b      	ldr	r2, [pc, #364]	; (8003134 <HAL_TIM_ConfigClockSource+0x1ec>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	f200 809e 	bhi.w	8003108 <HAL_TIM_ConfigClockSource+0x1c0>
 8002fcc:	4a5a      	ldr	r2, [pc, #360]	; (8003138 <HAL_TIM_ConfigClockSource+0x1f0>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	f000 8091 	beq.w	80030f6 <HAL_TIM_ConfigClockSource+0x1ae>
 8002fd4:	4a58      	ldr	r2, [pc, #352]	; (8003138 <HAL_TIM_ConfigClockSource+0x1f0>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	f200 8096 	bhi.w	8003108 <HAL_TIM_ConfigClockSource+0x1c0>
 8002fdc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8002fe0:	f000 8089 	beq.w	80030f6 <HAL_TIM_ConfigClockSource+0x1ae>
 8002fe4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8002fe8:	f200 808e 	bhi.w	8003108 <HAL_TIM_ConfigClockSource+0x1c0>
 8002fec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ff0:	d03e      	beq.n	8003070 <HAL_TIM_ConfigClockSource+0x128>
 8002ff2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ff6:	f200 8087 	bhi.w	8003108 <HAL_TIM_ConfigClockSource+0x1c0>
 8002ffa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ffe:	f000 8086 	beq.w	800310e <HAL_TIM_ConfigClockSource+0x1c6>
 8003002:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003006:	d87f      	bhi.n	8003108 <HAL_TIM_ConfigClockSource+0x1c0>
 8003008:	2b70      	cmp	r3, #112	; 0x70
 800300a:	d01a      	beq.n	8003042 <HAL_TIM_ConfigClockSource+0xfa>
 800300c:	2b70      	cmp	r3, #112	; 0x70
 800300e:	d87b      	bhi.n	8003108 <HAL_TIM_ConfigClockSource+0x1c0>
 8003010:	2b60      	cmp	r3, #96	; 0x60
 8003012:	d050      	beq.n	80030b6 <HAL_TIM_ConfigClockSource+0x16e>
 8003014:	2b60      	cmp	r3, #96	; 0x60
 8003016:	d877      	bhi.n	8003108 <HAL_TIM_ConfigClockSource+0x1c0>
 8003018:	2b50      	cmp	r3, #80	; 0x50
 800301a:	d03c      	beq.n	8003096 <HAL_TIM_ConfigClockSource+0x14e>
 800301c:	2b50      	cmp	r3, #80	; 0x50
 800301e:	d873      	bhi.n	8003108 <HAL_TIM_ConfigClockSource+0x1c0>
 8003020:	2b40      	cmp	r3, #64	; 0x40
 8003022:	d058      	beq.n	80030d6 <HAL_TIM_ConfigClockSource+0x18e>
 8003024:	2b40      	cmp	r3, #64	; 0x40
 8003026:	d86f      	bhi.n	8003108 <HAL_TIM_ConfigClockSource+0x1c0>
 8003028:	2b30      	cmp	r3, #48	; 0x30
 800302a:	d064      	beq.n	80030f6 <HAL_TIM_ConfigClockSource+0x1ae>
 800302c:	2b30      	cmp	r3, #48	; 0x30
 800302e:	d86b      	bhi.n	8003108 <HAL_TIM_ConfigClockSource+0x1c0>
 8003030:	2b20      	cmp	r3, #32
 8003032:	d060      	beq.n	80030f6 <HAL_TIM_ConfigClockSource+0x1ae>
 8003034:	2b20      	cmp	r3, #32
 8003036:	d867      	bhi.n	8003108 <HAL_TIM_ConfigClockSource+0x1c0>
 8003038:	2b00      	cmp	r3, #0
 800303a:	d05c      	beq.n	80030f6 <HAL_TIM_ConfigClockSource+0x1ae>
 800303c:	2b10      	cmp	r3, #16
 800303e:	d05a      	beq.n	80030f6 <HAL_TIM_ConfigClockSource+0x1ae>
 8003040:	e062      	b.n	8003108 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6818      	ldr	r0, [r3, #0]
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	6899      	ldr	r1, [r3, #8]
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	685a      	ldr	r2, [r3, #4]
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	f000 f97f 	bl	8003354 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003064:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	68ba      	ldr	r2, [r7, #8]
 800306c:	609a      	str	r2, [r3, #8]
      break;
 800306e:	e04f      	b.n	8003110 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6818      	ldr	r0, [r3, #0]
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	6899      	ldr	r1, [r3, #8]
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685a      	ldr	r2, [r3, #4]
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	f000 f968 	bl	8003354 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	689a      	ldr	r2, [r3, #8]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003092:	609a      	str	r2, [r3, #8]
      break;
 8003094:	e03c      	b.n	8003110 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6818      	ldr	r0, [r3, #0]
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	6859      	ldr	r1, [r3, #4]
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	461a      	mov	r2, r3
 80030a4:	f000 f8da 	bl	800325c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2150      	movs	r1, #80	; 0x50
 80030ae:	4618      	mov	r0, r3
 80030b0:	f000 f933 	bl	800331a <TIM_ITRx_SetConfig>
      break;
 80030b4:	e02c      	b.n	8003110 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6818      	ldr	r0, [r3, #0]
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	6859      	ldr	r1, [r3, #4]
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	461a      	mov	r2, r3
 80030c4:	f000 f8f9 	bl	80032ba <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2160      	movs	r1, #96	; 0x60
 80030ce:	4618      	mov	r0, r3
 80030d0:	f000 f923 	bl	800331a <TIM_ITRx_SetConfig>
      break;
 80030d4:	e01c      	b.n	8003110 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6818      	ldr	r0, [r3, #0]
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	6859      	ldr	r1, [r3, #4]
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	461a      	mov	r2, r3
 80030e4:	f000 f8ba 	bl	800325c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2140      	movs	r1, #64	; 0x40
 80030ee:	4618      	mov	r0, r3
 80030f0:	f000 f913 	bl	800331a <TIM_ITRx_SetConfig>
      break;
 80030f4:	e00c      	b.n	8003110 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4619      	mov	r1, r3
 8003100:	4610      	mov	r0, r2
 8003102:	f000 f90a 	bl	800331a <TIM_ITRx_SetConfig>
      break;
 8003106:	e003      	b.n	8003110 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	73fb      	strb	r3, [r7, #15]
      break;
 800310c:	e000      	b.n	8003110 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800310e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003120:	7bfb      	ldrb	r3, [r7, #15]
}
 8003122:	4618      	mov	r0, r3
 8003124:	3710      	adds	r7, #16
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	00100070 	.word	0x00100070
 8003130:	00100040 	.word	0x00100040
 8003134:	00100030 	.word	0x00100030
 8003138:	00100020 	.word	0x00100020

0800313c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800313c:	b480      	push	{r7}
 800313e:	b085      	sub	sp, #20
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	4a3c      	ldr	r2, [pc, #240]	; (8003240 <TIM_Base_SetConfig+0x104>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d00f      	beq.n	8003174 <TIM_Base_SetConfig+0x38>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800315a:	d00b      	beq.n	8003174 <TIM_Base_SetConfig+0x38>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4a39      	ldr	r2, [pc, #228]	; (8003244 <TIM_Base_SetConfig+0x108>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d007      	beq.n	8003174 <TIM_Base_SetConfig+0x38>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4a38      	ldr	r2, [pc, #224]	; (8003248 <TIM_Base_SetConfig+0x10c>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d003      	beq.n	8003174 <TIM_Base_SetConfig+0x38>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	4a37      	ldr	r2, [pc, #220]	; (800324c <TIM_Base_SetConfig+0x110>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d108      	bne.n	8003186 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800317a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	68fa      	ldr	r2, [r7, #12]
 8003182:	4313      	orrs	r3, r2
 8003184:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a2d      	ldr	r2, [pc, #180]	; (8003240 <TIM_Base_SetConfig+0x104>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d01b      	beq.n	80031c6 <TIM_Base_SetConfig+0x8a>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003194:	d017      	beq.n	80031c6 <TIM_Base_SetConfig+0x8a>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a2a      	ldr	r2, [pc, #168]	; (8003244 <TIM_Base_SetConfig+0x108>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d013      	beq.n	80031c6 <TIM_Base_SetConfig+0x8a>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a29      	ldr	r2, [pc, #164]	; (8003248 <TIM_Base_SetConfig+0x10c>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d00f      	beq.n	80031c6 <TIM_Base_SetConfig+0x8a>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a28      	ldr	r2, [pc, #160]	; (800324c <TIM_Base_SetConfig+0x110>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d00b      	beq.n	80031c6 <TIM_Base_SetConfig+0x8a>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a27      	ldr	r2, [pc, #156]	; (8003250 <TIM_Base_SetConfig+0x114>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d007      	beq.n	80031c6 <TIM_Base_SetConfig+0x8a>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a26      	ldr	r2, [pc, #152]	; (8003254 <TIM_Base_SetConfig+0x118>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d003      	beq.n	80031c6 <TIM_Base_SetConfig+0x8a>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a25      	ldr	r2, [pc, #148]	; (8003258 <TIM_Base_SetConfig+0x11c>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d108      	bne.n	80031d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	68fa      	ldr	r2, [r7, #12]
 80031ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a10      	ldr	r2, [pc, #64]	; (8003240 <TIM_Base_SetConfig+0x104>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d00f      	beq.n	8003224 <TIM_Base_SetConfig+0xe8>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a11      	ldr	r2, [pc, #68]	; (800324c <TIM_Base_SetConfig+0x110>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d00b      	beq.n	8003224 <TIM_Base_SetConfig+0xe8>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a10      	ldr	r2, [pc, #64]	; (8003250 <TIM_Base_SetConfig+0x114>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d007      	beq.n	8003224 <TIM_Base_SetConfig+0xe8>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a0f      	ldr	r2, [pc, #60]	; (8003254 <TIM_Base_SetConfig+0x118>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d003      	beq.n	8003224 <TIM_Base_SetConfig+0xe8>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	4a0e      	ldr	r2, [pc, #56]	; (8003258 <TIM_Base_SetConfig+0x11c>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d103      	bne.n	800322c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	691a      	ldr	r2, [r3, #16]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	615a      	str	r2, [r3, #20]
}
 8003232:	bf00      	nop
 8003234:	3714      	adds	r7, #20
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	40012c00 	.word	0x40012c00
 8003244:	40000400 	.word	0x40000400
 8003248:	40000800 	.word	0x40000800
 800324c:	40013400 	.word	0x40013400
 8003250:	40014000 	.word	0x40014000
 8003254:	40014400 	.word	0x40014400
 8003258:	40014800 	.word	0x40014800

0800325c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800325c:	b480      	push	{r7}
 800325e:	b087      	sub	sp, #28
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6a1b      	ldr	r3, [r3, #32]
 800326c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6a1b      	ldr	r3, [r3, #32]
 8003272:	f023 0201 	bic.w	r2, r3, #1
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	699b      	ldr	r3, [r3, #24]
 800327e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003286:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	011b      	lsls	r3, r3, #4
 800328c:	693a      	ldr	r2, [r7, #16]
 800328e:	4313      	orrs	r3, r2
 8003290:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	f023 030a 	bic.w	r3, r3, #10
 8003298:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800329a:	697a      	ldr	r2, [r7, #20]
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	4313      	orrs	r3, r2
 80032a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	693a      	ldr	r2, [r7, #16]
 80032a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	697a      	ldr	r2, [r7, #20]
 80032ac:	621a      	str	r2, [r3, #32]
}
 80032ae:	bf00      	nop
 80032b0:	371c      	adds	r7, #28
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr

080032ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032ba:	b480      	push	{r7}
 80032bc:	b087      	sub	sp, #28
 80032be:	af00      	add	r7, sp, #0
 80032c0:	60f8      	str	r0, [r7, #12]
 80032c2:	60b9      	str	r1, [r7, #8]
 80032c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6a1b      	ldr	r3, [r3, #32]
 80032ca:	f023 0210 	bic.w	r2, r3, #16
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	699b      	ldr	r3, [r3, #24]
 80032d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6a1b      	ldr	r3, [r3, #32]
 80032dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80032e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	031b      	lsls	r3, r3, #12
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80032f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	011b      	lsls	r3, r3, #4
 80032fc:	693a      	ldr	r2, [r7, #16]
 80032fe:	4313      	orrs	r3, r2
 8003300:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	697a      	ldr	r2, [r7, #20]
 8003306:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	693a      	ldr	r2, [r7, #16]
 800330c:	621a      	str	r2, [r3, #32]
}
 800330e:	bf00      	nop
 8003310:	371c      	adds	r7, #28
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr

0800331a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800331a:	b480      	push	{r7}
 800331c:	b085      	sub	sp, #20
 800331e:	af00      	add	r7, sp, #0
 8003320:	6078      	str	r0, [r7, #4]
 8003322:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003330:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003334:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003336:	683a      	ldr	r2, [r7, #0]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	4313      	orrs	r3, r2
 800333c:	f043 0307 	orr.w	r3, r3, #7
 8003340:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	609a      	str	r2, [r3, #8]
}
 8003348:	bf00      	nop
 800334a:	3714      	adds	r7, #20
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr

08003354 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003354:	b480      	push	{r7}
 8003356:	b087      	sub	sp, #28
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
 8003360:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800336e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	021a      	lsls	r2, r3, #8
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	431a      	orrs	r2, r3
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	4313      	orrs	r3, r2
 800337c:	697a      	ldr	r2, [r7, #20]
 800337e:	4313      	orrs	r3, r2
 8003380:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	697a      	ldr	r2, [r7, #20]
 8003386:	609a      	str	r2, [r3, #8]
}
 8003388:	bf00      	nop
 800338a:	371c      	adds	r7, #28
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d101      	bne.n	80033ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80033a8:	2302      	movs	r3, #2
 80033aa:	e065      	b.n	8003478 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2202      	movs	r2, #2
 80033b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a2c      	ldr	r2, [pc, #176]	; (8003484 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d004      	beq.n	80033e0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a2b      	ldr	r2, [pc, #172]	; (8003488 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d108      	bne.n	80033f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80033e6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	68fa      	ldr	r2, [r7, #12]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80033f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033fc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68fa      	ldr	r2, [r7, #12]
 8003404:	4313      	orrs	r3, r2
 8003406:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68fa      	ldr	r2, [r7, #12]
 800340e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a1b      	ldr	r2, [pc, #108]	; (8003484 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d018      	beq.n	800344c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003422:	d013      	beq.n	800344c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a18      	ldr	r2, [pc, #96]	; (800348c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d00e      	beq.n	800344c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a17      	ldr	r2, [pc, #92]	; (8003490 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d009      	beq.n	800344c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a12      	ldr	r2, [pc, #72]	; (8003488 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d004      	beq.n	800344c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a13      	ldr	r2, [pc, #76]	; (8003494 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d10c      	bne.n	8003466 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003452:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	68ba      	ldr	r2, [r7, #8]
 800345a:	4313      	orrs	r3, r2
 800345c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	68ba      	ldr	r2, [r7, #8]
 8003464:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	3714      	adds	r7, #20
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr
 8003484:	40012c00 	.word	0x40012c00
 8003488:	40013400 	.word	0x40013400
 800348c:	40000400 	.word	0x40000400
 8003490:	40000800 	.word	0x40000800
 8003494:	40014000 	.word	0x40014000

08003498 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b082      	sub	sp, #8
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d101      	bne.n	80034aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e042      	b.n	8003530 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d106      	bne.n	80034c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f7fd ff69 	bl	8001394 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2224      	movs	r2, #36	; 0x24
 80034c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f022 0201 	bic.w	r2, r2, #1
 80034d8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 f8c2 	bl	8003664 <UART_SetConfig>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d101      	bne.n	80034ea <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e022      	b.n	8003530 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d002      	beq.n	80034f8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f000 fb82 	bl	8003bfc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	685a      	ldr	r2, [r3, #4]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003506:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	689a      	ldr	r2, [r3, #8]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003516:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f042 0201 	orr.w	r2, r2, #1
 8003526:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f000 fc09 	bl	8003d40 <UART_CheckIdleState>
 800352e:	4603      	mov	r3, r0
}
 8003530:	4618      	mov	r0, r3
 8003532:	3708      	adds	r7, #8
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b08a      	sub	sp, #40	; 0x28
 800353c:	af02      	add	r7, sp, #8
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	603b      	str	r3, [r7, #0]
 8003544:	4613      	mov	r3, r2
 8003546:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800354e:	2b20      	cmp	r3, #32
 8003550:	f040 8083 	bne.w	800365a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d002      	beq.n	8003560 <HAL_UART_Transmit+0x28>
 800355a:	88fb      	ldrh	r3, [r7, #6]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d101      	bne.n	8003564 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e07b      	b.n	800365c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800356a:	2b01      	cmp	r3, #1
 800356c:	d101      	bne.n	8003572 <HAL_UART_Transmit+0x3a>
 800356e:	2302      	movs	r3, #2
 8003570:	e074      	b.n	800365c <HAL_UART_Transmit+0x124>
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2201      	movs	r2, #1
 8003576:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2200      	movs	r2, #0
 800357e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2221      	movs	r2, #33	; 0x21
 8003586:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800358a:	f7fe f8eb 	bl	8001764 <HAL_GetTick>
 800358e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	88fa      	ldrh	r2, [r7, #6]
 8003594:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	88fa      	ldrh	r2, [r7, #6]
 800359c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035a8:	d108      	bne.n	80035bc <HAL_UART_Transmit+0x84>
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	691b      	ldr	r3, [r3, #16]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d104      	bne.n	80035bc <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80035b2:	2300      	movs	r3, #0
 80035b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	61bb      	str	r3, [r7, #24]
 80035ba:	e003      	b.n	80035c4 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035c0:	2300      	movs	r3, #0
 80035c2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80035cc:	e02c      	b.n	8003628 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	9300      	str	r3, [sp, #0]
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	2200      	movs	r2, #0
 80035d6:	2180      	movs	r1, #128	; 0x80
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	f000 fbfc 	bl	8003dd6 <UART_WaitOnFlagUntilTimeout>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d001      	beq.n	80035e8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e039      	b.n	800365c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d10b      	bne.n	8003606 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035ee:	69bb      	ldr	r3, [r7, #24]
 80035f0:	881b      	ldrh	r3, [r3, #0]
 80035f2:	461a      	mov	r2, r3
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035fc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80035fe:	69bb      	ldr	r3, [r7, #24]
 8003600:	3302      	adds	r3, #2
 8003602:	61bb      	str	r3, [r7, #24]
 8003604:	e007      	b.n	8003616 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	781a      	ldrb	r2, [r3, #0]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	3301      	adds	r3, #1
 8003614:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800361c:	b29b      	uxth	r3, r3
 800361e:	3b01      	subs	r3, #1
 8003620:	b29a      	uxth	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800362e:	b29b      	uxth	r3, r3
 8003630:	2b00      	cmp	r3, #0
 8003632:	d1cc      	bne.n	80035ce <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	2200      	movs	r2, #0
 800363c:	2140      	movs	r1, #64	; 0x40
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f000 fbc9 	bl	8003dd6 <UART_WaitOnFlagUntilTimeout>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e006      	b.n	800365c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2220      	movs	r2, #32
 8003652:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8003656:	2300      	movs	r3, #0
 8003658:	e000      	b.n	800365c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800365a:	2302      	movs	r3, #2
  }
}
 800365c:	4618      	mov	r0, r3
 800365e:	3720      	adds	r7, #32
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003664:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003668:	b08c      	sub	sp, #48	; 0x30
 800366a:	af00      	add	r7, sp, #0
 800366c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800366e:	2300      	movs	r3, #0
 8003670:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	689a      	ldr	r2, [r3, #8]
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	431a      	orrs	r2, r3
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	431a      	orrs	r2, r3
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	69db      	ldr	r3, [r3, #28]
 8003688:	4313      	orrs	r3, r2
 800368a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	4bab      	ldr	r3, [pc, #684]	; (8003940 <UART_SetConfig+0x2dc>)
 8003694:	4013      	ands	r3, r2
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	6812      	ldr	r2, [r2, #0]
 800369a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800369c:	430b      	orrs	r3, r1
 800369e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	68da      	ldr	r2, [r3, #12]
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	430a      	orrs	r2, r1
 80036b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	699b      	ldr	r3, [r3, #24]
 80036ba:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4aa0      	ldr	r2, [pc, #640]	; (8003944 <UART_SetConfig+0x2e0>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d004      	beq.n	80036d0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	6a1b      	ldr	r3, [r3, #32]
 80036ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036cc:	4313      	orrs	r3, r2
 80036ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80036da:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80036de:	697a      	ldr	r2, [r7, #20]
 80036e0:	6812      	ldr	r2, [r2, #0]
 80036e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80036e4:	430b      	orrs	r3, r1
 80036e6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ee:	f023 010f 	bic.w	r1, r3, #15
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	430a      	orrs	r2, r1
 80036fc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a91      	ldr	r2, [pc, #580]	; (8003948 <UART_SetConfig+0x2e4>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d125      	bne.n	8003754 <UART_SetConfig+0xf0>
 8003708:	4b90      	ldr	r3, [pc, #576]	; (800394c <UART_SetConfig+0x2e8>)
 800370a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800370e:	f003 0303 	and.w	r3, r3, #3
 8003712:	2b03      	cmp	r3, #3
 8003714:	d81a      	bhi.n	800374c <UART_SetConfig+0xe8>
 8003716:	a201      	add	r2, pc, #4	; (adr r2, 800371c <UART_SetConfig+0xb8>)
 8003718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800371c:	0800372d 	.word	0x0800372d
 8003720:	0800373d 	.word	0x0800373d
 8003724:	08003735 	.word	0x08003735
 8003728:	08003745 	.word	0x08003745
 800372c:	2301      	movs	r3, #1
 800372e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003732:	e0d6      	b.n	80038e2 <UART_SetConfig+0x27e>
 8003734:	2302      	movs	r3, #2
 8003736:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800373a:	e0d2      	b.n	80038e2 <UART_SetConfig+0x27e>
 800373c:	2304      	movs	r3, #4
 800373e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003742:	e0ce      	b.n	80038e2 <UART_SetConfig+0x27e>
 8003744:	2308      	movs	r3, #8
 8003746:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800374a:	e0ca      	b.n	80038e2 <UART_SetConfig+0x27e>
 800374c:	2310      	movs	r3, #16
 800374e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003752:	e0c6      	b.n	80038e2 <UART_SetConfig+0x27e>
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a7d      	ldr	r2, [pc, #500]	; (8003950 <UART_SetConfig+0x2ec>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d138      	bne.n	80037d0 <UART_SetConfig+0x16c>
 800375e:	4b7b      	ldr	r3, [pc, #492]	; (800394c <UART_SetConfig+0x2e8>)
 8003760:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003764:	f003 030c 	and.w	r3, r3, #12
 8003768:	2b0c      	cmp	r3, #12
 800376a:	d82d      	bhi.n	80037c8 <UART_SetConfig+0x164>
 800376c:	a201      	add	r2, pc, #4	; (adr r2, 8003774 <UART_SetConfig+0x110>)
 800376e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003772:	bf00      	nop
 8003774:	080037a9 	.word	0x080037a9
 8003778:	080037c9 	.word	0x080037c9
 800377c:	080037c9 	.word	0x080037c9
 8003780:	080037c9 	.word	0x080037c9
 8003784:	080037b9 	.word	0x080037b9
 8003788:	080037c9 	.word	0x080037c9
 800378c:	080037c9 	.word	0x080037c9
 8003790:	080037c9 	.word	0x080037c9
 8003794:	080037b1 	.word	0x080037b1
 8003798:	080037c9 	.word	0x080037c9
 800379c:	080037c9 	.word	0x080037c9
 80037a0:	080037c9 	.word	0x080037c9
 80037a4:	080037c1 	.word	0x080037c1
 80037a8:	2300      	movs	r3, #0
 80037aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037ae:	e098      	b.n	80038e2 <UART_SetConfig+0x27e>
 80037b0:	2302      	movs	r3, #2
 80037b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037b6:	e094      	b.n	80038e2 <UART_SetConfig+0x27e>
 80037b8:	2304      	movs	r3, #4
 80037ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037be:	e090      	b.n	80038e2 <UART_SetConfig+0x27e>
 80037c0:	2308      	movs	r3, #8
 80037c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037c6:	e08c      	b.n	80038e2 <UART_SetConfig+0x27e>
 80037c8:	2310      	movs	r3, #16
 80037ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037ce:	e088      	b.n	80038e2 <UART_SetConfig+0x27e>
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a5f      	ldr	r2, [pc, #380]	; (8003954 <UART_SetConfig+0x2f0>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d125      	bne.n	8003826 <UART_SetConfig+0x1c2>
 80037da:	4b5c      	ldr	r3, [pc, #368]	; (800394c <UART_SetConfig+0x2e8>)
 80037dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037e0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80037e4:	2b30      	cmp	r3, #48	; 0x30
 80037e6:	d016      	beq.n	8003816 <UART_SetConfig+0x1b2>
 80037e8:	2b30      	cmp	r3, #48	; 0x30
 80037ea:	d818      	bhi.n	800381e <UART_SetConfig+0x1ba>
 80037ec:	2b20      	cmp	r3, #32
 80037ee:	d00a      	beq.n	8003806 <UART_SetConfig+0x1a2>
 80037f0:	2b20      	cmp	r3, #32
 80037f2:	d814      	bhi.n	800381e <UART_SetConfig+0x1ba>
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d002      	beq.n	80037fe <UART_SetConfig+0x19a>
 80037f8:	2b10      	cmp	r3, #16
 80037fa:	d008      	beq.n	800380e <UART_SetConfig+0x1aa>
 80037fc:	e00f      	b.n	800381e <UART_SetConfig+0x1ba>
 80037fe:	2300      	movs	r3, #0
 8003800:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003804:	e06d      	b.n	80038e2 <UART_SetConfig+0x27e>
 8003806:	2302      	movs	r3, #2
 8003808:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800380c:	e069      	b.n	80038e2 <UART_SetConfig+0x27e>
 800380e:	2304      	movs	r3, #4
 8003810:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003814:	e065      	b.n	80038e2 <UART_SetConfig+0x27e>
 8003816:	2308      	movs	r3, #8
 8003818:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800381c:	e061      	b.n	80038e2 <UART_SetConfig+0x27e>
 800381e:	2310      	movs	r3, #16
 8003820:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003824:	e05d      	b.n	80038e2 <UART_SetConfig+0x27e>
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a4b      	ldr	r2, [pc, #300]	; (8003958 <UART_SetConfig+0x2f4>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d125      	bne.n	800387c <UART_SetConfig+0x218>
 8003830:	4b46      	ldr	r3, [pc, #280]	; (800394c <UART_SetConfig+0x2e8>)
 8003832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003836:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800383a:	2bc0      	cmp	r3, #192	; 0xc0
 800383c:	d016      	beq.n	800386c <UART_SetConfig+0x208>
 800383e:	2bc0      	cmp	r3, #192	; 0xc0
 8003840:	d818      	bhi.n	8003874 <UART_SetConfig+0x210>
 8003842:	2b80      	cmp	r3, #128	; 0x80
 8003844:	d00a      	beq.n	800385c <UART_SetConfig+0x1f8>
 8003846:	2b80      	cmp	r3, #128	; 0x80
 8003848:	d814      	bhi.n	8003874 <UART_SetConfig+0x210>
 800384a:	2b00      	cmp	r3, #0
 800384c:	d002      	beq.n	8003854 <UART_SetConfig+0x1f0>
 800384e:	2b40      	cmp	r3, #64	; 0x40
 8003850:	d008      	beq.n	8003864 <UART_SetConfig+0x200>
 8003852:	e00f      	b.n	8003874 <UART_SetConfig+0x210>
 8003854:	2300      	movs	r3, #0
 8003856:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800385a:	e042      	b.n	80038e2 <UART_SetConfig+0x27e>
 800385c:	2302      	movs	r3, #2
 800385e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003862:	e03e      	b.n	80038e2 <UART_SetConfig+0x27e>
 8003864:	2304      	movs	r3, #4
 8003866:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800386a:	e03a      	b.n	80038e2 <UART_SetConfig+0x27e>
 800386c:	2308      	movs	r3, #8
 800386e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003872:	e036      	b.n	80038e2 <UART_SetConfig+0x27e>
 8003874:	2310      	movs	r3, #16
 8003876:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800387a:	e032      	b.n	80038e2 <UART_SetConfig+0x27e>
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a30      	ldr	r2, [pc, #192]	; (8003944 <UART_SetConfig+0x2e0>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d12a      	bne.n	80038dc <UART_SetConfig+0x278>
 8003886:	4b31      	ldr	r3, [pc, #196]	; (800394c <UART_SetConfig+0x2e8>)
 8003888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800388c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003890:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003894:	d01a      	beq.n	80038cc <UART_SetConfig+0x268>
 8003896:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800389a:	d81b      	bhi.n	80038d4 <UART_SetConfig+0x270>
 800389c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038a0:	d00c      	beq.n	80038bc <UART_SetConfig+0x258>
 80038a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038a6:	d815      	bhi.n	80038d4 <UART_SetConfig+0x270>
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d003      	beq.n	80038b4 <UART_SetConfig+0x250>
 80038ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038b0:	d008      	beq.n	80038c4 <UART_SetConfig+0x260>
 80038b2:	e00f      	b.n	80038d4 <UART_SetConfig+0x270>
 80038b4:	2300      	movs	r3, #0
 80038b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038ba:	e012      	b.n	80038e2 <UART_SetConfig+0x27e>
 80038bc:	2302      	movs	r3, #2
 80038be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038c2:	e00e      	b.n	80038e2 <UART_SetConfig+0x27e>
 80038c4:	2304      	movs	r3, #4
 80038c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038ca:	e00a      	b.n	80038e2 <UART_SetConfig+0x27e>
 80038cc:	2308      	movs	r3, #8
 80038ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038d2:	e006      	b.n	80038e2 <UART_SetConfig+0x27e>
 80038d4:	2310      	movs	r3, #16
 80038d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038da:	e002      	b.n	80038e2 <UART_SetConfig+0x27e>
 80038dc:	2310      	movs	r3, #16
 80038de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a17      	ldr	r2, [pc, #92]	; (8003944 <UART_SetConfig+0x2e0>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	f040 80a8 	bne.w	8003a3e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80038ee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80038f2:	2b08      	cmp	r3, #8
 80038f4:	d834      	bhi.n	8003960 <UART_SetConfig+0x2fc>
 80038f6:	a201      	add	r2, pc, #4	; (adr r2, 80038fc <UART_SetConfig+0x298>)
 80038f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038fc:	08003921 	.word	0x08003921
 8003900:	08003961 	.word	0x08003961
 8003904:	08003929 	.word	0x08003929
 8003908:	08003961 	.word	0x08003961
 800390c:	0800392f 	.word	0x0800392f
 8003910:	08003961 	.word	0x08003961
 8003914:	08003961 	.word	0x08003961
 8003918:	08003961 	.word	0x08003961
 800391c:	08003937 	.word	0x08003937
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003920:	f7ff f858 	bl	80029d4 <HAL_RCC_GetPCLK1Freq>
 8003924:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003926:	e021      	b.n	800396c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003928:	4b0c      	ldr	r3, [pc, #48]	; (800395c <UART_SetConfig+0x2f8>)
 800392a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800392c:	e01e      	b.n	800396c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800392e:	f7fe ffe3 	bl	80028f8 <HAL_RCC_GetSysClockFreq>
 8003932:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003934:	e01a      	b.n	800396c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003936:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800393a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800393c:	e016      	b.n	800396c <UART_SetConfig+0x308>
 800393e:	bf00      	nop
 8003940:	cfff69f3 	.word	0xcfff69f3
 8003944:	40008000 	.word	0x40008000
 8003948:	40013800 	.word	0x40013800
 800394c:	40021000 	.word	0x40021000
 8003950:	40004400 	.word	0x40004400
 8003954:	40004800 	.word	0x40004800
 8003958:	40004c00 	.word	0x40004c00
 800395c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003960:	2300      	movs	r3, #0
 8003962:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800396a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800396c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396e:	2b00      	cmp	r3, #0
 8003970:	f000 812a 	beq.w	8003bc8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003978:	4a9e      	ldr	r2, [pc, #632]	; (8003bf4 <UART_SetConfig+0x590>)
 800397a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800397e:	461a      	mov	r2, r3
 8003980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003982:	fbb3 f3f2 	udiv	r3, r3, r2
 8003986:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	685a      	ldr	r2, [r3, #4]
 800398c:	4613      	mov	r3, r2
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	4413      	add	r3, r2
 8003992:	69ba      	ldr	r2, [r7, #24]
 8003994:	429a      	cmp	r2, r3
 8003996:	d305      	bcc.n	80039a4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d903      	bls.n	80039ac <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80039aa:	e10d      	b.n	8003bc8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80039ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ae:	2200      	movs	r2, #0
 80039b0:	60bb      	str	r3, [r7, #8]
 80039b2:	60fa      	str	r2, [r7, #12]
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b8:	4a8e      	ldr	r2, [pc, #568]	; (8003bf4 <UART_SetConfig+0x590>)
 80039ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039be:	b29b      	uxth	r3, r3
 80039c0:	2200      	movs	r2, #0
 80039c2:	603b      	str	r3, [r7, #0]
 80039c4:	607a      	str	r2, [r7, #4]
 80039c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80039ce:	f7fd f913 	bl	8000bf8 <__aeabi_uldivmod>
 80039d2:	4602      	mov	r2, r0
 80039d4:	460b      	mov	r3, r1
 80039d6:	4610      	mov	r0, r2
 80039d8:	4619      	mov	r1, r3
 80039da:	f04f 0200 	mov.w	r2, #0
 80039de:	f04f 0300 	mov.w	r3, #0
 80039e2:	020b      	lsls	r3, r1, #8
 80039e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80039e8:	0202      	lsls	r2, r0, #8
 80039ea:	6979      	ldr	r1, [r7, #20]
 80039ec:	6849      	ldr	r1, [r1, #4]
 80039ee:	0849      	lsrs	r1, r1, #1
 80039f0:	2000      	movs	r0, #0
 80039f2:	460c      	mov	r4, r1
 80039f4:	4605      	mov	r5, r0
 80039f6:	eb12 0804 	adds.w	r8, r2, r4
 80039fa:	eb43 0905 	adc.w	r9, r3, r5
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	469a      	mov	sl, r3
 8003a06:	4693      	mov	fp, r2
 8003a08:	4652      	mov	r2, sl
 8003a0a:	465b      	mov	r3, fp
 8003a0c:	4640      	mov	r0, r8
 8003a0e:	4649      	mov	r1, r9
 8003a10:	f7fd f8f2 	bl	8000bf8 <__aeabi_uldivmod>
 8003a14:	4602      	mov	r2, r0
 8003a16:	460b      	mov	r3, r1
 8003a18:	4613      	mov	r3, r2
 8003a1a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003a1c:	6a3b      	ldr	r3, [r7, #32]
 8003a1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a22:	d308      	bcc.n	8003a36 <UART_SetConfig+0x3d2>
 8003a24:	6a3b      	ldr	r3, [r7, #32]
 8003a26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a2a:	d204      	bcs.n	8003a36 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	6a3a      	ldr	r2, [r7, #32]
 8003a32:	60da      	str	r2, [r3, #12]
 8003a34:	e0c8      	b.n	8003bc8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003a3c:	e0c4      	b.n	8003bc8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	69db      	ldr	r3, [r3, #28]
 8003a42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a46:	d167      	bne.n	8003b18 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003a48:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003a4c:	2b08      	cmp	r3, #8
 8003a4e:	d828      	bhi.n	8003aa2 <UART_SetConfig+0x43e>
 8003a50:	a201      	add	r2, pc, #4	; (adr r2, 8003a58 <UART_SetConfig+0x3f4>)
 8003a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a56:	bf00      	nop
 8003a58:	08003a7d 	.word	0x08003a7d
 8003a5c:	08003a85 	.word	0x08003a85
 8003a60:	08003a8d 	.word	0x08003a8d
 8003a64:	08003aa3 	.word	0x08003aa3
 8003a68:	08003a93 	.word	0x08003a93
 8003a6c:	08003aa3 	.word	0x08003aa3
 8003a70:	08003aa3 	.word	0x08003aa3
 8003a74:	08003aa3 	.word	0x08003aa3
 8003a78:	08003a9b 	.word	0x08003a9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a7c:	f7fe ffaa 	bl	80029d4 <HAL_RCC_GetPCLK1Freq>
 8003a80:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003a82:	e014      	b.n	8003aae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a84:	f7fe ffbc 	bl	8002a00 <HAL_RCC_GetPCLK2Freq>
 8003a88:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003a8a:	e010      	b.n	8003aae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a8c:	4b5a      	ldr	r3, [pc, #360]	; (8003bf8 <UART_SetConfig+0x594>)
 8003a8e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003a90:	e00d      	b.n	8003aae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a92:	f7fe ff31 	bl	80028f8 <HAL_RCC_GetSysClockFreq>
 8003a96:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003a98:	e009      	b.n	8003aae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a9e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003aa0:	e005      	b.n	8003aae <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003aac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	f000 8089 	beq.w	8003bc8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aba:	4a4e      	ldr	r2, [pc, #312]	; (8003bf4 <UART_SetConfig+0x590>)
 8003abc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac4:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ac8:	005a      	lsls	r2, r3, #1
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	085b      	lsrs	r3, r3, #1
 8003ad0:	441a      	add	r2, r3
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ada:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003adc:	6a3b      	ldr	r3, [r7, #32]
 8003ade:	2b0f      	cmp	r3, #15
 8003ae0:	d916      	bls.n	8003b10 <UART_SetConfig+0x4ac>
 8003ae2:	6a3b      	ldr	r3, [r7, #32]
 8003ae4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ae8:	d212      	bcs.n	8003b10 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003aea:	6a3b      	ldr	r3, [r7, #32]
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	f023 030f 	bic.w	r3, r3, #15
 8003af2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003af4:	6a3b      	ldr	r3, [r7, #32]
 8003af6:	085b      	lsrs	r3, r3, #1
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	f003 0307 	and.w	r3, r3, #7
 8003afe:	b29a      	uxth	r2, r3
 8003b00:	8bfb      	ldrh	r3, [r7, #30]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	8bfa      	ldrh	r2, [r7, #30]
 8003b0c:	60da      	str	r2, [r3, #12]
 8003b0e:	e05b      	b.n	8003bc8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003b16:	e057      	b.n	8003bc8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003b18:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b1c:	2b08      	cmp	r3, #8
 8003b1e:	d828      	bhi.n	8003b72 <UART_SetConfig+0x50e>
 8003b20:	a201      	add	r2, pc, #4	; (adr r2, 8003b28 <UART_SetConfig+0x4c4>)
 8003b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b26:	bf00      	nop
 8003b28:	08003b4d 	.word	0x08003b4d
 8003b2c:	08003b55 	.word	0x08003b55
 8003b30:	08003b5d 	.word	0x08003b5d
 8003b34:	08003b73 	.word	0x08003b73
 8003b38:	08003b63 	.word	0x08003b63
 8003b3c:	08003b73 	.word	0x08003b73
 8003b40:	08003b73 	.word	0x08003b73
 8003b44:	08003b73 	.word	0x08003b73
 8003b48:	08003b6b 	.word	0x08003b6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b4c:	f7fe ff42 	bl	80029d4 <HAL_RCC_GetPCLK1Freq>
 8003b50:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003b52:	e014      	b.n	8003b7e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b54:	f7fe ff54 	bl	8002a00 <HAL_RCC_GetPCLK2Freq>
 8003b58:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003b5a:	e010      	b.n	8003b7e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b5c:	4b26      	ldr	r3, [pc, #152]	; (8003bf8 <UART_SetConfig+0x594>)
 8003b5e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003b60:	e00d      	b.n	8003b7e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b62:	f7fe fec9 	bl	80028f8 <HAL_RCC_GetSysClockFreq>
 8003b66:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003b68:	e009      	b.n	8003b7e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b6e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003b70:	e005      	b.n	8003b7e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003b72:	2300      	movs	r3, #0
 8003b74:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003b7c:	bf00      	nop
    }

    if (pclk != 0U)
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d021      	beq.n	8003bc8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b88:	4a1a      	ldr	r2, [pc, #104]	; (8003bf4 <UART_SetConfig+0x590>)
 8003b8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b8e:	461a      	mov	r2, r3
 8003b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b92:	fbb3 f2f2 	udiv	r2, r3, r2
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	085b      	lsrs	r3, r3, #1
 8003b9c:	441a      	add	r2, r3
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ba8:	6a3b      	ldr	r3, [r7, #32]
 8003baa:	2b0f      	cmp	r3, #15
 8003bac:	d909      	bls.n	8003bc2 <UART_SetConfig+0x55e>
 8003bae:	6a3b      	ldr	r3, [r7, #32]
 8003bb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bb4:	d205      	bcs.n	8003bc2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003bb6:	6a3b      	ldr	r3, [r7, #32]
 8003bb8:	b29a      	uxth	r2, r3
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	60da      	str	r2, [r3, #12]
 8003bc0:	e002      	b.n	8003bc8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	2200      	movs	r2, #0
 8003be2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8003be4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3730      	adds	r7, #48	; 0x30
 8003bec:	46bd      	mov	sp, r7
 8003bee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bf2:	bf00      	nop
 8003bf4:	08006ff4 	.word	0x08006ff4
 8003bf8:	00f42400 	.word	0x00f42400

08003bfc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00a      	beq.n	8003c26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	430a      	orrs	r2, r1
 8003c24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2a:	f003 0302 	and.w	r3, r3, #2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00a      	beq.n	8003c48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	430a      	orrs	r2, r1
 8003c46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c4c:	f003 0304 	and.w	r3, r3, #4
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00a      	beq.n	8003c6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	430a      	orrs	r2, r1
 8003c68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c6e:	f003 0308 	and.w	r3, r3, #8
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00a      	beq.n	8003c8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c90:	f003 0310 	and.w	r3, r3, #16
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00a      	beq.n	8003cae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	430a      	orrs	r2, r1
 8003cac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb2:	f003 0320 	and.w	r3, r3, #32
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d00a      	beq.n	8003cd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	430a      	orrs	r2, r1
 8003cce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d01a      	beq.n	8003d12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cf6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cfa:	d10a      	bne.n	8003d12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00a      	beq.n	8003d34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	430a      	orrs	r2, r1
 8003d32:	605a      	str	r2, [r3, #4]
  }
}
 8003d34:	bf00      	nop
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b086      	sub	sp, #24
 8003d44:	af02      	add	r7, sp, #8
 8003d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003d50:	f7fd fd08 	bl	8001764 <HAL_GetTick>
 8003d54:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0308 	and.w	r3, r3, #8
 8003d60:	2b08      	cmp	r3, #8
 8003d62:	d10e      	bne.n	8003d82 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d68:	9300      	str	r3, [sp, #0]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f000 f82f 	bl	8003dd6 <UART_WaitOnFlagUntilTimeout>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d001      	beq.n	8003d82 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e025      	b.n	8003dce <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0304 	and.w	r3, r3, #4
 8003d8c:	2b04      	cmp	r3, #4
 8003d8e:	d10e      	bne.n	8003dae <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d94:	9300      	str	r3, [sp, #0]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 f819 	bl	8003dd6 <UART_WaitOnFlagUntilTimeout>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d001      	beq.n	8003dae <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e00f      	b.n	8003dce <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2220      	movs	r2, #32
 8003db2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2220      	movs	r2, #32
 8003dba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3710      	adds	r7, #16
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}

08003dd6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003dd6:	b580      	push	{r7, lr}
 8003dd8:	b09c      	sub	sp, #112	; 0x70
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	60f8      	str	r0, [r7, #12]
 8003dde:	60b9      	str	r1, [r7, #8]
 8003de0:	603b      	str	r3, [r7, #0]
 8003de2:	4613      	mov	r3, r2
 8003de4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003de6:	e0a9      	b.n	8003f3c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003de8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dee:	f000 80a5 	beq.w	8003f3c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003df2:	f7fd fcb7 	bl	8001764 <HAL_GetTick>
 8003df6:	4602      	mov	r2, r0
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	1ad3      	subs	r3, r2, r3
 8003dfc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d302      	bcc.n	8003e08 <UART_WaitOnFlagUntilTimeout+0x32>
 8003e02:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d140      	bne.n	8003e8a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e10:	e853 3f00 	ldrex	r3, [r3]
 8003e14:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003e16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e18:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003e1c:	667b      	str	r3, [r7, #100]	; 0x64
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	461a      	mov	r2, r3
 8003e24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e26:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e28:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e2a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003e2c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003e2e:	e841 2300 	strex	r3, r2, [r1]
 8003e32:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003e34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1e6      	bne.n	8003e08 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	3308      	adds	r3, #8
 8003e40:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e44:	e853 3f00 	ldrex	r3, [r3]
 8003e48:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003e4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e4c:	f023 0301 	bic.w	r3, r3, #1
 8003e50:	663b      	str	r3, [r7, #96]	; 0x60
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	3308      	adds	r3, #8
 8003e58:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003e5a:	64ba      	str	r2, [r7, #72]	; 0x48
 8003e5c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e5e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003e60:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003e62:	e841 2300 	strex	r3, r2, [r1]
 8003e66:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003e68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1e5      	bne.n	8003e3a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2220      	movs	r2, #32
 8003e72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2220      	movs	r2, #32
 8003e7a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	e069      	b.n	8003f5e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0304 	and.w	r3, r3, #4
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d051      	beq.n	8003f3c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	69db      	ldr	r3, [r3, #28]
 8003e9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ea2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ea6:	d149      	bne.n	8003f3c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003eb0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eba:	e853 3f00 	ldrex	r3, [r3]
 8003ebe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003ec6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	461a      	mov	r2, r3
 8003ece:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ed0:	637b      	str	r3, [r7, #52]	; 0x34
 8003ed2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003ed6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ed8:	e841 2300 	strex	r3, r2, [r1]
 8003edc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d1e6      	bne.n	8003eb2 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	3308      	adds	r3, #8
 8003eea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	e853 3f00 	ldrex	r3, [r3]
 8003ef2:	613b      	str	r3, [r7, #16]
   return(result);
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	f023 0301 	bic.w	r3, r3, #1
 8003efa:	66bb      	str	r3, [r7, #104]	; 0x68
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	3308      	adds	r3, #8
 8003f02:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003f04:	623a      	str	r2, [r7, #32]
 8003f06:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f08:	69f9      	ldr	r1, [r7, #28]
 8003f0a:	6a3a      	ldr	r2, [r7, #32]
 8003f0c:	e841 2300 	strex	r3, r2, [r1]
 8003f10:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1e5      	bne.n	8003ee4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2220      	movs	r2, #32
 8003f1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2220      	movs	r2, #32
 8003f24:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	e010      	b.n	8003f5e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	69da      	ldr	r2, [r3, #28]
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	4013      	ands	r3, r2
 8003f46:	68ba      	ldr	r2, [r7, #8]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	bf0c      	ite	eq
 8003f4c:	2301      	moveq	r3, #1
 8003f4e:	2300      	movne	r3, #0
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	461a      	mov	r2, r3
 8003f54:	79fb      	ldrb	r3, [r7, #7]
 8003f56:	429a      	cmp	r2, r3
 8003f58:	f43f af46 	beq.w	8003de8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3770      	adds	r7, #112	; 0x70
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003f66:	b480      	push	{r7}
 8003f68:	b085      	sub	sp, #20
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d101      	bne.n	8003f7c <HAL_UARTEx_DisableFifoMode+0x16>
 8003f78:	2302      	movs	r3, #2
 8003f7a:	e027      	b.n	8003fcc <HAL_UARTEx_DisableFifoMode+0x66>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2224      	movs	r2, #36	; 0x24
 8003f88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f022 0201 	bic.w	r2, r2, #1
 8003fa2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003faa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2220      	movs	r2, #32
 8003fbe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3714      	adds	r7, #20
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b084      	sub	sp, #16
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d101      	bne.n	8003ff0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003fec:	2302      	movs	r3, #2
 8003fee:	e02d      	b.n	800404c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2224      	movs	r2, #36	; 0x24
 8003ffc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 0201 	bic.w	r2, r2, #1
 8004016:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	430a      	orrs	r2, r1
 800402a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f000 f84f 	bl	80040d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	68fa      	ldr	r2, [r7, #12]
 8004038:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2220      	movs	r2, #32
 800403e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3710      	adds	r7, #16
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004064:	2b01      	cmp	r3, #1
 8004066:	d101      	bne.n	800406c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004068:	2302      	movs	r3, #2
 800406a:	e02d      	b.n	80040c8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2224      	movs	r2, #36	; 0x24
 8004078:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f022 0201 	bic.w	r2, r2, #1
 8004092:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	683a      	ldr	r2, [r7, #0]
 80040a4:	430a      	orrs	r2, r1
 80040a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f000 f811 	bl	80040d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68fa      	ldr	r2, [r7, #12]
 80040b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2220      	movs	r2, #32
 80040ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80040c6:	2300      	movs	r3, #0
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3710      	adds	r7, #16
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b085      	sub	sp, #20
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d108      	bne.n	80040f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80040f0:	e031      	b.n	8004156 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80040f2:	2308      	movs	r3, #8
 80040f4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80040f6:	2308      	movs	r3, #8
 80040f8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	0e5b      	lsrs	r3, r3, #25
 8004102:	b2db      	uxtb	r3, r3
 8004104:	f003 0307 	and.w	r3, r3, #7
 8004108:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	0f5b      	lsrs	r3, r3, #29
 8004112:	b2db      	uxtb	r3, r3
 8004114:	f003 0307 	and.w	r3, r3, #7
 8004118:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800411a:	7bbb      	ldrb	r3, [r7, #14]
 800411c:	7b3a      	ldrb	r2, [r7, #12]
 800411e:	4911      	ldr	r1, [pc, #68]	; (8004164 <UARTEx_SetNbDataToProcess+0x94>)
 8004120:	5c8a      	ldrb	r2, [r1, r2]
 8004122:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004126:	7b3a      	ldrb	r2, [r7, #12]
 8004128:	490f      	ldr	r1, [pc, #60]	; (8004168 <UARTEx_SetNbDataToProcess+0x98>)
 800412a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800412c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004130:	b29a      	uxth	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004138:	7bfb      	ldrb	r3, [r7, #15]
 800413a:	7b7a      	ldrb	r2, [r7, #13]
 800413c:	4909      	ldr	r1, [pc, #36]	; (8004164 <UARTEx_SetNbDataToProcess+0x94>)
 800413e:	5c8a      	ldrb	r2, [r1, r2]
 8004140:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004144:	7b7a      	ldrb	r2, [r7, #13]
 8004146:	4908      	ldr	r1, [pc, #32]	; (8004168 <UARTEx_SetNbDataToProcess+0x98>)
 8004148:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800414a:	fb93 f3f2 	sdiv	r3, r3, r2
 800414e:	b29a      	uxth	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004156:	bf00      	nop
 8004158:	3714      	adds	r7, #20
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	0800700c 	.word	0x0800700c
 8004168:	08007014 	.word	0x08007014

0800416c <__errno>:
 800416c:	4b01      	ldr	r3, [pc, #4]	; (8004174 <__errno+0x8>)
 800416e:	6818      	ldr	r0, [r3, #0]
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop
 8004174:	2000000c 	.word	0x2000000c

08004178 <__libc_init_array>:
 8004178:	b570      	push	{r4, r5, r6, lr}
 800417a:	4d0d      	ldr	r5, [pc, #52]	; (80041b0 <__libc_init_array+0x38>)
 800417c:	4c0d      	ldr	r4, [pc, #52]	; (80041b4 <__libc_init_array+0x3c>)
 800417e:	1b64      	subs	r4, r4, r5
 8004180:	10a4      	asrs	r4, r4, #2
 8004182:	2600      	movs	r6, #0
 8004184:	42a6      	cmp	r6, r4
 8004186:	d109      	bne.n	800419c <__libc_init_array+0x24>
 8004188:	4d0b      	ldr	r5, [pc, #44]	; (80041b8 <__libc_init_array+0x40>)
 800418a:	4c0c      	ldr	r4, [pc, #48]	; (80041bc <__libc_init_array+0x44>)
 800418c:	f002 ff18 	bl	8006fc0 <_init>
 8004190:	1b64      	subs	r4, r4, r5
 8004192:	10a4      	asrs	r4, r4, #2
 8004194:	2600      	movs	r6, #0
 8004196:	42a6      	cmp	r6, r4
 8004198:	d105      	bne.n	80041a6 <__libc_init_array+0x2e>
 800419a:	bd70      	pop	{r4, r5, r6, pc}
 800419c:	f855 3b04 	ldr.w	r3, [r5], #4
 80041a0:	4798      	blx	r3
 80041a2:	3601      	adds	r6, #1
 80041a4:	e7ee      	b.n	8004184 <__libc_init_array+0xc>
 80041a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80041aa:	4798      	blx	r3
 80041ac:	3601      	adds	r6, #1
 80041ae:	e7f2      	b.n	8004196 <__libc_init_array+0x1e>
 80041b0:	080073fc 	.word	0x080073fc
 80041b4:	080073fc 	.word	0x080073fc
 80041b8:	080073fc 	.word	0x080073fc
 80041bc:	08007400 	.word	0x08007400

080041c0 <memset>:
 80041c0:	4402      	add	r2, r0
 80041c2:	4603      	mov	r3, r0
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d100      	bne.n	80041ca <memset+0xa>
 80041c8:	4770      	bx	lr
 80041ca:	f803 1b01 	strb.w	r1, [r3], #1
 80041ce:	e7f9      	b.n	80041c4 <memset+0x4>

080041d0 <__cvt>:
 80041d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041d4:	ec55 4b10 	vmov	r4, r5, d0
 80041d8:	2d00      	cmp	r5, #0
 80041da:	460e      	mov	r6, r1
 80041dc:	4619      	mov	r1, r3
 80041de:	462b      	mov	r3, r5
 80041e0:	bfbb      	ittet	lt
 80041e2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80041e6:	461d      	movlt	r5, r3
 80041e8:	2300      	movge	r3, #0
 80041ea:	232d      	movlt	r3, #45	; 0x2d
 80041ec:	700b      	strb	r3, [r1, #0]
 80041ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80041f0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80041f4:	4691      	mov	r9, r2
 80041f6:	f023 0820 	bic.w	r8, r3, #32
 80041fa:	bfbc      	itt	lt
 80041fc:	4622      	movlt	r2, r4
 80041fe:	4614      	movlt	r4, r2
 8004200:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004204:	d005      	beq.n	8004212 <__cvt+0x42>
 8004206:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800420a:	d100      	bne.n	800420e <__cvt+0x3e>
 800420c:	3601      	adds	r6, #1
 800420e:	2102      	movs	r1, #2
 8004210:	e000      	b.n	8004214 <__cvt+0x44>
 8004212:	2103      	movs	r1, #3
 8004214:	ab03      	add	r3, sp, #12
 8004216:	9301      	str	r3, [sp, #4]
 8004218:	ab02      	add	r3, sp, #8
 800421a:	9300      	str	r3, [sp, #0]
 800421c:	ec45 4b10 	vmov	d0, r4, r5
 8004220:	4653      	mov	r3, sl
 8004222:	4632      	mov	r2, r6
 8004224:	f000 fd00 	bl	8004c28 <_dtoa_r>
 8004228:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800422c:	4607      	mov	r7, r0
 800422e:	d102      	bne.n	8004236 <__cvt+0x66>
 8004230:	f019 0f01 	tst.w	r9, #1
 8004234:	d022      	beq.n	800427c <__cvt+0xac>
 8004236:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800423a:	eb07 0906 	add.w	r9, r7, r6
 800423e:	d110      	bne.n	8004262 <__cvt+0x92>
 8004240:	783b      	ldrb	r3, [r7, #0]
 8004242:	2b30      	cmp	r3, #48	; 0x30
 8004244:	d10a      	bne.n	800425c <__cvt+0x8c>
 8004246:	2200      	movs	r2, #0
 8004248:	2300      	movs	r3, #0
 800424a:	4620      	mov	r0, r4
 800424c:	4629      	mov	r1, r5
 800424e:	f7fc fc63 	bl	8000b18 <__aeabi_dcmpeq>
 8004252:	b918      	cbnz	r0, 800425c <__cvt+0x8c>
 8004254:	f1c6 0601 	rsb	r6, r6, #1
 8004258:	f8ca 6000 	str.w	r6, [sl]
 800425c:	f8da 3000 	ldr.w	r3, [sl]
 8004260:	4499      	add	r9, r3
 8004262:	2200      	movs	r2, #0
 8004264:	2300      	movs	r3, #0
 8004266:	4620      	mov	r0, r4
 8004268:	4629      	mov	r1, r5
 800426a:	f7fc fc55 	bl	8000b18 <__aeabi_dcmpeq>
 800426e:	b108      	cbz	r0, 8004274 <__cvt+0xa4>
 8004270:	f8cd 900c 	str.w	r9, [sp, #12]
 8004274:	2230      	movs	r2, #48	; 0x30
 8004276:	9b03      	ldr	r3, [sp, #12]
 8004278:	454b      	cmp	r3, r9
 800427a:	d307      	bcc.n	800428c <__cvt+0xbc>
 800427c:	9b03      	ldr	r3, [sp, #12]
 800427e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004280:	1bdb      	subs	r3, r3, r7
 8004282:	4638      	mov	r0, r7
 8004284:	6013      	str	r3, [r2, #0]
 8004286:	b004      	add	sp, #16
 8004288:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800428c:	1c59      	adds	r1, r3, #1
 800428e:	9103      	str	r1, [sp, #12]
 8004290:	701a      	strb	r2, [r3, #0]
 8004292:	e7f0      	b.n	8004276 <__cvt+0xa6>

08004294 <__exponent>:
 8004294:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004296:	4603      	mov	r3, r0
 8004298:	2900      	cmp	r1, #0
 800429a:	bfb8      	it	lt
 800429c:	4249      	neglt	r1, r1
 800429e:	f803 2b02 	strb.w	r2, [r3], #2
 80042a2:	bfb4      	ite	lt
 80042a4:	222d      	movlt	r2, #45	; 0x2d
 80042a6:	222b      	movge	r2, #43	; 0x2b
 80042a8:	2909      	cmp	r1, #9
 80042aa:	7042      	strb	r2, [r0, #1]
 80042ac:	dd2a      	ble.n	8004304 <__exponent+0x70>
 80042ae:	f10d 0407 	add.w	r4, sp, #7
 80042b2:	46a4      	mov	ip, r4
 80042b4:	270a      	movs	r7, #10
 80042b6:	46a6      	mov	lr, r4
 80042b8:	460a      	mov	r2, r1
 80042ba:	fb91 f6f7 	sdiv	r6, r1, r7
 80042be:	fb07 1516 	mls	r5, r7, r6, r1
 80042c2:	3530      	adds	r5, #48	; 0x30
 80042c4:	2a63      	cmp	r2, #99	; 0x63
 80042c6:	f104 34ff 	add.w	r4, r4, #4294967295
 80042ca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80042ce:	4631      	mov	r1, r6
 80042d0:	dcf1      	bgt.n	80042b6 <__exponent+0x22>
 80042d2:	3130      	adds	r1, #48	; 0x30
 80042d4:	f1ae 0502 	sub.w	r5, lr, #2
 80042d8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80042dc:	1c44      	adds	r4, r0, #1
 80042de:	4629      	mov	r1, r5
 80042e0:	4561      	cmp	r1, ip
 80042e2:	d30a      	bcc.n	80042fa <__exponent+0x66>
 80042e4:	f10d 0209 	add.w	r2, sp, #9
 80042e8:	eba2 020e 	sub.w	r2, r2, lr
 80042ec:	4565      	cmp	r5, ip
 80042ee:	bf88      	it	hi
 80042f0:	2200      	movhi	r2, #0
 80042f2:	4413      	add	r3, r2
 80042f4:	1a18      	subs	r0, r3, r0
 80042f6:	b003      	add	sp, #12
 80042f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80042fe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004302:	e7ed      	b.n	80042e0 <__exponent+0x4c>
 8004304:	2330      	movs	r3, #48	; 0x30
 8004306:	3130      	adds	r1, #48	; 0x30
 8004308:	7083      	strb	r3, [r0, #2]
 800430a:	70c1      	strb	r1, [r0, #3]
 800430c:	1d03      	adds	r3, r0, #4
 800430e:	e7f1      	b.n	80042f4 <__exponent+0x60>

08004310 <_printf_float>:
 8004310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004314:	ed2d 8b02 	vpush	{d8}
 8004318:	b08d      	sub	sp, #52	; 0x34
 800431a:	460c      	mov	r4, r1
 800431c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004320:	4616      	mov	r6, r2
 8004322:	461f      	mov	r7, r3
 8004324:	4605      	mov	r5, r0
 8004326:	f001 fa6d 	bl	8005804 <_localeconv_r>
 800432a:	f8d0 a000 	ldr.w	sl, [r0]
 800432e:	4650      	mov	r0, sl
 8004330:	f7fb ff76 	bl	8000220 <strlen>
 8004334:	2300      	movs	r3, #0
 8004336:	930a      	str	r3, [sp, #40]	; 0x28
 8004338:	6823      	ldr	r3, [r4, #0]
 800433a:	9305      	str	r3, [sp, #20]
 800433c:	f8d8 3000 	ldr.w	r3, [r8]
 8004340:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004344:	3307      	adds	r3, #7
 8004346:	f023 0307 	bic.w	r3, r3, #7
 800434a:	f103 0208 	add.w	r2, r3, #8
 800434e:	f8c8 2000 	str.w	r2, [r8]
 8004352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004356:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800435a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800435e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004362:	9307      	str	r3, [sp, #28]
 8004364:	f8cd 8018 	str.w	r8, [sp, #24]
 8004368:	ee08 0a10 	vmov	s16, r0
 800436c:	4b9f      	ldr	r3, [pc, #636]	; (80045ec <_printf_float+0x2dc>)
 800436e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004372:	f04f 32ff 	mov.w	r2, #4294967295
 8004376:	f7fc fc01 	bl	8000b7c <__aeabi_dcmpun>
 800437a:	bb88      	cbnz	r0, 80043e0 <_printf_float+0xd0>
 800437c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004380:	4b9a      	ldr	r3, [pc, #616]	; (80045ec <_printf_float+0x2dc>)
 8004382:	f04f 32ff 	mov.w	r2, #4294967295
 8004386:	f7fc fbdb 	bl	8000b40 <__aeabi_dcmple>
 800438a:	bb48      	cbnz	r0, 80043e0 <_printf_float+0xd0>
 800438c:	2200      	movs	r2, #0
 800438e:	2300      	movs	r3, #0
 8004390:	4640      	mov	r0, r8
 8004392:	4649      	mov	r1, r9
 8004394:	f7fc fbca 	bl	8000b2c <__aeabi_dcmplt>
 8004398:	b110      	cbz	r0, 80043a0 <_printf_float+0x90>
 800439a:	232d      	movs	r3, #45	; 0x2d
 800439c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043a0:	4b93      	ldr	r3, [pc, #588]	; (80045f0 <_printf_float+0x2e0>)
 80043a2:	4894      	ldr	r0, [pc, #592]	; (80045f4 <_printf_float+0x2e4>)
 80043a4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80043a8:	bf94      	ite	ls
 80043aa:	4698      	movls	r8, r3
 80043ac:	4680      	movhi	r8, r0
 80043ae:	2303      	movs	r3, #3
 80043b0:	6123      	str	r3, [r4, #16]
 80043b2:	9b05      	ldr	r3, [sp, #20]
 80043b4:	f023 0204 	bic.w	r2, r3, #4
 80043b8:	6022      	str	r2, [r4, #0]
 80043ba:	f04f 0900 	mov.w	r9, #0
 80043be:	9700      	str	r7, [sp, #0]
 80043c0:	4633      	mov	r3, r6
 80043c2:	aa0b      	add	r2, sp, #44	; 0x2c
 80043c4:	4621      	mov	r1, r4
 80043c6:	4628      	mov	r0, r5
 80043c8:	f000 f9d8 	bl	800477c <_printf_common>
 80043cc:	3001      	adds	r0, #1
 80043ce:	f040 8090 	bne.w	80044f2 <_printf_float+0x1e2>
 80043d2:	f04f 30ff 	mov.w	r0, #4294967295
 80043d6:	b00d      	add	sp, #52	; 0x34
 80043d8:	ecbd 8b02 	vpop	{d8}
 80043dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043e0:	4642      	mov	r2, r8
 80043e2:	464b      	mov	r3, r9
 80043e4:	4640      	mov	r0, r8
 80043e6:	4649      	mov	r1, r9
 80043e8:	f7fc fbc8 	bl	8000b7c <__aeabi_dcmpun>
 80043ec:	b140      	cbz	r0, 8004400 <_printf_float+0xf0>
 80043ee:	464b      	mov	r3, r9
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	bfbc      	itt	lt
 80043f4:	232d      	movlt	r3, #45	; 0x2d
 80043f6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80043fa:	487f      	ldr	r0, [pc, #508]	; (80045f8 <_printf_float+0x2e8>)
 80043fc:	4b7f      	ldr	r3, [pc, #508]	; (80045fc <_printf_float+0x2ec>)
 80043fe:	e7d1      	b.n	80043a4 <_printf_float+0x94>
 8004400:	6863      	ldr	r3, [r4, #4]
 8004402:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004406:	9206      	str	r2, [sp, #24]
 8004408:	1c5a      	adds	r2, r3, #1
 800440a:	d13f      	bne.n	800448c <_printf_float+0x17c>
 800440c:	2306      	movs	r3, #6
 800440e:	6063      	str	r3, [r4, #4]
 8004410:	9b05      	ldr	r3, [sp, #20]
 8004412:	6861      	ldr	r1, [r4, #4]
 8004414:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004418:	2300      	movs	r3, #0
 800441a:	9303      	str	r3, [sp, #12]
 800441c:	ab0a      	add	r3, sp, #40	; 0x28
 800441e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004422:	ab09      	add	r3, sp, #36	; 0x24
 8004424:	ec49 8b10 	vmov	d0, r8, r9
 8004428:	9300      	str	r3, [sp, #0]
 800442a:	6022      	str	r2, [r4, #0]
 800442c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004430:	4628      	mov	r0, r5
 8004432:	f7ff fecd 	bl	80041d0 <__cvt>
 8004436:	9b06      	ldr	r3, [sp, #24]
 8004438:	9909      	ldr	r1, [sp, #36]	; 0x24
 800443a:	2b47      	cmp	r3, #71	; 0x47
 800443c:	4680      	mov	r8, r0
 800443e:	d108      	bne.n	8004452 <_printf_float+0x142>
 8004440:	1cc8      	adds	r0, r1, #3
 8004442:	db02      	blt.n	800444a <_printf_float+0x13a>
 8004444:	6863      	ldr	r3, [r4, #4]
 8004446:	4299      	cmp	r1, r3
 8004448:	dd41      	ble.n	80044ce <_printf_float+0x1be>
 800444a:	f1ab 0b02 	sub.w	fp, fp, #2
 800444e:	fa5f fb8b 	uxtb.w	fp, fp
 8004452:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004456:	d820      	bhi.n	800449a <_printf_float+0x18a>
 8004458:	3901      	subs	r1, #1
 800445a:	465a      	mov	r2, fp
 800445c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004460:	9109      	str	r1, [sp, #36]	; 0x24
 8004462:	f7ff ff17 	bl	8004294 <__exponent>
 8004466:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004468:	1813      	adds	r3, r2, r0
 800446a:	2a01      	cmp	r2, #1
 800446c:	4681      	mov	r9, r0
 800446e:	6123      	str	r3, [r4, #16]
 8004470:	dc02      	bgt.n	8004478 <_printf_float+0x168>
 8004472:	6822      	ldr	r2, [r4, #0]
 8004474:	07d2      	lsls	r2, r2, #31
 8004476:	d501      	bpl.n	800447c <_printf_float+0x16c>
 8004478:	3301      	adds	r3, #1
 800447a:	6123      	str	r3, [r4, #16]
 800447c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004480:	2b00      	cmp	r3, #0
 8004482:	d09c      	beq.n	80043be <_printf_float+0xae>
 8004484:	232d      	movs	r3, #45	; 0x2d
 8004486:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800448a:	e798      	b.n	80043be <_printf_float+0xae>
 800448c:	9a06      	ldr	r2, [sp, #24]
 800448e:	2a47      	cmp	r2, #71	; 0x47
 8004490:	d1be      	bne.n	8004410 <_printf_float+0x100>
 8004492:	2b00      	cmp	r3, #0
 8004494:	d1bc      	bne.n	8004410 <_printf_float+0x100>
 8004496:	2301      	movs	r3, #1
 8004498:	e7b9      	b.n	800440e <_printf_float+0xfe>
 800449a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800449e:	d118      	bne.n	80044d2 <_printf_float+0x1c2>
 80044a0:	2900      	cmp	r1, #0
 80044a2:	6863      	ldr	r3, [r4, #4]
 80044a4:	dd0b      	ble.n	80044be <_printf_float+0x1ae>
 80044a6:	6121      	str	r1, [r4, #16]
 80044a8:	b913      	cbnz	r3, 80044b0 <_printf_float+0x1a0>
 80044aa:	6822      	ldr	r2, [r4, #0]
 80044ac:	07d0      	lsls	r0, r2, #31
 80044ae:	d502      	bpl.n	80044b6 <_printf_float+0x1a6>
 80044b0:	3301      	adds	r3, #1
 80044b2:	440b      	add	r3, r1
 80044b4:	6123      	str	r3, [r4, #16]
 80044b6:	65a1      	str	r1, [r4, #88]	; 0x58
 80044b8:	f04f 0900 	mov.w	r9, #0
 80044bc:	e7de      	b.n	800447c <_printf_float+0x16c>
 80044be:	b913      	cbnz	r3, 80044c6 <_printf_float+0x1b6>
 80044c0:	6822      	ldr	r2, [r4, #0]
 80044c2:	07d2      	lsls	r2, r2, #31
 80044c4:	d501      	bpl.n	80044ca <_printf_float+0x1ba>
 80044c6:	3302      	adds	r3, #2
 80044c8:	e7f4      	b.n	80044b4 <_printf_float+0x1a4>
 80044ca:	2301      	movs	r3, #1
 80044cc:	e7f2      	b.n	80044b4 <_printf_float+0x1a4>
 80044ce:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80044d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044d4:	4299      	cmp	r1, r3
 80044d6:	db05      	blt.n	80044e4 <_printf_float+0x1d4>
 80044d8:	6823      	ldr	r3, [r4, #0]
 80044da:	6121      	str	r1, [r4, #16]
 80044dc:	07d8      	lsls	r0, r3, #31
 80044de:	d5ea      	bpl.n	80044b6 <_printf_float+0x1a6>
 80044e0:	1c4b      	adds	r3, r1, #1
 80044e2:	e7e7      	b.n	80044b4 <_printf_float+0x1a4>
 80044e4:	2900      	cmp	r1, #0
 80044e6:	bfd4      	ite	le
 80044e8:	f1c1 0202 	rsble	r2, r1, #2
 80044ec:	2201      	movgt	r2, #1
 80044ee:	4413      	add	r3, r2
 80044f0:	e7e0      	b.n	80044b4 <_printf_float+0x1a4>
 80044f2:	6823      	ldr	r3, [r4, #0]
 80044f4:	055a      	lsls	r2, r3, #21
 80044f6:	d407      	bmi.n	8004508 <_printf_float+0x1f8>
 80044f8:	6923      	ldr	r3, [r4, #16]
 80044fa:	4642      	mov	r2, r8
 80044fc:	4631      	mov	r1, r6
 80044fe:	4628      	mov	r0, r5
 8004500:	47b8      	blx	r7
 8004502:	3001      	adds	r0, #1
 8004504:	d12c      	bne.n	8004560 <_printf_float+0x250>
 8004506:	e764      	b.n	80043d2 <_printf_float+0xc2>
 8004508:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800450c:	f240 80e0 	bls.w	80046d0 <_printf_float+0x3c0>
 8004510:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004514:	2200      	movs	r2, #0
 8004516:	2300      	movs	r3, #0
 8004518:	f7fc fafe 	bl	8000b18 <__aeabi_dcmpeq>
 800451c:	2800      	cmp	r0, #0
 800451e:	d034      	beq.n	800458a <_printf_float+0x27a>
 8004520:	4a37      	ldr	r2, [pc, #220]	; (8004600 <_printf_float+0x2f0>)
 8004522:	2301      	movs	r3, #1
 8004524:	4631      	mov	r1, r6
 8004526:	4628      	mov	r0, r5
 8004528:	47b8      	blx	r7
 800452a:	3001      	adds	r0, #1
 800452c:	f43f af51 	beq.w	80043d2 <_printf_float+0xc2>
 8004530:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004534:	429a      	cmp	r2, r3
 8004536:	db02      	blt.n	800453e <_printf_float+0x22e>
 8004538:	6823      	ldr	r3, [r4, #0]
 800453a:	07d8      	lsls	r0, r3, #31
 800453c:	d510      	bpl.n	8004560 <_printf_float+0x250>
 800453e:	ee18 3a10 	vmov	r3, s16
 8004542:	4652      	mov	r2, sl
 8004544:	4631      	mov	r1, r6
 8004546:	4628      	mov	r0, r5
 8004548:	47b8      	blx	r7
 800454a:	3001      	adds	r0, #1
 800454c:	f43f af41 	beq.w	80043d2 <_printf_float+0xc2>
 8004550:	f04f 0800 	mov.w	r8, #0
 8004554:	f104 091a 	add.w	r9, r4, #26
 8004558:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800455a:	3b01      	subs	r3, #1
 800455c:	4543      	cmp	r3, r8
 800455e:	dc09      	bgt.n	8004574 <_printf_float+0x264>
 8004560:	6823      	ldr	r3, [r4, #0]
 8004562:	079b      	lsls	r3, r3, #30
 8004564:	f100 8105 	bmi.w	8004772 <_printf_float+0x462>
 8004568:	68e0      	ldr	r0, [r4, #12]
 800456a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800456c:	4298      	cmp	r0, r3
 800456e:	bfb8      	it	lt
 8004570:	4618      	movlt	r0, r3
 8004572:	e730      	b.n	80043d6 <_printf_float+0xc6>
 8004574:	2301      	movs	r3, #1
 8004576:	464a      	mov	r2, r9
 8004578:	4631      	mov	r1, r6
 800457a:	4628      	mov	r0, r5
 800457c:	47b8      	blx	r7
 800457e:	3001      	adds	r0, #1
 8004580:	f43f af27 	beq.w	80043d2 <_printf_float+0xc2>
 8004584:	f108 0801 	add.w	r8, r8, #1
 8004588:	e7e6      	b.n	8004558 <_printf_float+0x248>
 800458a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800458c:	2b00      	cmp	r3, #0
 800458e:	dc39      	bgt.n	8004604 <_printf_float+0x2f4>
 8004590:	4a1b      	ldr	r2, [pc, #108]	; (8004600 <_printf_float+0x2f0>)
 8004592:	2301      	movs	r3, #1
 8004594:	4631      	mov	r1, r6
 8004596:	4628      	mov	r0, r5
 8004598:	47b8      	blx	r7
 800459a:	3001      	adds	r0, #1
 800459c:	f43f af19 	beq.w	80043d2 <_printf_float+0xc2>
 80045a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80045a4:	4313      	orrs	r3, r2
 80045a6:	d102      	bne.n	80045ae <_printf_float+0x29e>
 80045a8:	6823      	ldr	r3, [r4, #0]
 80045aa:	07d9      	lsls	r1, r3, #31
 80045ac:	d5d8      	bpl.n	8004560 <_printf_float+0x250>
 80045ae:	ee18 3a10 	vmov	r3, s16
 80045b2:	4652      	mov	r2, sl
 80045b4:	4631      	mov	r1, r6
 80045b6:	4628      	mov	r0, r5
 80045b8:	47b8      	blx	r7
 80045ba:	3001      	adds	r0, #1
 80045bc:	f43f af09 	beq.w	80043d2 <_printf_float+0xc2>
 80045c0:	f04f 0900 	mov.w	r9, #0
 80045c4:	f104 0a1a 	add.w	sl, r4, #26
 80045c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045ca:	425b      	negs	r3, r3
 80045cc:	454b      	cmp	r3, r9
 80045ce:	dc01      	bgt.n	80045d4 <_printf_float+0x2c4>
 80045d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045d2:	e792      	b.n	80044fa <_printf_float+0x1ea>
 80045d4:	2301      	movs	r3, #1
 80045d6:	4652      	mov	r2, sl
 80045d8:	4631      	mov	r1, r6
 80045da:	4628      	mov	r0, r5
 80045dc:	47b8      	blx	r7
 80045de:	3001      	adds	r0, #1
 80045e0:	f43f aef7 	beq.w	80043d2 <_printf_float+0xc2>
 80045e4:	f109 0901 	add.w	r9, r9, #1
 80045e8:	e7ee      	b.n	80045c8 <_printf_float+0x2b8>
 80045ea:	bf00      	nop
 80045ec:	7fefffff 	.word	0x7fefffff
 80045f0:	08007020 	.word	0x08007020
 80045f4:	08007024 	.word	0x08007024
 80045f8:	0800702c 	.word	0x0800702c
 80045fc:	08007028 	.word	0x08007028
 8004600:	08007030 	.word	0x08007030
 8004604:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004606:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004608:	429a      	cmp	r2, r3
 800460a:	bfa8      	it	ge
 800460c:	461a      	movge	r2, r3
 800460e:	2a00      	cmp	r2, #0
 8004610:	4691      	mov	r9, r2
 8004612:	dc37      	bgt.n	8004684 <_printf_float+0x374>
 8004614:	f04f 0b00 	mov.w	fp, #0
 8004618:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800461c:	f104 021a 	add.w	r2, r4, #26
 8004620:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004622:	9305      	str	r3, [sp, #20]
 8004624:	eba3 0309 	sub.w	r3, r3, r9
 8004628:	455b      	cmp	r3, fp
 800462a:	dc33      	bgt.n	8004694 <_printf_float+0x384>
 800462c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004630:	429a      	cmp	r2, r3
 8004632:	db3b      	blt.n	80046ac <_printf_float+0x39c>
 8004634:	6823      	ldr	r3, [r4, #0]
 8004636:	07da      	lsls	r2, r3, #31
 8004638:	d438      	bmi.n	80046ac <_printf_float+0x39c>
 800463a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800463c:	9a05      	ldr	r2, [sp, #20]
 800463e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004640:	1a9a      	subs	r2, r3, r2
 8004642:	eba3 0901 	sub.w	r9, r3, r1
 8004646:	4591      	cmp	r9, r2
 8004648:	bfa8      	it	ge
 800464a:	4691      	movge	r9, r2
 800464c:	f1b9 0f00 	cmp.w	r9, #0
 8004650:	dc35      	bgt.n	80046be <_printf_float+0x3ae>
 8004652:	f04f 0800 	mov.w	r8, #0
 8004656:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800465a:	f104 0a1a 	add.w	sl, r4, #26
 800465e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004662:	1a9b      	subs	r3, r3, r2
 8004664:	eba3 0309 	sub.w	r3, r3, r9
 8004668:	4543      	cmp	r3, r8
 800466a:	f77f af79 	ble.w	8004560 <_printf_float+0x250>
 800466e:	2301      	movs	r3, #1
 8004670:	4652      	mov	r2, sl
 8004672:	4631      	mov	r1, r6
 8004674:	4628      	mov	r0, r5
 8004676:	47b8      	blx	r7
 8004678:	3001      	adds	r0, #1
 800467a:	f43f aeaa 	beq.w	80043d2 <_printf_float+0xc2>
 800467e:	f108 0801 	add.w	r8, r8, #1
 8004682:	e7ec      	b.n	800465e <_printf_float+0x34e>
 8004684:	4613      	mov	r3, r2
 8004686:	4631      	mov	r1, r6
 8004688:	4642      	mov	r2, r8
 800468a:	4628      	mov	r0, r5
 800468c:	47b8      	blx	r7
 800468e:	3001      	adds	r0, #1
 8004690:	d1c0      	bne.n	8004614 <_printf_float+0x304>
 8004692:	e69e      	b.n	80043d2 <_printf_float+0xc2>
 8004694:	2301      	movs	r3, #1
 8004696:	4631      	mov	r1, r6
 8004698:	4628      	mov	r0, r5
 800469a:	9205      	str	r2, [sp, #20]
 800469c:	47b8      	blx	r7
 800469e:	3001      	adds	r0, #1
 80046a0:	f43f ae97 	beq.w	80043d2 <_printf_float+0xc2>
 80046a4:	9a05      	ldr	r2, [sp, #20]
 80046a6:	f10b 0b01 	add.w	fp, fp, #1
 80046aa:	e7b9      	b.n	8004620 <_printf_float+0x310>
 80046ac:	ee18 3a10 	vmov	r3, s16
 80046b0:	4652      	mov	r2, sl
 80046b2:	4631      	mov	r1, r6
 80046b4:	4628      	mov	r0, r5
 80046b6:	47b8      	blx	r7
 80046b8:	3001      	adds	r0, #1
 80046ba:	d1be      	bne.n	800463a <_printf_float+0x32a>
 80046bc:	e689      	b.n	80043d2 <_printf_float+0xc2>
 80046be:	9a05      	ldr	r2, [sp, #20]
 80046c0:	464b      	mov	r3, r9
 80046c2:	4442      	add	r2, r8
 80046c4:	4631      	mov	r1, r6
 80046c6:	4628      	mov	r0, r5
 80046c8:	47b8      	blx	r7
 80046ca:	3001      	adds	r0, #1
 80046cc:	d1c1      	bne.n	8004652 <_printf_float+0x342>
 80046ce:	e680      	b.n	80043d2 <_printf_float+0xc2>
 80046d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80046d2:	2a01      	cmp	r2, #1
 80046d4:	dc01      	bgt.n	80046da <_printf_float+0x3ca>
 80046d6:	07db      	lsls	r3, r3, #31
 80046d8:	d538      	bpl.n	800474c <_printf_float+0x43c>
 80046da:	2301      	movs	r3, #1
 80046dc:	4642      	mov	r2, r8
 80046de:	4631      	mov	r1, r6
 80046e0:	4628      	mov	r0, r5
 80046e2:	47b8      	blx	r7
 80046e4:	3001      	adds	r0, #1
 80046e6:	f43f ae74 	beq.w	80043d2 <_printf_float+0xc2>
 80046ea:	ee18 3a10 	vmov	r3, s16
 80046ee:	4652      	mov	r2, sl
 80046f0:	4631      	mov	r1, r6
 80046f2:	4628      	mov	r0, r5
 80046f4:	47b8      	blx	r7
 80046f6:	3001      	adds	r0, #1
 80046f8:	f43f ae6b 	beq.w	80043d2 <_printf_float+0xc2>
 80046fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004700:	2200      	movs	r2, #0
 8004702:	2300      	movs	r3, #0
 8004704:	f7fc fa08 	bl	8000b18 <__aeabi_dcmpeq>
 8004708:	b9d8      	cbnz	r0, 8004742 <_printf_float+0x432>
 800470a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800470c:	f108 0201 	add.w	r2, r8, #1
 8004710:	3b01      	subs	r3, #1
 8004712:	4631      	mov	r1, r6
 8004714:	4628      	mov	r0, r5
 8004716:	47b8      	blx	r7
 8004718:	3001      	adds	r0, #1
 800471a:	d10e      	bne.n	800473a <_printf_float+0x42a>
 800471c:	e659      	b.n	80043d2 <_printf_float+0xc2>
 800471e:	2301      	movs	r3, #1
 8004720:	4652      	mov	r2, sl
 8004722:	4631      	mov	r1, r6
 8004724:	4628      	mov	r0, r5
 8004726:	47b8      	blx	r7
 8004728:	3001      	adds	r0, #1
 800472a:	f43f ae52 	beq.w	80043d2 <_printf_float+0xc2>
 800472e:	f108 0801 	add.w	r8, r8, #1
 8004732:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004734:	3b01      	subs	r3, #1
 8004736:	4543      	cmp	r3, r8
 8004738:	dcf1      	bgt.n	800471e <_printf_float+0x40e>
 800473a:	464b      	mov	r3, r9
 800473c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004740:	e6dc      	b.n	80044fc <_printf_float+0x1ec>
 8004742:	f04f 0800 	mov.w	r8, #0
 8004746:	f104 0a1a 	add.w	sl, r4, #26
 800474a:	e7f2      	b.n	8004732 <_printf_float+0x422>
 800474c:	2301      	movs	r3, #1
 800474e:	4642      	mov	r2, r8
 8004750:	e7df      	b.n	8004712 <_printf_float+0x402>
 8004752:	2301      	movs	r3, #1
 8004754:	464a      	mov	r2, r9
 8004756:	4631      	mov	r1, r6
 8004758:	4628      	mov	r0, r5
 800475a:	47b8      	blx	r7
 800475c:	3001      	adds	r0, #1
 800475e:	f43f ae38 	beq.w	80043d2 <_printf_float+0xc2>
 8004762:	f108 0801 	add.w	r8, r8, #1
 8004766:	68e3      	ldr	r3, [r4, #12]
 8004768:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800476a:	1a5b      	subs	r3, r3, r1
 800476c:	4543      	cmp	r3, r8
 800476e:	dcf0      	bgt.n	8004752 <_printf_float+0x442>
 8004770:	e6fa      	b.n	8004568 <_printf_float+0x258>
 8004772:	f04f 0800 	mov.w	r8, #0
 8004776:	f104 0919 	add.w	r9, r4, #25
 800477a:	e7f4      	b.n	8004766 <_printf_float+0x456>

0800477c <_printf_common>:
 800477c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004780:	4616      	mov	r6, r2
 8004782:	4699      	mov	r9, r3
 8004784:	688a      	ldr	r2, [r1, #8]
 8004786:	690b      	ldr	r3, [r1, #16]
 8004788:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800478c:	4293      	cmp	r3, r2
 800478e:	bfb8      	it	lt
 8004790:	4613      	movlt	r3, r2
 8004792:	6033      	str	r3, [r6, #0]
 8004794:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004798:	4607      	mov	r7, r0
 800479a:	460c      	mov	r4, r1
 800479c:	b10a      	cbz	r2, 80047a2 <_printf_common+0x26>
 800479e:	3301      	adds	r3, #1
 80047a0:	6033      	str	r3, [r6, #0]
 80047a2:	6823      	ldr	r3, [r4, #0]
 80047a4:	0699      	lsls	r1, r3, #26
 80047a6:	bf42      	ittt	mi
 80047a8:	6833      	ldrmi	r3, [r6, #0]
 80047aa:	3302      	addmi	r3, #2
 80047ac:	6033      	strmi	r3, [r6, #0]
 80047ae:	6825      	ldr	r5, [r4, #0]
 80047b0:	f015 0506 	ands.w	r5, r5, #6
 80047b4:	d106      	bne.n	80047c4 <_printf_common+0x48>
 80047b6:	f104 0a19 	add.w	sl, r4, #25
 80047ba:	68e3      	ldr	r3, [r4, #12]
 80047bc:	6832      	ldr	r2, [r6, #0]
 80047be:	1a9b      	subs	r3, r3, r2
 80047c0:	42ab      	cmp	r3, r5
 80047c2:	dc26      	bgt.n	8004812 <_printf_common+0x96>
 80047c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80047c8:	1e13      	subs	r3, r2, #0
 80047ca:	6822      	ldr	r2, [r4, #0]
 80047cc:	bf18      	it	ne
 80047ce:	2301      	movne	r3, #1
 80047d0:	0692      	lsls	r2, r2, #26
 80047d2:	d42b      	bmi.n	800482c <_printf_common+0xb0>
 80047d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80047d8:	4649      	mov	r1, r9
 80047da:	4638      	mov	r0, r7
 80047dc:	47c0      	blx	r8
 80047de:	3001      	adds	r0, #1
 80047e0:	d01e      	beq.n	8004820 <_printf_common+0xa4>
 80047e2:	6823      	ldr	r3, [r4, #0]
 80047e4:	68e5      	ldr	r5, [r4, #12]
 80047e6:	6832      	ldr	r2, [r6, #0]
 80047e8:	f003 0306 	and.w	r3, r3, #6
 80047ec:	2b04      	cmp	r3, #4
 80047ee:	bf08      	it	eq
 80047f0:	1aad      	subeq	r5, r5, r2
 80047f2:	68a3      	ldr	r3, [r4, #8]
 80047f4:	6922      	ldr	r2, [r4, #16]
 80047f6:	bf0c      	ite	eq
 80047f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047fc:	2500      	movne	r5, #0
 80047fe:	4293      	cmp	r3, r2
 8004800:	bfc4      	itt	gt
 8004802:	1a9b      	subgt	r3, r3, r2
 8004804:	18ed      	addgt	r5, r5, r3
 8004806:	2600      	movs	r6, #0
 8004808:	341a      	adds	r4, #26
 800480a:	42b5      	cmp	r5, r6
 800480c:	d11a      	bne.n	8004844 <_printf_common+0xc8>
 800480e:	2000      	movs	r0, #0
 8004810:	e008      	b.n	8004824 <_printf_common+0xa8>
 8004812:	2301      	movs	r3, #1
 8004814:	4652      	mov	r2, sl
 8004816:	4649      	mov	r1, r9
 8004818:	4638      	mov	r0, r7
 800481a:	47c0      	blx	r8
 800481c:	3001      	adds	r0, #1
 800481e:	d103      	bne.n	8004828 <_printf_common+0xac>
 8004820:	f04f 30ff 	mov.w	r0, #4294967295
 8004824:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004828:	3501      	adds	r5, #1
 800482a:	e7c6      	b.n	80047ba <_printf_common+0x3e>
 800482c:	18e1      	adds	r1, r4, r3
 800482e:	1c5a      	adds	r2, r3, #1
 8004830:	2030      	movs	r0, #48	; 0x30
 8004832:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004836:	4422      	add	r2, r4
 8004838:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800483c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004840:	3302      	adds	r3, #2
 8004842:	e7c7      	b.n	80047d4 <_printf_common+0x58>
 8004844:	2301      	movs	r3, #1
 8004846:	4622      	mov	r2, r4
 8004848:	4649      	mov	r1, r9
 800484a:	4638      	mov	r0, r7
 800484c:	47c0      	blx	r8
 800484e:	3001      	adds	r0, #1
 8004850:	d0e6      	beq.n	8004820 <_printf_common+0xa4>
 8004852:	3601      	adds	r6, #1
 8004854:	e7d9      	b.n	800480a <_printf_common+0x8e>
	...

08004858 <_printf_i>:
 8004858:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800485c:	7e0f      	ldrb	r7, [r1, #24]
 800485e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004860:	2f78      	cmp	r7, #120	; 0x78
 8004862:	4691      	mov	r9, r2
 8004864:	4680      	mov	r8, r0
 8004866:	460c      	mov	r4, r1
 8004868:	469a      	mov	sl, r3
 800486a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800486e:	d807      	bhi.n	8004880 <_printf_i+0x28>
 8004870:	2f62      	cmp	r7, #98	; 0x62
 8004872:	d80a      	bhi.n	800488a <_printf_i+0x32>
 8004874:	2f00      	cmp	r7, #0
 8004876:	f000 80d8 	beq.w	8004a2a <_printf_i+0x1d2>
 800487a:	2f58      	cmp	r7, #88	; 0x58
 800487c:	f000 80a3 	beq.w	80049c6 <_printf_i+0x16e>
 8004880:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004884:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004888:	e03a      	b.n	8004900 <_printf_i+0xa8>
 800488a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800488e:	2b15      	cmp	r3, #21
 8004890:	d8f6      	bhi.n	8004880 <_printf_i+0x28>
 8004892:	a101      	add	r1, pc, #4	; (adr r1, 8004898 <_printf_i+0x40>)
 8004894:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004898:	080048f1 	.word	0x080048f1
 800489c:	08004905 	.word	0x08004905
 80048a0:	08004881 	.word	0x08004881
 80048a4:	08004881 	.word	0x08004881
 80048a8:	08004881 	.word	0x08004881
 80048ac:	08004881 	.word	0x08004881
 80048b0:	08004905 	.word	0x08004905
 80048b4:	08004881 	.word	0x08004881
 80048b8:	08004881 	.word	0x08004881
 80048bc:	08004881 	.word	0x08004881
 80048c0:	08004881 	.word	0x08004881
 80048c4:	08004a11 	.word	0x08004a11
 80048c8:	08004935 	.word	0x08004935
 80048cc:	080049f3 	.word	0x080049f3
 80048d0:	08004881 	.word	0x08004881
 80048d4:	08004881 	.word	0x08004881
 80048d8:	08004a33 	.word	0x08004a33
 80048dc:	08004881 	.word	0x08004881
 80048e0:	08004935 	.word	0x08004935
 80048e4:	08004881 	.word	0x08004881
 80048e8:	08004881 	.word	0x08004881
 80048ec:	080049fb 	.word	0x080049fb
 80048f0:	682b      	ldr	r3, [r5, #0]
 80048f2:	1d1a      	adds	r2, r3, #4
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	602a      	str	r2, [r5, #0]
 80048f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004900:	2301      	movs	r3, #1
 8004902:	e0a3      	b.n	8004a4c <_printf_i+0x1f4>
 8004904:	6820      	ldr	r0, [r4, #0]
 8004906:	6829      	ldr	r1, [r5, #0]
 8004908:	0606      	lsls	r6, r0, #24
 800490a:	f101 0304 	add.w	r3, r1, #4
 800490e:	d50a      	bpl.n	8004926 <_printf_i+0xce>
 8004910:	680e      	ldr	r6, [r1, #0]
 8004912:	602b      	str	r3, [r5, #0]
 8004914:	2e00      	cmp	r6, #0
 8004916:	da03      	bge.n	8004920 <_printf_i+0xc8>
 8004918:	232d      	movs	r3, #45	; 0x2d
 800491a:	4276      	negs	r6, r6
 800491c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004920:	485e      	ldr	r0, [pc, #376]	; (8004a9c <_printf_i+0x244>)
 8004922:	230a      	movs	r3, #10
 8004924:	e019      	b.n	800495a <_printf_i+0x102>
 8004926:	680e      	ldr	r6, [r1, #0]
 8004928:	602b      	str	r3, [r5, #0]
 800492a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800492e:	bf18      	it	ne
 8004930:	b236      	sxthne	r6, r6
 8004932:	e7ef      	b.n	8004914 <_printf_i+0xbc>
 8004934:	682b      	ldr	r3, [r5, #0]
 8004936:	6820      	ldr	r0, [r4, #0]
 8004938:	1d19      	adds	r1, r3, #4
 800493a:	6029      	str	r1, [r5, #0]
 800493c:	0601      	lsls	r1, r0, #24
 800493e:	d501      	bpl.n	8004944 <_printf_i+0xec>
 8004940:	681e      	ldr	r6, [r3, #0]
 8004942:	e002      	b.n	800494a <_printf_i+0xf2>
 8004944:	0646      	lsls	r6, r0, #25
 8004946:	d5fb      	bpl.n	8004940 <_printf_i+0xe8>
 8004948:	881e      	ldrh	r6, [r3, #0]
 800494a:	4854      	ldr	r0, [pc, #336]	; (8004a9c <_printf_i+0x244>)
 800494c:	2f6f      	cmp	r7, #111	; 0x6f
 800494e:	bf0c      	ite	eq
 8004950:	2308      	moveq	r3, #8
 8004952:	230a      	movne	r3, #10
 8004954:	2100      	movs	r1, #0
 8004956:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800495a:	6865      	ldr	r5, [r4, #4]
 800495c:	60a5      	str	r5, [r4, #8]
 800495e:	2d00      	cmp	r5, #0
 8004960:	bfa2      	ittt	ge
 8004962:	6821      	ldrge	r1, [r4, #0]
 8004964:	f021 0104 	bicge.w	r1, r1, #4
 8004968:	6021      	strge	r1, [r4, #0]
 800496a:	b90e      	cbnz	r6, 8004970 <_printf_i+0x118>
 800496c:	2d00      	cmp	r5, #0
 800496e:	d04d      	beq.n	8004a0c <_printf_i+0x1b4>
 8004970:	4615      	mov	r5, r2
 8004972:	fbb6 f1f3 	udiv	r1, r6, r3
 8004976:	fb03 6711 	mls	r7, r3, r1, r6
 800497a:	5dc7      	ldrb	r7, [r0, r7]
 800497c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004980:	4637      	mov	r7, r6
 8004982:	42bb      	cmp	r3, r7
 8004984:	460e      	mov	r6, r1
 8004986:	d9f4      	bls.n	8004972 <_printf_i+0x11a>
 8004988:	2b08      	cmp	r3, #8
 800498a:	d10b      	bne.n	80049a4 <_printf_i+0x14c>
 800498c:	6823      	ldr	r3, [r4, #0]
 800498e:	07de      	lsls	r6, r3, #31
 8004990:	d508      	bpl.n	80049a4 <_printf_i+0x14c>
 8004992:	6923      	ldr	r3, [r4, #16]
 8004994:	6861      	ldr	r1, [r4, #4]
 8004996:	4299      	cmp	r1, r3
 8004998:	bfde      	ittt	le
 800499a:	2330      	movle	r3, #48	; 0x30
 800499c:	f805 3c01 	strble.w	r3, [r5, #-1]
 80049a0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80049a4:	1b52      	subs	r2, r2, r5
 80049a6:	6122      	str	r2, [r4, #16]
 80049a8:	f8cd a000 	str.w	sl, [sp]
 80049ac:	464b      	mov	r3, r9
 80049ae:	aa03      	add	r2, sp, #12
 80049b0:	4621      	mov	r1, r4
 80049b2:	4640      	mov	r0, r8
 80049b4:	f7ff fee2 	bl	800477c <_printf_common>
 80049b8:	3001      	adds	r0, #1
 80049ba:	d14c      	bne.n	8004a56 <_printf_i+0x1fe>
 80049bc:	f04f 30ff 	mov.w	r0, #4294967295
 80049c0:	b004      	add	sp, #16
 80049c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049c6:	4835      	ldr	r0, [pc, #212]	; (8004a9c <_printf_i+0x244>)
 80049c8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80049cc:	6829      	ldr	r1, [r5, #0]
 80049ce:	6823      	ldr	r3, [r4, #0]
 80049d0:	f851 6b04 	ldr.w	r6, [r1], #4
 80049d4:	6029      	str	r1, [r5, #0]
 80049d6:	061d      	lsls	r5, r3, #24
 80049d8:	d514      	bpl.n	8004a04 <_printf_i+0x1ac>
 80049da:	07df      	lsls	r7, r3, #31
 80049dc:	bf44      	itt	mi
 80049de:	f043 0320 	orrmi.w	r3, r3, #32
 80049e2:	6023      	strmi	r3, [r4, #0]
 80049e4:	b91e      	cbnz	r6, 80049ee <_printf_i+0x196>
 80049e6:	6823      	ldr	r3, [r4, #0]
 80049e8:	f023 0320 	bic.w	r3, r3, #32
 80049ec:	6023      	str	r3, [r4, #0]
 80049ee:	2310      	movs	r3, #16
 80049f0:	e7b0      	b.n	8004954 <_printf_i+0xfc>
 80049f2:	6823      	ldr	r3, [r4, #0]
 80049f4:	f043 0320 	orr.w	r3, r3, #32
 80049f8:	6023      	str	r3, [r4, #0]
 80049fa:	2378      	movs	r3, #120	; 0x78
 80049fc:	4828      	ldr	r0, [pc, #160]	; (8004aa0 <_printf_i+0x248>)
 80049fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a02:	e7e3      	b.n	80049cc <_printf_i+0x174>
 8004a04:	0659      	lsls	r1, r3, #25
 8004a06:	bf48      	it	mi
 8004a08:	b2b6      	uxthmi	r6, r6
 8004a0a:	e7e6      	b.n	80049da <_printf_i+0x182>
 8004a0c:	4615      	mov	r5, r2
 8004a0e:	e7bb      	b.n	8004988 <_printf_i+0x130>
 8004a10:	682b      	ldr	r3, [r5, #0]
 8004a12:	6826      	ldr	r6, [r4, #0]
 8004a14:	6961      	ldr	r1, [r4, #20]
 8004a16:	1d18      	adds	r0, r3, #4
 8004a18:	6028      	str	r0, [r5, #0]
 8004a1a:	0635      	lsls	r5, r6, #24
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	d501      	bpl.n	8004a24 <_printf_i+0x1cc>
 8004a20:	6019      	str	r1, [r3, #0]
 8004a22:	e002      	b.n	8004a2a <_printf_i+0x1d2>
 8004a24:	0670      	lsls	r0, r6, #25
 8004a26:	d5fb      	bpl.n	8004a20 <_printf_i+0x1c8>
 8004a28:	8019      	strh	r1, [r3, #0]
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	6123      	str	r3, [r4, #16]
 8004a2e:	4615      	mov	r5, r2
 8004a30:	e7ba      	b.n	80049a8 <_printf_i+0x150>
 8004a32:	682b      	ldr	r3, [r5, #0]
 8004a34:	1d1a      	adds	r2, r3, #4
 8004a36:	602a      	str	r2, [r5, #0]
 8004a38:	681d      	ldr	r5, [r3, #0]
 8004a3a:	6862      	ldr	r2, [r4, #4]
 8004a3c:	2100      	movs	r1, #0
 8004a3e:	4628      	mov	r0, r5
 8004a40:	f7fb fbf6 	bl	8000230 <memchr>
 8004a44:	b108      	cbz	r0, 8004a4a <_printf_i+0x1f2>
 8004a46:	1b40      	subs	r0, r0, r5
 8004a48:	6060      	str	r0, [r4, #4]
 8004a4a:	6863      	ldr	r3, [r4, #4]
 8004a4c:	6123      	str	r3, [r4, #16]
 8004a4e:	2300      	movs	r3, #0
 8004a50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a54:	e7a8      	b.n	80049a8 <_printf_i+0x150>
 8004a56:	6923      	ldr	r3, [r4, #16]
 8004a58:	462a      	mov	r2, r5
 8004a5a:	4649      	mov	r1, r9
 8004a5c:	4640      	mov	r0, r8
 8004a5e:	47d0      	blx	sl
 8004a60:	3001      	adds	r0, #1
 8004a62:	d0ab      	beq.n	80049bc <_printf_i+0x164>
 8004a64:	6823      	ldr	r3, [r4, #0]
 8004a66:	079b      	lsls	r3, r3, #30
 8004a68:	d413      	bmi.n	8004a92 <_printf_i+0x23a>
 8004a6a:	68e0      	ldr	r0, [r4, #12]
 8004a6c:	9b03      	ldr	r3, [sp, #12]
 8004a6e:	4298      	cmp	r0, r3
 8004a70:	bfb8      	it	lt
 8004a72:	4618      	movlt	r0, r3
 8004a74:	e7a4      	b.n	80049c0 <_printf_i+0x168>
 8004a76:	2301      	movs	r3, #1
 8004a78:	4632      	mov	r2, r6
 8004a7a:	4649      	mov	r1, r9
 8004a7c:	4640      	mov	r0, r8
 8004a7e:	47d0      	blx	sl
 8004a80:	3001      	adds	r0, #1
 8004a82:	d09b      	beq.n	80049bc <_printf_i+0x164>
 8004a84:	3501      	adds	r5, #1
 8004a86:	68e3      	ldr	r3, [r4, #12]
 8004a88:	9903      	ldr	r1, [sp, #12]
 8004a8a:	1a5b      	subs	r3, r3, r1
 8004a8c:	42ab      	cmp	r3, r5
 8004a8e:	dcf2      	bgt.n	8004a76 <_printf_i+0x21e>
 8004a90:	e7eb      	b.n	8004a6a <_printf_i+0x212>
 8004a92:	2500      	movs	r5, #0
 8004a94:	f104 0619 	add.w	r6, r4, #25
 8004a98:	e7f5      	b.n	8004a86 <_printf_i+0x22e>
 8004a9a:	bf00      	nop
 8004a9c:	08007032 	.word	0x08007032
 8004aa0:	08007043 	.word	0x08007043

08004aa4 <sniprintf>:
 8004aa4:	b40c      	push	{r2, r3}
 8004aa6:	b530      	push	{r4, r5, lr}
 8004aa8:	4b17      	ldr	r3, [pc, #92]	; (8004b08 <sniprintf+0x64>)
 8004aaa:	1e0c      	subs	r4, r1, #0
 8004aac:	681d      	ldr	r5, [r3, #0]
 8004aae:	b09d      	sub	sp, #116	; 0x74
 8004ab0:	da08      	bge.n	8004ac4 <sniprintf+0x20>
 8004ab2:	238b      	movs	r3, #139	; 0x8b
 8004ab4:	602b      	str	r3, [r5, #0]
 8004ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8004aba:	b01d      	add	sp, #116	; 0x74
 8004abc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004ac0:	b002      	add	sp, #8
 8004ac2:	4770      	bx	lr
 8004ac4:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004ac8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004acc:	bf14      	ite	ne
 8004ace:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004ad2:	4623      	moveq	r3, r4
 8004ad4:	9304      	str	r3, [sp, #16]
 8004ad6:	9307      	str	r3, [sp, #28]
 8004ad8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004adc:	9002      	str	r0, [sp, #8]
 8004ade:	9006      	str	r0, [sp, #24]
 8004ae0:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004ae4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004ae6:	ab21      	add	r3, sp, #132	; 0x84
 8004ae8:	a902      	add	r1, sp, #8
 8004aea:	4628      	mov	r0, r5
 8004aec:	9301      	str	r3, [sp, #4]
 8004aee:	f001 fb79 	bl	80061e4 <_svfiprintf_r>
 8004af2:	1c43      	adds	r3, r0, #1
 8004af4:	bfbc      	itt	lt
 8004af6:	238b      	movlt	r3, #139	; 0x8b
 8004af8:	602b      	strlt	r3, [r5, #0]
 8004afa:	2c00      	cmp	r4, #0
 8004afc:	d0dd      	beq.n	8004aba <sniprintf+0x16>
 8004afe:	9b02      	ldr	r3, [sp, #8]
 8004b00:	2200      	movs	r2, #0
 8004b02:	701a      	strb	r2, [r3, #0]
 8004b04:	e7d9      	b.n	8004aba <sniprintf+0x16>
 8004b06:	bf00      	nop
 8004b08:	2000000c 	.word	0x2000000c

08004b0c <quorem>:
 8004b0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b10:	6903      	ldr	r3, [r0, #16]
 8004b12:	690c      	ldr	r4, [r1, #16]
 8004b14:	42a3      	cmp	r3, r4
 8004b16:	4607      	mov	r7, r0
 8004b18:	f2c0 8081 	blt.w	8004c1e <quorem+0x112>
 8004b1c:	3c01      	subs	r4, #1
 8004b1e:	f101 0814 	add.w	r8, r1, #20
 8004b22:	f100 0514 	add.w	r5, r0, #20
 8004b26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b2a:	9301      	str	r3, [sp, #4]
 8004b2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004b30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b34:	3301      	adds	r3, #1
 8004b36:	429a      	cmp	r2, r3
 8004b38:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004b3c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004b40:	fbb2 f6f3 	udiv	r6, r2, r3
 8004b44:	d331      	bcc.n	8004baa <quorem+0x9e>
 8004b46:	f04f 0e00 	mov.w	lr, #0
 8004b4a:	4640      	mov	r0, r8
 8004b4c:	46ac      	mov	ip, r5
 8004b4e:	46f2      	mov	sl, lr
 8004b50:	f850 2b04 	ldr.w	r2, [r0], #4
 8004b54:	b293      	uxth	r3, r2
 8004b56:	fb06 e303 	mla	r3, r6, r3, lr
 8004b5a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	ebaa 0303 	sub.w	r3, sl, r3
 8004b64:	f8dc a000 	ldr.w	sl, [ip]
 8004b68:	0c12      	lsrs	r2, r2, #16
 8004b6a:	fa13 f38a 	uxtah	r3, r3, sl
 8004b6e:	fb06 e202 	mla	r2, r6, r2, lr
 8004b72:	9300      	str	r3, [sp, #0]
 8004b74:	9b00      	ldr	r3, [sp, #0]
 8004b76:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004b7a:	b292      	uxth	r2, r2
 8004b7c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004b80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004b84:	f8bd 3000 	ldrh.w	r3, [sp]
 8004b88:	4581      	cmp	r9, r0
 8004b8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b8e:	f84c 3b04 	str.w	r3, [ip], #4
 8004b92:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004b96:	d2db      	bcs.n	8004b50 <quorem+0x44>
 8004b98:	f855 300b 	ldr.w	r3, [r5, fp]
 8004b9c:	b92b      	cbnz	r3, 8004baa <quorem+0x9e>
 8004b9e:	9b01      	ldr	r3, [sp, #4]
 8004ba0:	3b04      	subs	r3, #4
 8004ba2:	429d      	cmp	r5, r3
 8004ba4:	461a      	mov	r2, r3
 8004ba6:	d32e      	bcc.n	8004c06 <quorem+0xfa>
 8004ba8:	613c      	str	r4, [r7, #16]
 8004baa:	4638      	mov	r0, r7
 8004bac:	f001 f8c6 	bl	8005d3c <__mcmp>
 8004bb0:	2800      	cmp	r0, #0
 8004bb2:	db24      	blt.n	8004bfe <quorem+0xf2>
 8004bb4:	3601      	adds	r6, #1
 8004bb6:	4628      	mov	r0, r5
 8004bb8:	f04f 0c00 	mov.w	ip, #0
 8004bbc:	f858 2b04 	ldr.w	r2, [r8], #4
 8004bc0:	f8d0 e000 	ldr.w	lr, [r0]
 8004bc4:	b293      	uxth	r3, r2
 8004bc6:	ebac 0303 	sub.w	r3, ip, r3
 8004bca:	0c12      	lsrs	r2, r2, #16
 8004bcc:	fa13 f38e 	uxtah	r3, r3, lr
 8004bd0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004bd4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004bde:	45c1      	cmp	r9, r8
 8004be0:	f840 3b04 	str.w	r3, [r0], #4
 8004be4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004be8:	d2e8      	bcs.n	8004bbc <quorem+0xb0>
 8004bea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004bee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004bf2:	b922      	cbnz	r2, 8004bfe <quorem+0xf2>
 8004bf4:	3b04      	subs	r3, #4
 8004bf6:	429d      	cmp	r5, r3
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	d30a      	bcc.n	8004c12 <quorem+0x106>
 8004bfc:	613c      	str	r4, [r7, #16]
 8004bfe:	4630      	mov	r0, r6
 8004c00:	b003      	add	sp, #12
 8004c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c06:	6812      	ldr	r2, [r2, #0]
 8004c08:	3b04      	subs	r3, #4
 8004c0a:	2a00      	cmp	r2, #0
 8004c0c:	d1cc      	bne.n	8004ba8 <quorem+0x9c>
 8004c0e:	3c01      	subs	r4, #1
 8004c10:	e7c7      	b.n	8004ba2 <quorem+0x96>
 8004c12:	6812      	ldr	r2, [r2, #0]
 8004c14:	3b04      	subs	r3, #4
 8004c16:	2a00      	cmp	r2, #0
 8004c18:	d1f0      	bne.n	8004bfc <quorem+0xf0>
 8004c1a:	3c01      	subs	r4, #1
 8004c1c:	e7eb      	b.n	8004bf6 <quorem+0xea>
 8004c1e:	2000      	movs	r0, #0
 8004c20:	e7ee      	b.n	8004c00 <quorem+0xf4>
 8004c22:	0000      	movs	r0, r0
 8004c24:	0000      	movs	r0, r0
	...

08004c28 <_dtoa_r>:
 8004c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c2c:	ed2d 8b04 	vpush	{d8-d9}
 8004c30:	ec57 6b10 	vmov	r6, r7, d0
 8004c34:	b093      	sub	sp, #76	; 0x4c
 8004c36:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004c38:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004c3c:	9106      	str	r1, [sp, #24]
 8004c3e:	ee10 aa10 	vmov	sl, s0
 8004c42:	4604      	mov	r4, r0
 8004c44:	9209      	str	r2, [sp, #36]	; 0x24
 8004c46:	930c      	str	r3, [sp, #48]	; 0x30
 8004c48:	46bb      	mov	fp, r7
 8004c4a:	b975      	cbnz	r5, 8004c6a <_dtoa_r+0x42>
 8004c4c:	2010      	movs	r0, #16
 8004c4e:	f000 fddd 	bl	800580c <malloc>
 8004c52:	4602      	mov	r2, r0
 8004c54:	6260      	str	r0, [r4, #36]	; 0x24
 8004c56:	b920      	cbnz	r0, 8004c62 <_dtoa_r+0x3a>
 8004c58:	4ba7      	ldr	r3, [pc, #668]	; (8004ef8 <_dtoa_r+0x2d0>)
 8004c5a:	21ea      	movs	r1, #234	; 0xea
 8004c5c:	48a7      	ldr	r0, [pc, #668]	; (8004efc <_dtoa_r+0x2d4>)
 8004c5e:	f001 fbd1 	bl	8006404 <__assert_func>
 8004c62:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004c66:	6005      	str	r5, [r0, #0]
 8004c68:	60c5      	str	r5, [r0, #12]
 8004c6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c6c:	6819      	ldr	r1, [r3, #0]
 8004c6e:	b151      	cbz	r1, 8004c86 <_dtoa_r+0x5e>
 8004c70:	685a      	ldr	r2, [r3, #4]
 8004c72:	604a      	str	r2, [r1, #4]
 8004c74:	2301      	movs	r3, #1
 8004c76:	4093      	lsls	r3, r2
 8004c78:	608b      	str	r3, [r1, #8]
 8004c7a:	4620      	mov	r0, r4
 8004c7c:	f000 fe1c 	bl	80058b8 <_Bfree>
 8004c80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c82:	2200      	movs	r2, #0
 8004c84:	601a      	str	r2, [r3, #0]
 8004c86:	1e3b      	subs	r3, r7, #0
 8004c88:	bfaa      	itet	ge
 8004c8a:	2300      	movge	r3, #0
 8004c8c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8004c90:	f8c8 3000 	strge.w	r3, [r8]
 8004c94:	4b9a      	ldr	r3, [pc, #616]	; (8004f00 <_dtoa_r+0x2d8>)
 8004c96:	bfbc      	itt	lt
 8004c98:	2201      	movlt	r2, #1
 8004c9a:	f8c8 2000 	strlt.w	r2, [r8]
 8004c9e:	ea33 030b 	bics.w	r3, r3, fp
 8004ca2:	d11b      	bne.n	8004cdc <_dtoa_r+0xb4>
 8004ca4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004ca6:	f242 730f 	movw	r3, #9999	; 0x270f
 8004caa:	6013      	str	r3, [r2, #0]
 8004cac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004cb0:	4333      	orrs	r3, r6
 8004cb2:	f000 8592 	beq.w	80057da <_dtoa_r+0xbb2>
 8004cb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004cb8:	b963      	cbnz	r3, 8004cd4 <_dtoa_r+0xac>
 8004cba:	4b92      	ldr	r3, [pc, #584]	; (8004f04 <_dtoa_r+0x2dc>)
 8004cbc:	e022      	b.n	8004d04 <_dtoa_r+0xdc>
 8004cbe:	4b92      	ldr	r3, [pc, #584]	; (8004f08 <_dtoa_r+0x2e0>)
 8004cc0:	9301      	str	r3, [sp, #4]
 8004cc2:	3308      	adds	r3, #8
 8004cc4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004cc6:	6013      	str	r3, [r2, #0]
 8004cc8:	9801      	ldr	r0, [sp, #4]
 8004cca:	b013      	add	sp, #76	; 0x4c
 8004ccc:	ecbd 8b04 	vpop	{d8-d9}
 8004cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cd4:	4b8b      	ldr	r3, [pc, #556]	; (8004f04 <_dtoa_r+0x2dc>)
 8004cd6:	9301      	str	r3, [sp, #4]
 8004cd8:	3303      	adds	r3, #3
 8004cda:	e7f3      	b.n	8004cc4 <_dtoa_r+0x9c>
 8004cdc:	2200      	movs	r2, #0
 8004cde:	2300      	movs	r3, #0
 8004ce0:	4650      	mov	r0, sl
 8004ce2:	4659      	mov	r1, fp
 8004ce4:	f7fb ff18 	bl	8000b18 <__aeabi_dcmpeq>
 8004ce8:	ec4b ab19 	vmov	d9, sl, fp
 8004cec:	4680      	mov	r8, r0
 8004cee:	b158      	cbz	r0, 8004d08 <_dtoa_r+0xe0>
 8004cf0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	6013      	str	r3, [r2, #0]
 8004cf6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	f000 856b 	beq.w	80057d4 <_dtoa_r+0xbac>
 8004cfe:	4883      	ldr	r0, [pc, #524]	; (8004f0c <_dtoa_r+0x2e4>)
 8004d00:	6018      	str	r0, [r3, #0]
 8004d02:	1e43      	subs	r3, r0, #1
 8004d04:	9301      	str	r3, [sp, #4]
 8004d06:	e7df      	b.n	8004cc8 <_dtoa_r+0xa0>
 8004d08:	ec4b ab10 	vmov	d0, sl, fp
 8004d0c:	aa10      	add	r2, sp, #64	; 0x40
 8004d0e:	a911      	add	r1, sp, #68	; 0x44
 8004d10:	4620      	mov	r0, r4
 8004d12:	f001 f8b9 	bl	8005e88 <__d2b>
 8004d16:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8004d1a:	ee08 0a10 	vmov	s16, r0
 8004d1e:	2d00      	cmp	r5, #0
 8004d20:	f000 8084 	beq.w	8004e2c <_dtoa_r+0x204>
 8004d24:	ee19 3a90 	vmov	r3, s19
 8004d28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d2c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004d30:	4656      	mov	r6, sl
 8004d32:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004d36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004d3a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8004d3e:	4b74      	ldr	r3, [pc, #464]	; (8004f10 <_dtoa_r+0x2e8>)
 8004d40:	2200      	movs	r2, #0
 8004d42:	4630      	mov	r0, r6
 8004d44:	4639      	mov	r1, r7
 8004d46:	f7fb fac7 	bl	80002d8 <__aeabi_dsub>
 8004d4a:	a365      	add	r3, pc, #404	; (adr r3, 8004ee0 <_dtoa_r+0x2b8>)
 8004d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d50:	f7fb fc7a 	bl	8000648 <__aeabi_dmul>
 8004d54:	a364      	add	r3, pc, #400	; (adr r3, 8004ee8 <_dtoa_r+0x2c0>)
 8004d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d5a:	f7fb fabf 	bl	80002dc <__adddf3>
 8004d5e:	4606      	mov	r6, r0
 8004d60:	4628      	mov	r0, r5
 8004d62:	460f      	mov	r7, r1
 8004d64:	f7fb fc06 	bl	8000574 <__aeabi_i2d>
 8004d68:	a361      	add	r3, pc, #388	; (adr r3, 8004ef0 <_dtoa_r+0x2c8>)
 8004d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d6e:	f7fb fc6b 	bl	8000648 <__aeabi_dmul>
 8004d72:	4602      	mov	r2, r0
 8004d74:	460b      	mov	r3, r1
 8004d76:	4630      	mov	r0, r6
 8004d78:	4639      	mov	r1, r7
 8004d7a:	f7fb faaf 	bl	80002dc <__adddf3>
 8004d7e:	4606      	mov	r6, r0
 8004d80:	460f      	mov	r7, r1
 8004d82:	f7fb ff11 	bl	8000ba8 <__aeabi_d2iz>
 8004d86:	2200      	movs	r2, #0
 8004d88:	9000      	str	r0, [sp, #0]
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	4630      	mov	r0, r6
 8004d8e:	4639      	mov	r1, r7
 8004d90:	f7fb fecc 	bl	8000b2c <__aeabi_dcmplt>
 8004d94:	b150      	cbz	r0, 8004dac <_dtoa_r+0x184>
 8004d96:	9800      	ldr	r0, [sp, #0]
 8004d98:	f7fb fbec 	bl	8000574 <__aeabi_i2d>
 8004d9c:	4632      	mov	r2, r6
 8004d9e:	463b      	mov	r3, r7
 8004da0:	f7fb feba 	bl	8000b18 <__aeabi_dcmpeq>
 8004da4:	b910      	cbnz	r0, 8004dac <_dtoa_r+0x184>
 8004da6:	9b00      	ldr	r3, [sp, #0]
 8004da8:	3b01      	subs	r3, #1
 8004daa:	9300      	str	r3, [sp, #0]
 8004dac:	9b00      	ldr	r3, [sp, #0]
 8004dae:	2b16      	cmp	r3, #22
 8004db0:	d85a      	bhi.n	8004e68 <_dtoa_r+0x240>
 8004db2:	9a00      	ldr	r2, [sp, #0]
 8004db4:	4b57      	ldr	r3, [pc, #348]	; (8004f14 <_dtoa_r+0x2ec>)
 8004db6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dbe:	ec51 0b19 	vmov	r0, r1, d9
 8004dc2:	f7fb feb3 	bl	8000b2c <__aeabi_dcmplt>
 8004dc6:	2800      	cmp	r0, #0
 8004dc8:	d050      	beq.n	8004e6c <_dtoa_r+0x244>
 8004dca:	9b00      	ldr	r3, [sp, #0]
 8004dcc:	3b01      	subs	r3, #1
 8004dce:	9300      	str	r3, [sp, #0]
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	930b      	str	r3, [sp, #44]	; 0x2c
 8004dd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004dd6:	1b5d      	subs	r5, r3, r5
 8004dd8:	1e6b      	subs	r3, r5, #1
 8004dda:	9305      	str	r3, [sp, #20]
 8004ddc:	bf45      	ittet	mi
 8004dde:	f1c5 0301 	rsbmi	r3, r5, #1
 8004de2:	9304      	strmi	r3, [sp, #16]
 8004de4:	2300      	movpl	r3, #0
 8004de6:	2300      	movmi	r3, #0
 8004de8:	bf4c      	ite	mi
 8004dea:	9305      	strmi	r3, [sp, #20]
 8004dec:	9304      	strpl	r3, [sp, #16]
 8004dee:	9b00      	ldr	r3, [sp, #0]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	db3d      	blt.n	8004e70 <_dtoa_r+0x248>
 8004df4:	9b05      	ldr	r3, [sp, #20]
 8004df6:	9a00      	ldr	r2, [sp, #0]
 8004df8:	920a      	str	r2, [sp, #40]	; 0x28
 8004dfa:	4413      	add	r3, r2
 8004dfc:	9305      	str	r3, [sp, #20]
 8004dfe:	2300      	movs	r3, #0
 8004e00:	9307      	str	r3, [sp, #28]
 8004e02:	9b06      	ldr	r3, [sp, #24]
 8004e04:	2b09      	cmp	r3, #9
 8004e06:	f200 8089 	bhi.w	8004f1c <_dtoa_r+0x2f4>
 8004e0a:	2b05      	cmp	r3, #5
 8004e0c:	bfc4      	itt	gt
 8004e0e:	3b04      	subgt	r3, #4
 8004e10:	9306      	strgt	r3, [sp, #24]
 8004e12:	9b06      	ldr	r3, [sp, #24]
 8004e14:	f1a3 0302 	sub.w	r3, r3, #2
 8004e18:	bfcc      	ite	gt
 8004e1a:	2500      	movgt	r5, #0
 8004e1c:	2501      	movle	r5, #1
 8004e1e:	2b03      	cmp	r3, #3
 8004e20:	f200 8087 	bhi.w	8004f32 <_dtoa_r+0x30a>
 8004e24:	e8df f003 	tbb	[pc, r3]
 8004e28:	59383a2d 	.word	0x59383a2d
 8004e2c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004e30:	441d      	add	r5, r3
 8004e32:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004e36:	2b20      	cmp	r3, #32
 8004e38:	bfc1      	itttt	gt
 8004e3a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004e3e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004e42:	fa0b f303 	lslgt.w	r3, fp, r3
 8004e46:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004e4a:	bfda      	itte	le
 8004e4c:	f1c3 0320 	rsble	r3, r3, #32
 8004e50:	fa06 f003 	lslle.w	r0, r6, r3
 8004e54:	4318      	orrgt	r0, r3
 8004e56:	f7fb fb7d 	bl	8000554 <__aeabi_ui2d>
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	4606      	mov	r6, r0
 8004e5e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004e62:	3d01      	subs	r5, #1
 8004e64:	930e      	str	r3, [sp, #56]	; 0x38
 8004e66:	e76a      	b.n	8004d3e <_dtoa_r+0x116>
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e7b2      	b.n	8004dd2 <_dtoa_r+0x1aa>
 8004e6c:	900b      	str	r0, [sp, #44]	; 0x2c
 8004e6e:	e7b1      	b.n	8004dd4 <_dtoa_r+0x1ac>
 8004e70:	9b04      	ldr	r3, [sp, #16]
 8004e72:	9a00      	ldr	r2, [sp, #0]
 8004e74:	1a9b      	subs	r3, r3, r2
 8004e76:	9304      	str	r3, [sp, #16]
 8004e78:	4253      	negs	r3, r2
 8004e7a:	9307      	str	r3, [sp, #28]
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	930a      	str	r3, [sp, #40]	; 0x28
 8004e80:	e7bf      	b.n	8004e02 <_dtoa_r+0x1da>
 8004e82:	2300      	movs	r3, #0
 8004e84:	9308      	str	r3, [sp, #32]
 8004e86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	dc55      	bgt.n	8004f38 <_dtoa_r+0x310>
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004e92:	461a      	mov	r2, r3
 8004e94:	9209      	str	r2, [sp, #36]	; 0x24
 8004e96:	e00c      	b.n	8004eb2 <_dtoa_r+0x28a>
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e7f3      	b.n	8004e84 <_dtoa_r+0x25c>
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ea0:	9308      	str	r3, [sp, #32]
 8004ea2:	9b00      	ldr	r3, [sp, #0]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	9302      	str	r3, [sp, #8]
 8004ea8:	3301      	adds	r3, #1
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	9303      	str	r3, [sp, #12]
 8004eae:	bfb8      	it	lt
 8004eb0:	2301      	movlt	r3, #1
 8004eb2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	6042      	str	r2, [r0, #4]
 8004eb8:	2204      	movs	r2, #4
 8004eba:	f102 0614 	add.w	r6, r2, #20
 8004ebe:	429e      	cmp	r6, r3
 8004ec0:	6841      	ldr	r1, [r0, #4]
 8004ec2:	d93d      	bls.n	8004f40 <_dtoa_r+0x318>
 8004ec4:	4620      	mov	r0, r4
 8004ec6:	f000 fcb7 	bl	8005838 <_Balloc>
 8004eca:	9001      	str	r0, [sp, #4]
 8004ecc:	2800      	cmp	r0, #0
 8004ece:	d13b      	bne.n	8004f48 <_dtoa_r+0x320>
 8004ed0:	4b11      	ldr	r3, [pc, #68]	; (8004f18 <_dtoa_r+0x2f0>)
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004ed8:	e6c0      	b.n	8004c5c <_dtoa_r+0x34>
 8004eda:	2301      	movs	r3, #1
 8004edc:	e7df      	b.n	8004e9e <_dtoa_r+0x276>
 8004ede:	bf00      	nop
 8004ee0:	636f4361 	.word	0x636f4361
 8004ee4:	3fd287a7 	.word	0x3fd287a7
 8004ee8:	8b60c8b3 	.word	0x8b60c8b3
 8004eec:	3fc68a28 	.word	0x3fc68a28
 8004ef0:	509f79fb 	.word	0x509f79fb
 8004ef4:	3fd34413 	.word	0x3fd34413
 8004ef8:	08007061 	.word	0x08007061
 8004efc:	08007078 	.word	0x08007078
 8004f00:	7ff00000 	.word	0x7ff00000
 8004f04:	0800705d 	.word	0x0800705d
 8004f08:	08007054 	.word	0x08007054
 8004f0c:	08007031 	.word	0x08007031
 8004f10:	3ff80000 	.word	0x3ff80000
 8004f14:	08007168 	.word	0x08007168
 8004f18:	080070d3 	.word	0x080070d3
 8004f1c:	2501      	movs	r5, #1
 8004f1e:	2300      	movs	r3, #0
 8004f20:	9306      	str	r3, [sp, #24]
 8004f22:	9508      	str	r5, [sp, #32]
 8004f24:	f04f 33ff 	mov.w	r3, #4294967295
 8004f28:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	2312      	movs	r3, #18
 8004f30:	e7b0      	b.n	8004e94 <_dtoa_r+0x26c>
 8004f32:	2301      	movs	r3, #1
 8004f34:	9308      	str	r3, [sp, #32]
 8004f36:	e7f5      	b.n	8004f24 <_dtoa_r+0x2fc>
 8004f38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f3a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004f3e:	e7b8      	b.n	8004eb2 <_dtoa_r+0x28a>
 8004f40:	3101      	adds	r1, #1
 8004f42:	6041      	str	r1, [r0, #4]
 8004f44:	0052      	lsls	r2, r2, #1
 8004f46:	e7b8      	b.n	8004eba <_dtoa_r+0x292>
 8004f48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f4a:	9a01      	ldr	r2, [sp, #4]
 8004f4c:	601a      	str	r2, [r3, #0]
 8004f4e:	9b03      	ldr	r3, [sp, #12]
 8004f50:	2b0e      	cmp	r3, #14
 8004f52:	f200 809d 	bhi.w	8005090 <_dtoa_r+0x468>
 8004f56:	2d00      	cmp	r5, #0
 8004f58:	f000 809a 	beq.w	8005090 <_dtoa_r+0x468>
 8004f5c:	9b00      	ldr	r3, [sp, #0]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	dd32      	ble.n	8004fc8 <_dtoa_r+0x3a0>
 8004f62:	4ab7      	ldr	r2, [pc, #732]	; (8005240 <_dtoa_r+0x618>)
 8004f64:	f003 030f 	and.w	r3, r3, #15
 8004f68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004f6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004f70:	9b00      	ldr	r3, [sp, #0]
 8004f72:	05d8      	lsls	r0, r3, #23
 8004f74:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004f78:	d516      	bpl.n	8004fa8 <_dtoa_r+0x380>
 8004f7a:	4bb2      	ldr	r3, [pc, #712]	; (8005244 <_dtoa_r+0x61c>)
 8004f7c:	ec51 0b19 	vmov	r0, r1, d9
 8004f80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004f84:	f7fb fc8a 	bl	800089c <__aeabi_ddiv>
 8004f88:	f007 070f 	and.w	r7, r7, #15
 8004f8c:	4682      	mov	sl, r0
 8004f8e:	468b      	mov	fp, r1
 8004f90:	2503      	movs	r5, #3
 8004f92:	4eac      	ldr	r6, [pc, #688]	; (8005244 <_dtoa_r+0x61c>)
 8004f94:	b957      	cbnz	r7, 8004fac <_dtoa_r+0x384>
 8004f96:	4642      	mov	r2, r8
 8004f98:	464b      	mov	r3, r9
 8004f9a:	4650      	mov	r0, sl
 8004f9c:	4659      	mov	r1, fp
 8004f9e:	f7fb fc7d 	bl	800089c <__aeabi_ddiv>
 8004fa2:	4682      	mov	sl, r0
 8004fa4:	468b      	mov	fp, r1
 8004fa6:	e028      	b.n	8004ffa <_dtoa_r+0x3d2>
 8004fa8:	2502      	movs	r5, #2
 8004faa:	e7f2      	b.n	8004f92 <_dtoa_r+0x36a>
 8004fac:	07f9      	lsls	r1, r7, #31
 8004fae:	d508      	bpl.n	8004fc2 <_dtoa_r+0x39a>
 8004fb0:	4640      	mov	r0, r8
 8004fb2:	4649      	mov	r1, r9
 8004fb4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004fb8:	f7fb fb46 	bl	8000648 <__aeabi_dmul>
 8004fbc:	3501      	adds	r5, #1
 8004fbe:	4680      	mov	r8, r0
 8004fc0:	4689      	mov	r9, r1
 8004fc2:	107f      	asrs	r7, r7, #1
 8004fc4:	3608      	adds	r6, #8
 8004fc6:	e7e5      	b.n	8004f94 <_dtoa_r+0x36c>
 8004fc8:	f000 809b 	beq.w	8005102 <_dtoa_r+0x4da>
 8004fcc:	9b00      	ldr	r3, [sp, #0]
 8004fce:	4f9d      	ldr	r7, [pc, #628]	; (8005244 <_dtoa_r+0x61c>)
 8004fd0:	425e      	negs	r6, r3
 8004fd2:	4b9b      	ldr	r3, [pc, #620]	; (8005240 <_dtoa_r+0x618>)
 8004fd4:	f006 020f 	and.w	r2, r6, #15
 8004fd8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fe0:	ec51 0b19 	vmov	r0, r1, d9
 8004fe4:	f7fb fb30 	bl	8000648 <__aeabi_dmul>
 8004fe8:	1136      	asrs	r6, r6, #4
 8004fea:	4682      	mov	sl, r0
 8004fec:	468b      	mov	fp, r1
 8004fee:	2300      	movs	r3, #0
 8004ff0:	2502      	movs	r5, #2
 8004ff2:	2e00      	cmp	r6, #0
 8004ff4:	d17a      	bne.n	80050ec <_dtoa_r+0x4c4>
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d1d3      	bne.n	8004fa2 <_dtoa_r+0x37a>
 8004ffa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	f000 8082 	beq.w	8005106 <_dtoa_r+0x4de>
 8005002:	4b91      	ldr	r3, [pc, #580]	; (8005248 <_dtoa_r+0x620>)
 8005004:	2200      	movs	r2, #0
 8005006:	4650      	mov	r0, sl
 8005008:	4659      	mov	r1, fp
 800500a:	f7fb fd8f 	bl	8000b2c <__aeabi_dcmplt>
 800500e:	2800      	cmp	r0, #0
 8005010:	d079      	beq.n	8005106 <_dtoa_r+0x4de>
 8005012:	9b03      	ldr	r3, [sp, #12]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d076      	beq.n	8005106 <_dtoa_r+0x4de>
 8005018:	9b02      	ldr	r3, [sp, #8]
 800501a:	2b00      	cmp	r3, #0
 800501c:	dd36      	ble.n	800508c <_dtoa_r+0x464>
 800501e:	9b00      	ldr	r3, [sp, #0]
 8005020:	4650      	mov	r0, sl
 8005022:	4659      	mov	r1, fp
 8005024:	1e5f      	subs	r7, r3, #1
 8005026:	2200      	movs	r2, #0
 8005028:	4b88      	ldr	r3, [pc, #544]	; (800524c <_dtoa_r+0x624>)
 800502a:	f7fb fb0d 	bl	8000648 <__aeabi_dmul>
 800502e:	9e02      	ldr	r6, [sp, #8]
 8005030:	4682      	mov	sl, r0
 8005032:	468b      	mov	fp, r1
 8005034:	3501      	adds	r5, #1
 8005036:	4628      	mov	r0, r5
 8005038:	f7fb fa9c 	bl	8000574 <__aeabi_i2d>
 800503c:	4652      	mov	r2, sl
 800503e:	465b      	mov	r3, fp
 8005040:	f7fb fb02 	bl	8000648 <__aeabi_dmul>
 8005044:	4b82      	ldr	r3, [pc, #520]	; (8005250 <_dtoa_r+0x628>)
 8005046:	2200      	movs	r2, #0
 8005048:	f7fb f948 	bl	80002dc <__adddf3>
 800504c:	46d0      	mov	r8, sl
 800504e:	46d9      	mov	r9, fp
 8005050:	4682      	mov	sl, r0
 8005052:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005056:	2e00      	cmp	r6, #0
 8005058:	d158      	bne.n	800510c <_dtoa_r+0x4e4>
 800505a:	4b7e      	ldr	r3, [pc, #504]	; (8005254 <_dtoa_r+0x62c>)
 800505c:	2200      	movs	r2, #0
 800505e:	4640      	mov	r0, r8
 8005060:	4649      	mov	r1, r9
 8005062:	f7fb f939 	bl	80002d8 <__aeabi_dsub>
 8005066:	4652      	mov	r2, sl
 8005068:	465b      	mov	r3, fp
 800506a:	4680      	mov	r8, r0
 800506c:	4689      	mov	r9, r1
 800506e:	f7fb fd7b 	bl	8000b68 <__aeabi_dcmpgt>
 8005072:	2800      	cmp	r0, #0
 8005074:	f040 8295 	bne.w	80055a2 <_dtoa_r+0x97a>
 8005078:	4652      	mov	r2, sl
 800507a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800507e:	4640      	mov	r0, r8
 8005080:	4649      	mov	r1, r9
 8005082:	f7fb fd53 	bl	8000b2c <__aeabi_dcmplt>
 8005086:	2800      	cmp	r0, #0
 8005088:	f040 8289 	bne.w	800559e <_dtoa_r+0x976>
 800508c:	ec5b ab19 	vmov	sl, fp, d9
 8005090:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005092:	2b00      	cmp	r3, #0
 8005094:	f2c0 8148 	blt.w	8005328 <_dtoa_r+0x700>
 8005098:	9a00      	ldr	r2, [sp, #0]
 800509a:	2a0e      	cmp	r2, #14
 800509c:	f300 8144 	bgt.w	8005328 <_dtoa_r+0x700>
 80050a0:	4b67      	ldr	r3, [pc, #412]	; (8005240 <_dtoa_r+0x618>)
 80050a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80050a6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80050aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	f280 80d5 	bge.w	800525c <_dtoa_r+0x634>
 80050b2:	9b03      	ldr	r3, [sp, #12]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	f300 80d1 	bgt.w	800525c <_dtoa_r+0x634>
 80050ba:	f040 826f 	bne.w	800559c <_dtoa_r+0x974>
 80050be:	4b65      	ldr	r3, [pc, #404]	; (8005254 <_dtoa_r+0x62c>)
 80050c0:	2200      	movs	r2, #0
 80050c2:	4640      	mov	r0, r8
 80050c4:	4649      	mov	r1, r9
 80050c6:	f7fb fabf 	bl	8000648 <__aeabi_dmul>
 80050ca:	4652      	mov	r2, sl
 80050cc:	465b      	mov	r3, fp
 80050ce:	f7fb fd41 	bl	8000b54 <__aeabi_dcmpge>
 80050d2:	9e03      	ldr	r6, [sp, #12]
 80050d4:	4637      	mov	r7, r6
 80050d6:	2800      	cmp	r0, #0
 80050d8:	f040 8245 	bne.w	8005566 <_dtoa_r+0x93e>
 80050dc:	9d01      	ldr	r5, [sp, #4]
 80050de:	2331      	movs	r3, #49	; 0x31
 80050e0:	f805 3b01 	strb.w	r3, [r5], #1
 80050e4:	9b00      	ldr	r3, [sp, #0]
 80050e6:	3301      	adds	r3, #1
 80050e8:	9300      	str	r3, [sp, #0]
 80050ea:	e240      	b.n	800556e <_dtoa_r+0x946>
 80050ec:	07f2      	lsls	r2, r6, #31
 80050ee:	d505      	bpl.n	80050fc <_dtoa_r+0x4d4>
 80050f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80050f4:	f7fb faa8 	bl	8000648 <__aeabi_dmul>
 80050f8:	3501      	adds	r5, #1
 80050fa:	2301      	movs	r3, #1
 80050fc:	1076      	asrs	r6, r6, #1
 80050fe:	3708      	adds	r7, #8
 8005100:	e777      	b.n	8004ff2 <_dtoa_r+0x3ca>
 8005102:	2502      	movs	r5, #2
 8005104:	e779      	b.n	8004ffa <_dtoa_r+0x3d2>
 8005106:	9f00      	ldr	r7, [sp, #0]
 8005108:	9e03      	ldr	r6, [sp, #12]
 800510a:	e794      	b.n	8005036 <_dtoa_r+0x40e>
 800510c:	9901      	ldr	r1, [sp, #4]
 800510e:	4b4c      	ldr	r3, [pc, #304]	; (8005240 <_dtoa_r+0x618>)
 8005110:	4431      	add	r1, r6
 8005112:	910d      	str	r1, [sp, #52]	; 0x34
 8005114:	9908      	ldr	r1, [sp, #32]
 8005116:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800511a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800511e:	2900      	cmp	r1, #0
 8005120:	d043      	beq.n	80051aa <_dtoa_r+0x582>
 8005122:	494d      	ldr	r1, [pc, #308]	; (8005258 <_dtoa_r+0x630>)
 8005124:	2000      	movs	r0, #0
 8005126:	f7fb fbb9 	bl	800089c <__aeabi_ddiv>
 800512a:	4652      	mov	r2, sl
 800512c:	465b      	mov	r3, fp
 800512e:	f7fb f8d3 	bl	80002d8 <__aeabi_dsub>
 8005132:	9d01      	ldr	r5, [sp, #4]
 8005134:	4682      	mov	sl, r0
 8005136:	468b      	mov	fp, r1
 8005138:	4649      	mov	r1, r9
 800513a:	4640      	mov	r0, r8
 800513c:	f7fb fd34 	bl	8000ba8 <__aeabi_d2iz>
 8005140:	4606      	mov	r6, r0
 8005142:	f7fb fa17 	bl	8000574 <__aeabi_i2d>
 8005146:	4602      	mov	r2, r0
 8005148:	460b      	mov	r3, r1
 800514a:	4640      	mov	r0, r8
 800514c:	4649      	mov	r1, r9
 800514e:	f7fb f8c3 	bl	80002d8 <__aeabi_dsub>
 8005152:	3630      	adds	r6, #48	; 0x30
 8005154:	f805 6b01 	strb.w	r6, [r5], #1
 8005158:	4652      	mov	r2, sl
 800515a:	465b      	mov	r3, fp
 800515c:	4680      	mov	r8, r0
 800515e:	4689      	mov	r9, r1
 8005160:	f7fb fce4 	bl	8000b2c <__aeabi_dcmplt>
 8005164:	2800      	cmp	r0, #0
 8005166:	d163      	bne.n	8005230 <_dtoa_r+0x608>
 8005168:	4642      	mov	r2, r8
 800516a:	464b      	mov	r3, r9
 800516c:	4936      	ldr	r1, [pc, #216]	; (8005248 <_dtoa_r+0x620>)
 800516e:	2000      	movs	r0, #0
 8005170:	f7fb f8b2 	bl	80002d8 <__aeabi_dsub>
 8005174:	4652      	mov	r2, sl
 8005176:	465b      	mov	r3, fp
 8005178:	f7fb fcd8 	bl	8000b2c <__aeabi_dcmplt>
 800517c:	2800      	cmp	r0, #0
 800517e:	f040 80b5 	bne.w	80052ec <_dtoa_r+0x6c4>
 8005182:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005184:	429d      	cmp	r5, r3
 8005186:	d081      	beq.n	800508c <_dtoa_r+0x464>
 8005188:	4b30      	ldr	r3, [pc, #192]	; (800524c <_dtoa_r+0x624>)
 800518a:	2200      	movs	r2, #0
 800518c:	4650      	mov	r0, sl
 800518e:	4659      	mov	r1, fp
 8005190:	f7fb fa5a 	bl	8000648 <__aeabi_dmul>
 8005194:	4b2d      	ldr	r3, [pc, #180]	; (800524c <_dtoa_r+0x624>)
 8005196:	4682      	mov	sl, r0
 8005198:	468b      	mov	fp, r1
 800519a:	4640      	mov	r0, r8
 800519c:	4649      	mov	r1, r9
 800519e:	2200      	movs	r2, #0
 80051a0:	f7fb fa52 	bl	8000648 <__aeabi_dmul>
 80051a4:	4680      	mov	r8, r0
 80051a6:	4689      	mov	r9, r1
 80051a8:	e7c6      	b.n	8005138 <_dtoa_r+0x510>
 80051aa:	4650      	mov	r0, sl
 80051ac:	4659      	mov	r1, fp
 80051ae:	f7fb fa4b 	bl	8000648 <__aeabi_dmul>
 80051b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80051b4:	9d01      	ldr	r5, [sp, #4]
 80051b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80051b8:	4682      	mov	sl, r0
 80051ba:	468b      	mov	fp, r1
 80051bc:	4649      	mov	r1, r9
 80051be:	4640      	mov	r0, r8
 80051c0:	f7fb fcf2 	bl	8000ba8 <__aeabi_d2iz>
 80051c4:	4606      	mov	r6, r0
 80051c6:	f7fb f9d5 	bl	8000574 <__aeabi_i2d>
 80051ca:	3630      	adds	r6, #48	; 0x30
 80051cc:	4602      	mov	r2, r0
 80051ce:	460b      	mov	r3, r1
 80051d0:	4640      	mov	r0, r8
 80051d2:	4649      	mov	r1, r9
 80051d4:	f7fb f880 	bl	80002d8 <__aeabi_dsub>
 80051d8:	f805 6b01 	strb.w	r6, [r5], #1
 80051dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80051de:	429d      	cmp	r5, r3
 80051e0:	4680      	mov	r8, r0
 80051e2:	4689      	mov	r9, r1
 80051e4:	f04f 0200 	mov.w	r2, #0
 80051e8:	d124      	bne.n	8005234 <_dtoa_r+0x60c>
 80051ea:	4b1b      	ldr	r3, [pc, #108]	; (8005258 <_dtoa_r+0x630>)
 80051ec:	4650      	mov	r0, sl
 80051ee:	4659      	mov	r1, fp
 80051f0:	f7fb f874 	bl	80002dc <__adddf3>
 80051f4:	4602      	mov	r2, r0
 80051f6:	460b      	mov	r3, r1
 80051f8:	4640      	mov	r0, r8
 80051fa:	4649      	mov	r1, r9
 80051fc:	f7fb fcb4 	bl	8000b68 <__aeabi_dcmpgt>
 8005200:	2800      	cmp	r0, #0
 8005202:	d173      	bne.n	80052ec <_dtoa_r+0x6c4>
 8005204:	4652      	mov	r2, sl
 8005206:	465b      	mov	r3, fp
 8005208:	4913      	ldr	r1, [pc, #76]	; (8005258 <_dtoa_r+0x630>)
 800520a:	2000      	movs	r0, #0
 800520c:	f7fb f864 	bl	80002d8 <__aeabi_dsub>
 8005210:	4602      	mov	r2, r0
 8005212:	460b      	mov	r3, r1
 8005214:	4640      	mov	r0, r8
 8005216:	4649      	mov	r1, r9
 8005218:	f7fb fc88 	bl	8000b2c <__aeabi_dcmplt>
 800521c:	2800      	cmp	r0, #0
 800521e:	f43f af35 	beq.w	800508c <_dtoa_r+0x464>
 8005222:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005224:	1e6b      	subs	r3, r5, #1
 8005226:	930f      	str	r3, [sp, #60]	; 0x3c
 8005228:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800522c:	2b30      	cmp	r3, #48	; 0x30
 800522e:	d0f8      	beq.n	8005222 <_dtoa_r+0x5fa>
 8005230:	9700      	str	r7, [sp, #0]
 8005232:	e049      	b.n	80052c8 <_dtoa_r+0x6a0>
 8005234:	4b05      	ldr	r3, [pc, #20]	; (800524c <_dtoa_r+0x624>)
 8005236:	f7fb fa07 	bl	8000648 <__aeabi_dmul>
 800523a:	4680      	mov	r8, r0
 800523c:	4689      	mov	r9, r1
 800523e:	e7bd      	b.n	80051bc <_dtoa_r+0x594>
 8005240:	08007168 	.word	0x08007168
 8005244:	08007140 	.word	0x08007140
 8005248:	3ff00000 	.word	0x3ff00000
 800524c:	40240000 	.word	0x40240000
 8005250:	401c0000 	.word	0x401c0000
 8005254:	40140000 	.word	0x40140000
 8005258:	3fe00000 	.word	0x3fe00000
 800525c:	9d01      	ldr	r5, [sp, #4]
 800525e:	4656      	mov	r6, sl
 8005260:	465f      	mov	r7, fp
 8005262:	4642      	mov	r2, r8
 8005264:	464b      	mov	r3, r9
 8005266:	4630      	mov	r0, r6
 8005268:	4639      	mov	r1, r7
 800526a:	f7fb fb17 	bl	800089c <__aeabi_ddiv>
 800526e:	f7fb fc9b 	bl	8000ba8 <__aeabi_d2iz>
 8005272:	4682      	mov	sl, r0
 8005274:	f7fb f97e 	bl	8000574 <__aeabi_i2d>
 8005278:	4642      	mov	r2, r8
 800527a:	464b      	mov	r3, r9
 800527c:	f7fb f9e4 	bl	8000648 <__aeabi_dmul>
 8005280:	4602      	mov	r2, r0
 8005282:	460b      	mov	r3, r1
 8005284:	4630      	mov	r0, r6
 8005286:	4639      	mov	r1, r7
 8005288:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800528c:	f7fb f824 	bl	80002d8 <__aeabi_dsub>
 8005290:	f805 6b01 	strb.w	r6, [r5], #1
 8005294:	9e01      	ldr	r6, [sp, #4]
 8005296:	9f03      	ldr	r7, [sp, #12]
 8005298:	1bae      	subs	r6, r5, r6
 800529a:	42b7      	cmp	r7, r6
 800529c:	4602      	mov	r2, r0
 800529e:	460b      	mov	r3, r1
 80052a0:	d135      	bne.n	800530e <_dtoa_r+0x6e6>
 80052a2:	f7fb f81b 	bl	80002dc <__adddf3>
 80052a6:	4642      	mov	r2, r8
 80052a8:	464b      	mov	r3, r9
 80052aa:	4606      	mov	r6, r0
 80052ac:	460f      	mov	r7, r1
 80052ae:	f7fb fc5b 	bl	8000b68 <__aeabi_dcmpgt>
 80052b2:	b9d0      	cbnz	r0, 80052ea <_dtoa_r+0x6c2>
 80052b4:	4642      	mov	r2, r8
 80052b6:	464b      	mov	r3, r9
 80052b8:	4630      	mov	r0, r6
 80052ba:	4639      	mov	r1, r7
 80052bc:	f7fb fc2c 	bl	8000b18 <__aeabi_dcmpeq>
 80052c0:	b110      	cbz	r0, 80052c8 <_dtoa_r+0x6a0>
 80052c2:	f01a 0f01 	tst.w	sl, #1
 80052c6:	d110      	bne.n	80052ea <_dtoa_r+0x6c2>
 80052c8:	4620      	mov	r0, r4
 80052ca:	ee18 1a10 	vmov	r1, s16
 80052ce:	f000 faf3 	bl	80058b8 <_Bfree>
 80052d2:	2300      	movs	r3, #0
 80052d4:	9800      	ldr	r0, [sp, #0]
 80052d6:	702b      	strb	r3, [r5, #0]
 80052d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80052da:	3001      	adds	r0, #1
 80052dc:	6018      	str	r0, [r3, #0]
 80052de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	f43f acf1 	beq.w	8004cc8 <_dtoa_r+0xa0>
 80052e6:	601d      	str	r5, [r3, #0]
 80052e8:	e4ee      	b.n	8004cc8 <_dtoa_r+0xa0>
 80052ea:	9f00      	ldr	r7, [sp, #0]
 80052ec:	462b      	mov	r3, r5
 80052ee:	461d      	mov	r5, r3
 80052f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80052f4:	2a39      	cmp	r2, #57	; 0x39
 80052f6:	d106      	bne.n	8005306 <_dtoa_r+0x6de>
 80052f8:	9a01      	ldr	r2, [sp, #4]
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d1f7      	bne.n	80052ee <_dtoa_r+0x6c6>
 80052fe:	9901      	ldr	r1, [sp, #4]
 8005300:	2230      	movs	r2, #48	; 0x30
 8005302:	3701      	adds	r7, #1
 8005304:	700a      	strb	r2, [r1, #0]
 8005306:	781a      	ldrb	r2, [r3, #0]
 8005308:	3201      	adds	r2, #1
 800530a:	701a      	strb	r2, [r3, #0]
 800530c:	e790      	b.n	8005230 <_dtoa_r+0x608>
 800530e:	4ba6      	ldr	r3, [pc, #664]	; (80055a8 <_dtoa_r+0x980>)
 8005310:	2200      	movs	r2, #0
 8005312:	f7fb f999 	bl	8000648 <__aeabi_dmul>
 8005316:	2200      	movs	r2, #0
 8005318:	2300      	movs	r3, #0
 800531a:	4606      	mov	r6, r0
 800531c:	460f      	mov	r7, r1
 800531e:	f7fb fbfb 	bl	8000b18 <__aeabi_dcmpeq>
 8005322:	2800      	cmp	r0, #0
 8005324:	d09d      	beq.n	8005262 <_dtoa_r+0x63a>
 8005326:	e7cf      	b.n	80052c8 <_dtoa_r+0x6a0>
 8005328:	9a08      	ldr	r2, [sp, #32]
 800532a:	2a00      	cmp	r2, #0
 800532c:	f000 80d7 	beq.w	80054de <_dtoa_r+0x8b6>
 8005330:	9a06      	ldr	r2, [sp, #24]
 8005332:	2a01      	cmp	r2, #1
 8005334:	f300 80ba 	bgt.w	80054ac <_dtoa_r+0x884>
 8005338:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800533a:	2a00      	cmp	r2, #0
 800533c:	f000 80b2 	beq.w	80054a4 <_dtoa_r+0x87c>
 8005340:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005344:	9e07      	ldr	r6, [sp, #28]
 8005346:	9d04      	ldr	r5, [sp, #16]
 8005348:	9a04      	ldr	r2, [sp, #16]
 800534a:	441a      	add	r2, r3
 800534c:	9204      	str	r2, [sp, #16]
 800534e:	9a05      	ldr	r2, [sp, #20]
 8005350:	2101      	movs	r1, #1
 8005352:	441a      	add	r2, r3
 8005354:	4620      	mov	r0, r4
 8005356:	9205      	str	r2, [sp, #20]
 8005358:	f000 fb66 	bl	8005a28 <__i2b>
 800535c:	4607      	mov	r7, r0
 800535e:	2d00      	cmp	r5, #0
 8005360:	dd0c      	ble.n	800537c <_dtoa_r+0x754>
 8005362:	9b05      	ldr	r3, [sp, #20]
 8005364:	2b00      	cmp	r3, #0
 8005366:	dd09      	ble.n	800537c <_dtoa_r+0x754>
 8005368:	42ab      	cmp	r3, r5
 800536a:	9a04      	ldr	r2, [sp, #16]
 800536c:	bfa8      	it	ge
 800536e:	462b      	movge	r3, r5
 8005370:	1ad2      	subs	r2, r2, r3
 8005372:	9204      	str	r2, [sp, #16]
 8005374:	9a05      	ldr	r2, [sp, #20]
 8005376:	1aed      	subs	r5, r5, r3
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	9305      	str	r3, [sp, #20]
 800537c:	9b07      	ldr	r3, [sp, #28]
 800537e:	b31b      	cbz	r3, 80053c8 <_dtoa_r+0x7a0>
 8005380:	9b08      	ldr	r3, [sp, #32]
 8005382:	2b00      	cmp	r3, #0
 8005384:	f000 80af 	beq.w	80054e6 <_dtoa_r+0x8be>
 8005388:	2e00      	cmp	r6, #0
 800538a:	dd13      	ble.n	80053b4 <_dtoa_r+0x78c>
 800538c:	4639      	mov	r1, r7
 800538e:	4632      	mov	r2, r6
 8005390:	4620      	mov	r0, r4
 8005392:	f000 fc09 	bl	8005ba8 <__pow5mult>
 8005396:	ee18 2a10 	vmov	r2, s16
 800539a:	4601      	mov	r1, r0
 800539c:	4607      	mov	r7, r0
 800539e:	4620      	mov	r0, r4
 80053a0:	f000 fb58 	bl	8005a54 <__multiply>
 80053a4:	ee18 1a10 	vmov	r1, s16
 80053a8:	4680      	mov	r8, r0
 80053aa:	4620      	mov	r0, r4
 80053ac:	f000 fa84 	bl	80058b8 <_Bfree>
 80053b0:	ee08 8a10 	vmov	s16, r8
 80053b4:	9b07      	ldr	r3, [sp, #28]
 80053b6:	1b9a      	subs	r2, r3, r6
 80053b8:	d006      	beq.n	80053c8 <_dtoa_r+0x7a0>
 80053ba:	ee18 1a10 	vmov	r1, s16
 80053be:	4620      	mov	r0, r4
 80053c0:	f000 fbf2 	bl	8005ba8 <__pow5mult>
 80053c4:	ee08 0a10 	vmov	s16, r0
 80053c8:	2101      	movs	r1, #1
 80053ca:	4620      	mov	r0, r4
 80053cc:	f000 fb2c 	bl	8005a28 <__i2b>
 80053d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	4606      	mov	r6, r0
 80053d6:	f340 8088 	ble.w	80054ea <_dtoa_r+0x8c2>
 80053da:	461a      	mov	r2, r3
 80053dc:	4601      	mov	r1, r0
 80053de:	4620      	mov	r0, r4
 80053e0:	f000 fbe2 	bl	8005ba8 <__pow5mult>
 80053e4:	9b06      	ldr	r3, [sp, #24]
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	4606      	mov	r6, r0
 80053ea:	f340 8081 	ble.w	80054f0 <_dtoa_r+0x8c8>
 80053ee:	f04f 0800 	mov.w	r8, #0
 80053f2:	6933      	ldr	r3, [r6, #16]
 80053f4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80053f8:	6918      	ldr	r0, [r3, #16]
 80053fa:	f000 fac5 	bl	8005988 <__hi0bits>
 80053fe:	f1c0 0020 	rsb	r0, r0, #32
 8005402:	9b05      	ldr	r3, [sp, #20]
 8005404:	4418      	add	r0, r3
 8005406:	f010 001f 	ands.w	r0, r0, #31
 800540a:	f000 8092 	beq.w	8005532 <_dtoa_r+0x90a>
 800540e:	f1c0 0320 	rsb	r3, r0, #32
 8005412:	2b04      	cmp	r3, #4
 8005414:	f340 808a 	ble.w	800552c <_dtoa_r+0x904>
 8005418:	f1c0 001c 	rsb	r0, r0, #28
 800541c:	9b04      	ldr	r3, [sp, #16]
 800541e:	4403      	add	r3, r0
 8005420:	9304      	str	r3, [sp, #16]
 8005422:	9b05      	ldr	r3, [sp, #20]
 8005424:	4403      	add	r3, r0
 8005426:	4405      	add	r5, r0
 8005428:	9305      	str	r3, [sp, #20]
 800542a:	9b04      	ldr	r3, [sp, #16]
 800542c:	2b00      	cmp	r3, #0
 800542e:	dd07      	ble.n	8005440 <_dtoa_r+0x818>
 8005430:	ee18 1a10 	vmov	r1, s16
 8005434:	461a      	mov	r2, r3
 8005436:	4620      	mov	r0, r4
 8005438:	f000 fc10 	bl	8005c5c <__lshift>
 800543c:	ee08 0a10 	vmov	s16, r0
 8005440:	9b05      	ldr	r3, [sp, #20]
 8005442:	2b00      	cmp	r3, #0
 8005444:	dd05      	ble.n	8005452 <_dtoa_r+0x82a>
 8005446:	4631      	mov	r1, r6
 8005448:	461a      	mov	r2, r3
 800544a:	4620      	mov	r0, r4
 800544c:	f000 fc06 	bl	8005c5c <__lshift>
 8005450:	4606      	mov	r6, r0
 8005452:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005454:	2b00      	cmp	r3, #0
 8005456:	d06e      	beq.n	8005536 <_dtoa_r+0x90e>
 8005458:	ee18 0a10 	vmov	r0, s16
 800545c:	4631      	mov	r1, r6
 800545e:	f000 fc6d 	bl	8005d3c <__mcmp>
 8005462:	2800      	cmp	r0, #0
 8005464:	da67      	bge.n	8005536 <_dtoa_r+0x90e>
 8005466:	9b00      	ldr	r3, [sp, #0]
 8005468:	3b01      	subs	r3, #1
 800546a:	ee18 1a10 	vmov	r1, s16
 800546e:	9300      	str	r3, [sp, #0]
 8005470:	220a      	movs	r2, #10
 8005472:	2300      	movs	r3, #0
 8005474:	4620      	mov	r0, r4
 8005476:	f000 fa41 	bl	80058fc <__multadd>
 800547a:	9b08      	ldr	r3, [sp, #32]
 800547c:	ee08 0a10 	vmov	s16, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	f000 81b1 	beq.w	80057e8 <_dtoa_r+0xbc0>
 8005486:	2300      	movs	r3, #0
 8005488:	4639      	mov	r1, r7
 800548a:	220a      	movs	r2, #10
 800548c:	4620      	mov	r0, r4
 800548e:	f000 fa35 	bl	80058fc <__multadd>
 8005492:	9b02      	ldr	r3, [sp, #8]
 8005494:	2b00      	cmp	r3, #0
 8005496:	4607      	mov	r7, r0
 8005498:	f300 808e 	bgt.w	80055b8 <_dtoa_r+0x990>
 800549c:	9b06      	ldr	r3, [sp, #24]
 800549e:	2b02      	cmp	r3, #2
 80054a0:	dc51      	bgt.n	8005546 <_dtoa_r+0x91e>
 80054a2:	e089      	b.n	80055b8 <_dtoa_r+0x990>
 80054a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80054a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80054aa:	e74b      	b.n	8005344 <_dtoa_r+0x71c>
 80054ac:	9b03      	ldr	r3, [sp, #12]
 80054ae:	1e5e      	subs	r6, r3, #1
 80054b0:	9b07      	ldr	r3, [sp, #28]
 80054b2:	42b3      	cmp	r3, r6
 80054b4:	bfbf      	itttt	lt
 80054b6:	9b07      	ldrlt	r3, [sp, #28]
 80054b8:	9607      	strlt	r6, [sp, #28]
 80054ba:	1af2      	sublt	r2, r6, r3
 80054bc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80054be:	bfb6      	itet	lt
 80054c0:	189b      	addlt	r3, r3, r2
 80054c2:	1b9e      	subge	r6, r3, r6
 80054c4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80054c6:	9b03      	ldr	r3, [sp, #12]
 80054c8:	bfb8      	it	lt
 80054ca:	2600      	movlt	r6, #0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	bfb7      	itett	lt
 80054d0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80054d4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80054d8:	1a9d      	sublt	r5, r3, r2
 80054da:	2300      	movlt	r3, #0
 80054dc:	e734      	b.n	8005348 <_dtoa_r+0x720>
 80054de:	9e07      	ldr	r6, [sp, #28]
 80054e0:	9d04      	ldr	r5, [sp, #16]
 80054e2:	9f08      	ldr	r7, [sp, #32]
 80054e4:	e73b      	b.n	800535e <_dtoa_r+0x736>
 80054e6:	9a07      	ldr	r2, [sp, #28]
 80054e8:	e767      	b.n	80053ba <_dtoa_r+0x792>
 80054ea:	9b06      	ldr	r3, [sp, #24]
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	dc18      	bgt.n	8005522 <_dtoa_r+0x8fa>
 80054f0:	f1ba 0f00 	cmp.w	sl, #0
 80054f4:	d115      	bne.n	8005522 <_dtoa_r+0x8fa>
 80054f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80054fa:	b993      	cbnz	r3, 8005522 <_dtoa_r+0x8fa>
 80054fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005500:	0d1b      	lsrs	r3, r3, #20
 8005502:	051b      	lsls	r3, r3, #20
 8005504:	b183      	cbz	r3, 8005528 <_dtoa_r+0x900>
 8005506:	9b04      	ldr	r3, [sp, #16]
 8005508:	3301      	adds	r3, #1
 800550a:	9304      	str	r3, [sp, #16]
 800550c:	9b05      	ldr	r3, [sp, #20]
 800550e:	3301      	adds	r3, #1
 8005510:	9305      	str	r3, [sp, #20]
 8005512:	f04f 0801 	mov.w	r8, #1
 8005516:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005518:	2b00      	cmp	r3, #0
 800551a:	f47f af6a 	bne.w	80053f2 <_dtoa_r+0x7ca>
 800551e:	2001      	movs	r0, #1
 8005520:	e76f      	b.n	8005402 <_dtoa_r+0x7da>
 8005522:	f04f 0800 	mov.w	r8, #0
 8005526:	e7f6      	b.n	8005516 <_dtoa_r+0x8ee>
 8005528:	4698      	mov	r8, r3
 800552a:	e7f4      	b.n	8005516 <_dtoa_r+0x8ee>
 800552c:	f43f af7d 	beq.w	800542a <_dtoa_r+0x802>
 8005530:	4618      	mov	r0, r3
 8005532:	301c      	adds	r0, #28
 8005534:	e772      	b.n	800541c <_dtoa_r+0x7f4>
 8005536:	9b03      	ldr	r3, [sp, #12]
 8005538:	2b00      	cmp	r3, #0
 800553a:	dc37      	bgt.n	80055ac <_dtoa_r+0x984>
 800553c:	9b06      	ldr	r3, [sp, #24]
 800553e:	2b02      	cmp	r3, #2
 8005540:	dd34      	ble.n	80055ac <_dtoa_r+0x984>
 8005542:	9b03      	ldr	r3, [sp, #12]
 8005544:	9302      	str	r3, [sp, #8]
 8005546:	9b02      	ldr	r3, [sp, #8]
 8005548:	b96b      	cbnz	r3, 8005566 <_dtoa_r+0x93e>
 800554a:	4631      	mov	r1, r6
 800554c:	2205      	movs	r2, #5
 800554e:	4620      	mov	r0, r4
 8005550:	f000 f9d4 	bl	80058fc <__multadd>
 8005554:	4601      	mov	r1, r0
 8005556:	4606      	mov	r6, r0
 8005558:	ee18 0a10 	vmov	r0, s16
 800555c:	f000 fbee 	bl	8005d3c <__mcmp>
 8005560:	2800      	cmp	r0, #0
 8005562:	f73f adbb 	bgt.w	80050dc <_dtoa_r+0x4b4>
 8005566:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005568:	9d01      	ldr	r5, [sp, #4]
 800556a:	43db      	mvns	r3, r3
 800556c:	9300      	str	r3, [sp, #0]
 800556e:	f04f 0800 	mov.w	r8, #0
 8005572:	4631      	mov	r1, r6
 8005574:	4620      	mov	r0, r4
 8005576:	f000 f99f 	bl	80058b8 <_Bfree>
 800557a:	2f00      	cmp	r7, #0
 800557c:	f43f aea4 	beq.w	80052c8 <_dtoa_r+0x6a0>
 8005580:	f1b8 0f00 	cmp.w	r8, #0
 8005584:	d005      	beq.n	8005592 <_dtoa_r+0x96a>
 8005586:	45b8      	cmp	r8, r7
 8005588:	d003      	beq.n	8005592 <_dtoa_r+0x96a>
 800558a:	4641      	mov	r1, r8
 800558c:	4620      	mov	r0, r4
 800558e:	f000 f993 	bl	80058b8 <_Bfree>
 8005592:	4639      	mov	r1, r7
 8005594:	4620      	mov	r0, r4
 8005596:	f000 f98f 	bl	80058b8 <_Bfree>
 800559a:	e695      	b.n	80052c8 <_dtoa_r+0x6a0>
 800559c:	2600      	movs	r6, #0
 800559e:	4637      	mov	r7, r6
 80055a0:	e7e1      	b.n	8005566 <_dtoa_r+0x93e>
 80055a2:	9700      	str	r7, [sp, #0]
 80055a4:	4637      	mov	r7, r6
 80055a6:	e599      	b.n	80050dc <_dtoa_r+0x4b4>
 80055a8:	40240000 	.word	0x40240000
 80055ac:	9b08      	ldr	r3, [sp, #32]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	f000 80ca 	beq.w	8005748 <_dtoa_r+0xb20>
 80055b4:	9b03      	ldr	r3, [sp, #12]
 80055b6:	9302      	str	r3, [sp, #8]
 80055b8:	2d00      	cmp	r5, #0
 80055ba:	dd05      	ble.n	80055c8 <_dtoa_r+0x9a0>
 80055bc:	4639      	mov	r1, r7
 80055be:	462a      	mov	r2, r5
 80055c0:	4620      	mov	r0, r4
 80055c2:	f000 fb4b 	bl	8005c5c <__lshift>
 80055c6:	4607      	mov	r7, r0
 80055c8:	f1b8 0f00 	cmp.w	r8, #0
 80055cc:	d05b      	beq.n	8005686 <_dtoa_r+0xa5e>
 80055ce:	6879      	ldr	r1, [r7, #4]
 80055d0:	4620      	mov	r0, r4
 80055d2:	f000 f931 	bl	8005838 <_Balloc>
 80055d6:	4605      	mov	r5, r0
 80055d8:	b928      	cbnz	r0, 80055e6 <_dtoa_r+0x9be>
 80055da:	4b87      	ldr	r3, [pc, #540]	; (80057f8 <_dtoa_r+0xbd0>)
 80055dc:	4602      	mov	r2, r0
 80055de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80055e2:	f7ff bb3b 	b.w	8004c5c <_dtoa_r+0x34>
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	3202      	adds	r2, #2
 80055ea:	0092      	lsls	r2, r2, #2
 80055ec:	f107 010c 	add.w	r1, r7, #12
 80055f0:	300c      	adds	r0, #12
 80055f2:	f000 f913 	bl	800581c <memcpy>
 80055f6:	2201      	movs	r2, #1
 80055f8:	4629      	mov	r1, r5
 80055fa:	4620      	mov	r0, r4
 80055fc:	f000 fb2e 	bl	8005c5c <__lshift>
 8005600:	9b01      	ldr	r3, [sp, #4]
 8005602:	f103 0901 	add.w	r9, r3, #1
 8005606:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800560a:	4413      	add	r3, r2
 800560c:	9305      	str	r3, [sp, #20]
 800560e:	f00a 0301 	and.w	r3, sl, #1
 8005612:	46b8      	mov	r8, r7
 8005614:	9304      	str	r3, [sp, #16]
 8005616:	4607      	mov	r7, r0
 8005618:	4631      	mov	r1, r6
 800561a:	ee18 0a10 	vmov	r0, s16
 800561e:	f7ff fa75 	bl	8004b0c <quorem>
 8005622:	4641      	mov	r1, r8
 8005624:	9002      	str	r0, [sp, #8]
 8005626:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800562a:	ee18 0a10 	vmov	r0, s16
 800562e:	f000 fb85 	bl	8005d3c <__mcmp>
 8005632:	463a      	mov	r2, r7
 8005634:	9003      	str	r0, [sp, #12]
 8005636:	4631      	mov	r1, r6
 8005638:	4620      	mov	r0, r4
 800563a:	f000 fb9b 	bl	8005d74 <__mdiff>
 800563e:	68c2      	ldr	r2, [r0, #12]
 8005640:	f109 3bff 	add.w	fp, r9, #4294967295
 8005644:	4605      	mov	r5, r0
 8005646:	bb02      	cbnz	r2, 800568a <_dtoa_r+0xa62>
 8005648:	4601      	mov	r1, r0
 800564a:	ee18 0a10 	vmov	r0, s16
 800564e:	f000 fb75 	bl	8005d3c <__mcmp>
 8005652:	4602      	mov	r2, r0
 8005654:	4629      	mov	r1, r5
 8005656:	4620      	mov	r0, r4
 8005658:	9207      	str	r2, [sp, #28]
 800565a:	f000 f92d 	bl	80058b8 <_Bfree>
 800565e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8005662:	ea43 0102 	orr.w	r1, r3, r2
 8005666:	9b04      	ldr	r3, [sp, #16]
 8005668:	430b      	orrs	r3, r1
 800566a:	464d      	mov	r5, r9
 800566c:	d10f      	bne.n	800568e <_dtoa_r+0xa66>
 800566e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005672:	d02a      	beq.n	80056ca <_dtoa_r+0xaa2>
 8005674:	9b03      	ldr	r3, [sp, #12]
 8005676:	2b00      	cmp	r3, #0
 8005678:	dd02      	ble.n	8005680 <_dtoa_r+0xa58>
 800567a:	9b02      	ldr	r3, [sp, #8]
 800567c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005680:	f88b a000 	strb.w	sl, [fp]
 8005684:	e775      	b.n	8005572 <_dtoa_r+0x94a>
 8005686:	4638      	mov	r0, r7
 8005688:	e7ba      	b.n	8005600 <_dtoa_r+0x9d8>
 800568a:	2201      	movs	r2, #1
 800568c:	e7e2      	b.n	8005654 <_dtoa_r+0xa2c>
 800568e:	9b03      	ldr	r3, [sp, #12]
 8005690:	2b00      	cmp	r3, #0
 8005692:	db04      	blt.n	800569e <_dtoa_r+0xa76>
 8005694:	9906      	ldr	r1, [sp, #24]
 8005696:	430b      	orrs	r3, r1
 8005698:	9904      	ldr	r1, [sp, #16]
 800569a:	430b      	orrs	r3, r1
 800569c:	d122      	bne.n	80056e4 <_dtoa_r+0xabc>
 800569e:	2a00      	cmp	r2, #0
 80056a0:	ddee      	ble.n	8005680 <_dtoa_r+0xa58>
 80056a2:	ee18 1a10 	vmov	r1, s16
 80056a6:	2201      	movs	r2, #1
 80056a8:	4620      	mov	r0, r4
 80056aa:	f000 fad7 	bl	8005c5c <__lshift>
 80056ae:	4631      	mov	r1, r6
 80056b0:	ee08 0a10 	vmov	s16, r0
 80056b4:	f000 fb42 	bl	8005d3c <__mcmp>
 80056b8:	2800      	cmp	r0, #0
 80056ba:	dc03      	bgt.n	80056c4 <_dtoa_r+0xa9c>
 80056bc:	d1e0      	bne.n	8005680 <_dtoa_r+0xa58>
 80056be:	f01a 0f01 	tst.w	sl, #1
 80056c2:	d0dd      	beq.n	8005680 <_dtoa_r+0xa58>
 80056c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80056c8:	d1d7      	bne.n	800567a <_dtoa_r+0xa52>
 80056ca:	2339      	movs	r3, #57	; 0x39
 80056cc:	f88b 3000 	strb.w	r3, [fp]
 80056d0:	462b      	mov	r3, r5
 80056d2:	461d      	mov	r5, r3
 80056d4:	3b01      	subs	r3, #1
 80056d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80056da:	2a39      	cmp	r2, #57	; 0x39
 80056dc:	d071      	beq.n	80057c2 <_dtoa_r+0xb9a>
 80056de:	3201      	adds	r2, #1
 80056e0:	701a      	strb	r2, [r3, #0]
 80056e2:	e746      	b.n	8005572 <_dtoa_r+0x94a>
 80056e4:	2a00      	cmp	r2, #0
 80056e6:	dd07      	ble.n	80056f8 <_dtoa_r+0xad0>
 80056e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80056ec:	d0ed      	beq.n	80056ca <_dtoa_r+0xaa2>
 80056ee:	f10a 0301 	add.w	r3, sl, #1
 80056f2:	f88b 3000 	strb.w	r3, [fp]
 80056f6:	e73c      	b.n	8005572 <_dtoa_r+0x94a>
 80056f8:	9b05      	ldr	r3, [sp, #20]
 80056fa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80056fe:	4599      	cmp	r9, r3
 8005700:	d047      	beq.n	8005792 <_dtoa_r+0xb6a>
 8005702:	ee18 1a10 	vmov	r1, s16
 8005706:	2300      	movs	r3, #0
 8005708:	220a      	movs	r2, #10
 800570a:	4620      	mov	r0, r4
 800570c:	f000 f8f6 	bl	80058fc <__multadd>
 8005710:	45b8      	cmp	r8, r7
 8005712:	ee08 0a10 	vmov	s16, r0
 8005716:	f04f 0300 	mov.w	r3, #0
 800571a:	f04f 020a 	mov.w	r2, #10
 800571e:	4641      	mov	r1, r8
 8005720:	4620      	mov	r0, r4
 8005722:	d106      	bne.n	8005732 <_dtoa_r+0xb0a>
 8005724:	f000 f8ea 	bl	80058fc <__multadd>
 8005728:	4680      	mov	r8, r0
 800572a:	4607      	mov	r7, r0
 800572c:	f109 0901 	add.w	r9, r9, #1
 8005730:	e772      	b.n	8005618 <_dtoa_r+0x9f0>
 8005732:	f000 f8e3 	bl	80058fc <__multadd>
 8005736:	4639      	mov	r1, r7
 8005738:	4680      	mov	r8, r0
 800573a:	2300      	movs	r3, #0
 800573c:	220a      	movs	r2, #10
 800573e:	4620      	mov	r0, r4
 8005740:	f000 f8dc 	bl	80058fc <__multadd>
 8005744:	4607      	mov	r7, r0
 8005746:	e7f1      	b.n	800572c <_dtoa_r+0xb04>
 8005748:	9b03      	ldr	r3, [sp, #12]
 800574a:	9302      	str	r3, [sp, #8]
 800574c:	9d01      	ldr	r5, [sp, #4]
 800574e:	ee18 0a10 	vmov	r0, s16
 8005752:	4631      	mov	r1, r6
 8005754:	f7ff f9da 	bl	8004b0c <quorem>
 8005758:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800575c:	9b01      	ldr	r3, [sp, #4]
 800575e:	f805 ab01 	strb.w	sl, [r5], #1
 8005762:	1aea      	subs	r2, r5, r3
 8005764:	9b02      	ldr	r3, [sp, #8]
 8005766:	4293      	cmp	r3, r2
 8005768:	dd09      	ble.n	800577e <_dtoa_r+0xb56>
 800576a:	ee18 1a10 	vmov	r1, s16
 800576e:	2300      	movs	r3, #0
 8005770:	220a      	movs	r2, #10
 8005772:	4620      	mov	r0, r4
 8005774:	f000 f8c2 	bl	80058fc <__multadd>
 8005778:	ee08 0a10 	vmov	s16, r0
 800577c:	e7e7      	b.n	800574e <_dtoa_r+0xb26>
 800577e:	9b02      	ldr	r3, [sp, #8]
 8005780:	2b00      	cmp	r3, #0
 8005782:	bfc8      	it	gt
 8005784:	461d      	movgt	r5, r3
 8005786:	9b01      	ldr	r3, [sp, #4]
 8005788:	bfd8      	it	le
 800578a:	2501      	movle	r5, #1
 800578c:	441d      	add	r5, r3
 800578e:	f04f 0800 	mov.w	r8, #0
 8005792:	ee18 1a10 	vmov	r1, s16
 8005796:	2201      	movs	r2, #1
 8005798:	4620      	mov	r0, r4
 800579a:	f000 fa5f 	bl	8005c5c <__lshift>
 800579e:	4631      	mov	r1, r6
 80057a0:	ee08 0a10 	vmov	s16, r0
 80057a4:	f000 faca 	bl	8005d3c <__mcmp>
 80057a8:	2800      	cmp	r0, #0
 80057aa:	dc91      	bgt.n	80056d0 <_dtoa_r+0xaa8>
 80057ac:	d102      	bne.n	80057b4 <_dtoa_r+0xb8c>
 80057ae:	f01a 0f01 	tst.w	sl, #1
 80057b2:	d18d      	bne.n	80056d0 <_dtoa_r+0xaa8>
 80057b4:	462b      	mov	r3, r5
 80057b6:	461d      	mov	r5, r3
 80057b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80057bc:	2a30      	cmp	r2, #48	; 0x30
 80057be:	d0fa      	beq.n	80057b6 <_dtoa_r+0xb8e>
 80057c0:	e6d7      	b.n	8005572 <_dtoa_r+0x94a>
 80057c2:	9a01      	ldr	r2, [sp, #4]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d184      	bne.n	80056d2 <_dtoa_r+0xaaa>
 80057c8:	9b00      	ldr	r3, [sp, #0]
 80057ca:	3301      	adds	r3, #1
 80057cc:	9300      	str	r3, [sp, #0]
 80057ce:	2331      	movs	r3, #49	; 0x31
 80057d0:	7013      	strb	r3, [r2, #0]
 80057d2:	e6ce      	b.n	8005572 <_dtoa_r+0x94a>
 80057d4:	4b09      	ldr	r3, [pc, #36]	; (80057fc <_dtoa_r+0xbd4>)
 80057d6:	f7ff ba95 	b.w	8004d04 <_dtoa_r+0xdc>
 80057da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f47f aa6e 	bne.w	8004cbe <_dtoa_r+0x96>
 80057e2:	4b07      	ldr	r3, [pc, #28]	; (8005800 <_dtoa_r+0xbd8>)
 80057e4:	f7ff ba8e 	b.w	8004d04 <_dtoa_r+0xdc>
 80057e8:	9b02      	ldr	r3, [sp, #8]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	dcae      	bgt.n	800574c <_dtoa_r+0xb24>
 80057ee:	9b06      	ldr	r3, [sp, #24]
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	f73f aea8 	bgt.w	8005546 <_dtoa_r+0x91e>
 80057f6:	e7a9      	b.n	800574c <_dtoa_r+0xb24>
 80057f8:	080070d3 	.word	0x080070d3
 80057fc:	08007030 	.word	0x08007030
 8005800:	08007054 	.word	0x08007054

08005804 <_localeconv_r>:
 8005804:	4800      	ldr	r0, [pc, #0]	; (8005808 <_localeconv_r+0x4>)
 8005806:	4770      	bx	lr
 8005808:	20000160 	.word	0x20000160

0800580c <malloc>:
 800580c:	4b02      	ldr	r3, [pc, #8]	; (8005818 <malloc+0xc>)
 800580e:	4601      	mov	r1, r0
 8005810:	6818      	ldr	r0, [r3, #0]
 8005812:	f000 bc17 	b.w	8006044 <_malloc_r>
 8005816:	bf00      	nop
 8005818:	2000000c 	.word	0x2000000c

0800581c <memcpy>:
 800581c:	440a      	add	r2, r1
 800581e:	4291      	cmp	r1, r2
 8005820:	f100 33ff 	add.w	r3, r0, #4294967295
 8005824:	d100      	bne.n	8005828 <memcpy+0xc>
 8005826:	4770      	bx	lr
 8005828:	b510      	push	{r4, lr}
 800582a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800582e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005832:	4291      	cmp	r1, r2
 8005834:	d1f9      	bne.n	800582a <memcpy+0xe>
 8005836:	bd10      	pop	{r4, pc}

08005838 <_Balloc>:
 8005838:	b570      	push	{r4, r5, r6, lr}
 800583a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800583c:	4604      	mov	r4, r0
 800583e:	460d      	mov	r5, r1
 8005840:	b976      	cbnz	r6, 8005860 <_Balloc+0x28>
 8005842:	2010      	movs	r0, #16
 8005844:	f7ff ffe2 	bl	800580c <malloc>
 8005848:	4602      	mov	r2, r0
 800584a:	6260      	str	r0, [r4, #36]	; 0x24
 800584c:	b920      	cbnz	r0, 8005858 <_Balloc+0x20>
 800584e:	4b18      	ldr	r3, [pc, #96]	; (80058b0 <_Balloc+0x78>)
 8005850:	4818      	ldr	r0, [pc, #96]	; (80058b4 <_Balloc+0x7c>)
 8005852:	2166      	movs	r1, #102	; 0x66
 8005854:	f000 fdd6 	bl	8006404 <__assert_func>
 8005858:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800585c:	6006      	str	r6, [r0, #0]
 800585e:	60c6      	str	r6, [r0, #12]
 8005860:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005862:	68f3      	ldr	r3, [r6, #12]
 8005864:	b183      	cbz	r3, 8005888 <_Balloc+0x50>
 8005866:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800586e:	b9b8      	cbnz	r0, 80058a0 <_Balloc+0x68>
 8005870:	2101      	movs	r1, #1
 8005872:	fa01 f605 	lsl.w	r6, r1, r5
 8005876:	1d72      	adds	r2, r6, #5
 8005878:	0092      	lsls	r2, r2, #2
 800587a:	4620      	mov	r0, r4
 800587c:	f000 fb60 	bl	8005f40 <_calloc_r>
 8005880:	b160      	cbz	r0, 800589c <_Balloc+0x64>
 8005882:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005886:	e00e      	b.n	80058a6 <_Balloc+0x6e>
 8005888:	2221      	movs	r2, #33	; 0x21
 800588a:	2104      	movs	r1, #4
 800588c:	4620      	mov	r0, r4
 800588e:	f000 fb57 	bl	8005f40 <_calloc_r>
 8005892:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005894:	60f0      	str	r0, [r6, #12]
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1e4      	bne.n	8005866 <_Balloc+0x2e>
 800589c:	2000      	movs	r0, #0
 800589e:	bd70      	pop	{r4, r5, r6, pc}
 80058a0:	6802      	ldr	r2, [r0, #0]
 80058a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80058a6:	2300      	movs	r3, #0
 80058a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80058ac:	e7f7      	b.n	800589e <_Balloc+0x66>
 80058ae:	bf00      	nop
 80058b0:	08007061 	.word	0x08007061
 80058b4:	080070e4 	.word	0x080070e4

080058b8 <_Bfree>:
 80058b8:	b570      	push	{r4, r5, r6, lr}
 80058ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80058bc:	4605      	mov	r5, r0
 80058be:	460c      	mov	r4, r1
 80058c0:	b976      	cbnz	r6, 80058e0 <_Bfree+0x28>
 80058c2:	2010      	movs	r0, #16
 80058c4:	f7ff ffa2 	bl	800580c <malloc>
 80058c8:	4602      	mov	r2, r0
 80058ca:	6268      	str	r0, [r5, #36]	; 0x24
 80058cc:	b920      	cbnz	r0, 80058d8 <_Bfree+0x20>
 80058ce:	4b09      	ldr	r3, [pc, #36]	; (80058f4 <_Bfree+0x3c>)
 80058d0:	4809      	ldr	r0, [pc, #36]	; (80058f8 <_Bfree+0x40>)
 80058d2:	218a      	movs	r1, #138	; 0x8a
 80058d4:	f000 fd96 	bl	8006404 <__assert_func>
 80058d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80058dc:	6006      	str	r6, [r0, #0]
 80058de:	60c6      	str	r6, [r0, #12]
 80058e0:	b13c      	cbz	r4, 80058f2 <_Bfree+0x3a>
 80058e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80058e4:	6862      	ldr	r2, [r4, #4]
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80058ec:	6021      	str	r1, [r4, #0]
 80058ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80058f2:	bd70      	pop	{r4, r5, r6, pc}
 80058f4:	08007061 	.word	0x08007061
 80058f8:	080070e4 	.word	0x080070e4

080058fc <__multadd>:
 80058fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005900:	690d      	ldr	r5, [r1, #16]
 8005902:	4607      	mov	r7, r0
 8005904:	460c      	mov	r4, r1
 8005906:	461e      	mov	r6, r3
 8005908:	f101 0c14 	add.w	ip, r1, #20
 800590c:	2000      	movs	r0, #0
 800590e:	f8dc 3000 	ldr.w	r3, [ip]
 8005912:	b299      	uxth	r1, r3
 8005914:	fb02 6101 	mla	r1, r2, r1, r6
 8005918:	0c1e      	lsrs	r6, r3, #16
 800591a:	0c0b      	lsrs	r3, r1, #16
 800591c:	fb02 3306 	mla	r3, r2, r6, r3
 8005920:	b289      	uxth	r1, r1
 8005922:	3001      	adds	r0, #1
 8005924:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005928:	4285      	cmp	r5, r0
 800592a:	f84c 1b04 	str.w	r1, [ip], #4
 800592e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005932:	dcec      	bgt.n	800590e <__multadd+0x12>
 8005934:	b30e      	cbz	r6, 800597a <__multadd+0x7e>
 8005936:	68a3      	ldr	r3, [r4, #8]
 8005938:	42ab      	cmp	r3, r5
 800593a:	dc19      	bgt.n	8005970 <__multadd+0x74>
 800593c:	6861      	ldr	r1, [r4, #4]
 800593e:	4638      	mov	r0, r7
 8005940:	3101      	adds	r1, #1
 8005942:	f7ff ff79 	bl	8005838 <_Balloc>
 8005946:	4680      	mov	r8, r0
 8005948:	b928      	cbnz	r0, 8005956 <__multadd+0x5a>
 800594a:	4602      	mov	r2, r0
 800594c:	4b0c      	ldr	r3, [pc, #48]	; (8005980 <__multadd+0x84>)
 800594e:	480d      	ldr	r0, [pc, #52]	; (8005984 <__multadd+0x88>)
 8005950:	21b5      	movs	r1, #181	; 0xb5
 8005952:	f000 fd57 	bl	8006404 <__assert_func>
 8005956:	6922      	ldr	r2, [r4, #16]
 8005958:	3202      	adds	r2, #2
 800595a:	f104 010c 	add.w	r1, r4, #12
 800595e:	0092      	lsls	r2, r2, #2
 8005960:	300c      	adds	r0, #12
 8005962:	f7ff ff5b 	bl	800581c <memcpy>
 8005966:	4621      	mov	r1, r4
 8005968:	4638      	mov	r0, r7
 800596a:	f7ff ffa5 	bl	80058b8 <_Bfree>
 800596e:	4644      	mov	r4, r8
 8005970:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005974:	3501      	adds	r5, #1
 8005976:	615e      	str	r6, [r3, #20]
 8005978:	6125      	str	r5, [r4, #16]
 800597a:	4620      	mov	r0, r4
 800597c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005980:	080070d3 	.word	0x080070d3
 8005984:	080070e4 	.word	0x080070e4

08005988 <__hi0bits>:
 8005988:	0c03      	lsrs	r3, r0, #16
 800598a:	041b      	lsls	r3, r3, #16
 800598c:	b9d3      	cbnz	r3, 80059c4 <__hi0bits+0x3c>
 800598e:	0400      	lsls	r0, r0, #16
 8005990:	2310      	movs	r3, #16
 8005992:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005996:	bf04      	itt	eq
 8005998:	0200      	lsleq	r0, r0, #8
 800599a:	3308      	addeq	r3, #8
 800599c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80059a0:	bf04      	itt	eq
 80059a2:	0100      	lsleq	r0, r0, #4
 80059a4:	3304      	addeq	r3, #4
 80059a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80059aa:	bf04      	itt	eq
 80059ac:	0080      	lsleq	r0, r0, #2
 80059ae:	3302      	addeq	r3, #2
 80059b0:	2800      	cmp	r0, #0
 80059b2:	db05      	blt.n	80059c0 <__hi0bits+0x38>
 80059b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80059b8:	f103 0301 	add.w	r3, r3, #1
 80059bc:	bf08      	it	eq
 80059be:	2320      	moveq	r3, #32
 80059c0:	4618      	mov	r0, r3
 80059c2:	4770      	bx	lr
 80059c4:	2300      	movs	r3, #0
 80059c6:	e7e4      	b.n	8005992 <__hi0bits+0xa>

080059c8 <__lo0bits>:
 80059c8:	6803      	ldr	r3, [r0, #0]
 80059ca:	f013 0207 	ands.w	r2, r3, #7
 80059ce:	4601      	mov	r1, r0
 80059d0:	d00b      	beq.n	80059ea <__lo0bits+0x22>
 80059d2:	07da      	lsls	r2, r3, #31
 80059d4:	d423      	bmi.n	8005a1e <__lo0bits+0x56>
 80059d6:	0798      	lsls	r0, r3, #30
 80059d8:	bf49      	itett	mi
 80059da:	085b      	lsrmi	r3, r3, #1
 80059dc:	089b      	lsrpl	r3, r3, #2
 80059de:	2001      	movmi	r0, #1
 80059e0:	600b      	strmi	r3, [r1, #0]
 80059e2:	bf5c      	itt	pl
 80059e4:	600b      	strpl	r3, [r1, #0]
 80059e6:	2002      	movpl	r0, #2
 80059e8:	4770      	bx	lr
 80059ea:	b298      	uxth	r0, r3
 80059ec:	b9a8      	cbnz	r0, 8005a1a <__lo0bits+0x52>
 80059ee:	0c1b      	lsrs	r3, r3, #16
 80059f0:	2010      	movs	r0, #16
 80059f2:	b2da      	uxtb	r2, r3
 80059f4:	b90a      	cbnz	r2, 80059fa <__lo0bits+0x32>
 80059f6:	3008      	adds	r0, #8
 80059f8:	0a1b      	lsrs	r3, r3, #8
 80059fa:	071a      	lsls	r2, r3, #28
 80059fc:	bf04      	itt	eq
 80059fe:	091b      	lsreq	r3, r3, #4
 8005a00:	3004      	addeq	r0, #4
 8005a02:	079a      	lsls	r2, r3, #30
 8005a04:	bf04      	itt	eq
 8005a06:	089b      	lsreq	r3, r3, #2
 8005a08:	3002      	addeq	r0, #2
 8005a0a:	07da      	lsls	r2, r3, #31
 8005a0c:	d403      	bmi.n	8005a16 <__lo0bits+0x4e>
 8005a0e:	085b      	lsrs	r3, r3, #1
 8005a10:	f100 0001 	add.w	r0, r0, #1
 8005a14:	d005      	beq.n	8005a22 <__lo0bits+0x5a>
 8005a16:	600b      	str	r3, [r1, #0]
 8005a18:	4770      	bx	lr
 8005a1a:	4610      	mov	r0, r2
 8005a1c:	e7e9      	b.n	80059f2 <__lo0bits+0x2a>
 8005a1e:	2000      	movs	r0, #0
 8005a20:	4770      	bx	lr
 8005a22:	2020      	movs	r0, #32
 8005a24:	4770      	bx	lr
	...

08005a28 <__i2b>:
 8005a28:	b510      	push	{r4, lr}
 8005a2a:	460c      	mov	r4, r1
 8005a2c:	2101      	movs	r1, #1
 8005a2e:	f7ff ff03 	bl	8005838 <_Balloc>
 8005a32:	4602      	mov	r2, r0
 8005a34:	b928      	cbnz	r0, 8005a42 <__i2b+0x1a>
 8005a36:	4b05      	ldr	r3, [pc, #20]	; (8005a4c <__i2b+0x24>)
 8005a38:	4805      	ldr	r0, [pc, #20]	; (8005a50 <__i2b+0x28>)
 8005a3a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005a3e:	f000 fce1 	bl	8006404 <__assert_func>
 8005a42:	2301      	movs	r3, #1
 8005a44:	6144      	str	r4, [r0, #20]
 8005a46:	6103      	str	r3, [r0, #16]
 8005a48:	bd10      	pop	{r4, pc}
 8005a4a:	bf00      	nop
 8005a4c:	080070d3 	.word	0x080070d3
 8005a50:	080070e4 	.word	0x080070e4

08005a54 <__multiply>:
 8005a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a58:	4691      	mov	r9, r2
 8005a5a:	690a      	ldr	r2, [r1, #16]
 8005a5c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	bfb8      	it	lt
 8005a64:	460b      	movlt	r3, r1
 8005a66:	460c      	mov	r4, r1
 8005a68:	bfbc      	itt	lt
 8005a6a:	464c      	movlt	r4, r9
 8005a6c:	4699      	movlt	r9, r3
 8005a6e:	6927      	ldr	r7, [r4, #16]
 8005a70:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005a74:	68a3      	ldr	r3, [r4, #8]
 8005a76:	6861      	ldr	r1, [r4, #4]
 8005a78:	eb07 060a 	add.w	r6, r7, sl
 8005a7c:	42b3      	cmp	r3, r6
 8005a7e:	b085      	sub	sp, #20
 8005a80:	bfb8      	it	lt
 8005a82:	3101      	addlt	r1, #1
 8005a84:	f7ff fed8 	bl	8005838 <_Balloc>
 8005a88:	b930      	cbnz	r0, 8005a98 <__multiply+0x44>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	4b44      	ldr	r3, [pc, #272]	; (8005ba0 <__multiply+0x14c>)
 8005a8e:	4845      	ldr	r0, [pc, #276]	; (8005ba4 <__multiply+0x150>)
 8005a90:	f240 115d 	movw	r1, #349	; 0x15d
 8005a94:	f000 fcb6 	bl	8006404 <__assert_func>
 8005a98:	f100 0514 	add.w	r5, r0, #20
 8005a9c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005aa0:	462b      	mov	r3, r5
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	4543      	cmp	r3, r8
 8005aa6:	d321      	bcc.n	8005aec <__multiply+0x98>
 8005aa8:	f104 0314 	add.w	r3, r4, #20
 8005aac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005ab0:	f109 0314 	add.w	r3, r9, #20
 8005ab4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005ab8:	9202      	str	r2, [sp, #8]
 8005aba:	1b3a      	subs	r2, r7, r4
 8005abc:	3a15      	subs	r2, #21
 8005abe:	f022 0203 	bic.w	r2, r2, #3
 8005ac2:	3204      	adds	r2, #4
 8005ac4:	f104 0115 	add.w	r1, r4, #21
 8005ac8:	428f      	cmp	r7, r1
 8005aca:	bf38      	it	cc
 8005acc:	2204      	movcc	r2, #4
 8005ace:	9201      	str	r2, [sp, #4]
 8005ad0:	9a02      	ldr	r2, [sp, #8]
 8005ad2:	9303      	str	r3, [sp, #12]
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d80c      	bhi.n	8005af2 <__multiply+0x9e>
 8005ad8:	2e00      	cmp	r6, #0
 8005ada:	dd03      	ble.n	8005ae4 <__multiply+0x90>
 8005adc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d05a      	beq.n	8005b9a <__multiply+0x146>
 8005ae4:	6106      	str	r6, [r0, #16]
 8005ae6:	b005      	add	sp, #20
 8005ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aec:	f843 2b04 	str.w	r2, [r3], #4
 8005af0:	e7d8      	b.n	8005aa4 <__multiply+0x50>
 8005af2:	f8b3 a000 	ldrh.w	sl, [r3]
 8005af6:	f1ba 0f00 	cmp.w	sl, #0
 8005afa:	d024      	beq.n	8005b46 <__multiply+0xf2>
 8005afc:	f104 0e14 	add.w	lr, r4, #20
 8005b00:	46a9      	mov	r9, r5
 8005b02:	f04f 0c00 	mov.w	ip, #0
 8005b06:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005b0a:	f8d9 1000 	ldr.w	r1, [r9]
 8005b0e:	fa1f fb82 	uxth.w	fp, r2
 8005b12:	b289      	uxth	r1, r1
 8005b14:	fb0a 110b 	mla	r1, sl, fp, r1
 8005b18:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005b1c:	f8d9 2000 	ldr.w	r2, [r9]
 8005b20:	4461      	add	r1, ip
 8005b22:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005b26:	fb0a c20b 	mla	r2, sl, fp, ip
 8005b2a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005b2e:	b289      	uxth	r1, r1
 8005b30:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005b34:	4577      	cmp	r7, lr
 8005b36:	f849 1b04 	str.w	r1, [r9], #4
 8005b3a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005b3e:	d8e2      	bhi.n	8005b06 <__multiply+0xb2>
 8005b40:	9a01      	ldr	r2, [sp, #4]
 8005b42:	f845 c002 	str.w	ip, [r5, r2]
 8005b46:	9a03      	ldr	r2, [sp, #12]
 8005b48:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005b4c:	3304      	adds	r3, #4
 8005b4e:	f1b9 0f00 	cmp.w	r9, #0
 8005b52:	d020      	beq.n	8005b96 <__multiply+0x142>
 8005b54:	6829      	ldr	r1, [r5, #0]
 8005b56:	f104 0c14 	add.w	ip, r4, #20
 8005b5a:	46ae      	mov	lr, r5
 8005b5c:	f04f 0a00 	mov.w	sl, #0
 8005b60:	f8bc b000 	ldrh.w	fp, [ip]
 8005b64:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005b68:	fb09 220b 	mla	r2, r9, fp, r2
 8005b6c:	4492      	add	sl, r2
 8005b6e:	b289      	uxth	r1, r1
 8005b70:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005b74:	f84e 1b04 	str.w	r1, [lr], #4
 8005b78:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005b7c:	f8be 1000 	ldrh.w	r1, [lr]
 8005b80:	0c12      	lsrs	r2, r2, #16
 8005b82:	fb09 1102 	mla	r1, r9, r2, r1
 8005b86:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005b8a:	4567      	cmp	r7, ip
 8005b8c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005b90:	d8e6      	bhi.n	8005b60 <__multiply+0x10c>
 8005b92:	9a01      	ldr	r2, [sp, #4]
 8005b94:	50a9      	str	r1, [r5, r2]
 8005b96:	3504      	adds	r5, #4
 8005b98:	e79a      	b.n	8005ad0 <__multiply+0x7c>
 8005b9a:	3e01      	subs	r6, #1
 8005b9c:	e79c      	b.n	8005ad8 <__multiply+0x84>
 8005b9e:	bf00      	nop
 8005ba0:	080070d3 	.word	0x080070d3
 8005ba4:	080070e4 	.word	0x080070e4

08005ba8 <__pow5mult>:
 8005ba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bac:	4615      	mov	r5, r2
 8005bae:	f012 0203 	ands.w	r2, r2, #3
 8005bb2:	4606      	mov	r6, r0
 8005bb4:	460f      	mov	r7, r1
 8005bb6:	d007      	beq.n	8005bc8 <__pow5mult+0x20>
 8005bb8:	4c25      	ldr	r4, [pc, #148]	; (8005c50 <__pow5mult+0xa8>)
 8005bba:	3a01      	subs	r2, #1
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005bc2:	f7ff fe9b 	bl	80058fc <__multadd>
 8005bc6:	4607      	mov	r7, r0
 8005bc8:	10ad      	asrs	r5, r5, #2
 8005bca:	d03d      	beq.n	8005c48 <__pow5mult+0xa0>
 8005bcc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005bce:	b97c      	cbnz	r4, 8005bf0 <__pow5mult+0x48>
 8005bd0:	2010      	movs	r0, #16
 8005bd2:	f7ff fe1b 	bl	800580c <malloc>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	6270      	str	r0, [r6, #36]	; 0x24
 8005bda:	b928      	cbnz	r0, 8005be8 <__pow5mult+0x40>
 8005bdc:	4b1d      	ldr	r3, [pc, #116]	; (8005c54 <__pow5mult+0xac>)
 8005bde:	481e      	ldr	r0, [pc, #120]	; (8005c58 <__pow5mult+0xb0>)
 8005be0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005be4:	f000 fc0e 	bl	8006404 <__assert_func>
 8005be8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005bec:	6004      	str	r4, [r0, #0]
 8005bee:	60c4      	str	r4, [r0, #12]
 8005bf0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005bf4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005bf8:	b94c      	cbnz	r4, 8005c0e <__pow5mult+0x66>
 8005bfa:	f240 2171 	movw	r1, #625	; 0x271
 8005bfe:	4630      	mov	r0, r6
 8005c00:	f7ff ff12 	bl	8005a28 <__i2b>
 8005c04:	2300      	movs	r3, #0
 8005c06:	f8c8 0008 	str.w	r0, [r8, #8]
 8005c0a:	4604      	mov	r4, r0
 8005c0c:	6003      	str	r3, [r0, #0]
 8005c0e:	f04f 0900 	mov.w	r9, #0
 8005c12:	07eb      	lsls	r3, r5, #31
 8005c14:	d50a      	bpl.n	8005c2c <__pow5mult+0x84>
 8005c16:	4639      	mov	r1, r7
 8005c18:	4622      	mov	r2, r4
 8005c1a:	4630      	mov	r0, r6
 8005c1c:	f7ff ff1a 	bl	8005a54 <__multiply>
 8005c20:	4639      	mov	r1, r7
 8005c22:	4680      	mov	r8, r0
 8005c24:	4630      	mov	r0, r6
 8005c26:	f7ff fe47 	bl	80058b8 <_Bfree>
 8005c2a:	4647      	mov	r7, r8
 8005c2c:	106d      	asrs	r5, r5, #1
 8005c2e:	d00b      	beq.n	8005c48 <__pow5mult+0xa0>
 8005c30:	6820      	ldr	r0, [r4, #0]
 8005c32:	b938      	cbnz	r0, 8005c44 <__pow5mult+0x9c>
 8005c34:	4622      	mov	r2, r4
 8005c36:	4621      	mov	r1, r4
 8005c38:	4630      	mov	r0, r6
 8005c3a:	f7ff ff0b 	bl	8005a54 <__multiply>
 8005c3e:	6020      	str	r0, [r4, #0]
 8005c40:	f8c0 9000 	str.w	r9, [r0]
 8005c44:	4604      	mov	r4, r0
 8005c46:	e7e4      	b.n	8005c12 <__pow5mult+0x6a>
 8005c48:	4638      	mov	r0, r7
 8005c4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c4e:	bf00      	nop
 8005c50:	08007230 	.word	0x08007230
 8005c54:	08007061 	.word	0x08007061
 8005c58:	080070e4 	.word	0x080070e4

08005c5c <__lshift>:
 8005c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c60:	460c      	mov	r4, r1
 8005c62:	6849      	ldr	r1, [r1, #4]
 8005c64:	6923      	ldr	r3, [r4, #16]
 8005c66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005c6a:	68a3      	ldr	r3, [r4, #8]
 8005c6c:	4607      	mov	r7, r0
 8005c6e:	4691      	mov	r9, r2
 8005c70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005c74:	f108 0601 	add.w	r6, r8, #1
 8005c78:	42b3      	cmp	r3, r6
 8005c7a:	db0b      	blt.n	8005c94 <__lshift+0x38>
 8005c7c:	4638      	mov	r0, r7
 8005c7e:	f7ff fddb 	bl	8005838 <_Balloc>
 8005c82:	4605      	mov	r5, r0
 8005c84:	b948      	cbnz	r0, 8005c9a <__lshift+0x3e>
 8005c86:	4602      	mov	r2, r0
 8005c88:	4b2a      	ldr	r3, [pc, #168]	; (8005d34 <__lshift+0xd8>)
 8005c8a:	482b      	ldr	r0, [pc, #172]	; (8005d38 <__lshift+0xdc>)
 8005c8c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005c90:	f000 fbb8 	bl	8006404 <__assert_func>
 8005c94:	3101      	adds	r1, #1
 8005c96:	005b      	lsls	r3, r3, #1
 8005c98:	e7ee      	b.n	8005c78 <__lshift+0x1c>
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	f100 0114 	add.w	r1, r0, #20
 8005ca0:	f100 0210 	add.w	r2, r0, #16
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	4553      	cmp	r3, sl
 8005ca8:	db37      	blt.n	8005d1a <__lshift+0xbe>
 8005caa:	6920      	ldr	r0, [r4, #16]
 8005cac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005cb0:	f104 0314 	add.w	r3, r4, #20
 8005cb4:	f019 091f 	ands.w	r9, r9, #31
 8005cb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005cbc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005cc0:	d02f      	beq.n	8005d22 <__lshift+0xc6>
 8005cc2:	f1c9 0e20 	rsb	lr, r9, #32
 8005cc6:	468a      	mov	sl, r1
 8005cc8:	f04f 0c00 	mov.w	ip, #0
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	fa02 f209 	lsl.w	r2, r2, r9
 8005cd2:	ea42 020c 	orr.w	r2, r2, ip
 8005cd6:	f84a 2b04 	str.w	r2, [sl], #4
 8005cda:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cde:	4298      	cmp	r0, r3
 8005ce0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005ce4:	d8f2      	bhi.n	8005ccc <__lshift+0x70>
 8005ce6:	1b03      	subs	r3, r0, r4
 8005ce8:	3b15      	subs	r3, #21
 8005cea:	f023 0303 	bic.w	r3, r3, #3
 8005cee:	3304      	adds	r3, #4
 8005cf0:	f104 0215 	add.w	r2, r4, #21
 8005cf4:	4290      	cmp	r0, r2
 8005cf6:	bf38      	it	cc
 8005cf8:	2304      	movcc	r3, #4
 8005cfa:	f841 c003 	str.w	ip, [r1, r3]
 8005cfe:	f1bc 0f00 	cmp.w	ip, #0
 8005d02:	d001      	beq.n	8005d08 <__lshift+0xac>
 8005d04:	f108 0602 	add.w	r6, r8, #2
 8005d08:	3e01      	subs	r6, #1
 8005d0a:	4638      	mov	r0, r7
 8005d0c:	612e      	str	r6, [r5, #16]
 8005d0e:	4621      	mov	r1, r4
 8005d10:	f7ff fdd2 	bl	80058b8 <_Bfree>
 8005d14:	4628      	mov	r0, r5
 8005d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d1a:	f842 0f04 	str.w	r0, [r2, #4]!
 8005d1e:	3301      	adds	r3, #1
 8005d20:	e7c1      	b.n	8005ca6 <__lshift+0x4a>
 8005d22:	3904      	subs	r1, #4
 8005d24:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d28:	f841 2f04 	str.w	r2, [r1, #4]!
 8005d2c:	4298      	cmp	r0, r3
 8005d2e:	d8f9      	bhi.n	8005d24 <__lshift+0xc8>
 8005d30:	e7ea      	b.n	8005d08 <__lshift+0xac>
 8005d32:	bf00      	nop
 8005d34:	080070d3 	.word	0x080070d3
 8005d38:	080070e4 	.word	0x080070e4

08005d3c <__mcmp>:
 8005d3c:	b530      	push	{r4, r5, lr}
 8005d3e:	6902      	ldr	r2, [r0, #16]
 8005d40:	690c      	ldr	r4, [r1, #16]
 8005d42:	1b12      	subs	r2, r2, r4
 8005d44:	d10e      	bne.n	8005d64 <__mcmp+0x28>
 8005d46:	f100 0314 	add.w	r3, r0, #20
 8005d4a:	3114      	adds	r1, #20
 8005d4c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005d50:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005d54:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005d58:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005d5c:	42a5      	cmp	r5, r4
 8005d5e:	d003      	beq.n	8005d68 <__mcmp+0x2c>
 8005d60:	d305      	bcc.n	8005d6e <__mcmp+0x32>
 8005d62:	2201      	movs	r2, #1
 8005d64:	4610      	mov	r0, r2
 8005d66:	bd30      	pop	{r4, r5, pc}
 8005d68:	4283      	cmp	r3, r0
 8005d6a:	d3f3      	bcc.n	8005d54 <__mcmp+0x18>
 8005d6c:	e7fa      	b.n	8005d64 <__mcmp+0x28>
 8005d6e:	f04f 32ff 	mov.w	r2, #4294967295
 8005d72:	e7f7      	b.n	8005d64 <__mcmp+0x28>

08005d74 <__mdiff>:
 8005d74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d78:	460c      	mov	r4, r1
 8005d7a:	4606      	mov	r6, r0
 8005d7c:	4611      	mov	r1, r2
 8005d7e:	4620      	mov	r0, r4
 8005d80:	4690      	mov	r8, r2
 8005d82:	f7ff ffdb 	bl	8005d3c <__mcmp>
 8005d86:	1e05      	subs	r5, r0, #0
 8005d88:	d110      	bne.n	8005dac <__mdiff+0x38>
 8005d8a:	4629      	mov	r1, r5
 8005d8c:	4630      	mov	r0, r6
 8005d8e:	f7ff fd53 	bl	8005838 <_Balloc>
 8005d92:	b930      	cbnz	r0, 8005da2 <__mdiff+0x2e>
 8005d94:	4b3a      	ldr	r3, [pc, #232]	; (8005e80 <__mdiff+0x10c>)
 8005d96:	4602      	mov	r2, r0
 8005d98:	f240 2132 	movw	r1, #562	; 0x232
 8005d9c:	4839      	ldr	r0, [pc, #228]	; (8005e84 <__mdiff+0x110>)
 8005d9e:	f000 fb31 	bl	8006404 <__assert_func>
 8005da2:	2301      	movs	r3, #1
 8005da4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005da8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dac:	bfa4      	itt	ge
 8005dae:	4643      	movge	r3, r8
 8005db0:	46a0      	movge	r8, r4
 8005db2:	4630      	mov	r0, r6
 8005db4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005db8:	bfa6      	itte	ge
 8005dba:	461c      	movge	r4, r3
 8005dbc:	2500      	movge	r5, #0
 8005dbe:	2501      	movlt	r5, #1
 8005dc0:	f7ff fd3a 	bl	8005838 <_Balloc>
 8005dc4:	b920      	cbnz	r0, 8005dd0 <__mdiff+0x5c>
 8005dc6:	4b2e      	ldr	r3, [pc, #184]	; (8005e80 <__mdiff+0x10c>)
 8005dc8:	4602      	mov	r2, r0
 8005dca:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005dce:	e7e5      	b.n	8005d9c <__mdiff+0x28>
 8005dd0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005dd4:	6926      	ldr	r6, [r4, #16]
 8005dd6:	60c5      	str	r5, [r0, #12]
 8005dd8:	f104 0914 	add.w	r9, r4, #20
 8005ddc:	f108 0514 	add.w	r5, r8, #20
 8005de0:	f100 0e14 	add.w	lr, r0, #20
 8005de4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005de8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005dec:	f108 0210 	add.w	r2, r8, #16
 8005df0:	46f2      	mov	sl, lr
 8005df2:	2100      	movs	r1, #0
 8005df4:	f859 3b04 	ldr.w	r3, [r9], #4
 8005df8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005dfc:	fa1f f883 	uxth.w	r8, r3
 8005e00:	fa11 f18b 	uxtah	r1, r1, fp
 8005e04:	0c1b      	lsrs	r3, r3, #16
 8005e06:	eba1 0808 	sub.w	r8, r1, r8
 8005e0a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005e0e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005e12:	fa1f f888 	uxth.w	r8, r8
 8005e16:	1419      	asrs	r1, r3, #16
 8005e18:	454e      	cmp	r6, r9
 8005e1a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005e1e:	f84a 3b04 	str.w	r3, [sl], #4
 8005e22:	d8e7      	bhi.n	8005df4 <__mdiff+0x80>
 8005e24:	1b33      	subs	r3, r6, r4
 8005e26:	3b15      	subs	r3, #21
 8005e28:	f023 0303 	bic.w	r3, r3, #3
 8005e2c:	3304      	adds	r3, #4
 8005e2e:	3415      	adds	r4, #21
 8005e30:	42a6      	cmp	r6, r4
 8005e32:	bf38      	it	cc
 8005e34:	2304      	movcc	r3, #4
 8005e36:	441d      	add	r5, r3
 8005e38:	4473      	add	r3, lr
 8005e3a:	469e      	mov	lr, r3
 8005e3c:	462e      	mov	r6, r5
 8005e3e:	4566      	cmp	r6, ip
 8005e40:	d30e      	bcc.n	8005e60 <__mdiff+0xec>
 8005e42:	f10c 0203 	add.w	r2, ip, #3
 8005e46:	1b52      	subs	r2, r2, r5
 8005e48:	f022 0203 	bic.w	r2, r2, #3
 8005e4c:	3d03      	subs	r5, #3
 8005e4e:	45ac      	cmp	ip, r5
 8005e50:	bf38      	it	cc
 8005e52:	2200      	movcc	r2, #0
 8005e54:	441a      	add	r2, r3
 8005e56:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005e5a:	b17b      	cbz	r3, 8005e7c <__mdiff+0x108>
 8005e5c:	6107      	str	r7, [r0, #16]
 8005e5e:	e7a3      	b.n	8005da8 <__mdiff+0x34>
 8005e60:	f856 8b04 	ldr.w	r8, [r6], #4
 8005e64:	fa11 f288 	uxtah	r2, r1, r8
 8005e68:	1414      	asrs	r4, r2, #16
 8005e6a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005e6e:	b292      	uxth	r2, r2
 8005e70:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005e74:	f84e 2b04 	str.w	r2, [lr], #4
 8005e78:	1421      	asrs	r1, r4, #16
 8005e7a:	e7e0      	b.n	8005e3e <__mdiff+0xca>
 8005e7c:	3f01      	subs	r7, #1
 8005e7e:	e7ea      	b.n	8005e56 <__mdiff+0xe2>
 8005e80:	080070d3 	.word	0x080070d3
 8005e84:	080070e4 	.word	0x080070e4

08005e88 <__d2b>:
 8005e88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005e8c:	4689      	mov	r9, r1
 8005e8e:	2101      	movs	r1, #1
 8005e90:	ec57 6b10 	vmov	r6, r7, d0
 8005e94:	4690      	mov	r8, r2
 8005e96:	f7ff fccf 	bl	8005838 <_Balloc>
 8005e9a:	4604      	mov	r4, r0
 8005e9c:	b930      	cbnz	r0, 8005eac <__d2b+0x24>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	4b25      	ldr	r3, [pc, #148]	; (8005f38 <__d2b+0xb0>)
 8005ea2:	4826      	ldr	r0, [pc, #152]	; (8005f3c <__d2b+0xb4>)
 8005ea4:	f240 310a 	movw	r1, #778	; 0x30a
 8005ea8:	f000 faac 	bl	8006404 <__assert_func>
 8005eac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005eb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005eb4:	bb35      	cbnz	r5, 8005f04 <__d2b+0x7c>
 8005eb6:	2e00      	cmp	r6, #0
 8005eb8:	9301      	str	r3, [sp, #4]
 8005eba:	d028      	beq.n	8005f0e <__d2b+0x86>
 8005ebc:	4668      	mov	r0, sp
 8005ebe:	9600      	str	r6, [sp, #0]
 8005ec0:	f7ff fd82 	bl	80059c8 <__lo0bits>
 8005ec4:	9900      	ldr	r1, [sp, #0]
 8005ec6:	b300      	cbz	r0, 8005f0a <__d2b+0x82>
 8005ec8:	9a01      	ldr	r2, [sp, #4]
 8005eca:	f1c0 0320 	rsb	r3, r0, #32
 8005ece:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed2:	430b      	orrs	r3, r1
 8005ed4:	40c2      	lsrs	r2, r0
 8005ed6:	6163      	str	r3, [r4, #20]
 8005ed8:	9201      	str	r2, [sp, #4]
 8005eda:	9b01      	ldr	r3, [sp, #4]
 8005edc:	61a3      	str	r3, [r4, #24]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	bf14      	ite	ne
 8005ee2:	2202      	movne	r2, #2
 8005ee4:	2201      	moveq	r2, #1
 8005ee6:	6122      	str	r2, [r4, #16]
 8005ee8:	b1d5      	cbz	r5, 8005f20 <__d2b+0x98>
 8005eea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005eee:	4405      	add	r5, r0
 8005ef0:	f8c9 5000 	str.w	r5, [r9]
 8005ef4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005ef8:	f8c8 0000 	str.w	r0, [r8]
 8005efc:	4620      	mov	r0, r4
 8005efe:	b003      	add	sp, #12
 8005f00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f08:	e7d5      	b.n	8005eb6 <__d2b+0x2e>
 8005f0a:	6161      	str	r1, [r4, #20]
 8005f0c:	e7e5      	b.n	8005eda <__d2b+0x52>
 8005f0e:	a801      	add	r0, sp, #4
 8005f10:	f7ff fd5a 	bl	80059c8 <__lo0bits>
 8005f14:	9b01      	ldr	r3, [sp, #4]
 8005f16:	6163      	str	r3, [r4, #20]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	6122      	str	r2, [r4, #16]
 8005f1c:	3020      	adds	r0, #32
 8005f1e:	e7e3      	b.n	8005ee8 <__d2b+0x60>
 8005f20:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005f24:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005f28:	f8c9 0000 	str.w	r0, [r9]
 8005f2c:	6918      	ldr	r0, [r3, #16]
 8005f2e:	f7ff fd2b 	bl	8005988 <__hi0bits>
 8005f32:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005f36:	e7df      	b.n	8005ef8 <__d2b+0x70>
 8005f38:	080070d3 	.word	0x080070d3
 8005f3c:	080070e4 	.word	0x080070e4

08005f40 <_calloc_r>:
 8005f40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005f42:	fba1 2402 	umull	r2, r4, r1, r2
 8005f46:	b94c      	cbnz	r4, 8005f5c <_calloc_r+0x1c>
 8005f48:	4611      	mov	r1, r2
 8005f4a:	9201      	str	r2, [sp, #4]
 8005f4c:	f000 f87a 	bl	8006044 <_malloc_r>
 8005f50:	9a01      	ldr	r2, [sp, #4]
 8005f52:	4605      	mov	r5, r0
 8005f54:	b930      	cbnz	r0, 8005f64 <_calloc_r+0x24>
 8005f56:	4628      	mov	r0, r5
 8005f58:	b003      	add	sp, #12
 8005f5a:	bd30      	pop	{r4, r5, pc}
 8005f5c:	220c      	movs	r2, #12
 8005f5e:	6002      	str	r2, [r0, #0]
 8005f60:	2500      	movs	r5, #0
 8005f62:	e7f8      	b.n	8005f56 <_calloc_r+0x16>
 8005f64:	4621      	mov	r1, r4
 8005f66:	f7fe f92b 	bl	80041c0 <memset>
 8005f6a:	e7f4      	b.n	8005f56 <_calloc_r+0x16>

08005f6c <_free_r>:
 8005f6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005f6e:	2900      	cmp	r1, #0
 8005f70:	d044      	beq.n	8005ffc <_free_r+0x90>
 8005f72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f76:	9001      	str	r0, [sp, #4]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	f1a1 0404 	sub.w	r4, r1, #4
 8005f7e:	bfb8      	it	lt
 8005f80:	18e4      	addlt	r4, r4, r3
 8005f82:	f000 fa9b 	bl	80064bc <__malloc_lock>
 8005f86:	4a1e      	ldr	r2, [pc, #120]	; (8006000 <_free_r+0x94>)
 8005f88:	9801      	ldr	r0, [sp, #4]
 8005f8a:	6813      	ldr	r3, [r2, #0]
 8005f8c:	b933      	cbnz	r3, 8005f9c <_free_r+0x30>
 8005f8e:	6063      	str	r3, [r4, #4]
 8005f90:	6014      	str	r4, [r2, #0]
 8005f92:	b003      	add	sp, #12
 8005f94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f98:	f000 ba96 	b.w	80064c8 <__malloc_unlock>
 8005f9c:	42a3      	cmp	r3, r4
 8005f9e:	d908      	bls.n	8005fb2 <_free_r+0x46>
 8005fa0:	6825      	ldr	r5, [r4, #0]
 8005fa2:	1961      	adds	r1, r4, r5
 8005fa4:	428b      	cmp	r3, r1
 8005fa6:	bf01      	itttt	eq
 8005fa8:	6819      	ldreq	r1, [r3, #0]
 8005faa:	685b      	ldreq	r3, [r3, #4]
 8005fac:	1949      	addeq	r1, r1, r5
 8005fae:	6021      	streq	r1, [r4, #0]
 8005fb0:	e7ed      	b.n	8005f8e <_free_r+0x22>
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	b10b      	cbz	r3, 8005fbc <_free_r+0x50>
 8005fb8:	42a3      	cmp	r3, r4
 8005fba:	d9fa      	bls.n	8005fb2 <_free_r+0x46>
 8005fbc:	6811      	ldr	r1, [r2, #0]
 8005fbe:	1855      	adds	r5, r2, r1
 8005fc0:	42a5      	cmp	r5, r4
 8005fc2:	d10b      	bne.n	8005fdc <_free_r+0x70>
 8005fc4:	6824      	ldr	r4, [r4, #0]
 8005fc6:	4421      	add	r1, r4
 8005fc8:	1854      	adds	r4, r2, r1
 8005fca:	42a3      	cmp	r3, r4
 8005fcc:	6011      	str	r1, [r2, #0]
 8005fce:	d1e0      	bne.n	8005f92 <_free_r+0x26>
 8005fd0:	681c      	ldr	r4, [r3, #0]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	6053      	str	r3, [r2, #4]
 8005fd6:	4421      	add	r1, r4
 8005fd8:	6011      	str	r1, [r2, #0]
 8005fda:	e7da      	b.n	8005f92 <_free_r+0x26>
 8005fdc:	d902      	bls.n	8005fe4 <_free_r+0x78>
 8005fde:	230c      	movs	r3, #12
 8005fe0:	6003      	str	r3, [r0, #0]
 8005fe2:	e7d6      	b.n	8005f92 <_free_r+0x26>
 8005fe4:	6825      	ldr	r5, [r4, #0]
 8005fe6:	1961      	adds	r1, r4, r5
 8005fe8:	428b      	cmp	r3, r1
 8005fea:	bf04      	itt	eq
 8005fec:	6819      	ldreq	r1, [r3, #0]
 8005fee:	685b      	ldreq	r3, [r3, #4]
 8005ff0:	6063      	str	r3, [r4, #4]
 8005ff2:	bf04      	itt	eq
 8005ff4:	1949      	addeq	r1, r1, r5
 8005ff6:	6021      	streq	r1, [r4, #0]
 8005ff8:	6054      	str	r4, [r2, #4]
 8005ffa:	e7ca      	b.n	8005f92 <_free_r+0x26>
 8005ffc:	b003      	add	sp, #12
 8005ffe:	bd30      	pop	{r4, r5, pc}
 8006000:	20000328 	.word	0x20000328

08006004 <sbrk_aligned>:
 8006004:	b570      	push	{r4, r5, r6, lr}
 8006006:	4e0e      	ldr	r6, [pc, #56]	; (8006040 <sbrk_aligned+0x3c>)
 8006008:	460c      	mov	r4, r1
 800600a:	6831      	ldr	r1, [r6, #0]
 800600c:	4605      	mov	r5, r0
 800600e:	b911      	cbnz	r1, 8006016 <sbrk_aligned+0x12>
 8006010:	f000 f9e8 	bl	80063e4 <_sbrk_r>
 8006014:	6030      	str	r0, [r6, #0]
 8006016:	4621      	mov	r1, r4
 8006018:	4628      	mov	r0, r5
 800601a:	f000 f9e3 	bl	80063e4 <_sbrk_r>
 800601e:	1c43      	adds	r3, r0, #1
 8006020:	d00a      	beq.n	8006038 <sbrk_aligned+0x34>
 8006022:	1cc4      	adds	r4, r0, #3
 8006024:	f024 0403 	bic.w	r4, r4, #3
 8006028:	42a0      	cmp	r0, r4
 800602a:	d007      	beq.n	800603c <sbrk_aligned+0x38>
 800602c:	1a21      	subs	r1, r4, r0
 800602e:	4628      	mov	r0, r5
 8006030:	f000 f9d8 	bl	80063e4 <_sbrk_r>
 8006034:	3001      	adds	r0, #1
 8006036:	d101      	bne.n	800603c <sbrk_aligned+0x38>
 8006038:	f04f 34ff 	mov.w	r4, #4294967295
 800603c:	4620      	mov	r0, r4
 800603e:	bd70      	pop	{r4, r5, r6, pc}
 8006040:	2000032c 	.word	0x2000032c

08006044 <_malloc_r>:
 8006044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006048:	1ccd      	adds	r5, r1, #3
 800604a:	f025 0503 	bic.w	r5, r5, #3
 800604e:	3508      	adds	r5, #8
 8006050:	2d0c      	cmp	r5, #12
 8006052:	bf38      	it	cc
 8006054:	250c      	movcc	r5, #12
 8006056:	2d00      	cmp	r5, #0
 8006058:	4607      	mov	r7, r0
 800605a:	db01      	blt.n	8006060 <_malloc_r+0x1c>
 800605c:	42a9      	cmp	r1, r5
 800605e:	d905      	bls.n	800606c <_malloc_r+0x28>
 8006060:	230c      	movs	r3, #12
 8006062:	603b      	str	r3, [r7, #0]
 8006064:	2600      	movs	r6, #0
 8006066:	4630      	mov	r0, r6
 8006068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800606c:	4e2e      	ldr	r6, [pc, #184]	; (8006128 <_malloc_r+0xe4>)
 800606e:	f000 fa25 	bl	80064bc <__malloc_lock>
 8006072:	6833      	ldr	r3, [r6, #0]
 8006074:	461c      	mov	r4, r3
 8006076:	bb34      	cbnz	r4, 80060c6 <_malloc_r+0x82>
 8006078:	4629      	mov	r1, r5
 800607a:	4638      	mov	r0, r7
 800607c:	f7ff ffc2 	bl	8006004 <sbrk_aligned>
 8006080:	1c43      	adds	r3, r0, #1
 8006082:	4604      	mov	r4, r0
 8006084:	d14d      	bne.n	8006122 <_malloc_r+0xde>
 8006086:	6834      	ldr	r4, [r6, #0]
 8006088:	4626      	mov	r6, r4
 800608a:	2e00      	cmp	r6, #0
 800608c:	d140      	bne.n	8006110 <_malloc_r+0xcc>
 800608e:	6823      	ldr	r3, [r4, #0]
 8006090:	4631      	mov	r1, r6
 8006092:	4638      	mov	r0, r7
 8006094:	eb04 0803 	add.w	r8, r4, r3
 8006098:	f000 f9a4 	bl	80063e4 <_sbrk_r>
 800609c:	4580      	cmp	r8, r0
 800609e:	d13a      	bne.n	8006116 <_malloc_r+0xd2>
 80060a0:	6821      	ldr	r1, [r4, #0]
 80060a2:	3503      	adds	r5, #3
 80060a4:	1a6d      	subs	r5, r5, r1
 80060a6:	f025 0503 	bic.w	r5, r5, #3
 80060aa:	3508      	adds	r5, #8
 80060ac:	2d0c      	cmp	r5, #12
 80060ae:	bf38      	it	cc
 80060b0:	250c      	movcc	r5, #12
 80060b2:	4629      	mov	r1, r5
 80060b4:	4638      	mov	r0, r7
 80060b6:	f7ff ffa5 	bl	8006004 <sbrk_aligned>
 80060ba:	3001      	adds	r0, #1
 80060bc:	d02b      	beq.n	8006116 <_malloc_r+0xd2>
 80060be:	6823      	ldr	r3, [r4, #0]
 80060c0:	442b      	add	r3, r5
 80060c2:	6023      	str	r3, [r4, #0]
 80060c4:	e00e      	b.n	80060e4 <_malloc_r+0xa0>
 80060c6:	6822      	ldr	r2, [r4, #0]
 80060c8:	1b52      	subs	r2, r2, r5
 80060ca:	d41e      	bmi.n	800610a <_malloc_r+0xc6>
 80060cc:	2a0b      	cmp	r2, #11
 80060ce:	d916      	bls.n	80060fe <_malloc_r+0xba>
 80060d0:	1961      	adds	r1, r4, r5
 80060d2:	42a3      	cmp	r3, r4
 80060d4:	6025      	str	r5, [r4, #0]
 80060d6:	bf18      	it	ne
 80060d8:	6059      	strne	r1, [r3, #4]
 80060da:	6863      	ldr	r3, [r4, #4]
 80060dc:	bf08      	it	eq
 80060de:	6031      	streq	r1, [r6, #0]
 80060e0:	5162      	str	r2, [r4, r5]
 80060e2:	604b      	str	r3, [r1, #4]
 80060e4:	4638      	mov	r0, r7
 80060e6:	f104 060b 	add.w	r6, r4, #11
 80060ea:	f000 f9ed 	bl	80064c8 <__malloc_unlock>
 80060ee:	f026 0607 	bic.w	r6, r6, #7
 80060f2:	1d23      	adds	r3, r4, #4
 80060f4:	1af2      	subs	r2, r6, r3
 80060f6:	d0b6      	beq.n	8006066 <_malloc_r+0x22>
 80060f8:	1b9b      	subs	r3, r3, r6
 80060fa:	50a3      	str	r3, [r4, r2]
 80060fc:	e7b3      	b.n	8006066 <_malloc_r+0x22>
 80060fe:	6862      	ldr	r2, [r4, #4]
 8006100:	42a3      	cmp	r3, r4
 8006102:	bf0c      	ite	eq
 8006104:	6032      	streq	r2, [r6, #0]
 8006106:	605a      	strne	r2, [r3, #4]
 8006108:	e7ec      	b.n	80060e4 <_malloc_r+0xa0>
 800610a:	4623      	mov	r3, r4
 800610c:	6864      	ldr	r4, [r4, #4]
 800610e:	e7b2      	b.n	8006076 <_malloc_r+0x32>
 8006110:	4634      	mov	r4, r6
 8006112:	6876      	ldr	r6, [r6, #4]
 8006114:	e7b9      	b.n	800608a <_malloc_r+0x46>
 8006116:	230c      	movs	r3, #12
 8006118:	603b      	str	r3, [r7, #0]
 800611a:	4638      	mov	r0, r7
 800611c:	f000 f9d4 	bl	80064c8 <__malloc_unlock>
 8006120:	e7a1      	b.n	8006066 <_malloc_r+0x22>
 8006122:	6025      	str	r5, [r4, #0]
 8006124:	e7de      	b.n	80060e4 <_malloc_r+0xa0>
 8006126:	bf00      	nop
 8006128:	20000328 	.word	0x20000328

0800612c <__ssputs_r>:
 800612c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006130:	688e      	ldr	r6, [r1, #8]
 8006132:	429e      	cmp	r6, r3
 8006134:	4682      	mov	sl, r0
 8006136:	460c      	mov	r4, r1
 8006138:	4690      	mov	r8, r2
 800613a:	461f      	mov	r7, r3
 800613c:	d838      	bhi.n	80061b0 <__ssputs_r+0x84>
 800613e:	898a      	ldrh	r2, [r1, #12]
 8006140:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006144:	d032      	beq.n	80061ac <__ssputs_r+0x80>
 8006146:	6825      	ldr	r5, [r4, #0]
 8006148:	6909      	ldr	r1, [r1, #16]
 800614a:	eba5 0901 	sub.w	r9, r5, r1
 800614e:	6965      	ldr	r5, [r4, #20]
 8006150:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006154:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006158:	3301      	adds	r3, #1
 800615a:	444b      	add	r3, r9
 800615c:	106d      	asrs	r5, r5, #1
 800615e:	429d      	cmp	r5, r3
 8006160:	bf38      	it	cc
 8006162:	461d      	movcc	r5, r3
 8006164:	0553      	lsls	r3, r2, #21
 8006166:	d531      	bpl.n	80061cc <__ssputs_r+0xa0>
 8006168:	4629      	mov	r1, r5
 800616a:	f7ff ff6b 	bl	8006044 <_malloc_r>
 800616e:	4606      	mov	r6, r0
 8006170:	b950      	cbnz	r0, 8006188 <__ssputs_r+0x5c>
 8006172:	230c      	movs	r3, #12
 8006174:	f8ca 3000 	str.w	r3, [sl]
 8006178:	89a3      	ldrh	r3, [r4, #12]
 800617a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800617e:	81a3      	strh	r3, [r4, #12]
 8006180:	f04f 30ff 	mov.w	r0, #4294967295
 8006184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006188:	6921      	ldr	r1, [r4, #16]
 800618a:	464a      	mov	r2, r9
 800618c:	f7ff fb46 	bl	800581c <memcpy>
 8006190:	89a3      	ldrh	r3, [r4, #12]
 8006192:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006196:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800619a:	81a3      	strh	r3, [r4, #12]
 800619c:	6126      	str	r6, [r4, #16]
 800619e:	6165      	str	r5, [r4, #20]
 80061a0:	444e      	add	r6, r9
 80061a2:	eba5 0509 	sub.w	r5, r5, r9
 80061a6:	6026      	str	r6, [r4, #0]
 80061a8:	60a5      	str	r5, [r4, #8]
 80061aa:	463e      	mov	r6, r7
 80061ac:	42be      	cmp	r6, r7
 80061ae:	d900      	bls.n	80061b2 <__ssputs_r+0x86>
 80061b0:	463e      	mov	r6, r7
 80061b2:	6820      	ldr	r0, [r4, #0]
 80061b4:	4632      	mov	r2, r6
 80061b6:	4641      	mov	r1, r8
 80061b8:	f000 f966 	bl	8006488 <memmove>
 80061bc:	68a3      	ldr	r3, [r4, #8]
 80061be:	1b9b      	subs	r3, r3, r6
 80061c0:	60a3      	str	r3, [r4, #8]
 80061c2:	6823      	ldr	r3, [r4, #0]
 80061c4:	4433      	add	r3, r6
 80061c6:	6023      	str	r3, [r4, #0]
 80061c8:	2000      	movs	r0, #0
 80061ca:	e7db      	b.n	8006184 <__ssputs_r+0x58>
 80061cc:	462a      	mov	r2, r5
 80061ce:	f000 f981 	bl	80064d4 <_realloc_r>
 80061d2:	4606      	mov	r6, r0
 80061d4:	2800      	cmp	r0, #0
 80061d6:	d1e1      	bne.n	800619c <__ssputs_r+0x70>
 80061d8:	6921      	ldr	r1, [r4, #16]
 80061da:	4650      	mov	r0, sl
 80061dc:	f7ff fec6 	bl	8005f6c <_free_r>
 80061e0:	e7c7      	b.n	8006172 <__ssputs_r+0x46>
	...

080061e4 <_svfiprintf_r>:
 80061e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e8:	4698      	mov	r8, r3
 80061ea:	898b      	ldrh	r3, [r1, #12]
 80061ec:	061b      	lsls	r3, r3, #24
 80061ee:	b09d      	sub	sp, #116	; 0x74
 80061f0:	4607      	mov	r7, r0
 80061f2:	460d      	mov	r5, r1
 80061f4:	4614      	mov	r4, r2
 80061f6:	d50e      	bpl.n	8006216 <_svfiprintf_r+0x32>
 80061f8:	690b      	ldr	r3, [r1, #16]
 80061fa:	b963      	cbnz	r3, 8006216 <_svfiprintf_r+0x32>
 80061fc:	2140      	movs	r1, #64	; 0x40
 80061fe:	f7ff ff21 	bl	8006044 <_malloc_r>
 8006202:	6028      	str	r0, [r5, #0]
 8006204:	6128      	str	r0, [r5, #16]
 8006206:	b920      	cbnz	r0, 8006212 <_svfiprintf_r+0x2e>
 8006208:	230c      	movs	r3, #12
 800620a:	603b      	str	r3, [r7, #0]
 800620c:	f04f 30ff 	mov.w	r0, #4294967295
 8006210:	e0d1      	b.n	80063b6 <_svfiprintf_r+0x1d2>
 8006212:	2340      	movs	r3, #64	; 0x40
 8006214:	616b      	str	r3, [r5, #20]
 8006216:	2300      	movs	r3, #0
 8006218:	9309      	str	r3, [sp, #36]	; 0x24
 800621a:	2320      	movs	r3, #32
 800621c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006220:	f8cd 800c 	str.w	r8, [sp, #12]
 8006224:	2330      	movs	r3, #48	; 0x30
 8006226:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80063d0 <_svfiprintf_r+0x1ec>
 800622a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800622e:	f04f 0901 	mov.w	r9, #1
 8006232:	4623      	mov	r3, r4
 8006234:	469a      	mov	sl, r3
 8006236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800623a:	b10a      	cbz	r2, 8006240 <_svfiprintf_r+0x5c>
 800623c:	2a25      	cmp	r2, #37	; 0x25
 800623e:	d1f9      	bne.n	8006234 <_svfiprintf_r+0x50>
 8006240:	ebba 0b04 	subs.w	fp, sl, r4
 8006244:	d00b      	beq.n	800625e <_svfiprintf_r+0x7a>
 8006246:	465b      	mov	r3, fp
 8006248:	4622      	mov	r2, r4
 800624a:	4629      	mov	r1, r5
 800624c:	4638      	mov	r0, r7
 800624e:	f7ff ff6d 	bl	800612c <__ssputs_r>
 8006252:	3001      	adds	r0, #1
 8006254:	f000 80aa 	beq.w	80063ac <_svfiprintf_r+0x1c8>
 8006258:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800625a:	445a      	add	r2, fp
 800625c:	9209      	str	r2, [sp, #36]	; 0x24
 800625e:	f89a 3000 	ldrb.w	r3, [sl]
 8006262:	2b00      	cmp	r3, #0
 8006264:	f000 80a2 	beq.w	80063ac <_svfiprintf_r+0x1c8>
 8006268:	2300      	movs	r3, #0
 800626a:	f04f 32ff 	mov.w	r2, #4294967295
 800626e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006272:	f10a 0a01 	add.w	sl, sl, #1
 8006276:	9304      	str	r3, [sp, #16]
 8006278:	9307      	str	r3, [sp, #28]
 800627a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800627e:	931a      	str	r3, [sp, #104]	; 0x68
 8006280:	4654      	mov	r4, sl
 8006282:	2205      	movs	r2, #5
 8006284:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006288:	4851      	ldr	r0, [pc, #324]	; (80063d0 <_svfiprintf_r+0x1ec>)
 800628a:	f7f9 ffd1 	bl	8000230 <memchr>
 800628e:	9a04      	ldr	r2, [sp, #16]
 8006290:	b9d8      	cbnz	r0, 80062ca <_svfiprintf_r+0xe6>
 8006292:	06d0      	lsls	r0, r2, #27
 8006294:	bf44      	itt	mi
 8006296:	2320      	movmi	r3, #32
 8006298:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800629c:	0711      	lsls	r1, r2, #28
 800629e:	bf44      	itt	mi
 80062a0:	232b      	movmi	r3, #43	; 0x2b
 80062a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062a6:	f89a 3000 	ldrb.w	r3, [sl]
 80062aa:	2b2a      	cmp	r3, #42	; 0x2a
 80062ac:	d015      	beq.n	80062da <_svfiprintf_r+0xf6>
 80062ae:	9a07      	ldr	r2, [sp, #28]
 80062b0:	4654      	mov	r4, sl
 80062b2:	2000      	movs	r0, #0
 80062b4:	f04f 0c0a 	mov.w	ip, #10
 80062b8:	4621      	mov	r1, r4
 80062ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80062be:	3b30      	subs	r3, #48	; 0x30
 80062c0:	2b09      	cmp	r3, #9
 80062c2:	d94e      	bls.n	8006362 <_svfiprintf_r+0x17e>
 80062c4:	b1b0      	cbz	r0, 80062f4 <_svfiprintf_r+0x110>
 80062c6:	9207      	str	r2, [sp, #28]
 80062c8:	e014      	b.n	80062f4 <_svfiprintf_r+0x110>
 80062ca:	eba0 0308 	sub.w	r3, r0, r8
 80062ce:	fa09 f303 	lsl.w	r3, r9, r3
 80062d2:	4313      	orrs	r3, r2
 80062d4:	9304      	str	r3, [sp, #16]
 80062d6:	46a2      	mov	sl, r4
 80062d8:	e7d2      	b.n	8006280 <_svfiprintf_r+0x9c>
 80062da:	9b03      	ldr	r3, [sp, #12]
 80062dc:	1d19      	adds	r1, r3, #4
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	9103      	str	r1, [sp, #12]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	bfbb      	ittet	lt
 80062e6:	425b      	neglt	r3, r3
 80062e8:	f042 0202 	orrlt.w	r2, r2, #2
 80062ec:	9307      	strge	r3, [sp, #28]
 80062ee:	9307      	strlt	r3, [sp, #28]
 80062f0:	bfb8      	it	lt
 80062f2:	9204      	strlt	r2, [sp, #16]
 80062f4:	7823      	ldrb	r3, [r4, #0]
 80062f6:	2b2e      	cmp	r3, #46	; 0x2e
 80062f8:	d10c      	bne.n	8006314 <_svfiprintf_r+0x130>
 80062fa:	7863      	ldrb	r3, [r4, #1]
 80062fc:	2b2a      	cmp	r3, #42	; 0x2a
 80062fe:	d135      	bne.n	800636c <_svfiprintf_r+0x188>
 8006300:	9b03      	ldr	r3, [sp, #12]
 8006302:	1d1a      	adds	r2, r3, #4
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	9203      	str	r2, [sp, #12]
 8006308:	2b00      	cmp	r3, #0
 800630a:	bfb8      	it	lt
 800630c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006310:	3402      	adds	r4, #2
 8006312:	9305      	str	r3, [sp, #20]
 8006314:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80063e0 <_svfiprintf_r+0x1fc>
 8006318:	7821      	ldrb	r1, [r4, #0]
 800631a:	2203      	movs	r2, #3
 800631c:	4650      	mov	r0, sl
 800631e:	f7f9 ff87 	bl	8000230 <memchr>
 8006322:	b140      	cbz	r0, 8006336 <_svfiprintf_r+0x152>
 8006324:	2340      	movs	r3, #64	; 0x40
 8006326:	eba0 000a 	sub.w	r0, r0, sl
 800632a:	fa03 f000 	lsl.w	r0, r3, r0
 800632e:	9b04      	ldr	r3, [sp, #16]
 8006330:	4303      	orrs	r3, r0
 8006332:	3401      	adds	r4, #1
 8006334:	9304      	str	r3, [sp, #16]
 8006336:	f814 1b01 	ldrb.w	r1, [r4], #1
 800633a:	4826      	ldr	r0, [pc, #152]	; (80063d4 <_svfiprintf_r+0x1f0>)
 800633c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006340:	2206      	movs	r2, #6
 8006342:	f7f9 ff75 	bl	8000230 <memchr>
 8006346:	2800      	cmp	r0, #0
 8006348:	d038      	beq.n	80063bc <_svfiprintf_r+0x1d8>
 800634a:	4b23      	ldr	r3, [pc, #140]	; (80063d8 <_svfiprintf_r+0x1f4>)
 800634c:	bb1b      	cbnz	r3, 8006396 <_svfiprintf_r+0x1b2>
 800634e:	9b03      	ldr	r3, [sp, #12]
 8006350:	3307      	adds	r3, #7
 8006352:	f023 0307 	bic.w	r3, r3, #7
 8006356:	3308      	adds	r3, #8
 8006358:	9303      	str	r3, [sp, #12]
 800635a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800635c:	4433      	add	r3, r6
 800635e:	9309      	str	r3, [sp, #36]	; 0x24
 8006360:	e767      	b.n	8006232 <_svfiprintf_r+0x4e>
 8006362:	fb0c 3202 	mla	r2, ip, r2, r3
 8006366:	460c      	mov	r4, r1
 8006368:	2001      	movs	r0, #1
 800636a:	e7a5      	b.n	80062b8 <_svfiprintf_r+0xd4>
 800636c:	2300      	movs	r3, #0
 800636e:	3401      	adds	r4, #1
 8006370:	9305      	str	r3, [sp, #20]
 8006372:	4619      	mov	r1, r3
 8006374:	f04f 0c0a 	mov.w	ip, #10
 8006378:	4620      	mov	r0, r4
 800637a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800637e:	3a30      	subs	r2, #48	; 0x30
 8006380:	2a09      	cmp	r2, #9
 8006382:	d903      	bls.n	800638c <_svfiprintf_r+0x1a8>
 8006384:	2b00      	cmp	r3, #0
 8006386:	d0c5      	beq.n	8006314 <_svfiprintf_r+0x130>
 8006388:	9105      	str	r1, [sp, #20]
 800638a:	e7c3      	b.n	8006314 <_svfiprintf_r+0x130>
 800638c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006390:	4604      	mov	r4, r0
 8006392:	2301      	movs	r3, #1
 8006394:	e7f0      	b.n	8006378 <_svfiprintf_r+0x194>
 8006396:	ab03      	add	r3, sp, #12
 8006398:	9300      	str	r3, [sp, #0]
 800639a:	462a      	mov	r2, r5
 800639c:	4b0f      	ldr	r3, [pc, #60]	; (80063dc <_svfiprintf_r+0x1f8>)
 800639e:	a904      	add	r1, sp, #16
 80063a0:	4638      	mov	r0, r7
 80063a2:	f7fd ffb5 	bl	8004310 <_printf_float>
 80063a6:	1c42      	adds	r2, r0, #1
 80063a8:	4606      	mov	r6, r0
 80063aa:	d1d6      	bne.n	800635a <_svfiprintf_r+0x176>
 80063ac:	89ab      	ldrh	r3, [r5, #12]
 80063ae:	065b      	lsls	r3, r3, #25
 80063b0:	f53f af2c 	bmi.w	800620c <_svfiprintf_r+0x28>
 80063b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80063b6:	b01d      	add	sp, #116	; 0x74
 80063b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063bc:	ab03      	add	r3, sp, #12
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	462a      	mov	r2, r5
 80063c2:	4b06      	ldr	r3, [pc, #24]	; (80063dc <_svfiprintf_r+0x1f8>)
 80063c4:	a904      	add	r1, sp, #16
 80063c6:	4638      	mov	r0, r7
 80063c8:	f7fe fa46 	bl	8004858 <_printf_i>
 80063cc:	e7eb      	b.n	80063a6 <_svfiprintf_r+0x1c2>
 80063ce:	bf00      	nop
 80063d0:	0800723c 	.word	0x0800723c
 80063d4:	08007246 	.word	0x08007246
 80063d8:	08004311 	.word	0x08004311
 80063dc:	0800612d 	.word	0x0800612d
 80063e0:	08007242 	.word	0x08007242

080063e4 <_sbrk_r>:
 80063e4:	b538      	push	{r3, r4, r5, lr}
 80063e6:	4d06      	ldr	r5, [pc, #24]	; (8006400 <_sbrk_r+0x1c>)
 80063e8:	2300      	movs	r3, #0
 80063ea:	4604      	mov	r4, r0
 80063ec:	4608      	mov	r0, r1
 80063ee:	602b      	str	r3, [r5, #0]
 80063f0:	f7fb f8e2 	bl	80015b8 <_sbrk>
 80063f4:	1c43      	adds	r3, r0, #1
 80063f6:	d102      	bne.n	80063fe <_sbrk_r+0x1a>
 80063f8:	682b      	ldr	r3, [r5, #0]
 80063fa:	b103      	cbz	r3, 80063fe <_sbrk_r+0x1a>
 80063fc:	6023      	str	r3, [r4, #0]
 80063fe:	bd38      	pop	{r3, r4, r5, pc}
 8006400:	20000330 	.word	0x20000330

08006404 <__assert_func>:
 8006404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006406:	4614      	mov	r4, r2
 8006408:	461a      	mov	r2, r3
 800640a:	4b09      	ldr	r3, [pc, #36]	; (8006430 <__assert_func+0x2c>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4605      	mov	r5, r0
 8006410:	68d8      	ldr	r0, [r3, #12]
 8006412:	b14c      	cbz	r4, 8006428 <__assert_func+0x24>
 8006414:	4b07      	ldr	r3, [pc, #28]	; (8006434 <__assert_func+0x30>)
 8006416:	9100      	str	r1, [sp, #0]
 8006418:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800641c:	4906      	ldr	r1, [pc, #24]	; (8006438 <__assert_func+0x34>)
 800641e:	462b      	mov	r3, r5
 8006420:	f000 f80e 	bl	8006440 <fiprintf>
 8006424:	f000 faac 	bl	8006980 <abort>
 8006428:	4b04      	ldr	r3, [pc, #16]	; (800643c <__assert_func+0x38>)
 800642a:	461c      	mov	r4, r3
 800642c:	e7f3      	b.n	8006416 <__assert_func+0x12>
 800642e:	bf00      	nop
 8006430:	2000000c 	.word	0x2000000c
 8006434:	0800724d 	.word	0x0800724d
 8006438:	0800725a 	.word	0x0800725a
 800643c:	08007288 	.word	0x08007288

08006440 <fiprintf>:
 8006440:	b40e      	push	{r1, r2, r3}
 8006442:	b503      	push	{r0, r1, lr}
 8006444:	4601      	mov	r1, r0
 8006446:	ab03      	add	r3, sp, #12
 8006448:	4805      	ldr	r0, [pc, #20]	; (8006460 <fiprintf+0x20>)
 800644a:	f853 2b04 	ldr.w	r2, [r3], #4
 800644e:	6800      	ldr	r0, [r0, #0]
 8006450:	9301      	str	r3, [sp, #4]
 8006452:	f000 f897 	bl	8006584 <_vfiprintf_r>
 8006456:	b002      	add	sp, #8
 8006458:	f85d eb04 	ldr.w	lr, [sp], #4
 800645c:	b003      	add	sp, #12
 800645e:	4770      	bx	lr
 8006460:	2000000c 	.word	0x2000000c

08006464 <__ascii_mbtowc>:
 8006464:	b082      	sub	sp, #8
 8006466:	b901      	cbnz	r1, 800646a <__ascii_mbtowc+0x6>
 8006468:	a901      	add	r1, sp, #4
 800646a:	b142      	cbz	r2, 800647e <__ascii_mbtowc+0x1a>
 800646c:	b14b      	cbz	r3, 8006482 <__ascii_mbtowc+0x1e>
 800646e:	7813      	ldrb	r3, [r2, #0]
 8006470:	600b      	str	r3, [r1, #0]
 8006472:	7812      	ldrb	r2, [r2, #0]
 8006474:	1e10      	subs	r0, r2, #0
 8006476:	bf18      	it	ne
 8006478:	2001      	movne	r0, #1
 800647a:	b002      	add	sp, #8
 800647c:	4770      	bx	lr
 800647e:	4610      	mov	r0, r2
 8006480:	e7fb      	b.n	800647a <__ascii_mbtowc+0x16>
 8006482:	f06f 0001 	mvn.w	r0, #1
 8006486:	e7f8      	b.n	800647a <__ascii_mbtowc+0x16>

08006488 <memmove>:
 8006488:	4288      	cmp	r0, r1
 800648a:	b510      	push	{r4, lr}
 800648c:	eb01 0402 	add.w	r4, r1, r2
 8006490:	d902      	bls.n	8006498 <memmove+0x10>
 8006492:	4284      	cmp	r4, r0
 8006494:	4623      	mov	r3, r4
 8006496:	d807      	bhi.n	80064a8 <memmove+0x20>
 8006498:	1e43      	subs	r3, r0, #1
 800649a:	42a1      	cmp	r1, r4
 800649c:	d008      	beq.n	80064b0 <memmove+0x28>
 800649e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80064a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80064a6:	e7f8      	b.n	800649a <memmove+0x12>
 80064a8:	4402      	add	r2, r0
 80064aa:	4601      	mov	r1, r0
 80064ac:	428a      	cmp	r2, r1
 80064ae:	d100      	bne.n	80064b2 <memmove+0x2a>
 80064b0:	bd10      	pop	{r4, pc}
 80064b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80064b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80064ba:	e7f7      	b.n	80064ac <memmove+0x24>

080064bc <__malloc_lock>:
 80064bc:	4801      	ldr	r0, [pc, #4]	; (80064c4 <__malloc_lock+0x8>)
 80064be:	f000 bc1f 	b.w	8006d00 <__retarget_lock_acquire_recursive>
 80064c2:	bf00      	nop
 80064c4:	20000334 	.word	0x20000334

080064c8 <__malloc_unlock>:
 80064c8:	4801      	ldr	r0, [pc, #4]	; (80064d0 <__malloc_unlock+0x8>)
 80064ca:	f000 bc1a 	b.w	8006d02 <__retarget_lock_release_recursive>
 80064ce:	bf00      	nop
 80064d0:	20000334 	.word	0x20000334

080064d4 <_realloc_r>:
 80064d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064d8:	4680      	mov	r8, r0
 80064da:	4614      	mov	r4, r2
 80064dc:	460e      	mov	r6, r1
 80064de:	b921      	cbnz	r1, 80064ea <_realloc_r+0x16>
 80064e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064e4:	4611      	mov	r1, r2
 80064e6:	f7ff bdad 	b.w	8006044 <_malloc_r>
 80064ea:	b92a      	cbnz	r2, 80064f8 <_realloc_r+0x24>
 80064ec:	f7ff fd3e 	bl	8005f6c <_free_r>
 80064f0:	4625      	mov	r5, r4
 80064f2:	4628      	mov	r0, r5
 80064f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064f8:	f000 fc6a 	bl	8006dd0 <_malloc_usable_size_r>
 80064fc:	4284      	cmp	r4, r0
 80064fe:	4607      	mov	r7, r0
 8006500:	d802      	bhi.n	8006508 <_realloc_r+0x34>
 8006502:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006506:	d812      	bhi.n	800652e <_realloc_r+0x5a>
 8006508:	4621      	mov	r1, r4
 800650a:	4640      	mov	r0, r8
 800650c:	f7ff fd9a 	bl	8006044 <_malloc_r>
 8006510:	4605      	mov	r5, r0
 8006512:	2800      	cmp	r0, #0
 8006514:	d0ed      	beq.n	80064f2 <_realloc_r+0x1e>
 8006516:	42bc      	cmp	r4, r7
 8006518:	4622      	mov	r2, r4
 800651a:	4631      	mov	r1, r6
 800651c:	bf28      	it	cs
 800651e:	463a      	movcs	r2, r7
 8006520:	f7ff f97c 	bl	800581c <memcpy>
 8006524:	4631      	mov	r1, r6
 8006526:	4640      	mov	r0, r8
 8006528:	f7ff fd20 	bl	8005f6c <_free_r>
 800652c:	e7e1      	b.n	80064f2 <_realloc_r+0x1e>
 800652e:	4635      	mov	r5, r6
 8006530:	e7df      	b.n	80064f2 <_realloc_r+0x1e>

08006532 <__sfputc_r>:
 8006532:	6893      	ldr	r3, [r2, #8]
 8006534:	3b01      	subs	r3, #1
 8006536:	2b00      	cmp	r3, #0
 8006538:	b410      	push	{r4}
 800653a:	6093      	str	r3, [r2, #8]
 800653c:	da08      	bge.n	8006550 <__sfputc_r+0x1e>
 800653e:	6994      	ldr	r4, [r2, #24]
 8006540:	42a3      	cmp	r3, r4
 8006542:	db01      	blt.n	8006548 <__sfputc_r+0x16>
 8006544:	290a      	cmp	r1, #10
 8006546:	d103      	bne.n	8006550 <__sfputc_r+0x1e>
 8006548:	f85d 4b04 	ldr.w	r4, [sp], #4
 800654c:	f000 b94a 	b.w	80067e4 <__swbuf_r>
 8006550:	6813      	ldr	r3, [r2, #0]
 8006552:	1c58      	adds	r0, r3, #1
 8006554:	6010      	str	r0, [r2, #0]
 8006556:	7019      	strb	r1, [r3, #0]
 8006558:	4608      	mov	r0, r1
 800655a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800655e:	4770      	bx	lr

08006560 <__sfputs_r>:
 8006560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006562:	4606      	mov	r6, r0
 8006564:	460f      	mov	r7, r1
 8006566:	4614      	mov	r4, r2
 8006568:	18d5      	adds	r5, r2, r3
 800656a:	42ac      	cmp	r4, r5
 800656c:	d101      	bne.n	8006572 <__sfputs_r+0x12>
 800656e:	2000      	movs	r0, #0
 8006570:	e007      	b.n	8006582 <__sfputs_r+0x22>
 8006572:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006576:	463a      	mov	r2, r7
 8006578:	4630      	mov	r0, r6
 800657a:	f7ff ffda 	bl	8006532 <__sfputc_r>
 800657e:	1c43      	adds	r3, r0, #1
 8006580:	d1f3      	bne.n	800656a <__sfputs_r+0xa>
 8006582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006584 <_vfiprintf_r>:
 8006584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006588:	460d      	mov	r5, r1
 800658a:	b09d      	sub	sp, #116	; 0x74
 800658c:	4614      	mov	r4, r2
 800658e:	4698      	mov	r8, r3
 8006590:	4606      	mov	r6, r0
 8006592:	b118      	cbz	r0, 800659c <_vfiprintf_r+0x18>
 8006594:	6983      	ldr	r3, [r0, #24]
 8006596:	b90b      	cbnz	r3, 800659c <_vfiprintf_r+0x18>
 8006598:	f000 fb14 	bl	8006bc4 <__sinit>
 800659c:	4b89      	ldr	r3, [pc, #548]	; (80067c4 <_vfiprintf_r+0x240>)
 800659e:	429d      	cmp	r5, r3
 80065a0:	d11b      	bne.n	80065da <_vfiprintf_r+0x56>
 80065a2:	6875      	ldr	r5, [r6, #4]
 80065a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80065a6:	07d9      	lsls	r1, r3, #31
 80065a8:	d405      	bmi.n	80065b6 <_vfiprintf_r+0x32>
 80065aa:	89ab      	ldrh	r3, [r5, #12]
 80065ac:	059a      	lsls	r2, r3, #22
 80065ae:	d402      	bmi.n	80065b6 <_vfiprintf_r+0x32>
 80065b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80065b2:	f000 fba5 	bl	8006d00 <__retarget_lock_acquire_recursive>
 80065b6:	89ab      	ldrh	r3, [r5, #12]
 80065b8:	071b      	lsls	r3, r3, #28
 80065ba:	d501      	bpl.n	80065c0 <_vfiprintf_r+0x3c>
 80065bc:	692b      	ldr	r3, [r5, #16]
 80065be:	b9eb      	cbnz	r3, 80065fc <_vfiprintf_r+0x78>
 80065c0:	4629      	mov	r1, r5
 80065c2:	4630      	mov	r0, r6
 80065c4:	f000 f96e 	bl	80068a4 <__swsetup_r>
 80065c8:	b1c0      	cbz	r0, 80065fc <_vfiprintf_r+0x78>
 80065ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80065cc:	07dc      	lsls	r4, r3, #31
 80065ce:	d50e      	bpl.n	80065ee <_vfiprintf_r+0x6a>
 80065d0:	f04f 30ff 	mov.w	r0, #4294967295
 80065d4:	b01d      	add	sp, #116	; 0x74
 80065d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065da:	4b7b      	ldr	r3, [pc, #492]	; (80067c8 <_vfiprintf_r+0x244>)
 80065dc:	429d      	cmp	r5, r3
 80065de:	d101      	bne.n	80065e4 <_vfiprintf_r+0x60>
 80065e0:	68b5      	ldr	r5, [r6, #8]
 80065e2:	e7df      	b.n	80065a4 <_vfiprintf_r+0x20>
 80065e4:	4b79      	ldr	r3, [pc, #484]	; (80067cc <_vfiprintf_r+0x248>)
 80065e6:	429d      	cmp	r5, r3
 80065e8:	bf08      	it	eq
 80065ea:	68f5      	ldreq	r5, [r6, #12]
 80065ec:	e7da      	b.n	80065a4 <_vfiprintf_r+0x20>
 80065ee:	89ab      	ldrh	r3, [r5, #12]
 80065f0:	0598      	lsls	r0, r3, #22
 80065f2:	d4ed      	bmi.n	80065d0 <_vfiprintf_r+0x4c>
 80065f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80065f6:	f000 fb84 	bl	8006d02 <__retarget_lock_release_recursive>
 80065fa:	e7e9      	b.n	80065d0 <_vfiprintf_r+0x4c>
 80065fc:	2300      	movs	r3, #0
 80065fe:	9309      	str	r3, [sp, #36]	; 0x24
 8006600:	2320      	movs	r3, #32
 8006602:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006606:	f8cd 800c 	str.w	r8, [sp, #12]
 800660a:	2330      	movs	r3, #48	; 0x30
 800660c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80067d0 <_vfiprintf_r+0x24c>
 8006610:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006614:	f04f 0901 	mov.w	r9, #1
 8006618:	4623      	mov	r3, r4
 800661a:	469a      	mov	sl, r3
 800661c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006620:	b10a      	cbz	r2, 8006626 <_vfiprintf_r+0xa2>
 8006622:	2a25      	cmp	r2, #37	; 0x25
 8006624:	d1f9      	bne.n	800661a <_vfiprintf_r+0x96>
 8006626:	ebba 0b04 	subs.w	fp, sl, r4
 800662a:	d00b      	beq.n	8006644 <_vfiprintf_r+0xc0>
 800662c:	465b      	mov	r3, fp
 800662e:	4622      	mov	r2, r4
 8006630:	4629      	mov	r1, r5
 8006632:	4630      	mov	r0, r6
 8006634:	f7ff ff94 	bl	8006560 <__sfputs_r>
 8006638:	3001      	adds	r0, #1
 800663a:	f000 80aa 	beq.w	8006792 <_vfiprintf_r+0x20e>
 800663e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006640:	445a      	add	r2, fp
 8006642:	9209      	str	r2, [sp, #36]	; 0x24
 8006644:	f89a 3000 	ldrb.w	r3, [sl]
 8006648:	2b00      	cmp	r3, #0
 800664a:	f000 80a2 	beq.w	8006792 <_vfiprintf_r+0x20e>
 800664e:	2300      	movs	r3, #0
 8006650:	f04f 32ff 	mov.w	r2, #4294967295
 8006654:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006658:	f10a 0a01 	add.w	sl, sl, #1
 800665c:	9304      	str	r3, [sp, #16]
 800665e:	9307      	str	r3, [sp, #28]
 8006660:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006664:	931a      	str	r3, [sp, #104]	; 0x68
 8006666:	4654      	mov	r4, sl
 8006668:	2205      	movs	r2, #5
 800666a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800666e:	4858      	ldr	r0, [pc, #352]	; (80067d0 <_vfiprintf_r+0x24c>)
 8006670:	f7f9 fdde 	bl	8000230 <memchr>
 8006674:	9a04      	ldr	r2, [sp, #16]
 8006676:	b9d8      	cbnz	r0, 80066b0 <_vfiprintf_r+0x12c>
 8006678:	06d1      	lsls	r1, r2, #27
 800667a:	bf44      	itt	mi
 800667c:	2320      	movmi	r3, #32
 800667e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006682:	0713      	lsls	r3, r2, #28
 8006684:	bf44      	itt	mi
 8006686:	232b      	movmi	r3, #43	; 0x2b
 8006688:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800668c:	f89a 3000 	ldrb.w	r3, [sl]
 8006690:	2b2a      	cmp	r3, #42	; 0x2a
 8006692:	d015      	beq.n	80066c0 <_vfiprintf_r+0x13c>
 8006694:	9a07      	ldr	r2, [sp, #28]
 8006696:	4654      	mov	r4, sl
 8006698:	2000      	movs	r0, #0
 800669a:	f04f 0c0a 	mov.w	ip, #10
 800669e:	4621      	mov	r1, r4
 80066a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066a4:	3b30      	subs	r3, #48	; 0x30
 80066a6:	2b09      	cmp	r3, #9
 80066a8:	d94e      	bls.n	8006748 <_vfiprintf_r+0x1c4>
 80066aa:	b1b0      	cbz	r0, 80066da <_vfiprintf_r+0x156>
 80066ac:	9207      	str	r2, [sp, #28]
 80066ae:	e014      	b.n	80066da <_vfiprintf_r+0x156>
 80066b0:	eba0 0308 	sub.w	r3, r0, r8
 80066b4:	fa09 f303 	lsl.w	r3, r9, r3
 80066b8:	4313      	orrs	r3, r2
 80066ba:	9304      	str	r3, [sp, #16]
 80066bc:	46a2      	mov	sl, r4
 80066be:	e7d2      	b.n	8006666 <_vfiprintf_r+0xe2>
 80066c0:	9b03      	ldr	r3, [sp, #12]
 80066c2:	1d19      	adds	r1, r3, #4
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	9103      	str	r1, [sp, #12]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	bfbb      	ittet	lt
 80066cc:	425b      	neglt	r3, r3
 80066ce:	f042 0202 	orrlt.w	r2, r2, #2
 80066d2:	9307      	strge	r3, [sp, #28]
 80066d4:	9307      	strlt	r3, [sp, #28]
 80066d6:	bfb8      	it	lt
 80066d8:	9204      	strlt	r2, [sp, #16]
 80066da:	7823      	ldrb	r3, [r4, #0]
 80066dc:	2b2e      	cmp	r3, #46	; 0x2e
 80066de:	d10c      	bne.n	80066fa <_vfiprintf_r+0x176>
 80066e0:	7863      	ldrb	r3, [r4, #1]
 80066e2:	2b2a      	cmp	r3, #42	; 0x2a
 80066e4:	d135      	bne.n	8006752 <_vfiprintf_r+0x1ce>
 80066e6:	9b03      	ldr	r3, [sp, #12]
 80066e8:	1d1a      	adds	r2, r3, #4
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	9203      	str	r2, [sp, #12]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	bfb8      	it	lt
 80066f2:	f04f 33ff 	movlt.w	r3, #4294967295
 80066f6:	3402      	adds	r4, #2
 80066f8:	9305      	str	r3, [sp, #20]
 80066fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80067e0 <_vfiprintf_r+0x25c>
 80066fe:	7821      	ldrb	r1, [r4, #0]
 8006700:	2203      	movs	r2, #3
 8006702:	4650      	mov	r0, sl
 8006704:	f7f9 fd94 	bl	8000230 <memchr>
 8006708:	b140      	cbz	r0, 800671c <_vfiprintf_r+0x198>
 800670a:	2340      	movs	r3, #64	; 0x40
 800670c:	eba0 000a 	sub.w	r0, r0, sl
 8006710:	fa03 f000 	lsl.w	r0, r3, r0
 8006714:	9b04      	ldr	r3, [sp, #16]
 8006716:	4303      	orrs	r3, r0
 8006718:	3401      	adds	r4, #1
 800671a:	9304      	str	r3, [sp, #16]
 800671c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006720:	482c      	ldr	r0, [pc, #176]	; (80067d4 <_vfiprintf_r+0x250>)
 8006722:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006726:	2206      	movs	r2, #6
 8006728:	f7f9 fd82 	bl	8000230 <memchr>
 800672c:	2800      	cmp	r0, #0
 800672e:	d03f      	beq.n	80067b0 <_vfiprintf_r+0x22c>
 8006730:	4b29      	ldr	r3, [pc, #164]	; (80067d8 <_vfiprintf_r+0x254>)
 8006732:	bb1b      	cbnz	r3, 800677c <_vfiprintf_r+0x1f8>
 8006734:	9b03      	ldr	r3, [sp, #12]
 8006736:	3307      	adds	r3, #7
 8006738:	f023 0307 	bic.w	r3, r3, #7
 800673c:	3308      	adds	r3, #8
 800673e:	9303      	str	r3, [sp, #12]
 8006740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006742:	443b      	add	r3, r7
 8006744:	9309      	str	r3, [sp, #36]	; 0x24
 8006746:	e767      	b.n	8006618 <_vfiprintf_r+0x94>
 8006748:	fb0c 3202 	mla	r2, ip, r2, r3
 800674c:	460c      	mov	r4, r1
 800674e:	2001      	movs	r0, #1
 8006750:	e7a5      	b.n	800669e <_vfiprintf_r+0x11a>
 8006752:	2300      	movs	r3, #0
 8006754:	3401      	adds	r4, #1
 8006756:	9305      	str	r3, [sp, #20]
 8006758:	4619      	mov	r1, r3
 800675a:	f04f 0c0a 	mov.w	ip, #10
 800675e:	4620      	mov	r0, r4
 8006760:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006764:	3a30      	subs	r2, #48	; 0x30
 8006766:	2a09      	cmp	r2, #9
 8006768:	d903      	bls.n	8006772 <_vfiprintf_r+0x1ee>
 800676a:	2b00      	cmp	r3, #0
 800676c:	d0c5      	beq.n	80066fa <_vfiprintf_r+0x176>
 800676e:	9105      	str	r1, [sp, #20]
 8006770:	e7c3      	b.n	80066fa <_vfiprintf_r+0x176>
 8006772:	fb0c 2101 	mla	r1, ip, r1, r2
 8006776:	4604      	mov	r4, r0
 8006778:	2301      	movs	r3, #1
 800677a:	e7f0      	b.n	800675e <_vfiprintf_r+0x1da>
 800677c:	ab03      	add	r3, sp, #12
 800677e:	9300      	str	r3, [sp, #0]
 8006780:	462a      	mov	r2, r5
 8006782:	4b16      	ldr	r3, [pc, #88]	; (80067dc <_vfiprintf_r+0x258>)
 8006784:	a904      	add	r1, sp, #16
 8006786:	4630      	mov	r0, r6
 8006788:	f7fd fdc2 	bl	8004310 <_printf_float>
 800678c:	4607      	mov	r7, r0
 800678e:	1c78      	adds	r0, r7, #1
 8006790:	d1d6      	bne.n	8006740 <_vfiprintf_r+0x1bc>
 8006792:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006794:	07d9      	lsls	r1, r3, #31
 8006796:	d405      	bmi.n	80067a4 <_vfiprintf_r+0x220>
 8006798:	89ab      	ldrh	r3, [r5, #12]
 800679a:	059a      	lsls	r2, r3, #22
 800679c:	d402      	bmi.n	80067a4 <_vfiprintf_r+0x220>
 800679e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80067a0:	f000 faaf 	bl	8006d02 <__retarget_lock_release_recursive>
 80067a4:	89ab      	ldrh	r3, [r5, #12]
 80067a6:	065b      	lsls	r3, r3, #25
 80067a8:	f53f af12 	bmi.w	80065d0 <_vfiprintf_r+0x4c>
 80067ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80067ae:	e711      	b.n	80065d4 <_vfiprintf_r+0x50>
 80067b0:	ab03      	add	r3, sp, #12
 80067b2:	9300      	str	r3, [sp, #0]
 80067b4:	462a      	mov	r2, r5
 80067b6:	4b09      	ldr	r3, [pc, #36]	; (80067dc <_vfiprintf_r+0x258>)
 80067b8:	a904      	add	r1, sp, #16
 80067ba:	4630      	mov	r0, r6
 80067bc:	f7fe f84c 	bl	8004858 <_printf_i>
 80067c0:	e7e4      	b.n	800678c <_vfiprintf_r+0x208>
 80067c2:	bf00      	nop
 80067c4:	080073b4 	.word	0x080073b4
 80067c8:	080073d4 	.word	0x080073d4
 80067cc:	08007394 	.word	0x08007394
 80067d0:	0800723c 	.word	0x0800723c
 80067d4:	08007246 	.word	0x08007246
 80067d8:	08004311 	.word	0x08004311
 80067dc:	08006561 	.word	0x08006561
 80067e0:	08007242 	.word	0x08007242

080067e4 <__swbuf_r>:
 80067e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067e6:	460e      	mov	r6, r1
 80067e8:	4614      	mov	r4, r2
 80067ea:	4605      	mov	r5, r0
 80067ec:	b118      	cbz	r0, 80067f6 <__swbuf_r+0x12>
 80067ee:	6983      	ldr	r3, [r0, #24]
 80067f0:	b90b      	cbnz	r3, 80067f6 <__swbuf_r+0x12>
 80067f2:	f000 f9e7 	bl	8006bc4 <__sinit>
 80067f6:	4b21      	ldr	r3, [pc, #132]	; (800687c <__swbuf_r+0x98>)
 80067f8:	429c      	cmp	r4, r3
 80067fa:	d12b      	bne.n	8006854 <__swbuf_r+0x70>
 80067fc:	686c      	ldr	r4, [r5, #4]
 80067fe:	69a3      	ldr	r3, [r4, #24]
 8006800:	60a3      	str	r3, [r4, #8]
 8006802:	89a3      	ldrh	r3, [r4, #12]
 8006804:	071a      	lsls	r2, r3, #28
 8006806:	d52f      	bpl.n	8006868 <__swbuf_r+0x84>
 8006808:	6923      	ldr	r3, [r4, #16]
 800680a:	b36b      	cbz	r3, 8006868 <__swbuf_r+0x84>
 800680c:	6923      	ldr	r3, [r4, #16]
 800680e:	6820      	ldr	r0, [r4, #0]
 8006810:	1ac0      	subs	r0, r0, r3
 8006812:	6963      	ldr	r3, [r4, #20]
 8006814:	b2f6      	uxtb	r6, r6
 8006816:	4283      	cmp	r3, r0
 8006818:	4637      	mov	r7, r6
 800681a:	dc04      	bgt.n	8006826 <__swbuf_r+0x42>
 800681c:	4621      	mov	r1, r4
 800681e:	4628      	mov	r0, r5
 8006820:	f000 f93c 	bl	8006a9c <_fflush_r>
 8006824:	bb30      	cbnz	r0, 8006874 <__swbuf_r+0x90>
 8006826:	68a3      	ldr	r3, [r4, #8]
 8006828:	3b01      	subs	r3, #1
 800682a:	60a3      	str	r3, [r4, #8]
 800682c:	6823      	ldr	r3, [r4, #0]
 800682e:	1c5a      	adds	r2, r3, #1
 8006830:	6022      	str	r2, [r4, #0]
 8006832:	701e      	strb	r6, [r3, #0]
 8006834:	6963      	ldr	r3, [r4, #20]
 8006836:	3001      	adds	r0, #1
 8006838:	4283      	cmp	r3, r0
 800683a:	d004      	beq.n	8006846 <__swbuf_r+0x62>
 800683c:	89a3      	ldrh	r3, [r4, #12]
 800683e:	07db      	lsls	r3, r3, #31
 8006840:	d506      	bpl.n	8006850 <__swbuf_r+0x6c>
 8006842:	2e0a      	cmp	r6, #10
 8006844:	d104      	bne.n	8006850 <__swbuf_r+0x6c>
 8006846:	4621      	mov	r1, r4
 8006848:	4628      	mov	r0, r5
 800684a:	f000 f927 	bl	8006a9c <_fflush_r>
 800684e:	b988      	cbnz	r0, 8006874 <__swbuf_r+0x90>
 8006850:	4638      	mov	r0, r7
 8006852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006854:	4b0a      	ldr	r3, [pc, #40]	; (8006880 <__swbuf_r+0x9c>)
 8006856:	429c      	cmp	r4, r3
 8006858:	d101      	bne.n	800685e <__swbuf_r+0x7a>
 800685a:	68ac      	ldr	r4, [r5, #8]
 800685c:	e7cf      	b.n	80067fe <__swbuf_r+0x1a>
 800685e:	4b09      	ldr	r3, [pc, #36]	; (8006884 <__swbuf_r+0xa0>)
 8006860:	429c      	cmp	r4, r3
 8006862:	bf08      	it	eq
 8006864:	68ec      	ldreq	r4, [r5, #12]
 8006866:	e7ca      	b.n	80067fe <__swbuf_r+0x1a>
 8006868:	4621      	mov	r1, r4
 800686a:	4628      	mov	r0, r5
 800686c:	f000 f81a 	bl	80068a4 <__swsetup_r>
 8006870:	2800      	cmp	r0, #0
 8006872:	d0cb      	beq.n	800680c <__swbuf_r+0x28>
 8006874:	f04f 37ff 	mov.w	r7, #4294967295
 8006878:	e7ea      	b.n	8006850 <__swbuf_r+0x6c>
 800687a:	bf00      	nop
 800687c:	080073b4 	.word	0x080073b4
 8006880:	080073d4 	.word	0x080073d4
 8006884:	08007394 	.word	0x08007394

08006888 <__ascii_wctomb>:
 8006888:	b149      	cbz	r1, 800689e <__ascii_wctomb+0x16>
 800688a:	2aff      	cmp	r2, #255	; 0xff
 800688c:	bf85      	ittet	hi
 800688e:	238a      	movhi	r3, #138	; 0x8a
 8006890:	6003      	strhi	r3, [r0, #0]
 8006892:	700a      	strbls	r2, [r1, #0]
 8006894:	f04f 30ff 	movhi.w	r0, #4294967295
 8006898:	bf98      	it	ls
 800689a:	2001      	movls	r0, #1
 800689c:	4770      	bx	lr
 800689e:	4608      	mov	r0, r1
 80068a0:	4770      	bx	lr
	...

080068a4 <__swsetup_r>:
 80068a4:	4b32      	ldr	r3, [pc, #200]	; (8006970 <__swsetup_r+0xcc>)
 80068a6:	b570      	push	{r4, r5, r6, lr}
 80068a8:	681d      	ldr	r5, [r3, #0]
 80068aa:	4606      	mov	r6, r0
 80068ac:	460c      	mov	r4, r1
 80068ae:	b125      	cbz	r5, 80068ba <__swsetup_r+0x16>
 80068b0:	69ab      	ldr	r3, [r5, #24]
 80068b2:	b913      	cbnz	r3, 80068ba <__swsetup_r+0x16>
 80068b4:	4628      	mov	r0, r5
 80068b6:	f000 f985 	bl	8006bc4 <__sinit>
 80068ba:	4b2e      	ldr	r3, [pc, #184]	; (8006974 <__swsetup_r+0xd0>)
 80068bc:	429c      	cmp	r4, r3
 80068be:	d10f      	bne.n	80068e0 <__swsetup_r+0x3c>
 80068c0:	686c      	ldr	r4, [r5, #4]
 80068c2:	89a3      	ldrh	r3, [r4, #12]
 80068c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80068c8:	0719      	lsls	r1, r3, #28
 80068ca:	d42c      	bmi.n	8006926 <__swsetup_r+0x82>
 80068cc:	06dd      	lsls	r5, r3, #27
 80068ce:	d411      	bmi.n	80068f4 <__swsetup_r+0x50>
 80068d0:	2309      	movs	r3, #9
 80068d2:	6033      	str	r3, [r6, #0]
 80068d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80068d8:	81a3      	strh	r3, [r4, #12]
 80068da:	f04f 30ff 	mov.w	r0, #4294967295
 80068de:	e03e      	b.n	800695e <__swsetup_r+0xba>
 80068e0:	4b25      	ldr	r3, [pc, #148]	; (8006978 <__swsetup_r+0xd4>)
 80068e2:	429c      	cmp	r4, r3
 80068e4:	d101      	bne.n	80068ea <__swsetup_r+0x46>
 80068e6:	68ac      	ldr	r4, [r5, #8]
 80068e8:	e7eb      	b.n	80068c2 <__swsetup_r+0x1e>
 80068ea:	4b24      	ldr	r3, [pc, #144]	; (800697c <__swsetup_r+0xd8>)
 80068ec:	429c      	cmp	r4, r3
 80068ee:	bf08      	it	eq
 80068f0:	68ec      	ldreq	r4, [r5, #12]
 80068f2:	e7e6      	b.n	80068c2 <__swsetup_r+0x1e>
 80068f4:	0758      	lsls	r0, r3, #29
 80068f6:	d512      	bpl.n	800691e <__swsetup_r+0x7a>
 80068f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068fa:	b141      	cbz	r1, 800690e <__swsetup_r+0x6a>
 80068fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006900:	4299      	cmp	r1, r3
 8006902:	d002      	beq.n	800690a <__swsetup_r+0x66>
 8006904:	4630      	mov	r0, r6
 8006906:	f7ff fb31 	bl	8005f6c <_free_r>
 800690a:	2300      	movs	r3, #0
 800690c:	6363      	str	r3, [r4, #52]	; 0x34
 800690e:	89a3      	ldrh	r3, [r4, #12]
 8006910:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006914:	81a3      	strh	r3, [r4, #12]
 8006916:	2300      	movs	r3, #0
 8006918:	6063      	str	r3, [r4, #4]
 800691a:	6923      	ldr	r3, [r4, #16]
 800691c:	6023      	str	r3, [r4, #0]
 800691e:	89a3      	ldrh	r3, [r4, #12]
 8006920:	f043 0308 	orr.w	r3, r3, #8
 8006924:	81a3      	strh	r3, [r4, #12]
 8006926:	6923      	ldr	r3, [r4, #16]
 8006928:	b94b      	cbnz	r3, 800693e <__swsetup_r+0x9a>
 800692a:	89a3      	ldrh	r3, [r4, #12]
 800692c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006930:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006934:	d003      	beq.n	800693e <__swsetup_r+0x9a>
 8006936:	4621      	mov	r1, r4
 8006938:	4630      	mov	r0, r6
 800693a:	f000 fa09 	bl	8006d50 <__smakebuf_r>
 800693e:	89a0      	ldrh	r0, [r4, #12]
 8006940:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006944:	f010 0301 	ands.w	r3, r0, #1
 8006948:	d00a      	beq.n	8006960 <__swsetup_r+0xbc>
 800694a:	2300      	movs	r3, #0
 800694c:	60a3      	str	r3, [r4, #8]
 800694e:	6963      	ldr	r3, [r4, #20]
 8006950:	425b      	negs	r3, r3
 8006952:	61a3      	str	r3, [r4, #24]
 8006954:	6923      	ldr	r3, [r4, #16]
 8006956:	b943      	cbnz	r3, 800696a <__swsetup_r+0xc6>
 8006958:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800695c:	d1ba      	bne.n	80068d4 <__swsetup_r+0x30>
 800695e:	bd70      	pop	{r4, r5, r6, pc}
 8006960:	0781      	lsls	r1, r0, #30
 8006962:	bf58      	it	pl
 8006964:	6963      	ldrpl	r3, [r4, #20]
 8006966:	60a3      	str	r3, [r4, #8]
 8006968:	e7f4      	b.n	8006954 <__swsetup_r+0xb0>
 800696a:	2000      	movs	r0, #0
 800696c:	e7f7      	b.n	800695e <__swsetup_r+0xba>
 800696e:	bf00      	nop
 8006970:	2000000c 	.word	0x2000000c
 8006974:	080073b4 	.word	0x080073b4
 8006978:	080073d4 	.word	0x080073d4
 800697c:	08007394 	.word	0x08007394

08006980 <abort>:
 8006980:	b508      	push	{r3, lr}
 8006982:	2006      	movs	r0, #6
 8006984:	f000 fa54 	bl	8006e30 <raise>
 8006988:	2001      	movs	r0, #1
 800698a:	f7fa fd9d 	bl	80014c8 <_exit>
	...

08006990 <__sflush_r>:
 8006990:	898a      	ldrh	r2, [r1, #12]
 8006992:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006996:	4605      	mov	r5, r0
 8006998:	0710      	lsls	r0, r2, #28
 800699a:	460c      	mov	r4, r1
 800699c:	d458      	bmi.n	8006a50 <__sflush_r+0xc0>
 800699e:	684b      	ldr	r3, [r1, #4]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	dc05      	bgt.n	80069b0 <__sflush_r+0x20>
 80069a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	dc02      	bgt.n	80069b0 <__sflush_r+0x20>
 80069aa:	2000      	movs	r0, #0
 80069ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80069b2:	2e00      	cmp	r6, #0
 80069b4:	d0f9      	beq.n	80069aa <__sflush_r+0x1a>
 80069b6:	2300      	movs	r3, #0
 80069b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80069bc:	682f      	ldr	r7, [r5, #0]
 80069be:	602b      	str	r3, [r5, #0]
 80069c0:	d032      	beq.n	8006a28 <__sflush_r+0x98>
 80069c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80069c4:	89a3      	ldrh	r3, [r4, #12]
 80069c6:	075a      	lsls	r2, r3, #29
 80069c8:	d505      	bpl.n	80069d6 <__sflush_r+0x46>
 80069ca:	6863      	ldr	r3, [r4, #4]
 80069cc:	1ac0      	subs	r0, r0, r3
 80069ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80069d0:	b10b      	cbz	r3, 80069d6 <__sflush_r+0x46>
 80069d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80069d4:	1ac0      	subs	r0, r0, r3
 80069d6:	2300      	movs	r3, #0
 80069d8:	4602      	mov	r2, r0
 80069da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80069dc:	6a21      	ldr	r1, [r4, #32]
 80069de:	4628      	mov	r0, r5
 80069e0:	47b0      	blx	r6
 80069e2:	1c43      	adds	r3, r0, #1
 80069e4:	89a3      	ldrh	r3, [r4, #12]
 80069e6:	d106      	bne.n	80069f6 <__sflush_r+0x66>
 80069e8:	6829      	ldr	r1, [r5, #0]
 80069ea:	291d      	cmp	r1, #29
 80069ec:	d82c      	bhi.n	8006a48 <__sflush_r+0xb8>
 80069ee:	4a2a      	ldr	r2, [pc, #168]	; (8006a98 <__sflush_r+0x108>)
 80069f0:	40ca      	lsrs	r2, r1
 80069f2:	07d6      	lsls	r6, r2, #31
 80069f4:	d528      	bpl.n	8006a48 <__sflush_r+0xb8>
 80069f6:	2200      	movs	r2, #0
 80069f8:	6062      	str	r2, [r4, #4]
 80069fa:	04d9      	lsls	r1, r3, #19
 80069fc:	6922      	ldr	r2, [r4, #16]
 80069fe:	6022      	str	r2, [r4, #0]
 8006a00:	d504      	bpl.n	8006a0c <__sflush_r+0x7c>
 8006a02:	1c42      	adds	r2, r0, #1
 8006a04:	d101      	bne.n	8006a0a <__sflush_r+0x7a>
 8006a06:	682b      	ldr	r3, [r5, #0]
 8006a08:	b903      	cbnz	r3, 8006a0c <__sflush_r+0x7c>
 8006a0a:	6560      	str	r0, [r4, #84]	; 0x54
 8006a0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a0e:	602f      	str	r7, [r5, #0]
 8006a10:	2900      	cmp	r1, #0
 8006a12:	d0ca      	beq.n	80069aa <__sflush_r+0x1a>
 8006a14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006a18:	4299      	cmp	r1, r3
 8006a1a:	d002      	beq.n	8006a22 <__sflush_r+0x92>
 8006a1c:	4628      	mov	r0, r5
 8006a1e:	f7ff faa5 	bl	8005f6c <_free_r>
 8006a22:	2000      	movs	r0, #0
 8006a24:	6360      	str	r0, [r4, #52]	; 0x34
 8006a26:	e7c1      	b.n	80069ac <__sflush_r+0x1c>
 8006a28:	6a21      	ldr	r1, [r4, #32]
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	4628      	mov	r0, r5
 8006a2e:	47b0      	blx	r6
 8006a30:	1c41      	adds	r1, r0, #1
 8006a32:	d1c7      	bne.n	80069c4 <__sflush_r+0x34>
 8006a34:	682b      	ldr	r3, [r5, #0]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d0c4      	beq.n	80069c4 <__sflush_r+0x34>
 8006a3a:	2b1d      	cmp	r3, #29
 8006a3c:	d001      	beq.n	8006a42 <__sflush_r+0xb2>
 8006a3e:	2b16      	cmp	r3, #22
 8006a40:	d101      	bne.n	8006a46 <__sflush_r+0xb6>
 8006a42:	602f      	str	r7, [r5, #0]
 8006a44:	e7b1      	b.n	80069aa <__sflush_r+0x1a>
 8006a46:	89a3      	ldrh	r3, [r4, #12]
 8006a48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a4c:	81a3      	strh	r3, [r4, #12]
 8006a4e:	e7ad      	b.n	80069ac <__sflush_r+0x1c>
 8006a50:	690f      	ldr	r7, [r1, #16]
 8006a52:	2f00      	cmp	r7, #0
 8006a54:	d0a9      	beq.n	80069aa <__sflush_r+0x1a>
 8006a56:	0793      	lsls	r3, r2, #30
 8006a58:	680e      	ldr	r6, [r1, #0]
 8006a5a:	bf08      	it	eq
 8006a5c:	694b      	ldreq	r3, [r1, #20]
 8006a5e:	600f      	str	r7, [r1, #0]
 8006a60:	bf18      	it	ne
 8006a62:	2300      	movne	r3, #0
 8006a64:	eba6 0807 	sub.w	r8, r6, r7
 8006a68:	608b      	str	r3, [r1, #8]
 8006a6a:	f1b8 0f00 	cmp.w	r8, #0
 8006a6e:	dd9c      	ble.n	80069aa <__sflush_r+0x1a>
 8006a70:	6a21      	ldr	r1, [r4, #32]
 8006a72:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006a74:	4643      	mov	r3, r8
 8006a76:	463a      	mov	r2, r7
 8006a78:	4628      	mov	r0, r5
 8006a7a:	47b0      	blx	r6
 8006a7c:	2800      	cmp	r0, #0
 8006a7e:	dc06      	bgt.n	8006a8e <__sflush_r+0xfe>
 8006a80:	89a3      	ldrh	r3, [r4, #12]
 8006a82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a86:	81a3      	strh	r3, [r4, #12]
 8006a88:	f04f 30ff 	mov.w	r0, #4294967295
 8006a8c:	e78e      	b.n	80069ac <__sflush_r+0x1c>
 8006a8e:	4407      	add	r7, r0
 8006a90:	eba8 0800 	sub.w	r8, r8, r0
 8006a94:	e7e9      	b.n	8006a6a <__sflush_r+0xda>
 8006a96:	bf00      	nop
 8006a98:	20400001 	.word	0x20400001

08006a9c <_fflush_r>:
 8006a9c:	b538      	push	{r3, r4, r5, lr}
 8006a9e:	690b      	ldr	r3, [r1, #16]
 8006aa0:	4605      	mov	r5, r0
 8006aa2:	460c      	mov	r4, r1
 8006aa4:	b913      	cbnz	r3, 8006aac <_fflush_r+0x10>
 8006aa6:	2500      	movs	r5, #0
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	bd38      	pop	{r3, r4, r5, pc}
 8006aac:	b118      	cbz	r0, 8006ab6 <_fflush_r+0x1a>
 8006aae:	6983      	ldr	r3, [r0, #24]
 8006ab0:	b90b      	cbnz	r3, 8006ab6 <_fflush_r+0x1a>
 8006ab2:	f000 f887 	bl	8006bc4 <__sinit>
 8006ab6:	4b14      	ldr	r3, [pc, #80]	; (8006b08 <_fflush_r+0x6c>)
 8006ab8:	429c      	cmp	r4, r3
 8006aba:	d11b      	bne.n	8006af4 <_fflush_r+0x58>
 8006abc:	686c      	ldr	r4, [r5, #4]
 8006abe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d0ef      	beq.n	8006aa6 <_fflush_r+0xa>
 8006ac6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006ac8:	07d0      	lsls	r0, r2, #31
 8006aca:	d404      	bmi.n	8006ad6 <_fflush_r+0x3a>
 8006acc:	0599      	lsls	r1, r3, #22
 8006ace:	d402      	bmi.n	8006ad6 <_fflush_r+0x3a>
 8006ad0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ad2:	f000 f915 	bl	8006d00 <__retarget_lock_acquire_recursive>
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	4621      	mov	r1, r4
 8006ada:	f7ff ff59 	bl	8006990 <__sflush_r>
 8006ade:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ae0:	07da      	lsls	r2, r3, #31
 8006ae2:	4605      	mov	r5, r0
 8006ae4:	d4e0      	bmi.n	8006aa8 <_fflush_r+0xc>
 8006ae6:	89a3      	ldrh	r3, [r4, #12]
 8006ae8:	059b      	lsls	r3, r3, #22
 8006aea:	d4dd      	bmi.n	8006aa8 <_fflush_r+0xc>
 8006aec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006aee:	f000 f908 	bl	8006d02 <__retarget_lock_release_recursive>
 8006af2:	e7d9      	b.n	8006aa8 <_fflush_r+0xc>
 8006af4:	4b05      	ldr	r3, [pc, #20]	; (8006b0c <_fflush_r+0x70>)
 8006af6:	429c      	cmp	r4, r3
 8006af8:	d101      	bne.n	8006afe <_fflush_r+0x62>
 8006afa:	68ac      	ldr	r4, [r5, #8]
 8006afc:	e7df      	b.n	8006abe <_fflush_r+0x22>
 8006afe:	4b04      	ldr	r3, [pc, #16]	; (8006b10 <_fflush_r+0x74>)
 8006b00:	429c      	cmp	r4, r3
 8006b02:	bf08      	it	eq
 8006b04:	68ec      	ldreq	r4, [r5, #12]
 8006b06:	e7da      	b.n	8006abe <_fflush_r+0x22>
 8006b08:	080073b4 	.word	0x080073b4
 8006b0c:	080073d4 	.word	0x080073d4
 8006b10:	08007394 	.word	0x08007394

08006b14 <std>:
 8006b14:	2300      	movs	r3, #0
 8006b16:	b510      	push	{r4, lr}
 8006b18:	4604      	mov	r4, r0
 8006b1a:	e9c0 3300 	strd	r3, r3, [r0]
 8006b1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b22:	6083      	str	r3, [r0, #8]
 8006b24:	8181      	strh	r1, [r0, #12]
 8006b26:	6643      	str	r3, [r0, #100]	; 0x64
 8006b28:	81c2      	strh	r2, [r0, #14]
 8006b2a:	6183      	str	r3, [r0, #24]
 8006b2c:	4619      	mov	r1, r3
 8006b2e:	2208      	movs	r2, #8
 8006b30:	305c      	adds	r0, #92	; 0x5c
 8006b32:	f7fd fb45 	bl	80041c0 <memset>
 8006b36:	4b05      	ldr	r3, [pc, #20]	; (8006b4c <std+0x38>)
 8006b38:	6263      	str	r3, [r4, #36]	; 0x24
 8006b3a:	4b05      	ldr	r3, [pc, #20]	; (8006b50 <std+0x3c>)
 8006b3c:	62a3      	str	r3, [r4, #40]	; 0x28
 8006b3e:	4b05      	ldr	r3, [pc, #20]	; (8006b54 <std+0x40>)
 8006b40:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006b42:	4b05      	ldr	r3, [pc, #20]	; (8006b58 <std+0x44>)
 8006b44:	6224      	str	r4, [r4, #32]
 8006b46:	6323      	str	r3, [r4, #48]	; 0x30
 8006b48:	bd10      	pop	{r4, pc}
 8006b4a:	bf00      	nop
 8006b4c:	08006e69 	.word	0x08006e69
 8006b50:	08006e8b 	.word	0x08006e8b
 8006b54:	08006ec3 	.word	0x08006ec3
 8006b58:	08006ee7 	.word	0x08006ee7

08006b5c <_cleanup_r>:
 8006b5c:	4901      	ldr	r1, [pc, #4]	; (8006b64 <_cleanup_r+0x8>)
 8006b5e:	f000 b8af 	b.w	8006cc0 <_fwalk_reent>
 8006b62:	bf00      	nop
 8006b64:	08006a9d 	.word	0x08006a9d

08006b68 <__sfmoreglue>:
 8006b68:	b570      	push	{r4, r5, r6, lr}
 8006b6a:	2268      	movs	r2, #104	; 0x68
 8006b6c:	1e4d      	subs	r5, r1, #1
 8006b6e:	4355      	muls	r5, r2
 8006b70:	460e      	mov	r6, r1
 8006b72:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006b76:	f7ff fa65 	bl	8006044 <_malloc_r>
 8006b7a:	4604      	mov	r4, r0
 8006b7c:	b140      	cbz	r0, 8006b90 <__sfmoreglue+0x28>
 8006b7e:	2100      	movs	r1, #0
 8006b80:	e9c0 1600 	strd	r1, r6, [r0]
 8006b84:	300c      	adds	r0, #12
 8006b86:	60a0      	str	r0, [r4, #8]
 8006b88:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006b8c:	f7fd fb18 	bl	80041c0 <memset>
 8006b90:	4620      	mov	r0, r4
 8006b92:	bd70      	pop	{r4, r5, r6, pc}

08006b94 <__sfp_lock_acquire>:
 8006b94:	4801      	ldr	r0, [pc, #4]	; (8006b9c <__sfp_lock_acquire+0x8>)
 8006b96:	f000 b8b3 	b.w	8006d00 <__retarget_lock_acquire_recursive>
 8006b9a:	bf00      	nop
 8006b9c:	20000335 	.word	0x20000335

08006ba0 <__sfp_lock_release>:
 8006ba0:	4801      	ldr	r0, [pc, #4]	; (8006ba8 <__sfp_lock_release+0x8>)
 8006ba2:	f000 b8ae 	b.w	8006d02 <__retarget_lock_release_recursive>
 8006ba6:	bf00      	nop
 8006ba8:	20000335 	.word	0x20000335

08006bac <__sinit_lock_acquire>:
 8006bac:	4801      	ldr	r0, [pc, #4]	; (8006bb4 <__sinit_lock_acquire+0x8>)
 8006bae:	f000 b8a7 	b.w	8006d00 <__retarget_lock_acquire_recursive>
 8006bb2:	bf00      	nop
 8006bb4:	20000336 	.word	0x20000336

08006bb8 <__sinit_lock_release>:
 8006bb8:	4801      	ldr	r0, [pc, #4]	; (8006bc0 <__sinit_lock_release+0x8>)
 8006bba:	f000 b8a2 	b.w	8006d02 <__retarget_lock_release_recursive>
 8006bbe:	bf00      	nop
 8006bc0:	20000336 	.word	0x20000336

08006bc4 <__sinit>:
 8006bc4:	b510      	push	{r4, lr}
 8006bc6:	4604      	mov	r4, r0
 8006bc8:	f7ff fff0 	bl	8006bac <__sinit_lock_acquire>
 8006bcc:	69a3      	ldr	r3, [r4, #24]
 8006bce:	b11b      	cbz	r3, 8006bd8 <__sinit+0x14>
 8006bd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bd4:	f7ff bff0 	b.w	8006bb8 <__sinit_lock_release>
 8006bd8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006bdc:	6523      	str	r3, [r4, #80]	; 0x50
 8006bde:	4b13      	ldr	r3, [pc, #76]	; (8006c2c <__sinit+0x68>)
 8006be0:	4a13      	ldr	r2, [pc, #76]	; (8006c30 <__sinit+0x6c>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	62a2      	str	r2, [r4, #40]	; 0x28
 8006be6:	42a3      	cmp	r3, r4
 8006be8:	bf04      	itt	eq
 8006bea:	2301      	moveq	r3, #1
 8006bec:	61a3      	streq	r3, [r4, #24]
 8006bee:	4620      	mov	r0, r4
 8006bf0:	f000 f820 	bl	8006c34 <__sfp>
 8006bf4:	6060      	str	r0, [r4, #4]
 8006bf6:	4620      	mov	r0, r4
 8006bf8:	f000 f81c 	bl	8006c34 <__sfp>
 8006bfc:	60a0      	str	r0, [r4, #8]
 8006bfe:	4620      	mov	r0, r4
 8006c00:	f000 f818 	bl	8006c34 <__sfp>
 8006c04:	2200      	movs	r2, #0
 8006c06:	60e0      	str	r0, [r4, #12]
 8006c08:	2104      	movs	r1, #4
 8006c0a:	6860      	ldr	r0, [r4, #4]
 8006c0c:	f7ff ff82 	bl	8006b14 <std>
 8006c10:	68a0      	ldr	r0, [r4, #8]
 8006c12:	2201      	movs	r2, #1
 8006c14:	2109      	movs	r1, #9
 8006c16:	f7ff ff7d 	bl	8006b14 <std>
 8006c1a:	68e0      	ldr	r0, [r4, #12]
 8006c1c:	2202      	movs	r2, #2
 8006c1e:	2112      	movs	r1, #18
 8006c20:	f7ff ff78 	bl	8006b14 <std>
 8006c24:	2301      	movs	r3, #1
 8006c26:	61a3      	str	r3, [r4, #24]
 8006c28:	e7d2      	b.n	8006bd0 <__sinit+0xc>
 8006c2a:	bf00      	nop
 8006c2c:	0800701c 	.word	0x0800701c
 8006c30:	08006b5d 	.word	0x08006b5d

08006c34 <__sfp>:
 8006c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c36:	4607      	mov	r7, r0
 8006c38:	f7ff ffac 	bl	8006b94 <__sfp_lock_acquire>
 8006c3c:	4b1e      	ldr	r3, [pc, #120]	; (8006cb8 <__sfp+0x84>)
 8006c3e:	681e      	ldr	r6, [r3, #0]
 8006c40:	69b3      	ldr	r3, [r6, #24]
 8006c42:	b913      	cbnz	r3, 8006c4a <__sfp+0x16>
 8006c44:	4630      	mov	r0, r6
 8006c46:	f7ff ffbd 	bl	8006bc4 <__sinit>
 8006c4a:	3648      	adds	r6, #72	; 0x48
 8006c4c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006c50:	3b01      	subs	r3, #1
 8006c52:	d503      	bpl.n	8006c5c <__sfp+0x28>
 8006c54:	6833      	ldr	r3, [r6, #0]
 8006c56:	b30b      	cbz	r3, 8006c9c <__sfp+0x68>
 8006c58:	6836      	ldr	r6, [r6, #0]
 8006c5a:	e7f7      	b.n	8006c4c <__sfp+0x18>
 8006c5c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006c60:	b9d5      	cbnz	r5, 8006c98 <__sfp+0x64>
 8006c62:	4b16      	ldr	r3, [pc, #88]	; (8006cbc <__sfp+0x88>)
 8006c64:	60e3      	str	r3, [r4, #12]
 8006c66:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006c6a:	6665      	str	r5, [r4, #100]	; 0x64
 8006c6c:	f000 f847 	bl	8006cfe <__retarget_lock_init_recursive>
 8006c70:	f7ff ff96 	bl	8006ba0 <__sfp_lock_release>
 8006c74:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006c78:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006c7c:	6025      	str	r5, [r4, #0]
 8006c7e:	61a5      	str	r5, [r4, #24]
 8006c80:	2208      	movs	r2, #8
 8006c82:	4629      	mov	r1, r5
 8006c84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006c88:	f7fd fa9a 	bl	80041c0 <memset>
 8006c8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006c90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006c94:	4620      	mov	r0, r4
 8006c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c98:	3468      	adds	r4, #104	; 0x68
 8006c9a:	e7d9      	b.n	8006c50 <__sfp+0x1c>
 8006c9c:	2104      	movs	r1, #4
 8006c9e:	4638      	mov	r0, r7
 8006ca0:	f7ff ff62 	bl	8006b68 <__sfmoreglue>
 8006ca4:	4604      	mov	r4, r0
 8006ca6:	6030      	str	r0, [r6, #0]
 8006ca8:	2800      	cmp	r0, #0
 8006caa:	d1d5      	bne.n	8006c58 <__sfp+0x24>
 8006cac:	f7ff ff78 	bl	8006ba0 <__sfp_lock_release>
 8006cb0:	230c      	movs	r3, #12
 8006cb2:	603b      	str	r3, [r7, #0]
 8006cb4:	e7ee      	b.n	8006c94 <__sfp+0x60>
 8006cb6:	bf00      	nop
 8006cb8:	0800701c 	.word	0x0800701c
 8006cbc:	ffff0001 	.word	0xffff0001

08006cc0 <_fwalk_reent>:
 8006cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cc4:	4606      	mov	r6, r0
 8006cc6:	4688      	mov	r8, r1
 8006cc8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006ccc:	2700      	movs	r7, #0
 8006cce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006cd2:	f1b9 0901 	subs.w	r9, r9, #1
 8006cd6:	d505      	bpl.n	8006ce4 <_fwalk_reent+0x24>
 8006cd8:	6824      	ldr	r4, [r4, #0]
 8006cda:	2c00      	cmp	r4, #0
 8006cdc:	d1f7      	bne.n	8006cce <_fwalk_reent+0xe>
 8006cde:	4638      	mov	r0, r7
 8006ce0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ce4:	89ab      	ldrh	r3, [r5, #12]
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d907      	bls.n	8006cfa <_fwalk_reent+0x3a>
 8006cea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006cee:	3301      	adds	r3, #1
 8006cf0:	d003      	beq.n	8006cfa <_fwalk_reent+0x3a>
 8006cf2:	4629      	mov	r1, r5
 8006cf4:	4630      	mov	r0, r6
 8006cf6:	47c0      	blx	r8
 8006cf8:	4307      	orrs	r7, r0
 8006cfa:	3568      	adds	r5, #104	; 0x68
 8006cfc:	e7e9      	b.n	8006cd2 <_fwalk_reent+0x12>

08006cfe <__retarget_lock_init_recursive>:
 8006cfe:	4770      	bx	lr

08006d00 <__retarget_lock_acquire_recursive>:
 8006d00:	4770      	bx	lr

08006d02 <__retarget_lock_release_recursive>:
 8006d02:	4770      	bx	lr

08006d04 <__swhatbuf_r>:
 8006d04:	b570      	push	{r4, r5, r6, lr}
 8006d06:	460e      	mov	r6, r1
 8006d08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d0c:	2900      	cmp	r1, #0
 8006d0e:	b096      	sub	sp, #88	; 0x58
 8006d10:	4614      	mov	r4, r2
 8006d12:	461d      	mov	r5, r3
 8006d14:	da08      	bge.n	8006d28 <__swhatbuf_r+0x24>
 8006d16:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	602a      	str	r2, [r5, #0]
 8006d1e:	061a      	lsls	r2, r3, #24
 8006d20:	d410      	bmi.n	8006d44 <__swhatbuf_r+0x40>
 8006d22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d26:	e00e      	b.n	8006d46 <__swhatbuf_r+0x42>
 8006d28:	466a      	mov	r2, sp
 8006d2a:	f000 f903 	bl	8006f34 <_fstat_r>
 8006d2e:	2800      	cmp	r0, #0
 8006d30:	dbf1      	blt.n	8006d16 <__swhatbuf_r+0x12>
 8006d32:	9a01      	ldr	r2, [sp, #4]
 8006d34:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006d38:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006d3c:	425a      	negs	r2, r3
 8006d3e:	415a      	adcs	r2, r3
 8006d40:	602a      	str	r2, [r5, #0]
 8006d42:	e7ee      	b.n	8006d22 <__swhatbuf_r+0x1e>
 8006d44:	2340      	movs	r3, #64	; 0x40
 8006d46:	2000      	movs	r0, #0
 8006d48:	6023      	str	r3, [r4, #0]
 8006d4a:	b016      	add	sp, #88	; 0x58
 8006d4c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006d50 <__smakebuf_r>:
 8006d50:	898b      	ldrh	r3, [r1, #12]
 8006d52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006d54:	079d      	lsls	r5, r3, #30
 8006d56:	4606      	mov	r6, r0
 8006d58:	460c      	mov	r4, r1
 8006d5a:	d507      	bpl.n	8006d6c <__smakebuf_r+0x1c>
 8006d5c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006d60:	6023      	str	r3, [r4, #0]
 8006d62:	6123      	str	r3, [r4, #16]
 8006d64:	2301      	movs	r3, #1
 8006d66:	6163      	str	r3, [r4, #20]
 8006d68:	b002      	add	sp, #8
 8006d6a:	bd70      	pop	{r4, r5, r6, pc}
 8006d6c:	ab01      	add	r3, sp, #4
 8006d6e:	466a      	mov	r2, sp
 8006d70:	f7ff ffc8 	bl	8006d04 <__swhatbuf_r>
 8006d74:	9900      	ldr	r1, [sp, #0]
 8006d76:	4605      	mov	r5, r0
 8006d78:	4630      	mov	r0, r6
 8006d7a:	f7ff f963 	bl	8006044 <_malloc_r>
 8006d7e:	b948      	cbnz	r0, 8006d94 <__smakebuf_r+0x44>
 8006d80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d84:	059a      	lsls	r2, r3, #22
 8006d86:	d4ef      	bmi.n	8006d68 <__smakebuf_r+0x18>
 8006d88:	f023 0303 	bic.w	r3, r3, #3
 8006d8c:	f043 0302 	orr.w	r3, r3, #2
 8006d90:	81a3      	strh	r3, [r4, #12]
 8006d92:	e7e3      	b.n	8006d5c <__smakebuf_r+0xc>
 8006d94:	4b0d      	ldr	r3, [pc, #52]	; (8006dcc <__smakebuf_r+0x7c>)
 8006d96:	62b3      	str	r3, [r6, #40]	; 0x28
 8006d98:	89a3      	ldrh	r3, [r4, #12]
 8006d9a:	6020      	str	r0, [r4, #0]
 8006d9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006da0:	81a3      	strh	r3, [r4, #12]
 8006da2:	9b00      	ldr	r3, [sp, #0]
 8006da4:	6163      	str	r3, [r4, #20]
 8006da6:	9b01      	ldr	r3, [sp, #4]
 8006da8:	6120      	str	r0, [r4, #16]
 8006daa:	b15b      	cbz	r3, 8006dc4 <__smakebuf_r+0x74>
 8006dac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006db0:	4630      	mov	r0, r6
 8006db2:	f000 f8d1 	bl	8006f58 <_isatty_r>
 8006db6:	b128      	cbz	r0, 8006dc4 <__smakebuf_r+0x74>
 8006db8:	89a3      	ldrh	r3, [r4, #12]
 8006dba:	f023 0303 	bic.w	r3, r3, #3
 8006dbe:	f043 0301 	orr.w	r3, r3, #1
 8006dc2:	81a3      	strh	r3, [r4, #12]
 8006dc4:	89a0      	ldrh	r0, [r4, #12]
 8006dc6:	4305      	orrs	r5, r0
 8006dc8:	81a5      	strh	r5, [r4, #12]
 8006dca:	e7cd      	b.n	8006d68 <__smakebuf_r+0x18>
 8006dcc:	08006b5d 	.word	0x08006b5d

08006dd0 <_malloc_usable_size_r>:
 8006dd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006dd4:	1f18      	subs	r0, r3, #4
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	bfbc      	itt	lt
 8006dda:	580b      	ldrlt	r3, [r1, r0]
 8006ddc:	18c0      	addlt	r0, r0, r3
 8006dde:	4770      	bx	lr

08006de0 <_raise_r>:
 8006de0:	291f      	cmp	r1, #31
 8006de2:	b538      	push	{r3, r4, r5, lr}
 8006de4:	4604      	mov	r4, r0
 8006de6:	460d      	mov	r5, r1
 8006de8:	d904      	bls.n	8006df4 <_raise_r+0x14>
 8006dea:	2316      	movs	r3, #22
 8006dec:	6003      	str	r3, [r0, #0]
 8006dee:	f04f 30ff 	mov.w	r0, #4294967295
 8006df2:	bd38      	pop	{r3, r4, r5, pc}
 8006df4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006df6:	b112      	cbz	r2, 8006dfe <_raise_r+0x1e>
 8006df8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006dfc:	b94b      	cbnz	r3, 8006e12 <_raise_r+0x32>
 8006dfe:	4620      	mov	r0, r4
 8006e00:	f000 f830 	bl	8006e64 <_getpid_r>
 8006e04:	462a      	mov	r2, r5
 8006e06:	4601      	mov	r1, r0
 8006e08:	4620      	mov	r0, r4
 8006e0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e0e:	f000 b817 	b.w	8006e40 <_kill_r>
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	d00a      	beq.n	8006e2c <_raise_r+0x4c>
 8006e16:	1c59      	adds	r1, r3, #1
 8006e18:	d103      	bne.n	8006e22 <_raise_r+0x42>
 8006e1a:	2316      	movs	r3, #22
 8006e1c:	6003      	str	r3, [r0, #0]
 8006e1e:	2001      	movs	r0, #1
 8006e20:	e7e7      	b.n	8006df2 <_raise_r+0x12>
 8006e22:	2400      	movs	r4, #0
 8006e24:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006e28:	4628      	mov	r0, r5
 8006e2a:	4798      	blx	r3
 8006e2c:	2000      	movs	r0, #0
 8006e2e:	e7e0      	b.n	8006df2 <_raise_r+0x12>

08006e30 <raise>:
 8006e30:	4b02      	ldr	r3, [pc, #8]	; (8006e3c <raise+0xc>)
 8006e32:	4601      	mov	r1, r0
 8006e34:	6818      	ldr	r0, [r3, #0]
 8006e36:	f7ff bfd3 	b.w	8006de0 <_raise_r>
 8006e3a:	bf00      	nop
 8006e3c:	2000000c 	.word	0x2000000c

08006e40 <_kill_r>:
 8006e40:	b538      	push	{r3, r4, r5, lr}
 8006e42:	4d07      	ldr	r5, [pc, #28]	; (8006e60 <_kill_r+0x20>)
 8006e44:	2300      	movs	r3, #0
 8006e46:	4604      	mov	r4, r0
 8006e48:	4608      	mov	r0, r1
 8006e4a:	4611      	mov	r1, r2
 8006e4c:	602b      	str	r3, [r5, #0]
 8006e4e:	f7fa fb2b 	bl	80014a8 <_kill>
 8006e52:	1c43      	adds	r3, r0, #1
 8006e54:	d102      	bne.n	8006e5c <_kill_r+0x1c>
 8006e56:	682b      	ldr	r3, [r5, #0]
 8006e58:	b103      	cbz	r3, 8006e5c <_kill_r+0x1c>
 8006e5a:	6023      	str	r3, [r4, #0]
 8006e5c:	bd38      	pop	{r3, r4, r5, pc}
 8006e5e:	bf00      	nop
 8006e60:	20000330 	.word	0x20000330

08006e64 <_getpid_r>:
 8006e64:	f7fa bb18 	b.w	8001498 <_getpid>

08006e68 <__sread>:
 8006e68:	b510      	push	{r4, lr}
 8006e6a:	460c      	mov	r4, r1
 8006e6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e70:	f000 f894 	bl	8006f9c <_read_r>
 8006e74:	2800      	cmp	r0, #0
 8006e76:	bfab      	itete	ge
 8006e78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006e7a:	89a3      	ldrhlt	r3, [r4, #12]
 8006e7c:	181b      	addge	r3, r3, r0
 8006e7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006e82:	bfac      	ite	ge
 8006e84:	6563      	strge	r3, [r4, #84]	; 0x54
 8006e86:	81a3      	strhlt	r3, [r4, #12]
 8006e88:	bd10      	pop	{r4, pc}

08006e8a <__swrite>:
 8006e8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e8e:	461f      	mov	r7, r3
 8006e90:	898b      	ldrh	r3, [r1, #12]
 8006e92:	05db      	lsls	r3, r3, #23
 8006e94:	4605      	mov	r5, r0
 8006e96:	460c      	mov	r4, r1
 8006e98:	4616      	mov	r6, r2
 8006e9a:	d505      	bpl.n	8006ea8 <__swrite+0x1e>
 8006e9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f000 f868 	bl	8006f78 <_lseek_r>
 8006ea8:	89a3      	ldrh	r3, [r4, #12]
 8006eaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006eae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006eb2:	81a3      	strh	r3, [r4, #12]
 8006eb4:	4632      	mov	r2, r6
 8006eb6:	463b      	mov	r3, r7
 8006eb8:	4628      	mov	r0, r5
 8006eba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ebe:	f000 b817 	b.w	8006ef0 <_write_r>

08006ec2 <__sseek>:
 8006ec2:	b510      	push	{r4, lr}
 8006ec4:	460c      	mov	r4, r1
 8006ec6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eca:	f000 f855 	bl	8006f78 <_lseek_r>
 8006ece:	1c43      	adds	r3, r0, #1
 8006ed0:	89a3      	ldrh	r3, [r4, #12]
 8006ed2:	bf15      	itete	ne
 8006ed4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ed6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006eda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006ede:	81a3      	strheq	r3, [r4, #12]
 8006ee0:	bf18      	it	ne
 8006ee2:	81a3      	strhne	r3, [r4, #12]
 8006ee4:	bd10      	pop	{r4, pc}

08006ee6 <__sclose>:
 8006ee6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eea:	f000 b813 	b.w	8006f14 <_close_r>
	...

08006ef0 <_write_r>:
 8006ef0:	b538      	push	{r3, r4, r5, lr}
 8006ef2:	4d07      	ldr	r5, [pc, #28]	; (8006f10 <_write_r+0x20>)
 8006ef4:	4604      	mov	r4, r0
 8006ef6:	4608      	mov	r0, r1
 8006ef8:	4611      	mov	r1, r2
 8006efa:	2200      	movs	r2, #0
 8006efc:	602a      	str	r2, [r5, #0]
 8006efe:	461a      	mov	r2, r3
 8006f00:	f7fa fb09 	bl	8001516 <_write>
 8006f04:	1c43      	adds	r3, r0, #1
 8006f06:	d102      	bne.n	8006f0e <_write_r+0x1e>
 8006f08:	682b      	ldr	r3, [r5, #0]
 8006f0a:	b103      	cbz	r3, 8006f0e <_write_r+0x1e>
 8006f0c:	6023      	str	r3, [r4, #0]
 8006f0e:	bd38      	pop	{r3, r4, r5, pc}
 8006f10:	20000330 	.word	0x20000330

08006f14 <_close_r>:
 8006f14:	b538      	push	{r3, r4, r5, lr}
 8006f16:	4d06      	ldr	r5, [pc, #24]	; (8006f30 <_close_r+0x1c>)
 8006f18:	2300      	movs	r3, #0
 8006f1a:	4604      	mov	r4, r0
 8006f1c:	4608      	mov	r0, r1
 8006f1e:	602b      	str	r3, [r5, #0]
 8006f20:	f7fa fb15 	bl	800154e <_close>
 8006f24:	1c43      	adds	r3, r0, #1
 8006f26:	d102      	bne.n	8006f2e <_close_r+0x1a>
 8006f28:	682b      	ldr	r3, [r5, #0]
 8006f2a:	b103      	cbz	r3, 8006f2e <_close_r+0x1a>
 8006f2c:	6023      	str	r3, [r4, #0]
 8006f2e:	bd38      	pop	{r3, r4, r5, pc}
 8006f30:	20000330 	.word	0x20000330

08006f34 <_fstat_r>:
 8006f34:	b538      	push	{r3, r4, r5, lr}
 8006f36:	4d07      	ldr	r5, [pc, #28]	; (8006f54 <_fstat_r+0x20>)
 8006f38:	2300      	movs	r3, #0
 8006f3a:	4604      	mov	r4, r0
 8006f3c:	4608      	mov	r0, r1
 8006f3e:	4611      	mov	r1, r2
 8006f40:	602b      	str	r3, [r5, #0]
 8006f42:	f7fa fb10 	bl	8001566 <_fstat>
 8006f46:	1c43      	adds	r3, r0, #1
 8006f48:	d102      	bne.n	8006f50 <_fstat_r+0x1c>
 8006f4a:	682b      	ldr	r3, [r5, #0]
 8006f4c:	b103      	cbz	r3, 8006f50 <_fstat_r+0x1c>
 8006f4e:	6023      	str	r3, [r4, #0]
 8006f50:	bd38      	pop	{r3, r4, r5, pc}
 8006f52:	bf00      	nop
 8006f54:	20000330 	.word	0x20000330

08006f58 <_isatty_r>:
 8006f58:	b538      	push	{r3, r4, r5, lr}
 8006f5a:	4d06      	ldr	r5, [pc, #24]	; (8006f74 <_isatty_r+0x1c>)
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	4604      	mov	r4, r0
 8006f60:	4608      	mov	r0, r1
 8006f62:	602b      	str	r3, [r5, #0]
 8006f64:	f7fa fb0f 	bl	8001586 <_isatty>
 8006f68:	1c43      	adds	r3, r0, #1
 8006f6a:	d102      	bne.n	8006f72 <_isatty_r+0x1a>
 8006f6c:	682b      	ldr	r3, [r5, #0]
 8006f6e:	b103      	cbz	r3, 8006f72 <_isatty_r+0x1a>
 8006f70:	6023      	str	r3, [r4, #0]
 8006f72:	bd38      	pop	{r3, r4, r5, pc}
 8006f74:	20000330 	.word	0x20000330

08006f78 <_lseek_r>:
 8006f78:	b538      	push	{r3, r4, r5, lr}
 8006f7a:	4d07      	ldr	r5, [pc, #28]	; (8006f98 <_lseek_r+0x20>)
 8006f7c:	4604      	mov	r4, r0
 8006f7e:	4608      	mov	r0, r1
 8006f80:	4611      	mov	r1, r2
 8006f82:	2200      	movs	r2, #0
 8006f84:	602a      	str	r2, [r5, #0]
 8006f86:	461a      	mov	r2, r3
 8006f88:	f7fa fb08 	bl	800159c <_lseek>
 8006f8c:	1c43      	adds	r3, r0, #1
 8006f8e:	d102      	bne.n	8006f96 <_lseek_r+0x1e>
 8006f90:	682b      	ldr	r3, [r5, #0]
 8006f92:	b103      	cbz	r3, 8006f96 <_lseek_r+0x1e>
 8006f94:	6023      	str	r3, [r4, #0]
 8006f96:	bd38      	pop	{r3, r4, r5, pc}
 8006f98:	20000330 	.word	0x20000330

08006f9c <_read_r>:
 8006f9c:	b538      	push	{r3, r4, r5, lr}
 8006f9e:	4d07      	ldr	r5, [pc, #28]	; (8006fbc <_read_r+0x20>)
 8006fa0:	4604      	mov	r4, r0
 8006fa2:	4608      	mov	r0, r1
 8006fa4:	4611      	mov	r1, r2
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	602a      	str	r2, [r5, #0]
 8006faa:	461a      	mov	r2, r3
 8006fac:	f7fa fa96 	bl	80014dc <_read>
 8006fb0:	1c43      	adds	r3, r0, #1
 8006fb2:	d102      	bne.n	8006fba <_read_r+0x1e>
 8006fb4:	682b      	ldr	r3, [r5, #0]
 8006fb6:	b103      	cbz	r3, 8006fba <_read_r+0x1e>
 8006fb8:	6023      	str	r3, [r4, #0]
 8006fba:	bd38      	pop	{r3, r4, r5, pc}
 8006fbc:	20000330 	.word	0x20000330

08006fc0 <_init>:
 8006fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fc2:	bf00      	nop
 8006fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fc6:	bc08      	pop	{r3}
 8006fc8:	469e      	mov	lr, r3
 8006fca:	4770      	bx	lr

08006fcc <_fini>:
 8006fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fce:	bf00      	nop
 8006fd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fd2:	bc08      	pop	{r3}
 8006fd4:	469e      	mov	lr, r3
 8006fd6:	4770      	bx	lr
