; or1k cpu0 instruction bus master
[master or1k0_i]
slaves =
 hps_ddr3
 fpga_ddr3
 sram0
 rom0

; or1k cpu0 data  bus master
[master or1k0_d]
slaves =
 hps_ddr3
 fpga_ddr3
 sram0
 uart0
 gpio0
 i2c0
 i2s0
 clkgen
 vga0_slave
 eth0_slave
 streamer0_slave
 ipi
 tc

; or1k cpu1 instruction bus master
[master or1k1_i]
slaves =
 hps_ddr3
 fpga_ddr3
 sram0
 rom0

; or1k cpu1 data  bus master
[master or1k1_d]
slaves =
 hps_ddr3
 fpga_ddr3
 sram0
 uart0
 gpio0
 i2c0
 i2s0
 clkgen
 vga0_slave
 eth0_slave
 streamer0_slave
 ipi
 tc

; or1k cpu2 instruction bus master
[master or1k2_i]
slaves =
 hps_ddr3
 fpga_ddr3
 sram0
 rom0

; or1k cpu2 data  bus master
[master or1k2_d]
slaves =
 hps_ddr3
 fpga_ddr3
 sram0
 uart0
 gpio0
 i2c0
 i2s0
 clkgen
 vga0_slave
 eth0_slave
 streamer0_slave
 ipi
 tc

; or1k cpu3 instruction bus master
[master or1k3_i]
slaves =
 hps_ddr3
 fpga_ddr3
 sram0
 rom0

; or1k cpu3 data  bus master
[master or1k3_d]
slaves =
 hps_ddr3
 fpga_ddr3
 sram0
 uart0
 gpio0
 i2c0
 i2s0
 clkgen
 vga0_slave
 eth0_slave
 streamer0_slave
 ipi
 tc

[master vga0_master]
slaves =
 hps_ddr3
 vga0_ddr3

[master eth0_master]
slaves =
 hps_ddr3
 eth0_ddr3

[master streamer0_master]
slaves =
 hps_ddr3
 eth0_ddr3

; debug master
[master dbg]
slaves =
 hps_ddr3
 fpga_ddr3
 sram0
 uart0
 gpio0
 i2c0
 i2s0
 diila
 clkgen
 vga0_slave
 eth0_slave
 streamer0_slave

; hps to fpga lightweight master
[master h2f_lw]
slaves =
 uart0
 gpio0
 i2c0
 i2s0
 clkgen
 diila
 vga0_slave
 eth0_slave
 streamer0_slave

[slave uart0]
datawidth=8
offset=0x90000000
size=32

[slave gpio0]
datawidth=8
offset=0x91000000
size=2

[slave i2c0]
datawidth=8
offset=0xa0000000
size=8

[slave eth0_slave]
offset=0x92000000
size=4096

[slave streamer0_slave]
offset=0x95000000
size=256

[slave i2s0]
offset=0x95000100
size=256

[slave vga0_slave]
offset=0x97000000
size=4096

[slave ipi]
offset=0x98000000
size=256

[slave tc]
offset=0x99000000
size=4

[slave clkgen]
offset=0x91000100
size=256

[slave diila]
offset=0x96000000
size=0x500000 ; 5MB

[slave rom0]
offset=0xf0000100
size=64

[slave sram0]
offset=0x80000000
size=8192 ; 8KB

; DDR3 "dedicated" for FPGA
; shared port
[slave fpga_ddr3]
offset=0
size=0x40000000 ; 1GB

; DDR3 "dedicated" for FPGA
; VGA port
[slave vga0_ddr3]
offset=0
size=0x40000000 ; 1GB

; DDR3 "dedicated" for FPGA
; ETH port
[slave eth0_ddr3]
offset=0
size=0x40000000 ; 1GB

; HPS (ARM) shared DDR3
[slave hps_ddr3]
offset=0x40000000
size=0x40000000 ; 1GB
