{"vcs1":{"timestamp_begin":1733716115.569076877, "rt":1.57, "ut":0.40, "st":0.08}}
{"vcselab":{"timestamp_begin":1733716117.200026369, "rt":0.72, "ut":0.24, "st":0.05}}
{"link":{"timestamp_begin":1733716117.975541321, "rt":0.90, "ut":0.10, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733716115.191347081}
{"VCS_COMP_START_TIME": 1733716115.191347081}
{"VCS_COMP_END_TIME": 1733716119.450794572}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 377508}}
{"vcselab": {"peak_mem": 254192}}
