--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml vga_display.twx vga_display.ncd -o vga_display.twr
vga_display.pcf -ucf vga.ucf

Design file:              vga_display.ncd
Physical constraint file: vga_display.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
button      |    7.336(R)|      SLOW  |   -0.514(R)|      SLOW  |clk_BUFGP         |   0.000|
switch<0>   |    6.793(R)|      SLOW  |   -1.426(R)|      FAST  |clk_BUFGP         |   0.000|
switch<1>   |    7.126(R)|      SLOW  |   -1.431(R)|      FAST  |clk_BUFGP         |   0.000|
switch<2>   |    4.463(R)|      SLOW  |   -1.685(R)|      FAST  |clk_BUFGP         |   0.000|
switch<3>   |    2.598(R)|      SLOW  |   -1.126(R)|      SLOW  |clk_BUFGP         |   0.000|
switch<4>   |    6.309(R)|      SLOW  |   -1.237(R)|      FAST  |clk_BUFGP         |   0.000|
switch<5>   |    5.567(R)|      SLOW  |   -1.331(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.078|         |         |         |
player_num     |   15.555|   17.527|         |         |
rst            |    6.637|   17.527|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock player_num
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
player_num     |         |         |    6.913|    2.688|
rst            |         |         |   -0.080|   -0.080|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
player_num     |         |         |    6.913|    4.508|
rst            |         |         |    1.299|    1.299|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
player_num     |B<0>           |   10.237|
player_num     |B<1>           |    9.995|
rst            |B<0>           |   11.764|
rst            |B<1>           |   11.522|
rst            |R<0>           |   12.035|
rst            |R<1>           |   12.202|
rst            |R<2>           |   12.074|
switch<0>      |B<0>           |   12.069|
switch<0>      |B<1>           |   11.827|
switch<0>      |R<0>           |   11.370|
switch<0>      |R<1>           |   11.537|
switch<0>      |R<2>           |   11.409|
switch<1>      |B<0>           |   12.828|
switch<1>      |B<1>           |   12.586|
switch<1>      |R<0>           |   12.129|
switch<1>      |R<1>           |   12.296|
switch<1>      |R<2>           |   12.168|
switch<2>      |B<0>           |   13.118|
switch<2>      |B<1>           |   12.876|
switch<2>      |R<0>           |   12.419|
switch<2>      |R<1>           |   12.586|
switch<2>      |R<2>           |   12.458|
switch<3>      |B<0>           |   11.091|
switch<3>      |B<1>           |   10.849|
switch<3>      |R<0>           |   10.392|
switch<3>      |R<1>           |   10.559|
switch<3>      |R<2>           |   10.431|
switch<4>      |B<0>           |   12.383|
switch<4>      |B<1>           |   12.141|
switch<4>      |R<0>           |   11.684|
switch<4>      |R<1>           |   11.851|
switch<4>      |R<2>           |   11.723|
switch<5>      |B<0>           |   11.713|
switch<5>      |B<1>           |   11.471|
switch<5>      |R<0>           |   11.014|
switch<5>      |R<1>           |   11.181|
switch<5>      |R<2>           |   11.053|
---------------+---------------+---------+


Analysis completed Tue Dec 11 16:17:58 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 185 MB



