---
title: "CS137-lecture-20210330"
# date: 2021-03-30T18:52:44-07:00
draft: false
bookToc: true
tags: ["sequential circuits", "finite state machine", "moore machine", "mealy machine"]
---

# Finite state machine design cont.

## Moore machines

- Output depends only upon present state
- If input changes, output does not change
- More number of states are required
- There is more hardware requirement
- They react slower to inputs (one clock cycle later)
- Synchronous output and state generation
- Output is placed on states
- Easy to design

![image_2021-03-30-19-05-34](/notes/image_2021-03-30-19-05-34.png)

Step 1: create a FSD

![image_2021-03-30-19-06-29](/notes/image_2021-03-30-19-06-29.png)

Step 2: determine the minimum number of states/bits required to store states

Number of bits = {{<k>}} \log_2(k) = \log_2(4) = 2 {{</k>}}, where
{{<k>}} k = \text{number of states}  {{</k>}}.

Step 3: From FSD, create the truth table for NSG (next state generator)

We can let our states be represented by binary values:

{{<k>}} A = 00 \\
B = 01 \\
C = 10 \\
D = 11{{</k>}}

![image_2021-03-30-19-17-04](/notes/image_2021-03-30-19-17-04.png)

We can create our OG (output generator)

![image_2021-03-30-19-29-19](/notes/image_2021-03-30-19-29-19.png)

Step 4: Truth table, determine min SOP expression for each state variable {{<k>}} d_1, d_0 {{</k>}} and output {{<k>}} Z {{</k>}}.

We can start with {{<k>}} d_0 {{</k>}}, note 
that {{<k>}} d_0 {{</k>}} is exactly the same as {{<k>}} x {{</k>}}.

{{<k display>}}
\begin{aligned}
    d_0 = x
\end{aligned}
{{</k>}}

Then we can build a SOP for {{<k>}} d_1 {{</k>}} (and simplify):

{{<k display>}}
\begin{aligned}
     d_1 &= \overline{x} \overline{q_1} q_0 + \overline{x} q_1 q_0 + x q_1 \overline{q_0} \\
     &= \overline{x} (\overline{q_1} q_0 + q_1 q_0) + x q_1 \overline{q_0} \\
     &= \overline{x} q_0 + x q_1 q_0
\end{aligned}
{{</k>}}

We can also find the SOP for our output {{<k>}} Z {{</k>}}:

{{<k display>}}
\begin{aligned}
    Z = q_0 q_1
\end{aligned}
{{</k>}}

## Mealy machines

- Output depends on present state as well as present input
- If input changes, output also changes
- Less number of states are required
- There is less hardware requirements
- They react faster to inputs
- Asynchronous output generation
- Output is placed on transitions
- It is difficult to design

