rc file Version 1.0

[Design]
COMPILE_PATH=/home/dai/WorkStation/fpga/project/intel/IPs/XG/alt_em10g32_0_EXAMPLE_DESIGN/LL10G_10GBASER/simulation/ed_sim/synopsys/vcs
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=tb_top 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
