$date
	Sun Jul  4 03:30:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFF $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var reg 1 % Q $end
$upscope $end
$scope module DFFSR $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ( R $end
$var wire 1 ) S $end
$var reg 1 * Q $end
$upscope $end
$scope module testbench $end
$var wire 1 + reset $end
$var wire 1 , push3_out_synt $end
$var wire 1 - push3_out $end
$var wire 1 . push2_out_synt $end
$var wire 1 / push2_out $end
$var wire 1 0 push1_out_synt $end
$var wire 1 1 push1_out $end
$var wire 1 2 push0_out_synt $end
$var wire 1 3 push0_out $end
$var wire 1 4 pop3_out_synt $end
$var wire 1 5 pop3_out $end
$var wire 1 6 pop2_out_synt $end
$var wire 1 7 pop2_out $end
$var wire 1 8 pop1_out_synt $end
$var wire 1 9 pop1_out $end
$var wire 1 : pop0_out_synt $end
$var wire 1 ; pop0_out $end
$var wire 1 < empty3 $end
$var wire 1 = empty2 $end
$var wire 1 > empty1 $end
$var wire 1 ? empty0 $end
$var wire 2 @ dest [1:0] $end
$var wire 2 A demux0_out_synt [1:0] $end
$var wire 2 B demux0_out [1:0] $end
$var wire 1 C clk $end
$var wire 1 D afull3 $end
$var wire 1 E afull2 $end
$var wire 1 F afull1 $end
$var wire 1 G afull0 $end
$scope module CONDUCTUAL $end
$var wire 1 H any_almost_full $end
$var wire 1 + reset $end
$var wire 4 I emptys [3:0] $end
$var wire 1 < empty3 $end
$var wire 1 = empty2 $end
$var wire 1 > empty1 $end
$var wire 1 ? empty0 $end
$var wire 2 J dest [1:0] $end
$var wire 1 C clk $end
$var wire 1 D afull3 $end
$var wire 1 E afull2 $end
$var wire 1 F afull1 $end
$var wire 1 G afull0 $end
$var reg 2 K demux0_out [1:0] $end
$var reg 1 ; pop0_out $end
$var reg 1 9 pop1_out $end
$var reg 1 7 pop2_out $end
$var reg 1 5 pop3_out $end
$var reg 4 L pops [3:0] $end
$var reg 1 3 push0_out $end
$var reg 1 1 push1_out $end
$var reg 1 / push2_out $end
$var reg 1 - push3_out $end
$var reg 4 M pushs [3:0] $end
$scope begin DEMUX0_LOGIC $end
$upscope $end
$scope begin POP_LOGIC $end
$scope begin ALL_FIFOS_EMPTY $end
$upscope $end
$scope begin ANY_ALMOST_FULL_THEN_NOT_POPS $end
$upscope $end
$scope begin F0F1F2_EMPTY_F3_NOT_EMPTY $end
$upscope $end
$scope begin F0F1_EMPTY_F2_NOT_EMPTY $end
$upscope $end
$scope begin F0_EMPTY_F1_NOT_EMPTY $end
$upscope $end
$scope begin F0_NOT_EMPTY $end
$upscope $end
$scope begin RESET_THEN_NOT_POPS $end
$upscope $end
$upscope $end
$scope begin PUSH_LOGIC $end
$upscope $end
$upscope $end
$scope module PROBADOR $end
$var wire 2 N demux0_out [1:0] $end
$var wire 1 ; pop0_out $end
$var wire 1 9 pop1_out $end
$var wire 1 7 pop2_out $end
$var wire 1 5 pop3_out $end
$var wire 1 3 push0_out $end
$var wire 1 1 push1_out $end
$var wire 1 / push2_out $end
$var wire 1 - push3_out $end
$var wire 1 , push3_out_synt $end
$var wire 1 . push2_out_synt $end
$var wire 1 0 push1_out_synt $end
$var wire 1 2 push0_out_synt $end
$var wire 1 4 pop3_out_synt $end
$var wire 1 6 pop2_out_synt $end
$var wire 1 8 pop1_out_synt $end
$var wire 1 : pop0_out_synt $end
$var wire 2 O demux0_out_synt [1:0] $end
$var wire 4 P allpushs_synt [3:0] $end
$var wire 4 Q allpushs [3:0] $end
$var wire 4 R allpops_synt [3:0] $end
$var wire 4 S allpops [3:0] $end
$var reg 1 G afull0 $end
$var reg 1 F afull1 $end
$var reg 1 E afull2 $end
$var reg 1 D afull3 $end
$var reg 4 T afulls [3:0] $end
$var reg 1 C clk $end
$var reg 2 U dest [1:0] $end
$var reg 2 V dest_n [1:0] $end
$var reg 1 ? empty0 $end
$var reg 1 > empty1 $end
$var reg 1 = empty2 $end
$var reg 1 < empty3 $end
$var reg 4 W emptys [3:0] $end
$var reg 1 + reset $end
$var reg 1 X reset_n $end
$upscope $end
$scope module SINTETIZADO $end
$var wire 1 G afull0 $end
$var wire 1 F afull1 $end
$var wire 1 E afull2 $end
$var wire 1 D afull3 $end
$var wire 1 C clk $end
$var wire 2 Y dest [1:0] $end
$var wire 1 ? empty0 $end
$var wire 1 > empty1 $end
$var wire 1 = empty2 $end
$var wire 1 < empty3 $end
$var wire 1 + reset $end
$var wire 4 Z pushs [3:0] $end
$var wire 1 , push3_out_synt $end
$var wire 1 . push2_out_synt $end
$var wire 1 0 push1_out_synt $end
$var wire 1 2 push0_out_synt $end
$var wire 4 [ pops [3:0] $end
$var wire 1 4 pop3_out_synt $end
$var wire 1 6 pop2_out_synt $end
$var wire 1 8 pop1_out_synt $end
$var wire 1 : pop0_out_synt $end
$var wire 4 \ emptys [3:0] $end
$var wire 2 ] demux0_out_synt [1:0] $end
$var wire 1 ^ _22_ $end
$var wire 1 _ _21_ $end
$var wire 1 ` _20_ $end
$var wire 1 a _19_ $end
$var wire 1 b _18_ $end
$var wire 1 c _17_ $end
$var wire 1 d _16_ $end
$var wire 1 e _15_ $end
$var wire 1 f _14_ $end
$var wire 1 g _13_ $end
$var wire 1 h _12_ $end
$var wire 1 i _11_ $end
$var wire 1 j _10_ $end
$var wire 1 k _09_ $end
$var wire 1 l _08_ $end
$var wire 1 m _07_ $end
$var wire 1 n _06_ $end
$var wire 1 o _05_ $end
$var wire 1 p _04_ $end
$var wire 1 q _03_ $end
$var wire 1 r _02_ $end
$var wire 1 s _01_ $end
$var wire 1 t _00_ $end
$scope module _23_ $end
$var wire 1 < A $end
$var wire 1 t Y $end
$upscope $end
$scope module _24_ $end
$var wire 1 u A $end
$var wire 1 s Y $end
$upscope $end
$scope module _25_ $end
$var wire 1 v A $end
$var wire 1 r Y $end
$upscope $end
$scope module _26_ $end
$var wire 1 + A $end
$var wire 1 q Y $end
$upscope $end
$scope module _27_ $end
$var wire 1 G A $end
$var wire 1 F B $end
$var wire 1 p Y $end
$upscope $end
$scope module _28_ $end
$var wire 1 E A $end
$var wire 1 D B $end
$var wire 1 o Y $end
$upscope $end
$scope module _29_ $end
$var wire 1 p A $end
$var wire 1 o B $end
$var wire 1 n Y $end
$upscope $end
$scope module _30_ $end
$var wire 1 q A $end
$var wire 1 n B $end
$var wire 1 m Y $end
$upscope $end
$scope module _31_ $end
$var wire 1 m A $end
$var wire 1 l Y $end
$upscope $end
$scope module _32_ $end
$var wire 1 ? A $end
$var wire 1 m B $end
$var wire 1 k Y $end
$upscope $end
$scope module _33_ $end
$var wire 1 > A $end
$var wire 1 k B $end
$var wire 1 8 Y $end
$upscope $end
$scope module _34_ $end
$var wire 1 ? A $end
$var wire 1 l B $end
$var wire 1 : Y $end
$upscope $end
$scope module _35_ $end
$var wire 1 > A $end
$var wire 1 ? B $end
$var wire 1 j Y $end
$upscope $end
$scope module _36_ $end
$var wire 1 j A $end
$var wire 1 i Y $end
$upscope $end
$scope module _37_ $end
$var wire 1 m A $end
$var wire 1 i B $end
$var wire 1 h Y $end
$upscope $end
$scope module _38_ $end
$var wire 1 = A $end
$var wire 1 h B $end
$var wire 1 6 Y $end
$upscope $end
$scope module _39_ $end
$var wire 1 t A $end
$var wire 1 = B $end
$var wire 1 g Y $end
$upscope $end
$scope module _40_ $end
$var wire 1 h A $end
$var wire 1 g B $end
$var wire 1 4 Y $end
$upscope $end
$scope module _41_ $end
$var wire 1 8 A $end
$var wire 1 4 B $end
$var wire 1 f Y $end
$upscope $end
$scope module _42_ $end
$var wire 1 f A $end
$var wire 1 w Y $end
$upscope $end
$scope module _43_ $end
$var wire 1 < A $end
$var wire 1 = B $end
$var wire 1 e Y $end
$upscope $end
$scope module _44_ $end
$var wire 1 e A $end
$var wire 1 d Y $end
$upscope $end
$scope module _45_ $end
$var wire 1 h A $end
$var wire 1 d B $end
$var wire 1 x Y $end
$upscope $end
$scope module _46_ $end
$var wire 1 s A $end
$var wire 1 + B $end
$var wire 1 c Y $end
$upscope $end
$scope module _47_ $end
$var wire 1 j A $end
$var wire 1 e B $end
$var wire 1 b Y $end
$upscope $end
$scope module _48_ $end
$var wire 1 n A $end
$var wire 1 b B $end
$var wire 1 a Y $end
$upscope $end
$scope module _49_ $end
$var wire 1 r A $end
$var wire 1 a B $end
$var wire 1 ` Y $end
$upscope $end
$scope module _50_ $end
$var wire 1 c A $end
$var wire 1 ` B $end
$var wire 1 2 Y $end
$upscope $end
$scope module _51_ $end
$var wire 1 y A $end
$var wire 1 a B $end
$var wire 1 _ Y $end
$upscope $end
$scope module _52_ $end
$var wire 1 c A $end
$var wire 1 _ B $end
$var wire 1 0 Y $end
$upscope $end
$scope module _53_ $end
$var wire 1 z A $end
$var wire 1 + B $end
$var wire 1 ^ Y $end
$upscope $end
$scope module _54_ $end
$var wire 1 ` A $end
$var wire 1 ^ B $end
$var wire 1 . Y $end
$upscope $end
$scope module _55_ $end
$var wire 1 _ A $end
$var wire 1 ^ B $end
$var wire 1 , Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
bx ]
bx \
bx [
bx Z
bx Y
0X
b0 W
b0 V
bx U
b0 T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
xH
xG
xF
xE
xD
0C
bx B
bx A
bx @
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
z)
z(
z'
z&
x%
z$
z#
z"
z!
$end
#1
0`
0w
06
b0 A
b0 O
b0 ]
0x
0:
1f
1a
1h
1l
02
00
0.
b0 Z
b0 P
0,
0n
04
b0 [
b0 R
08
0b
0m
1_
0d
0i
1c
1^
1s
1r
1o
1p
1g
1e
1k
1j
0-
0/
01
b0 Q
03
05
07
09
b0 S
0;
1q
b0 B
b0 K
b0 N
0u
0v
0y
0z
0H
1t
b0 M
b0 L
0+
b0 @
b0 J
b0 U
b0 Y
0D
0E
0F
0G
0<
0=
0>
b0 \
b0 I
0?
1C
#2
0C
#3
1C
#4
0C
#5
b1 [
b1000 R
1:
0l
b1 Z
b1000 P
12
1m
0c
b1000 Q
13
b1000 S
1;
0q
b1 M
b1 L
1+
1C
1X
#6
0C
#7
02
b10 Z
b100 P
10
1`
0_
0r
11
b100 Q
03
1v
1y
0t
b10 M
b1 @
b1 J
b1 U
b1 Y
b1000 \
b1000 I
1<
1C
b1 V
b1000 W
#8
0C
#9
00
b1000 Z
b1 P
1,
1c
0^
0s
1-
b1 Q
01
1u
1z
1t
b1000 M
b11 @
b11 J
b11 U
b11 Y
0<
b10 \
b10 I
1>
1C
b11 V
b10 W
#10
0C
#11
10
b10 Z
b100 P
0,
0c
1^
1s
0-
b100 Q
11
0u
0z
0t
b10 M
b1 @
b1 J
b1 U
b1 Y
b1010 \
b1010 I
1<
1C
b1 V
b1010 W
#12
0C
#13
1.
b100 Z
b10 P
00
1c
0`
1_
0^
0s
1r
1/
b10 Q
01
1u
0v
0y
1z
b100 M
b10 @
b10 J
b10 U
b10 Y
1C
b10 V
#14
0C
#15
10
b10 Z
b100 P
0.
0c
1`
0_
1^
1s
0r
0/
b100 Q
11
0u
1v
1y
0z
1t
b10 M
b1 @
b1 J
b1 U
b1 Y
b10 \
b10 I
0<
1C
b1 V
b10 W
#16
0C
#17
1d
1g
0e
0t
1<
1=
b1100 \
b1100 I
0>
1C
b1100 W
#18
0C
#19
12
b1 Z
b1000 P
00
0`
1_
0d
1r
1e
01
b1000 Q
13
0v
0y
b1 M
b0 @
b0 J
b0 U
b0 Y
0=
b1010 \
b1010 I
1>
1C
b0 V
b1010 W
#20
0C
#21
02
b100 Z
b10 P
1.
1c
0^
0s
1/
b10 Q
03
1u
1z
1t
b100 M
b10 @
b10 J
b10 U
b10 Y
b10 \
b10 I
0<
1C
b10 V
b10 W
#22
0C
#23
0t
b1010 \
b1010 I
1<
1C
b1010 W
#24
0C
#25
0.
b1000 Z
b1 P
1,
1`
0_
0r
1-
b1 Q
0/
1v
1y
b1000 M
b11 @
b11 J
b11 U
b11 Y
1C
b11 V
#26
0C
#27
b1 A
b1 O
b1 ]
1w
0f
18
0k
b10 [
b100 R
0:
b1 B
b1 K
b1 N
19
b100 S
0;
b10 L
0>
b1001 \
b1001 I
1?
1C
b1001 W
#28
0C
#29
1.
b100 Z
b10 P
0,
0`
1_
1r
0-
b10 Q
1/
0v
0y
b100 M
b10 @
b10 J
b10 U
b10 Y
1C
b10 V
#30
0C
#31
10
b10 Z
b100 P
0.
0c
1`
0_
1^
1s
0r
0/
b100 Q
11
0u
1v
1y
0z
1t
b10 M
b1 @
b1 J
b1 U
b1 Y
b1 \
b1 I
0<
1C
b1 V
b1 W
#32
0C
#33
1C
#34
0C
#35
0g
b101 \
b101 I
1=
1C
b101 W
#36
0C
#37
1.
b100 Z
b10 P
00
1c
0`
1_
0^
1g
1d
0s
1r
0e
1/
b10 Q
01
1u
0v
0y
1z
0t
b100 M
b10 @
b10 J
b10 U
b10 Y
b1101 \
b1101 I
1<
1C
b10 V
b1101 W
#38
0C
#39
12
b1 Z
b1000 P
0.
0c
1^
0d
1s
1e
0/
b1000 Q
13
0u
0z
1t
b1 M
b0 @
b0 J
b0 U
b0 Y
0<
b1 \
b1 I
0=
1C
b0 V
b1 W
#40
0C
#41
02
b10 Z
b100 P
10
1`
0_
0r
11
b100 Q
03
1v
1y
0t
b10 M
b1 @
b1 J
b1 U
b1 Y
b1001 \
b1001 I
1<
1C
b1 V
b1001 W
#42
0C
#43
00
b1000 Z
b1 P
1,
1c
0^
0s
1-
b1 Q
01
1u
1z
b1000 M
b11 @
b11 J
b11 U
b11 Y
1C
b11 V
#44
0C
#45
0g
1t
0<
b101 \
b101 I
1=
1C
b101 W
#46
0C
#47
16
1x
10
b10 Z
b100 P
0,
b10 A
b10 O
b10 ]
0w
0h
0c
1f
1^
1i
1s
1g
b100 [
b10 R
08
0j
b10 B
b10 K
b10 N
0-
b100 Q
11
17
b10 S
09
0u
0z
0t
b10 M
b100 L
b1 @
b1 J
b1 U
b1 Y
1<
0=
b1011 \
b1011 I
1>
1C
b1 V
b1011 W
#48
0C
#49
1.
b100 Z
b10 P
00
1c
0`
1_
0^
0s
1r
1/
b10 Q
01
1u
0v
0y
1z
1t
b100 M
b10 @
b10 J
b10 U
b10 Y
b11 \
b11 I
0<
1C
b10 V
b11 W
#50
0C
#51
0.
b1000 Z
b1 P
1,
1`
0_
0r
1-
b1 Q
0/
1v
1y
0t
b1000 M
b11 @
b11 J
b11 U
b11 Y
b1011 \
b1011 I
1<
1C
b11 V
b1011 W
#52
0C
#53
1.
b100 Z
b10 P
0,
0`
1_
1r
0-
b10 Q
1/
0v
0y
b100 M
b10 @
b10 J
b10 U
b10 Y
1C
b10 V
#54
0C
#55
12
b1 Z
b1000 P
0.
0c
1^
1s
0/
b1000 Q
13
0u
0z
1t
b1 M
b0 @
b0 J
b0 U
b0 Y
b11 \
b11 I
0<
1C
b0 V
b11 W
#56
0C
#57
b11 A
b11 O
b11 ]
1w
02
0f
b100 Z
b10 P
1.
1c
14
0^
0s
b1000 [
b1 R
06
0g
b11 B
b11 K
b11 N
1/
b10 Q
03
15
b1 S
07
1u
1z
b100 M
b1000 L
b10 @
b10 J
b10 U
b10 Y
b111 \
b111 I
1=
1C
b10 V
b111 W
#58
0C
#59
b0 Z
b0 P
0.
0w
1`
1f
0a
b0 [
b0 R
04
b0 A
b0 O
b0 ]
0x
1b
1g
1d
0e
b0 B
b0 K
b0 N
b0 Q
0/
b0 S
05
0t
b0 M
b0 L
b1111 \
b1111 I
1<
1C
b1111 W
#60
0C
#61
1C
#62
0C
#63
1C
#64
0C
#65
1C
#66
0C
#67
1C
#68
0C
#69
1C
