Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Oct  6 10:57:09 2025
| Host         : 25STC151L19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_seg_timing_summary_routed.rpt -pb seven_seg_timing_summary_routed.pb -rpx seven_seg_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_seg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    3           
TIMING-20  Warning   Non-clocked latch               7           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   21          inf        0.000                      0                   21           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.222ns  (logic 4.361ns (70.091%)  route 1.861ns (29.909%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         LDCE                         0.000     0.000 r  seg_reg[1]/G
    SLICE_X64Y17         LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  seg_reg[1]/Q
                         net (fo=1, routed)           1.861     2.693    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.222 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.222    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.221ns  (logic 4.360ns (70.084%)  route 1.861ns (29.916%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         LDCE                         0.000     0.000 r  seg_reg[0]/G
    SLICE_X64Y18         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  seg_reg[0]/Q
                         net (fo=1, routed)           1.861     2.710    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.221 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.221    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.097ns  (logic 4.385ns (71.911%)  route 1.713ns (28.089%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         LDCE                         0.000     0.000 r  seg_reg[3]/G
    SLICE_X64Y18         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  seg_reg[3]/Q
                         net (fo=1, routed)           1.713     2.562    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.097 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.097    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.023ns  (logic 4.156ns (69.011%)  route 1.866ns (30.989%))
  Logic Levels:           2  (LDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         LDPE                         0.000     0.000 r  seg_reg[6]/G
    SLICE_X64Y16         LDPE (EnToQ_ldpe_G_Q)        0.625     0.625 r  seg_reg[6]/Q
                         net (fo=1, routed)           1.866     2.491    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.023 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.023    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 4.160ns (69.092%)  route 1.861ns (30.908%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         LDCE                         0.000     0.000 r  seg_reg[2]/G
    SLICE_X64Y16         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg_reg[2]/Q
                         net (fo=1, routed)           1.861     2.486    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.021 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.021    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.976ns  (logic 4.303ns (72.004%)  route 1.673ns (27.996%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         LDCE                         0.000     0.000 r  seg_reg[4]/G
    SLICE_X65Y17         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  seg_reg[4]/Q
                         net (fo=1, routed)           1.673     2.456    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     5.976 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.976    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.836ns  (logic 1.585ns (27.165%)  route 4.251ns (72.835%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=13, routed)          3.682     5.144    sw_IBUF[1]
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.268 r  seg_reg[4]_i_1/O
                         net (fo=1, routed)           0.568     5.836    seg_reg[4]_i_1_n_0
    SLICE_X65Y17         LDCE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.813ns  (logic 4.287ns (73.756%)  route 1.526ns (26.244%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         LDCE                         0.000     0.000 r  seg_reg[5]/G
    SLICE_X65Y17         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  seg_reg[5]/Q
                         net (fo=1, routed)           1.526     2.309    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     5.813 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.813    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.750ns  (logic 1.585ns (27.570%)  route 4.165ns (72.430%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=13, routed)          3.690     5.152    sw_IBUF[1]
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.276 r  seg_reg[3]_i_1/O
                         net (fo=1, routed)           0.474     5.750    seg_reg[3]_i_1_n_0
    SLICE_X64Y18         LDCE                                         r  seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.631ns  (logic 1.607ns (28.543%)  route 4.024ns (71.457%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=13, routed)          3.690     5.152    sw_IBUF[1]
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.146     5.298 r  seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.333     5.631    seg_reg[0]_i_1_n_0
    SLICE_X64Y18         LDCE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 0.264ns (15.379%)  route 1.452ns (84.621%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=10, routed)          1.452     1.673    sw_IBUF[0]
    SLICE_X64Y16         LUT4 (Prop_lut4_I2_O)        0.043     1.716 r  seg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.716    seg_reg[2]_i_1_n_0
    SLICE_X64Y16         LDCE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 0.264ns (15.379%)  route 1.452ns (84.621%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=10, routed)          1.452     1.673    sw_IBUF[0]
    SLICE_X64Y16         LUT4 (Prop_lut4_I1_O)        0.043     1.716 r  seg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.716    seg_reg[6]_i_1_n_0
    SLICE_X64Y16         LDPE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.437ns (83.662%)  route 0.281ns (16.338%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         LDCE                         0.000     0.000 r  seg_reg[5]/G
    SLICE_X65Y17         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  seg_reg[5]/Q
                         net (fo=1, routed)           0.281     0.512    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.717 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.717    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.452ns (81.570%)  route 0.328ns (18.430%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         LDCE                         0.000     0.000 r  seg_reg[4]/G
    SLICE_X65Y17         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  seg_reg[4]/Q
                         net (fo=1, routed)           0.328     0.559    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.780 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.780    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.410ns (77.670%)  route 0.405ns (22.330%))
  Logic Levels:           2  (LDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         LDPE                         0.000     0.000 r  seg_reg[6]/G
    SLICE_X64Y16         LDPE (EnToQ_ldpe_G_Q)        0.178     0.178 r  seg_reg[6]/Q
                         net (fo=1, routed)           0.405     0.583    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.816 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.816    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 0.274ns (15.078%)  route 1.545ns (84.922%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=13, routed)          1.370     1.599    sw_IBUF[1]
    SLICE_X64Y16         LUT3 (Prop_lut3_I1_O)        0.045     1.644 f  seg_reg[6]_i_3/O
                         net (fo=2, routed)           0.175     1.820    seg_reg[6]_i_3_n_0
    SLICE_X64Y16         LDCE                                         f  seg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 0.274ns (15.078%)  route 1.545ns (84.922%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=13, routed)          1.370     1.599    sw_IBUF[1]
    SLICE_X64Y16         LUT3 (Prop_lut3_I1_O)        0.045     1.644 f  seg_reg[6]_i_3/O
                         net (fo=2, routed)           0.175     1.820    seg_reg[6]_i_3_n_0
    SLICE_X64Y16         LDPE                                         f  seg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 0.280ns (15.334%)  route 1.545ns (84.666%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=13, routed)          1.432     1.663    sw_IBUF[2]
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.048     1.711 r  seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.113     1.825    seg_reg[0]_i_1_n_0
    SLICE_X64Y18         LDCE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.414ns (77.310%)  route 0.415ns (22.690%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         LDCE                         0.000     0.000 r  seg_reg[2]/G
    SLICE_X64Y16         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  seg_reg[2]/Q
                         net (fo=1, routed)           0.415     0.593    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.829 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.829    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 0.266ns (14.532%)  route 1.564ns (85.468%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=10, routed)          1.452     1.673    sw_IBUF[0]
    SLICE_X64Y16         LUT4 (Prop_lut4_I0_O)        0.045     1.718 r  seg_reg[5]_i_1/O
                         net (fo=1, routed)           0.112     1.830    seg_reg[5]_i_1_n_0
    SLICE_X65Y17         LDCE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------





