<annotationInfo>
<annotationInfo>
<item  id="45" filename="conv/conv.cpp" linenumber="28" name="c" contextFuncName="conv" moduleName="conv" rtlName="c_fu_739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="46" filename="conv/conv.cpp" linenumber="28" name="add_ln28_2" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_2_fu_745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="47" filename="conv/conv.cpp" linenumber="10" name="icmp_ln10" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln10_fu_751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="48" filename="conv/conv.cpp" linenumber="10" name="add_ln10" contextFuncName="conv" moduleName="conv" rtlName="add_ln10_fu_757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="51" filename="conv/conv.cpp" linenumber="10" name="r" contextFuncName="conv" moduleName="conv" rtlName="r_fu_763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="54" filename="conv/conv.cpp" linenumber="13" name="icmp_ln13" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln13_fu_769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="55" filename="conv/conv.cpp" linenumber="37" name="select_ln37" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_fu_775_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="56" filename="conv/conv.cpp" linenumber="37" name="select_ln37_1" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_1_fu_783_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="57" filename="conv/conv.cpp" linenumber="37" name="zext_ln37" contextFuncName="conv" moduleName="conv" rtlName="grp_fu_1187_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="58" filename="conv/conv.cpp" linenumber="37" name="mul_ln37" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4wdI_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="59" filename="conv/conv.cpp" linenumber="37" name="select_ln37_2" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_2_fu_791_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="conv/conv.cpp" linenumber="37" name="select_ln37_3" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_3_fu_799_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="61" filename="conv/conv.cpp" linenumber="37" name="xor_ln37" contextFuncName="conv" moduleName="conv" rtlName="xor_ln37_fu_807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="62" filename="conv/conv.cpp" linenumber="20" name="icmp_ln20" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln20_fu_813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="63" filename="conv/conv.cpp" linenumber="37" name="and_ln37" contextFuncName="conv" moduleName="conv" rtlName="and_ln37_fu_819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="64" filename="conv/conv.cpp" linenumber="16" name="icmp_ln16" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln16_fu_825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="65" filename="conv/conv.cpp" linenumber="37" name="and_ln37_1" contextFuncName="conv" moduleName="conv" rtlName="and_ln37_1_fu_831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="conv/conv.cpp" linenumber="28" name="add_ln28_3" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_3_fu_837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="conv/conv.cpp" linenumber="37" name="or_ln37" contextFuncName="conv" moduleName="conv" rtlName="or_ln37_fu_843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="69" filename="conv/conv.cpp" linenumber="37" name="select_ln37_4" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_4_fu_849_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="70" filename="conv/conv.cpp" linenumber="37" name="select_ln37_5" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_5_fu_857_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="71" filename="conv/conv.cpp" linenumber="37" name="zext_ln37_1" contextFuncName="conv" moduleName="conv" rtlName="zext_ln37_1_fu_865_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="72" filename="conv/conv.cpp" linenumber="37" name="add_ln37" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4wdI_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="conv/conv.cpp" linenumber="28" name="tmp_2_cast" contextFuncName="conv" moduleName="conv" rtlName="tmp_2_cast_fu_1108_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="74" filename="conv/conv.cpp" linenumber="28" name="add_ln28_4" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_4_fu_869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="75" filename="conv/conv.cpp" linenumber="37" name="select_ln37_6" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_6_fu_875_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="conv/conv.cpp" linenumber="37" name="zext_ln37_2" contextFuncName="conv" moduleName="conv" rtlName="zext_ln37_2_fu_883_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="77" filename="conv/conv.cpp" linenumber="28" name="add_ln28_5" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_5_fu_887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="conv/conv.cpp" linenumber="37" name="select_ln37_7" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_7_fu_893_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="79" filename="conv/conv.cpp" linenumber="37" name="zext_ln37_3" contextFuncName="conv" moduleName="conv" rtlName="zext_ln37_3_fu_901_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="conv/conv.cpp" linenumber="37" name="xor_ln37_1" contextFuncName="conv" moduleName="conv" rtlName="xor_ln37_1_fu_905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="conv/conv.cpp" linenumber="37" name="or_ln37_1" contextFuncName="conv" moduleName="conv" rtlName="or_ln37_1_fu_911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="82" filename="conv/conv.cpp" linenumber="37" name="and_ln37_2" contextFuncName="conv" moduleName="conv" rtlName="and_ln37_2_fu_917_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="83" filename="conv/conv.cpp" linenumber="16" name="f" contextFuncName="conv" moduleName="conv" rtlName="f_fu_923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="conv/conv.cpp" linenumber="28" name="or_ln28" contextFuncName="conv" moduleName="conv" rtlName="or_ln28_fu_929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="86" filename="conv/conv.cpp" linenumber="28" name="or_ln28_1" contextFuncName="conv" moduleName="conv" rtlName="or_ln28_1_fu_935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="87" filename="conv/conv.cpp" linenumber="28" name="select_ln28" contextFuncName="conv" moduleName="conv" rtlName="select_ln28_fu_941_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="conv/conv.cpp" linenumber="28" name="select_ln28_1" contextFuncName="conv" moduleName="conv" rtlName="select_ln28_1_fu_1080_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="conv/conv.cpp" linenumber="28" name="select_ln28_2" contextFuncName="conv" moduleName="conv" rtlName="select_ln28_2_fu_949_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="conv/conv.cpp" linenumber="28" name="zext_ln28" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_fu_957_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="91" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_1" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_1_fu_1115_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_2" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_2_fu_1118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="conv/conv.cpp" linenumber="37" name="add_ln37_1" contextFuncName="conv" moduleName="conv" rtlName="add_ln37_1_fu_1122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="conv/conv.cpp" linenumber="37" name="zext_ln37_4" contextFuncName="conv" moduleName="conv" rtlName="zext_ln37_4_fu_1128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="conv/conv.cpp" linenumber="20" name="zext_ln20" contextFuncName="conv" moduleName="conv" rtlName="zext_ln20_fu_961_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="conv/conv.cpp" linenumber="28" name="tmp_3" contextFuncName="conv" moduleName="conv" rtlName="tmp_3_fu_965_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_3" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_3_fu_973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="conv/conv.cpp" linenumber="28" name="add_ln28_6" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_6_fu_977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="103" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_4" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_4_fu_983_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="122" filename="conv/conv.cpp" linenumber="28" name="add_ln28" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_fu_1005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="123" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_5" contextFuncName="conv" moduleName="conv" rtlName="mul_ln28_fu_1015_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="124" filename="conv/conv.cpp" linenumber="28" name="mul_ln28" contextFuncName="conv" moduleName="conv" rtlName="mul_ln28_fu_1015_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="conv/conv.cpp" linenumber="28" name="add_ln28_7" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_7_fu_1021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="126" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_6" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_6_fu_1027_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="128" filename="conv/conv.cpp" linenumber="28" name="add_ln28_8" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_8_fu_1037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="129" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_7" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_7_fu_1043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="131" filename="conv/conv.cpp" linenumber="28" name="add_ln28_9" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_9_fu_1053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="132" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_8" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_8_fu_1065_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="151" filename="conv/conv.cpp" linenumber="28" name="tmp_s" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="152" filename="conv/conv.cpp" linenumber="28" name="w_sum_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="155" filename="conv/conv.cpp" linenumber="28" name="tmp_1_0_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="156" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_0_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="159" filename="conv/conv.cpp" linenumber="28" name="tmp_1_0_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="160" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_0_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="163" filename="conv/conv.cpp" linenumber="28" name="tmp_1_0_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="164" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_0_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="167" filename="conv/conv.cpp" linenumber="28" name="tmp_1_0_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="168" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_0_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="171" filename="conv/conv.cpp" linenumber="28" name="tmp_1_0_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="172" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_0_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="175" filename="conv/conv.cpp" linenumber="28" name="tmp_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="176" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="179" filename="conv/conv.cpp" linenumber="28" name="tmp_1_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="180" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="183" filename="conv/conv.cpp" linenumber="28" name="tmp_1_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="184" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="187" filename="conv/conv.cpp" linenumber="28" name="tmp_1_1_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="188" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_1_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="191" filename="conv/conv.cpp" linenumber="28" name="tmp_1_1_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="192" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_1_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="195" filename="conv/conv.cpp" linenumber="28" name="tmp_1_1_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="196" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_1_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="199" filename="conv/conv.cpp" linenumber="28" name="tmp_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="200" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="203" filename="conv/conv.cpp" linenumber="28" name="tmp_1_2_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="204" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_2_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="207" filename="conv/conv.cpp" linenumber="28" name="tmp_1_2_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="208" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_2_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="211" filename="conv/conv.cpp" linenumber="28" name="tmp_1_2_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="212" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_2_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="215" filename="conv/conv.cpp" linenumber="28" name="tmp_1_2_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="216" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_2_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="219" filename="conv/conv.cpp" linenumber="28" name="tmp_1_2_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="220" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_2_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="222" filename="conv/conv.cpp" linenumber="20" name="wr" contextFuncName="conv" moduleName="conv" rtlName="wr_fu_1088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="223" filename="conv/conv.cpp" linenumber="20" name="icmp_ln20_1" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln20_1_fu_1133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="228" filename="conv/conv.cpp" linenumber="33" name="w_sum" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="229" filename="conv/conv.cpp" linenumber="36" name="bitcast_ln36" contextFuncName="conv" moduleName="conv" rtlName="bitcast_ln36_fu_1138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="230" filename="conv/conv.cpp" linenumber="36" name="tmp" contextFuncName="conv" moduleName="conv" rtlName="tmp_fu_1141_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="231" filename="conv/conv.cpp" linenumber="36" name="trunc_ln36" contextFuncName="conv" moduleName="conv" rtlName="trunc_ln36_fu_1151_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="232" filename="conv/conv.cpp" linenumber="36" name="icmp_ln36" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln36_fu_1155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="233" filename="conv/conv.cpp" linenumber="36" name="icmp_ln36_1" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln36_1_fu_1161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="234" filename="conv/conv.cpp" linenumber="36" name="or_ln36" contextFuncName="conv" moduleName="conv" rtlName="or_ln36_fu_1167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="235" filename="conv/conv.cpp" linenumber="36" name="tmp_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fcmp_32ns_32vdy_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="236" filename="conv/conv.cpp" linenumber="36" name="and_ln36" contextFuncName="conv" moduleName="conv" rtlName="and_ln36_fu_1173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="237" filename="conv/conv.cpp" linenumber="36" name="w_sum_1" contextFuncName="conv" moduleName="conv" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="241" filename="conv/conv.cpp" linenumber="16" name="add_ln16" contextFuncName="conv" moduleName="conv" rtlName="add_ln16_fu_1059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="242" filename="conv/conv.cpp" linenumber="16" name="select_ln16" contextFuncName="conv" moduleName="conv" rtlName="select_ln16_fu_1093_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="243" filename="conv/conv.cpp" linenumber="13" name="add_ln13" contextFuncName="conv" moduleName="conv" rtlName="add_ln13_fu_1074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="244" filename="conv/conv.cpp" linenumber="13" name="select_ln13" contextFuncName="conv" moduleName="conv" rtlName="select_ln13_fu_1099_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
