// Seed: 1442022371
`endcelldefine
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    input logic id_5,
    output logic id_6,
    input logic id_7,
    output logic id_8,
    output logic id_9
);
  type_20 id_10 (
      1,
      id_8
  );
endmodule
