
USB_BULK_TEST.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002f9e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000dc  00802000  00002f9e  00003034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000f02  008020dc  008020dc  00003110  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  00003110  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00003140  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000508  00000000  00000000  00003180  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000c4ef  00000000  00000000  00003688  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001f4e  00000000  00000000  0000fb77  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00009874  00000000  00000000  00011ac5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b68  00000000  00000000  0001b33c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00030265  00000000  00000000  0001bea4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000024eb  00000000  00000000  0004c109  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000428  00000000  00000000  0004e5f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000be50  00000000  00000000  0004ea20  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	24 c1       	rjmp	.+584    	; 0x24a <__ctors_end>
       2:	00 00       	nop
       4:	3e c1       	rjmp	.+636    	; 0x282 <__bad_interrupt>
       6:	00 00       	nop
       8:	3c c1       	rjmp	.+632    	; 0x282 <__bad_interrupt>
       a:	00 00       	nop
       c:	3a c1       	rjmp	.+628    	; 0x282 <__bad_interrupt>
       e:	00 00       	nop
      10:	38 c1       	rjmp	.+624    	; 0x282 <__bad_interrupt>
      12:	00 00       	nop
      14:	36 c1       	rjmp	.+620    	; 0x282 <__bad_interrupt>
      16:	00 00       	nop
      18:	0c 94 55 09 	jmp	0x12aa	; 0x12aa <__vector_6>
      1c:	0c 94 7f 09 	jmp	0x12fe	; 0x12fe <__vector_7>
      20:	30 c1       	rjmp	.+608    	; 0x282 <__bad_interrupt>
      22:	00 00       	nop
      24:	2e c1       	rjmp	.+604    	; 0x282 <__bad_interrupt>
      26:	00 00       	nop
      28:	2c c1       	rjmp	.+600    	; 0x282 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	2a c1       	rjmp	.+596    	; 0x282 <__bad_interrupt>
      2e:	00 00       	nop
      30:	28 c1       	rjmp	.+592    	; 0x282 <__bad_interrupt>
      32:	00 00       	nop
      34:	26 c1       	rjmp	.+588    	; 0x282 <__bad_interrupt>
      36:	00 00       	nop
      38:	24 c1       	rjmp	.+584    	; 0x282 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	22 c1       	rjmp	.+580    	; 0x282 <__bad_interrupt>
      3e:	00 00       	nop
      40:	20 c1       	rjmp	.+576    	; 0x282 <__bad_interrupt>
      42:	00 00       	nop
      44:	1e c1       	rjmp	.+572    	; 0x282 <__bad_interrupt>
      46:	00 00       	nop
      48:	1c c1       	rjmp	.+568    	; 0x282 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	1a c1       	rjmp	.+564    	; 0x282 <__bad_interrupt>
      4e:	00 00       	nop
      50:	18 c1       	rjmp	.+560    	; 0x282 <__bad_interrupt>
      52:	00 00       	nop
      54:	16 c1       	rjmp	.+556    	; 0x282 <__bad_interrupt>
      56:	00 00       	nop
      58:	14 c1       	rjmp	.+552    	; 0x282 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	12 c1       	rjmp	.+548    	; 0x282 <__bad_interrupt>
      5e:	00 00       	nop
      60:	0c 94 8d 0a 	jmp	0x151a	; 0x151a <__vector_24>
      64:	0c 94 98 0a 	jmp	0x1530	; 0x1530 <__vector_25>
      68:	0c c1       	rjmp	.+536    	; 0x282 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	0a c1       	rjmp	.+532    	; 0x282 <__bad_interrupt>
      6e:	00 00       	nop
      70:	08 c1       	rjmp	.+528    	; 0x282 <__bad_interrupt>
      72:	00 00       	nop
      74:	06 c1       	rjmp	.+524    	; 0x282 <__bad_interrupt>
      76:	00 00       	nop
      78:	04 c1       	rjmp	.+520    	; 0x282 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	02 c1       	rjmp	.+516    	; 0x282 <__bad_interrupt>
      7e:	00 00       	nop
      80:	00 c1       	rjmp	.+512    	; 0x282 <__bad_interrupt>
      82:	00 00       	nop
      84:	fe c0       	rjmp	.+508    	; 0x282 <__bad_interrupt>
      86:	00 00       	nop
      88:	fc c0       	rjmp	.+504    	; 0x282 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	fa c0       	rjmp	.+500    	; 0x282 <__bad_interrupt>
      8e:	00 00       	nop
      90:	f8 c0       	rjmp	.+496    	; 0x282 <__bad_interrupt>
      92:	00 00       	nop
      94:	f6 c0       	rjmp	.+492    	; 0x282 <__bad_interrupt>
      96:	00 00       	nop
      98:	f4 c0       	rjmp	.+488    	; 0x282 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	f2 c0       	rjmp	.+484    	; 0x282 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	f0 c0       	rjmp	.+480    	; 0x282 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	ee c0       	rjmp	.+476    	; 0x282 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	ec c0       	rjmp	.+472    	; 0x282 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	ea c0       	rjmp	.+468    	; 0x282 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	e8 c0       	rjmp	.+464    	; 0x282 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	e6 c0       	rjmp	.+460    	; 0x282 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	e4 c0       	rjmp	.+456    	; 0x282 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	e2 c0       	rjmp	.+452    	; 0x282 <__bad_interrupt>
      be:	00 00       	nop
      c0:	e0 c0       	rjmp	.+448    	; 0x282 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	de c0       	rjmp	.+444    	; 0x282 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	dc c0       	rjmp	.+440    	; 0x282 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	da c0       	rjmp	.+436    	; 0x282 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	d8 c0       	rjmp	.+432    	; 0x282 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	d6 c0       	rjmp	.+428    	; 0x282 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	d4 c0       	rjmp	.+424    	; 0x282 <__bad_interrupt>
      da:	00 00       	nop
      dc:	d2 c0       	rjmp	.+420    	; 0x282 <__bad_interrupt>
      de:	00 00       	nop
      e0:	d0 c0       	rjmp	.+416    	; 0x282 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	ce c0       	rjmp	.+412    	; 0x282 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	cc c0       	rjmp	.+408    	; 0x282 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ca c0       	rjmp	.+404    	; 0x282 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	c8 c0       	rjmp	.+400    	; 0x282 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	c6 c0       	rjmp	.+396    	; 0x282 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	c4 c0       	rjmp	.+392    	; 0x282 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	c2 c0       	rjmp	.+388    	; 0x282 <__bad_interrupt>
      fe:	00 00       	nop
     100:	c0 c0       	rjmp	.+384    	; 0x282 <__bad_interrupt>
     102:	00 00       	nop
     104:	be c0       	rjmp	.+380    	; 0x282 <__bad_interrupt>
     106:	00 00       	nop
     108:	bc c0       	rjmp	.+376    	; 0x282 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	ba c0       	rjmp	.+372    	; 0x282 <__bad_interrupt>
     10e:	00 00       	nop
     110:	b8 c0       	rjmp	.+368    	; 0x282 <__bad_interrupt>
     112:	00 00       	nop
     114:	b6 c0       	rjmp	.+364    	; 0x282 <__bad_interrupt>
     116:	00 00       	nop
     118:	b4 c0       	rjmp	.+360    	; 0x282 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	f0 c4       	rjmp	.+2528   	; 0xafe <__vector_71>
     11e:	00 00       	nop
     120:	b0 c0       	rjmp	.+352    	; 0x282 <__bad_interrupt>
     122:	00 00       	nop
     124:	ae c0       	rjmp	.+348    	; 0x282 <__bad_interrupt>
     126:	00 00       	nop
     128:	ac c0       	rjmp	.+344    	; 0x282 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	aa c0       	rjmp	.+340    	; 0x282 <__bad_interrupt>
     12e:	00 00       	nop
     130:	a8 c0       	rjmp	.+336    	; 0x282 <__bad_interrupt>
     132:	00 00       	nop
     134:	a6 c0       	rjmp	.+332    	; 0x282 <__bad_interrupt>
     136:	00 00       	nop
     138:	a4 c0       	rjmp	.+328    	; 0x282 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	a2 c0       	rjmp	.+324    	; 0x282 <__bad_interrupt>
     13e:	00 00       	nop
     140:	a0 c0       	rjmp	.+320    	; 0x282 <__bad_interrupt>
     142:	00 00       	nop
     144:	9e c0       	rjmp	.+316    	; 0x282 <__bad_interrupt>
     146:	00 00       	nop
     148:	9c c0       	rjmp	.+312    	; 0x282 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	0c 94 eb 09 	jmp	0x13d6	; 0x13d6 <__vector_83>
     150:	98 c0       	rjmp	.+304    	; 0x282 <__bad_interrupt>
     152:	00 00       	nop
     154:	96 c0       	rjmp	.+300    	; 0x282 <__bad_interrupt>
     156:	00 00       	nop
     158:	94 c0       	rjmp	.+296    	; 0x282 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	92 c0       	rjmp	.+292    	; 0x282 <__bad_interrupt>
     15e:	00 00       	nop
     160:	90 c0       	rjmp	.+288    	; 0x282 <__bad_interrupt>
     162:	00 00       	nop
     164:	8e c0       	rjmp	.+284    	; 0x282 <__bad_interrupt>
     166:	00 00       	nop
     168:	8c c0       	rjmp	.+280    	; 0x282 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	8a c0       	rjmp	.+276    	; 0x282 <__bad_interrupt>
     16e:	00 00       	nop
     170:	88 c0       	rjmp	.+272    	; 0x282 <__bad_interrupt>
     172:	00 00       	nop
     174:	86 c0       	rjmp	.+268    	; 0x282 <__bad_interrupt>
     176:	00 00       	nop
     178:	84 c0       	rjmp	.+264    	; 0x282 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	82 c0       	rjmp	.+260    	; 0x282 <__bad_interrupt>
     17e:	00 00       	nop
     180:	80 c0       	rjmp	.+256    	; 0x282 <__bad_interrupt>
     182:	00 00       	nop
     184:	7e c0       	rjmp	.+252    	; 0x282 <__bad_interrupt>
     186:	00 00       	nop
     188:	7c c0       	rjmp	.+248    	; 0x282 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	7a c0       	rjmp	.+244    	; 0x282 <__bad_interrupt>
     18e:	00 00       	nop
     190:	78 c0       	rjmp	.+240    	; 0x282 <__bad_interrupt>
     192:	00 00       	nop
     194:	76 c0       	rjmp	.+236    	; 0x282 <__bad_interrupt>
     196:	00 00       	nop
     198:	74 c0       	rjmp	.+232    	; 0x282 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	72 c0       	rjmp	.+228    	; 0x282 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	70 c0       	rjmp	.+224    	; 0x282 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	6e c0       	rjmp	.+220    	; 0x282 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	6c c0       	rjmp	.+216    	; 0x282 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	6a c0       	rjmp	.+212    	; 0x282 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	68 c0       	rjmp	.+208    	; 0x282 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	66 c0       	rjmp	.+204    	; 0x282 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	64 c0       	rjmp	.+200    	; 0x282 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	62 c0       	rjmp	.+196    	; 0x282 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	60 c0       	rjmp	.+192    	; 0x282 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	5e c0       	rjmp	.+188    	; 0x282 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	5c c0       	rjmp	.+184    	; 0x282 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	5a c0       	rjmp	.+180    	; 0x282 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	58 c0       	rjmp	.+176    	; 0x282 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	56 c0       	rjmp	.+172    	; 0x282 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	54 c0       	rjmp	.+168    	; 0x282 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	52 c0       	rjmp	.+164    	; 0x282 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	50 c0       	rjmp	.+160    	; 0x282 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	4e c0       	rjmp	.+156    	; 0x282 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	4c c0       	rjmp	.+152    	; 0x282 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	4a c0       	rjmp	.+148    	; 0x282 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	48 c0       	rjmp	.+144    	; 0x282 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 d9 15 	jmp	0x2bb2	; 0x2bb2 <__vector_125>
     1f8:	0c 94 96 16 	jmp	0x2d2c	; 0x2d2c <__vector_126>
     1fc:	94 0c       	add	r9, r4
     1fe:	b9 0c       	add	r11, r9
     200:	f5 0c       	add	r15, r5
     202:	31 0d       	add	r19, r1
     204:	3a 0d       	add	r19, r10
     206:	3f 0d       	add	r19, r15
     208:	90 0d       	add	r25, r0
     20a:	95 0d       	add	r25, r5
     20c:	e5 0c       	add	r14, r5
     20e:	e7 0c       	add	r14, r7
     210:	e9 0c       	add	r14, r9
     212:	eb 0c       	add	r14, r11
     214:	ed 0c       	add	r14, r13
     216:	ef 0c       	add	r14, r15
     218:	f1 0c       	add	r15, r1
     21a:	f3 0c       	add	r15, r3
     21c:	21 0d       	add	r18, r1
     21e:	23 0d       	add	r18, r3
     220:	25 0d       	add	r18, r5
     222:	27 0d       	add	r18, r7
     224:	29 0d       	add	r18, r9
     226:	2b 0d       	add	r18, r11
     228:	2d 0d       	add	r18, r13
     22a:	2f 0d       	add	r18, r15
     22c:	4b 0d       	add	r20, r11
     22e:	55 0d       	add	r21, r5
     230:	5f 0d       	add	r21, r15
     232:	6d 0d       	add	r22, r13
     234:	6f 0d       	add	r22, r15
     236:	71 0d       	add	r23, r1
     238:	7b 0d       	add	r23, r11
     23a:	85 0d       	add	r24, r5
     23c:	0d 11       	cpse	r16, r13
     23e:	10 11       	cpse	r17, r0
     240:	13 11       	cpse	r17, r3
     242:	16 11       	cpse	r17, r6
     244:	19 11       	cpse	r17, r9
     246:	1c 11       	cpse	r17, r12
     248:	1f 11       	cpse	r17, r15

0000024a <__ctors_end>:
     24a:	11 24       	eor	r1, r1
     24c:	1f be       	out	0x3f, r1	; 63
     24e:	cf ef       	ldi	r28, 0xFF	; 255
     250:	cd bf       	out	0x3d, r28	; 61
     252:	df e2       	ldi	r29, 0x2F	; 47
     254:	de bf       	out	0x3e, r29	; 62

00000256 <__do_copy_data>:
     256:	10 e2       	ldi	r17, 0x20	; 32
     258:	a0 e0       	ldi	r26, 0x00	; 0
     25a:	b0 e2       	ldi	r27, 0x20	; 32
     25c:	ee e9       	ldi	r30, 0x9E	; 158
     25e:	ff e2       	ldi	r31, 0x2F	; 47
     260:	02 c0       	rjmp	.+4      	; 0x266 <__do_copy_data+0x10>
     262:	05 90       	lpm	r0, Z+
     264:	0d 92       	st	X+, r0
     266:	ac 3d       	cpi	r26, 0xDC	; 220
     268:	b1 07       	cpc	r27, r17
     26a:	d9 f7       	brne	.-10     	; 0x262 <__do_copy_data+0xc>

0000026c <__do_clear_bss>:
     26c:	2f e2       	ldi	r18, 0x2F	; 47
     26e:	ac ed       	ldi	r26, 0xDC	; 220
     270:	b0 e2       	ldi	r27, 0x20	; 32
     272:	01 c0       	rjmp	.+2      	; 0x276 <.do_clear_bss_start>

00000274 <.do_clear_bss_loop>:
     274:	1d 92       	st	X+, r1

00000276 <.do_clear_bss_start>:
     276:	ae 3d       	cpi	r26, 0xDE	; 222
     278:	b2 07       	cpc	r27, r18
     27a:	e1 f7       	brne	.-8      	; 0x274 <.do_clear_bss_loop>
     27c:	a7 d2       	rcall	.+1358   	; 0x7cc <main>
     27e:	0c 94 cd 17 	jmp	0x2f9a	; 0x2f9a <_exit>

00000282 <__bad_interrupt>:
     282:	be ce       	rjmp	.-644    	; 0x0 <__vectors>

00000284 <tiny_calibration_init>:
	}

int tiny_distance_from_centre(unsigned int point){
	int midVal = point-12000;
	return midVal < 0 ? -midVal : midVal;
}
     284:	1f 93       	push	r17
     286:	cf 93       	push	r28
     288:	df 93       	push	r29
     28a:	c0 e5       	ldi	r28, 0x50	; 80
     28c:	d0 e0       	ldi	r29, 0x00	; 0
     28e:	14 e0       	ldi	r17, 0x04	; 4
     290:	1e 83       	std	Y+6, r17	; 0x06
     292:	8c e1       	ldi	r24, 0x1C	; 28
     294:	ee d3       	rcall	.+2012   	; 0xa72 <ReadCalibrationByte>
     296:	e0 e6       	ldi	r30, 0x60	; 96
     298:	f0 e0       	ldi	r31, 0x00	; 0
     29a:	83 83       	std	Z+3, r24	; 0x03
     29c:	8b eb       	ldi	r24, 0xBB	; 187
     29e:	86 83       	std	Z+6, r24	; 0x06
     2a0:	80 e8       	ldi	r24, 0x80	; 128
     2a2:	85 83       	std	Z+5, r24	; 0x05
     2a4:	81 e0       	ldi	r24, 0x01	; 1
     2a6:	80 83       	st	Z, r24
     2a8:	88 ed       	ldi	r24, 0xD8	; 216
     2aa:	84 bf       	out	0x34, r24	; 52
     2ac:	10 93 41 00 	sts	0x0041, r17	; 0x800041 <__TEXT_REGION_LENGTH__+0x700041>
     2b0:	83 e0       	ldi	r24, 0x03	; 3
     2b2:	88 83       	st	Y, r24
     2b4:	e0 e5       	ldi	r30, 0x50	; 80
     2b6:	f0 e0       	ldi	r31, 0x00	; 0
     2b8:	81 81       	ldd	r24, Z+1	; 0x01
     2ba:	83 30       	cpi	r24, 0x03	; 3
     2bc:	e9 f7       	brne	.-6      	; 0x2b8 <tiny_calibration_init+0x34>
     2be:	e0 e5       	ldi	r30, 0x50	; 80
     2c0:	f0 e0       	ldi	r31, 0x00	; 0
     2c2:	80 81       	ld	r24, Z
     2c4:	81 60       	ori	r24, 0x01	; 1
     2c6:	80 83       	st	Z, r24
     2c8:	88 e1       	ldi	r24, 0x18	; 24
     2ca:	85 83       	std	Z+5, r24	; 0x05
     2cc:	81 81       	ldd	r24, Z+1	; 0x01
     2ce:	80 ff       	sbrs	r24, 0
     2d0:	fd cf       	rjmp	.-6      	; 0x2cc <tiny_calibration_init+0x48>
     2d2:	e0 e5       	ldi	r30, 0x50	; 80
     2d4:	f0 e0       	ldi	r31, 0x00	; 0
     2d6:	80 81       	ld	r24, Z
     2d8:	80 61       	ori	r24, 0x10	; 16
     2da:	80 83       	st	Z, r24
     2dc:	81 81       	ldd	r24, Z+1	; 0x01
     2de:	84 ff       	sbrs	r24, 4
     2e0:	fd cf       	rjmp	.-6      	; 0x2dc <tiny_calibration_init+0x58>
     2e2:	88 ed       	ldi	r24, 0xD8	; 216
     2e4:	84 bf       	out	0x34, r24	; 52
     2e6:	84 e0       	ldi	r24, 0x04	; 4
     2e8:	80 93 40 00 	sts	0x0040, r24	; 0x800040 <__TEXT_REGION_LENGTH__+0x700040>
     2ec:	df 91       	pop	r29
     2ee:	cf 91       	pop	r28
     2f0:	1f 91       	pop	r17
     2f2:	08 95       	ret

000002f4 <tiny_calibration_first_sof>:
     2f4:	e0 e7       	ldi	r30, 0x70	; 112
     2f6:	f0 e0       	ldi	r31, 0x00	; 0
     2f8:	85 81       	ldd	r24, Z+5	; 0x05
     2fa:	8e 7f       	andi	r24, 0xFE	; 254
     2fc:	85 83       	std	Z+5, r24	; 0x05
     2fe:	e0 e0       	ldi	r30, 0x00	; 0
     300:	fa e0       	ldi	r31, 0x0A	; 10
     302:	8f eb       	ldi	r24, 0xBF	; 191
     304:	9d e5       	ldi	r25, 0x5D	; 93
     306:	86 a3       	std	Z+38, r24	; 0x26
     308:	97 a3       	std	Z+39, r25	; 0x27
     30a:	80 ee       	ldi	r24, 0xE0	; 224
     30c:	9e e2       	ldi	r25, 0x2E	; 46
     30e:	80 a3       	std	Z+32, r24	; 0x20
     310:	91 a3       	std	Z+33, r25	; 0x21
     312:	81 e0       	ldi	r24, 0x01	; 1
     314:	80 83       	st	Z, r24
     316:	08 95       	ret

00000318 <tiny_calibration_maintain>:
     318:	80 91 20 0a 	lds	r24, 0x0A20	; 0x800a20 <__TEXT_REGION_LENGTH__+0x700a20>
     31c:	90 91 21 0a 	lds	r25, 0x0A21	; 0x800a21 <__TEXT_REGION_LENGTH__+0x700a21>
     320:	81 3e       	cpi	r24, 0xE1	; 225
     322:	2e e2       	ldi	r18, 0x2E	; 46
     324:	92 07       	cpc	r25, r18
     326:	20 f0       	brcs	.+8      	; 0x330 <tiny_calibration_maintain+0x18>
     328:	20 91 c2 23 	lds	r18, 0x23C2	; 0x8023c2 <cali_value_negative_gradient>
     32c:	20 93 6a 00 	sts	0x006A, r18	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     330:	80 3e       	cpi	r24, 0xE0	; 224
     332:	2e e2       	ldi	r18, 0x2E	; 46
     334:	92 07       	cpc	r25, r18
     336:	20 f4       	brcc	.+8      	; 0x340 <tiny_calibration_maintain+0x28>
     338:	20 91 bf 23 	lds	r18, 0x23BF	; 0x8023bf <cali_value_positive_gradient>
     33c:	20 93 6a 00 	sts	0x006A, r18	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     340:	20 91 05 20 	lds	r18, 0x2005	; 0x802005 <warmup>
     344:	22 23       	and	r18, r18
     346:	31 f0       	breq	.+12     	; 0x354 <tiny_calibration_maintain+0x3c>
     348:	80 91 05 20 	lds	r24, 0x2005	; 0x802005 <warmup>
     34c:	81 50       	subi	r24, 0x01	; 1
     34e:	80 93 05 20 	sts	0x2005, r24	; 0x802005 <warmup>
     352:	35 c0       	rjmp	.+106    	; 0x3be <tiny_calibration_maintain+0xa6>
     354:	88 5f       	subi	r24, 0xF8	; 248
     356:	9a 42       	sbci	r25, 0x2A	; 42
     358:	81 3d       	cpi	r24, 0xD1	; 209
     35a:	97 40       	sbci	r25, 0x07	; 7
     35c:	80 f1       	brcs	.+96     	; 0x3be <tiny_calibration_maintain+0xa6>
     35e:	10 92 dc 20 	sts	0x20DC, r1	; 0x8020dc <__data_end>
     362:	80 91 dd 20 	lds	r24, 0x20DD	; 0x8020dd <outOfRange>
     366:	90 91 de 20 	lds	r25, 0x20DE	; 0x8020de <outOfRange+0x1>
     36a:	a0 91 df 20 	lds	r26, 0x20DF	; 0x8020df <outOfRange+0x2>
     36e:	b0 91 e0 20 	lds	r27, 0x20E0	; 0x8020e0 <outOfRange+0x3>
     372:	01 96       	adiw	r24, 0x01	; 1
     374:	a1 1d       	adc	r26, r1
     376:	b1 1d       	adc	r27, r1
     378:	80 93 dd 20 	sts	0x20DD, r24	; 0x8020dd <outOfRange>
     37c:	90 93 de 20 	sts	0x20DE, r25	; 0x8020de <outOfRange+0x1>
     380:	a0 93 df 20 	sts	0x20DF, r26	; 0x8020df <outOfRange+0x2>
     384:	b0 93 e0 20 	sts	0x20E0, r27	; 0x8020e0 <outOfRange+0x3>
     388:	80 91 dd 20 	lds	r24, 0x20DD	; 0x8020dd <outOfRange>
     38c:	90 91 de 20 	lds	r25, 0x20DE	; 0x8020de <outOfRange+0x1>
     390:	a0 91 df 20 	lds	r26, 0x20DF	; 0x8020df <outOfRange+0x2>
     394:	b0 91 e0 20 	lds	r27, 0x20E0	; 0x8020e0 <outOfRange+0x3>
     398:	89 2f       	mov	r24, r25
     39a:	9a 2f       	mov	r25, r26
     39c:	ab 2f       	mov	r26, r27
     39e:	bb 27       	eor	r27, r27
     3a0:	ee ec       	ldi	r30, 0xCE	; 206
     3a2:	f3 e2       	ldi	r31, 0x23	; 35
     3a4:	84 8b       	std	Z+20, r24	; 0x14
     3a6:	80 91 dd 20 	lds	r24, 0x20DD	; 0x8020dd <outOfRange>
     3aa:	90 91 de 20 	lds	r25, 0x20DE	; 0x8020de <outOfRange+0x1>
     3ae:	a0 91 df 20 	lds	r26, 0x20DF	; 0x8020df <outOfRange+0x2>
     3b2:	b0 91 e0 20 	lds	r27, 0x20E0	; 0x8020e0 <outOfRange+0x3>
     3b6:	83 8b       	std	Z+19, r24	; 0x13
     3b8:	86 e0       	ldi	r24, 0x06	; 6
     3ba:	80 93 05 20 	sts	0x2005, r24	; 0x802005 <warmup>
     3be:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     3c2:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     3c6:	01 96       	adiw	r24, 0x01	; 1
     3c8:	b1 f4       	brne	.+44     	; 0x3f6 <tiny_calibration_maintain+0xde>
     3ca:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
     3ce:	8f 3f       	cpi	r24, 0xFF	; 255
     3d0:	91 f0       	breq	.+36     	; 0x3f6 <tiny_calibration_maintain+0xde>
     3d2:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <median_TRFCNT_delay>
     3d6:	81 11       	cpse	r24, r1
     3d8:	06 c0       	rjmp	.+12     	; 0x3e6 <tiny_calibration_maintain+0xce>
     3da:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <median_TRFCNT_delay>
     3de:	81 50       	subi	r24, 0x01	; 1
     3e0:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     3e4:	08 95       	ret
     3e6:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     3ea:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     3ee:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     3f2:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     3f6:	08 95       	ret

000003f8 <tiny_calibration_safe_add>:
     3f8:	00 97       	sbiw	r24, 0x00	; 0
     3fa:	09 f4       	brne	.+2      	; 0x3fe <tiny_calibration_safe_add+0x6>
     3fc:	66 c0       	rjmp	.+204    	; 0x4ca <__FUSE_REGION_LENGTH__+0xca>
     3fe:	0c f0       	brlt	.+2      	; 0x402 <__FUSE_REGION_LENGTH__+0x2>
     400:	9c 01       	movw	r18, r24
     402:	99 23       	and	r25, r25
     404:	34 f4       	brge	.+12     	; 0x412 <__FUSE_REGION_LENGTH__+0x12>
     406:	22 27       	eor	r18, r18
     408:	33 27       	eor	r19, r19
     40a:	28 1b       	sub	r18, r24
     40c:	39 0b       	sbc	r19, r25
     40e:	51 e0       	ldi	r21, 0x01	; 1
     410:	01 c0       	rjmp	.+2      	; 0x414 <__FUSE_REGION_LENGTH__+0x14>
     412:	50 e0       	ldi	r21, 0x00	; 0
     414:	e8 e6       	ldi	r30, 0x68	; 104
     416:	f0 e0       	ldi	r31, 0x00	; 0
     418:	83 81       	ldd	r24, Z+3	; 0x03
     41a:	90 e0       	ldi	r25, 0x00	; 0
     41c:	80 93 c0 23 	sts	0x23C0, r24	; 0x8023c0 <calTemp>
     420:	90 93 c1 23 	sts	0x23C1, r25	; 0x8023c1 <calTemp+0x1>
     424:	80 91 c0 23 	lds	r24, 0x23C0	; 0x8023c0 <calTemp>
     428:	90 91 c1 23 	lds	r25, 0x23C1	; 0x8023c1 <calTemp+0x1>
     42c:	96 95       	lsr	r25
     42e:	98 2f       	mov	r25, r24
     430:	88 27       	eor	r24, r24
     432:	97 95       	ror	r25
     434:	87 95       	ror	r24
     436:	80 93 c0 23 	sts	0x23C0, r24	; 0x8023c0 <calTemp>
     43a:	90 93 c1 23 	sts	0x23C1, r25	; 0x8023c1 <calTemp+0x1>
     43e:	42 81       	ldd	r20, Z+2	; 0x02
     440:	80 91 c0 23 	lds	r24, 0x23C0	; 0x8023c0 <calTemp>
     444:	90 91 c1 23 	lds	r25, 0x23C1	; 0x8023c1 <calTemp+0x1>
     448:	84 0f       	add	r24, r20
     44a:	91 1d       	adc	r25, r1
     44c:	80 93 c0 23 	sts	0x23C0, r24	; 0x8023c0 <calTemp>
     450:	90 93 c1 23 	sts	0x23C1, r25	; 0x8023c1 <calTemp+0x1>
     454:	00 00       	nop
     456:	80 91 c0 23 	lds	r24, 0x23C0	; 0x8023c0 <calTemp>
     45a:	90 91 c1 23 	lds	r25, 0x23C1	; 0x8023c1 <calTemp+0x1>
     45e:	82 17       	cp	r24, r18
     460:	93 07       	cpc	r25, r19
     462:	28 f4       	brcc	.+10     	; 0x46e <__FUSE_REGION_LENGTH__+0x6e>
     464:	10 92 c0 23 	sts	0x23C0, r1	; 0x8023c0 <calTemp>
     468:	10 92 c1 23 	sts	0x23C1, r1	; 0x8023c1 <calTemp+0x1>
     46c:	08 95       	ret
     46e:	80 91 c0 23 	lds	r24, 0x23C0	; 0x8023c0 <calTemp>
     472:	90 91 c1 23 	lds	r25, 0x23C1	; 0x8023c1 <calTemp+0x1>
     476:	82 0f       	add	r24, r18
     478:	93 1f       	adc	r25, r19
     47a:	81 15       	cp	r24, r1
     47c:	90 42       	sbci	r25, 0x20	; 32
     47e:	38 f0       	brcs	.+14     	; 0x48e <__FUSE_REGION_LENGTH__+0x8e>
     480:	8f ef       	ldi	r24, 0xFF	; 255
     482:	9f e1       	ldi	r25, 0x1F	; 31
     484:	80 93 c0 23 	sts	0x23C0, r24	; 0x8023c0 <calTemp>
     488:	90 93 c1 23 	sts	0x23C1, r25	; 0x8023c1 <calTemp+0x1>
     48c:	08 95       	ret
     48e:	55 23       	and	r21, r21
     490:	59 f0       	breq	.+22     	; 0x4a8 <__FUSE_REGION_LENGTH__+0xa8>
     492:	80 91 c0 23 	lds	r24, 0x23C0	; 0x8023c0 <calTemp>
     496:	90 91 c1 23 	lds	r25, 0x23C1	; 0x8023c1 <calTemp+0x1>
     49a:	82 1b       	sub	r24, r18
     49c:	93 0b       	sbc	r25, r19
     49e:	80 93 c0 23 	sts	0x23C0, r24	; 0x8023c0 <calTemp>
     4a2:	90 93 c1 23 	sts	0x23C1, r25	; 0x8023c1 <calTemp+0x1>
     4a6:	0a c0       	rjmp	.+20     	; 0x4bc <__FUSE_REGION_LENGTH__+0xbc>
     4a8:	80 91 c0 23 	lds	r24, 0x23C0	; 0x8023c0 <calTemp>
     4ac:	90 91 c1 23 	lds	r25, 0x23C1	; 0x8023c1 <calTemp+0x1>
     4b0:	28 0f       	add	r18, r24
     4b2:	39 1f       	adc	r19, r25
     4b4:	20 93 c0 23 	sts	0x23C0, r18	; 0x8023c0 <calTemp>
     4b8:	30 93 c1 23 	sts	0x23C1, r19	; 0x8023c1 <calTemp+0x1>
     4bc:	80 91 c0 23 	lds	r24, 0x23C0	; 0x8023c0 <calTemp>
     4c0:	90 91 c1 23 	lds	r25, 0x23C1	; 0x8023c1 <calTemp+0x1>
     4c4:	8f 77       	andi	r24, 0x7F	; 127
     4c6:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     4ca:	08 95       	ret

000004cc <tiny_calibration_find_values>:
volatile int gradient;
volatile unsigned int calChange;
#define NUM_INAROW 12
volatile unsigned char inarow = NUM_INAROW;

void tiny_calibration_find_values(){
     4cc:	cf 93       	push	r28
     4ce:	df 93       	push	r29
	unsigned int cnt = TC_CALI.CNT;
     4d0:	c0 91 20 0a 	lds	r28, 0x0A20	; 0x800a20 <__TEXT_REGION_LENGTH__+0x700a20>
     4d4:	d0 91 21 0a 	lds	r29, 0x0A21	; 0x800a21 <__TEXT_REGION_LENGTH__+0x700a21>
	gradient = cnt - last_val;
     4d8:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <last_val>
     4dc:	90 91 04 20 	lds	r25, 0x2004	; 0x802004 <last_val+0x1>
     4e0:	9e 01       	movw	r18, r28
     4e2:	28 1b       	sub	r18, r24
     4e4:	39 0b       	sbc	r19, r25
     4e6:	20 93 c3 23 	sts	0x23C3, r18	; 0x8023c3 <gradient>
     4ea:	30 93 c4 23 	sts	0x23C4, r19	; 0x8023c4 <gradient+0x1>
	
	//Find the negative value first.
	if(calibration_values_found == 0x00){
     4ee:	80 91 dc 20 	lds	r24, 0x20DC	; 0x8020dc <__data_end>
     4f2:	81 11       	cpse	r24, r1
     4f4:	4d c0       	rjmp	.+154    	; 0x590 <tiny_calibration_find_values+0xc4>
		if((gradient < -50) && (gradient > -150)){
     4f6:	80 91 c3 23 	lds	r24, 0x23C3	; 0x8023c3 <gradient>
     4fa:	90 91 c4 23 	lds	r25, 0x23C4	; 0x8023c4 <gradient+0x1>
     4fe:	8e 3c       	cpi	r24, 0xCE	; 206
     500:	9f 4f       	sbci	r25, 0xFF	; 255
     502:	e4 f4       	brge	.+56     	; 0x53c <tiny_calibration_find_values+0x70>
     504:	80 91 c3 23 	lds	r24, 0x23C3	; 0x8023c3 <gradient>
     508:	90 91 c4 23 	lds	r25, 0x23C4	; 0x8023c4 <gradient+0x1>
     50c:	8b 36       	cpi	r24, 0x6B	; 107
     50e:	9f 4f       	sbci	r25, 0xFF	; 255
     510:	ac f0       	brlt	.+42     	; 0x53c <tiny_calibration_find_values+0x70>
			if(inarow){
     512:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     516:	88 23       	and	r24, r24
     518:	31 f0       	breq	.+12     	; 0x526 <tiny_calibration_find_values+0x5a>
				inarow--;
     51a:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     51e:	81 50       	subi	r24, 0x01	; 1
     520:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
     524:	35 c0       	rjmp	.+106    	; 0x590 <tiny_calibration_find_values+0xc4>
				}else{
				cali_value_negative_gradient = DFLLRC2M.CALA;
     526:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     52a:	80 93 c2 23 	sts	0x23C2, r24	; 0x8023c2 <cali_value_negative_gradient>
				calibration_values_found = 0x01;
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	80 93 dc 20 	sts	0x20DC, r24	; 0x8020dc <__data_end>
				inarow = NUM_INAROW;
     534:	8c e0       	ldi	r24, 0x0C	; 12
     536:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
     53a:	2a c0       	rjmp	.+84     	; 0x590 <tiny_calibration_find_values+0xc4>
			}
		}
		else{
			inarow = NUM_INAROW;
     53c:	8c e0       	ldi	r24, 0x0C	; 12
     53e:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
			calChange = gradient < -150 ? 1 : -1;
     542:	80 91 c3 23 	lds	r24, 0x23C3	; 0x8023c3 <gradient>
     546:	90 91 c4 23 	lds	r25, 0x23C4	; 0x8023c4 <gradient+0x1>
     54a:	8a 36       	cpi	r24, 0x6A	; 106
     54c:	9f 4f       	sbci	r25, 0xFF	; 255
     54e:	1c f0       	brlt	.+6      	; 0x556 <tiny_calibration_find_values+0x8a>
     550:	8f ef       	ldi	r24, 0xFF	; 255
     552:	9f ef       	ldi	r25, 0xFF	; 255
     554:	02 c0       	rjmp	.+4      	; 0x55a <tiny_calibration_find_values+0x8e>
     556:	81 e0       	ldi	r24, 0x01	; 1
     558:	90 e0       	ldi	r25, 0x00	; 0
     55a:	80 93 bd 23 	sts	0x23BD, r24	; 0x8023bd <calChange>
     55e:	90 93 be 23 	sts	0x23BE, r25	; 0x8023be <calChange+0x1>
			calChange -= gradient / 48;
     562:	80 91 c3 23 	lds	r24, 0x23C3	; 0x8023c3 <gradient>
     566:	90 91 c4 23 	lds	r25, 0x23C4	; 0x8023c4 <gradient+0x1>
     56a:	20 91 bd 23 	lds	r18, 0x23BD	; 0x8023bd <calChange>
     56e:	30 91 be 23 	lds	r19, 0x23BE	; 0x8023be <calChange+0x1>
     572:	60 e3       	ldi	r22, 0x30	; 48
     574:	70 e0       	ldi	r23, 0x00	; 0
     576:	0e 94 9c 17 	call	0x2f38	; 0x2f38 <__divmodhi4>
     57a:	26 1b       	sub	r18, r22
     57c:	37 0b       	sbc	r19, r23
     57e:	20 93 bd 23 	sts	0x23BD, r18	; 0x8023bd <calChange>
     582:	30 93 be 23 	sts	0x23BE, r19	; 0x8023be <calChange+0x1>
			tiny_calibration_safe_add(calChange);
     586:	80 91 bd 23 	lds	r24, 0x23BD	; 0x8023bd <calChange>
     58a:	90 91 be 23 	lds	r25, 0x23BE	; 0x8023be <calChange+0x1>
     58e:	34 df       	rcall	.-408    	; 0x3f8 <tiny_calibration_safe_add>
		}
	}
	
	//Search for the positive gradient
	if(calibration_values_found == 0x01){
     590:	80 91 dc 20 	lds	r24, 0x20DC	; 0x8020dc <__data_end>
     594:	81 30       	cpi	r24, 0x01	; 1
     596:	29 f5       	brne	.+74     	; 0x5e2 <tiny_calibration_find_values+0x116>
		if(gradient > 50){
     598:	80 91 c3 23 	lds	r24, 0x23C3	; 0x8023c3 <gradient>
     59c:	90 91 c4 23 	lds	r25, 0x23C4	; 0x8023c4 <gradient+0x1>
     5a0:	c3 97       	sbiw	r24, 0x33	; 51
     5a2:	94 f0       	brlt	.+36     	; 0x5c8 <tiny_calibration_find_values+0xfc>
			if(inarow){
     5a4:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     5a8:	88 23       	and	r24, r24
     5aa:	31 f0       	breq	.+12     	; 0x5b8 <tiny_calibration_find_values+0xec>
				inarow--;
     5ac:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     5b0:	81 50       	subi	r24, 0x01	; 1
     5b2:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
     5b6:	15 c0       	rjmp	.+42     	; 0x5e2 <tiny_calibration_find_values+0x116>
				} else{
				cali_value_positive_gradient = DFLLRC2M.CALA;
     5b8:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     5bc:	80 93 bf 23 	sts	0x23BF, r24	; 0x8023bf <cali_value_positive_gradient>
				calibration_values_found = 0x03;
     5c0:	83 e0       	ldi	r24, 0x03	; 3
     5c2:	80 93 dc 20 	sts	0x20DC, r24	; 0x8020dc <__data_end>
     5c6:	0d c0       	rjmp	.+26     	; 0x5e2 <tiny_calibration_find_values+0x116>
			}
		}
		else tiny_calibration_safe_add((gradient > 150 ? -1 : 1));
     5c8:	80 91 c3 23 	lds	r24, 0x23C3	; 0x8023c3 <gradient>
     5cc:	90 91 c4 23 	lds	r25, 0x23C4	; 0x8023c4 <gradient+0x1>
     5d0:	87 39       	cpi	r24, 0x97	; 151
     5d2:	91 05       	cpc	r25, r1
     5d4:	1c f4       	brge	.+6      	; 0x5dc <tiny_calibration_find_values+0x110>
     5d6:	81 e0       	ldi	r24, 0x01	; 1
     5d8:	90 e0       	ldi	r25, 0x00	; 0
     5da:	02 c0       	rjmp	.+4      	; 0x5e0 <tiny_calibration_find_values+0x114>
     5dc:	8f ef       	ldi	r24, 0xFF	; 255
     5de:	9f ef       	ldi	r25, 0xFF	; 255
     5e0:	0b df       	rcall	.-490    	; 0x3f8 <tiny_calibration_safe_add>
	}
	last_val = cnt;
     5e2:	c0 93 03 20 	sts	0x2003, r28	; 0x802003 <last_val>
     5e6:	d0 93 04 20 	sts	0x2004, r29	; 0x802004 <last_val+0x1>
}
     5ea:	df 91       	pop	r29
     5ec:	cf 91       	pop	r28
     5ee:	08 95       	ret

000005f0 <magnitude_difference>:
		return;
	}
}

unsigned int magnitude_difference(unsigned int a, unsigned int b){
	if(a==b) return 0;
     5f0:	86 17       	cp	r24, r22
     5f2:	97 07       	cpc	r25, r23
     5f4:	79 f0       	breq	.+30     	; 0x614 <magnitude_difference+0x24>
	if(a>b)	return a - b;
     5f6:	68 17       	cp	r22, r24
     5f8:	79 07       	cpc	r23, r25
     5fa:	28 f4       	brcc	.+10     	; 0x606 <magnitude_difference+0x16>
     5fc:	9c 01       	movw	r18, r24
     5fe:	26 1b       	sub	r18, r22
     600:	37 0b       	sbc	r19, r23
     602:	b9 01       	movw	r22, r18
     604:	09 c0       	rjmp	.+18     	; 0x618 <magnitude_difference+0x28>
	if(b>a)	return b - a;
     606:	86 17       	cp	r24, r22
     608:	97 07       	cpc	r25, r23
     60a:	18 f4       	brcc	.+6      	; 0x612 <magnitude_difference+0x22>
     60c:	68 1b       	sub	r22, r24
     60e:	79 0b       	sbc	r23, r25
     610:	03 c0       	rjmp	.+6      	; 0x618 <magnitude_difference+0x28>
     612:	08 95       	ret
		return;
	}
}

unsigned int magnitude_difference(unsigned int a, unsigned int b){
	if(a==b) return 0;
     614:	60 e0       	ldi	r22, 0x00	; 0
     616:	70 e0       	ldi	r23, 0x00	; 0
     618:	86 2f       	mov	r24, r22
     61a:	97 2f       	mov	r25, r23
	if(a>b)	return a - b;
	if(b>a)	return b - a;
}
     61c:	08 95       	ret

0000061e <tiny_calibration_layer2>:
}

#define LAYER2_INTERVAL 64
#define MAXIMUM_DEVIATION 1
volatile unsigned int layer2_counter = LAYER2_INTERVAL;
void tiny_calibration_layer2(){
     61e:	cf 93       	push	r28
     620:	df 93       	push	r29
	//Run only once every LAYER2_INTERVAL milliseconds.
	if(layer2_counter){
     622:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     626:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__data_start+0x1>
     62a:	89 2b       	or	r24, r25
     62c:	51 f0       	breq	.+20     	; 0x642 <tiny_calibration_layer2+0x24>
		layer2_counter--;
     62e:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     632:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__data_start+0x1>
     636:	01 97       	sbiw	r24, 0x01	; 1
     638:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
     63c:	90 93 01 20 	sts	0x2001, r25	; 0x802001 <__data_start+0x1>
		return;
     640:	65 c0       	rjmp	.+202    	; 0x70c <tiny_calibration_layer2+0xee>
	}
	layer2_counter = LAYER2_INTERVAL;
     642:	80 e4       	ldi	r24, 0x40	; 64
     644:	90 e0       	ldi	r25, 0x00	; 0
     646:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
     64a:	90 93 01 20 	sts	0x2001, r25	; 0x802001 <__data_start+0x1>
	
	//Return if a median TRFCNT hasn't been set yet.
	if(median_TRFCNT == 65535){
     64e:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     652:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     656:	01 96       	adiw	r24, 0x01	; 1
     658:	09 f4       	brne	.+2      	; 0x65c <tiny_calibration_layer2+0x3e>
     65a:	58 c0       	rjmp	.+176    	; 0x70c <tiny_calibration_layer2+0xee>
		return;
	}
	unsigned int TRFCNT_temp = DMA.CH0.TRFCNT;
     65c:	c0 91 14 01 	lds	r28, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     660:	d0 91 15 01 	lds	r29, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
	if(magnitude_difference(TRFCNT_temp, median_TRFCNT) > 200){
     664:	60 91 07 20 	lds	r22, 0x2007	; 0x802007 <median_TRFCNT>
     668:	70 91 08 20 	lds	r23, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     66c:	ce 01       	movw	r24, r28
     66e:	c0 df       	rcall	.-128    	; 0x5f0 <magnitude_difference>
     670:	89 3c       	cpi	r24, 0xC9	; 201
     672:	91 05       	cpc	r25, r1
     674:	00 f1       	brcs	.+64     	; 0x6b6 <tiny_calibration_layer2+0x98>
		TRFCNT_temp = (TRFCNT_temp + HALFPACKET_SIZE) % PACKET_SIZE;
     676:	ae 01       	movw	r20, r28
     678:	49 58       	subi	r20, 0x89	; 137
     67a:	5e 4f       	sbci	r21, 0xFE	; 254
     67c:	9a 01       	movw	r18, r20
     67e:	36 95       	lsr	r19
     680:	27 95       	ror	r18
     682:	a1 eb       	ldi	r26, 0xB1	; 177
     684:	bb e2       	ldi	r27, 0x2B	; 43
     686:	0e 94 b5 17 	call	0x2f6a	; 0x2f6a <__umulhisi3>
     68a:	ec 01       	movw	r28, r24
     68c:	00 24       	eor	r0, r0
     68e:	cc 0f       	add	r28, r28
     690:	dd 1f       	adc	r29, r29
     692:	00 1c       	adc	r0, r0
     694:	cc 0f       	add	r28, r28
     696:	dd 1f       	adc	r29, r29
     698:	00 1c       	adc	r0, r0
     69a:	cd 2f       	mov	r28, r29
     69c:	d0 2d       	mov	r29, r0
     69e:	2e ee       	ldi	r18, 0xEE	; 238
     6a0:	32 e0       	ldi	r19, 0x02	; 2
     6a2:	c2 9f       	mul	r28, r18
     6a4:	c0 01       	movw	r24, r0
     6a6:	c3 9f       	mul	r28, r19
     6a8:	90 0d       	add	r25, r0
     6aa:	d2 9f       	mul	r29, r18
     6ac:	90 0d       	add	r25, r0
     6ae:	11 24       	eor	r1, r1
     6b0:	ea 01       	movw	r28, r20
     6b2:	c8 1b       	sub	r28, r24
     6b4:	d9 0b       	sbc	r29, r25
	}
	if((TRFCNT_temp > median_TRFCNT) &&  (magnitude_difference(TRFCNT_temp, median_TRFCNT) > MAXIMUM_DEVIATION)){
     6b6:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     6ba:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     6be:	8c 17       	cp	r24, r28
     6c0:	9d 07       	cpc	r25, r29
     6c2:	78 f4       	brcc	.+30     	; 0x6e2 <tiny_calibration_layer2+0xc4>
     6c4:	60 91 07 20 	lds	r22, 0x2007	; 0x802007 <median_TRFCNT>
     6c8:	70 91 08 20 	lds	r23, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     6cc:	ce 01       	movw	r24, r28
     6ce:	90 df       	rcall	.-224    	; 0x5f0 <magnitude_difference>
     6d0:	02 97       	sbiw	r24, 0x02	; 2
     6d2:	38 f0       	brcs	.+14     	; 0x6e2 <tiny_calibration_layer2+0xc4>
		TC_CALI.PERBUF = 24000;
     6d4:	80 ec       	ldi	r24, 0xC0	; 192
     6d6:	9d e5       	ldi	r25, 0x5D	; 93
     6d8:	80 93 36 0a 	sts	0x0A36, r24	; 0x800a36 <__TEXT_REGION_LENGTH__+0x700a36>
     6dc:	90 93 37 0a 	sts	0x0A37, r25	; 0x800a37 <__TEXT_REGION_LENGTH__+0x700a37>
		return;
     6e0:	15 c0       	rjmp	.+42     	; 0x70c <tiny_calibration_layer2+0xee>
	}
	if((TRFCNT_temp < median_TRFCNT) &&  (magnitude_difference(TRFCNT_temp, median_TRFCNT) > MAXIMUM_DEVIATION)){
     6e2:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     6e6:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     6ea:	c8 17       	cp	r28, r24
     6ec:	d9 07       	cpc	r29, r25
     6ee:	70 f4       	brcc	.+28     	; 0x70c <tiny_calibration_layer2+0xee>
     6f0:	60 91 07 20 	lds	r22, 0x2007	; 0x802007 <median_TRFCNT>
     6f4:	70 91 08 20 	lds	r23, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     6f8:	ce 01       	movw	r24, r28
     6fa:	7a df       	rcall	.-268    	; 0x5f0 <magnitude_difference>
     6fc:	02 97       	sbiw	r24, 0x02	; 2
     6fe:	30 f0       	brcs	.+12     	; 0x70c <tiny_calibration_layer2+0xee>
		TC_CALI.PERBUF = 23999;
     700:	8f eb       	ldi	r24, 0xBF	; 191
     702:	9d e5       	ldi	r25, 0x5D	; 93
     704:	80 93 36 0a 	sts	0x0A36, r24	; 0x800a36 <__TEXT_REGION_LENGTH__+0x700a36>
     708:	90 93 37 0a 	sts	0x0A37, r25	; 0x800a37 <__TEXT_REGION_LENGTH__+0x700a37>
		return;
	}
}
     70c:	df 91       	pop	r29
     70e:	cf 91       	pop	r28
     710:	08 95       	ret

00000712 <tiny_calibration_synchronise_phase>:
	if(b>a)	return b - a;
}

void tiny_calibration_synchronise_phase(unsigned int phase, unsigned int precision){
	//Wait for the calibration timer to roughly equal a phase value, then return.
	unsigned int maxVal = phase + precision;
     712:	ac 01       	movw	r20, r24
     714:	46 0f       	add	r20, r22
     716:	57 1f       	adc	r21, r23
	unsigned int minVal = phase - precision;
     718:	86 1b       	sub	r24, r22
     71a:	97 0b       	sbc	r25, r23
	while (!((TC_CALI.CNT < maxVal) && (TC_CALI.CNT > minVal)));
     71c:	e0 e0       	ldi	r30, 0x00	; 0
     71e:	fa e0       	ldi	r31, 0x0A	; 10
     720:	20 a1       	ldd	r18, Z+32	; 0x20
     722:	31 a1       	ldd	r19, Z+33	; 0x21
     724:	24 17       	cp	r18, r20
     726:	35 07       	cpc	r19, r21
     728:	d8 f7       	brcc	.-10     	; 0x720 <tiny_calibration_synchronise_phase+0xe>
     72a:	20 a1       	ldd	r18, Z+32	; 0x20
     72c:	31 a1       	ldd	r19, Z+33	; 0x21
     72e:	82 17       	cp	r24, r18
     730:	93 07       	cpc	r25, r19
     732:	b0 f7       	brcc	.-20     	; 0x720 <tiny_calibration_synchronise_phase+0xe>
	return;
}
     734:	08 95       	ret

00000736 <tiny_dig_setup>:
#include "tiny_dig.h"
#include "globals.h"


void tiny_dig_setup(void){
	PORTE.DIR = 0x0f;
     736:	e0 e8       	ldi	r30, 0x80	; 128
     738:	f6 e0       	ldi	r31, 0x06	; 6
     73a:	8f e0       	ldi	r24, 0x0F	; 15
     73c:	80 83       	st	Z, r24
	PORTE.OUT = 0x05;
     73e:	85 e0       	ldi	r24, 0x05	; 5
     740:	84 83       	std	Z+4, r24	; 0x04
     742:	08 95       	ret

00000744 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
     744:	08 95       	ret

00000746 <iso_callback>:
bool main_setup_in_received(void)
{
	return true;
}

void iso_callback(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
     746:	0f 93       	push	r16
     748:	1f 93       	push	r17
     74a:	84 2f       	mov	r24, r20
	unsigned short offset = (ep - 0x81) * 125;
     74c:	24 2f       	mov	r18, r20
     74e:	30 e0       	ldi	r19, 0x00	; 0
     750:	21 58       	subi	r18, 0x81	; 129
     752:	31 09       	sbc	r19, r1
     754:	9d e7       	ldi	r25, 0x7D	; 125
     756:	92 9f       	mul	r25, r18
     758:	b0 01       	movw	r22, r0
     75a:	93 9f       	mul	r25, r19
     75c:	70 0d       	add	r23, r0
     75e:	11 24       	eor	r1, r1
	if (global_mode < 5){
     760:	90 91 09 20 	lds	r25, 0x2009	; 0x802009 <global_mode>
     764:	95 30       	cpi	r25, 0x05	; 5
     766:	d0 f4       	brcc	.+52     	; 0x79c <iso_callback+0x56>
		if(ep > 0x83) offset += 375; //Shift from range [375, 750]  to [750, 1125]  Don't do this in modes 6 and 7 because they use 750 byte long sub-buffers.
     768:	44 38       	cpi	r20, 0x84	; 132
     76a:	10 f0       	brcs	.+4      	; 0x770 <iso_callback+0x2a>
     76c:	69 58       	subi	r22, 0x89	; 137
     76e:	7e 4f       	sbci	r23, 0xFE	; 254
		udd_ep_run(ep, false, (uint8_t *)&isoBuf[usb_state * HALFPACKET_SIZE + offset], 125, iso_callback);
     770:	90 91 e8 20 	lds	r25, 0x20E8	; 0x8020e8 <usb_state>
     774:	47 e7       	ldi	r20, 0x77	; 119
     776:	51 e0       	ldi	r21, 0x01	; 1
     778:	94 9f       	mul	r25, r20
     77a:	90 01       	movw	r18, r0
     77c:	95 9f       	mul	r25, r21
     77e:	30 0d       	add	r19, r0
     780:	11 24       	eor	r1, r1
     782:	62 0f       	add	r22, r18
     784:	73 1f       	adc	r23, r19
     786:	ab 01       	movw	r20, r22
     788:	46 50       	subi	r20, 0x06	; 6
     78a:	58 4d       	sbci	r21, 0xD8	; 216
     78c:	03 ea       	ldi	r16, 0xA3	; 163
     78e:	13 e0       	ldi	r17, 0x03	; 3
     790:	2d e7       	ldi	r18, 0x7D	; 125
     792:	30 e0       	ldi	r19, 0x00	; 0
     794:	60 e0       	ldi	r22, 0x00	; 0
     796:	0e 94 93 14 	call	0x2926	; 0x2926 <udd_ep_run>
     79a:	15 c0       	rjmp	.+42     	; 0x7c6 <iso_callback+0x80>
	}
	else{
		udd_ep_run(ep, false, (uint8_t *)&isoBuf[usb_state * PACKET_SIZE + offset], 125, iso_callback);
     79c:	90 91 e8 20 	lds	r25, 0x20E8	; 0x8020e8 <usb_state>
     7a0:	2e ee       	ldi	r18, 0xEE	; 238
     7a2:	32 e0       	ldi	r19, 0x02	; 2
     7a4:	92 9f       	mul	r25, r18
     7a6:	a0 01       	movw	r20, r0
     7a8:	93 9f       	mul	r25, r19
     7aa:	50 0d       	add	r21, r0
     7ac:	11 24       	eor	r1, r1
     7ae:	64 0f       	add	r22, r20
     7b0:	75 1f       	adc	r23, r21
     7b2:	ab 01       	movw	r20, r22
     7b4:	46 50       	subi	r20, 0x06	; 6
     7b6:	58 4d       	sbci	r21, 0xD8	; 216
     7b8:	03 ea       	ldi	r16, 0xA3	; 163
     7ba:	13 e0       	ldi	r17, 0x03	; 3
     7bc:	2d e7       	ldi	r18, 0x7D	; 125
     7be:	30 e0       	ldi	r19, 0x00	; 0
     7c0:	60 e0       	ldi	r22, 0x00	; 0
     7c2:	0e 94 93 14 	call	0x2926	; 0x2926 <udd_ep_run>
	}
	return;
}
     7c6:	1f 91       	pop	r17
     7c8:	0f 91       	pop	r16
     7ca:	08 95       	ret

000007cc <main>:
volatile unsigned short dma_ch1_ran;

unified_debug uds;

int main(void){
	irq_initialize_vectors();
     7cc:	87 e0       	ldi	r24, 0x07	; 7
     7ce:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
     7d2:	78 94       	sei
//	sysclk_init();	
	tiny_calibration_init();
     7d4:	57 dd       	rcall	.-1362   	; 0x284 <tiny_calibration_init>
		
	board_init();
     7d6:	b6 df       	rcall	.-148    	; 0x744 <board_init>
	udc_start();
     7d8:	0e 94 14 0c 	call	0x1828	; 0x1828 <udc_start>
	tiny_dac_setup();
     7dc:	a3 d1       	rcall	.+838    	; 0xb24 <tiny_dac_setup>
	tiny_dma_setup();
     7de:	c6 d1       	rcall	.+908    	; 0xb6c <tiny_dma_setup>
	tiny_adc_setup(0, 0);
     7e0:	60 e0       	ldi	r22, 0x00	; 0
     7e2:	80 e0       	ldi	r24, 0x00	; 0
     7e4:	4f d1       	rcall	.+670    	; 0xa84 <tiny_adc_setup>
	tiny_adc_pid_setup();
     7e6:	3b d1       	rcall	.+630    	; 0xa5e <tiny_adc_pid_setup>
	tiny_adc_ch1setup(12);
     7e8:	8c e0       	ldi	r24, 0x0C	; 12
     7ea:	2f d1       	rcall	.+606    	; 0xa4a <tiny_adc_ch1setup>
	tiny_timer_setup();
     7ec:	b2 d5       	rcall	.+2916   	; 0x1352 <tiny_timer_setup>
	tiny_uart_setup();
     7ee:	6d d6       	rcall	.+3290   	; 0x14ca <tiny_uart_setup>
	tiny_spi_setup();
     7f0:	86 d6       	rcall	.+3340   	; 0x14fe <tiny_spi_setup>
	tiny_dig_setup();
     7f2:	a1 df       	rcall	.-190    	; 0x736 <tiny_dig_setup>
			
	//USARTC0.DATA = 0x55;
	//asm("nop");

	strcpy(uds.header, "debug123");
     7f4:	89 e0       	ldi	r24, 0x09	; 9
     7f6:	e2 ed       	ldi	r30, 0xD2	; 210
     7f8:	f0 e2       	ldi	r31, 0x20	; 32
     7fa:	ae ec       	ldi	r26, 0xCE	; 206
     7fc:	b3 e2       	ldi	r27, 0x23	; 35
     7fe:	01 90       	ld	r0, Z+
     800:	0d 92       	st	X+, r0
     802:	8a 95       	dec	r24
     804:	e1 f7       	brne	.-8      	; 0x7fe <main+0x32>
     806:	80 91 c6 23 	lds	r24, 0x23C6	; 0x8023c6 <debug_counter>
     80a:	90 91 c7 23 	lds	r25, 0x23C7	; 0x8023c7 <debug_counter+0x1>
     80e:	a0 91 c8 23 	lds	r26, 0x23C8	; 0x8023c8 <debug_counter+0x2>
     812:	b0 91 c9 23 	lds	r27, 0x23C9	; 0x8023c9 <debug_counter+0x3>

	while (true) {
		debug_counter++;
     816:	01 96       	adiw	r24, 0x01	; 1
     818:	a1 1d       	adc	r26, r1
     81a:	b1 1d       	adc	r27, r1
		if(debug_counter > 100000000){
     81c:	81 30       	cpi	r24, 0x01	; 1
     81e:	21 ee       	ldi	r18, 0xE1	; 225
     820:	92 07       	cpc	r25, r18
     822:	25 ef       	ldi	r18, 0xF5	; 245
     824:	a2 07       	cpc	r26, r18
     826:	25 e0       	ldi	r18, 0x05	; 5
     828:	b2 07       	cpc	r27, r18
     82a:	18 f0       	brcs	.+6      	; 0x832 <main+0x66>
			debug_counter = 0;
     82c:	80 e0       	ldi	r24, 0x00	; 0
     82e:	90 e0       	ldi	r25, 0x00	; 0
     830:	dc 01       	movw	r26, r24
	...
			asm("nop");
			asm("nop");
			asm("nop");
	//test_byte = ADCA.CH1.RESH;
	//DO NOTHING!
	}
     84e:	e3 cf       	rjmp	.-58     	; 0x816 <main+0x4a>

00000850 <main_suspend_action>:
//! Global variable to give and record information about setup request management
udd_ctrl_request_t udd_g_ctrlreq;

//CALLBACKS:
void main_suspend_action(void)
{
     850:	08 95       	ret

00000852 <main_resume_action>:
	return;
}

void main_resume_action(void)
{
     852:	08 95       	ret

00000854 <main_sof_action>:
	return;
}

void main_sof_action(void)
{
     854:	cf 93       	push	r28
     856:	df 93       	push	r29
	cli();
     858:	f8 94       	cli
	uds.trfcntL0 = DMA.CH0.TRFCNTL;
     85a:	a0 e0       	ldi	r26, 0x00	; 0
     85c:	b1 e0       	ldi	r27, 0x01	; 1
     85e:	54 96       	adiw	r26, 0x14	; 20
     860:	8c 91       	ld	r24, X
     862:	54 97       	sbiw	r26, 0x14	; 20
     864:	ee ec       	ldi	r30, 0xCE	; 206
     866:	f3 e2       	ldi	r31, 0x23	; 35
     868:	81 87       	std	Z+9, r24	; 0x09
	uds.trfcntH0 = DMA.CH0.TRFCNTH;	
     86a:	55 96       	adiw	r26, 0x15	; 21
     86c:	8c 91       	ld	r24, X
     86e:	55 97       	sbiw	r26, 0x15	; 21
     870:	82 87       	std	Z+10, r24	; 0x0a
	uds.trfcntL1 = DMA.CH1.TRFCNTL;
     872:	94 96       	adiw	r26, 0x24	; 36
     874:	8c 91       	ld	r24, X
     876:	94 97       	sbiw	r26, 0x24	; 36
     878:	83 87       	std	Z+11, r24	; 0x0b
	uds.trfcntH1 = DMA.CH1.TRFCNTH;
     87a:	95 96       	adiw	r26, 0x25	; 37
     87c:	8c 91       	ld	r24, X
     87e:	95 97       	sbiw	r26, 0x25	; 37
     880:	84 87       	std	Z+12, r24	; 0x0c
	uds.counterL = TC_CALI.CNTL;
     882:	c0 e0       	ldi	r28, 0x00	; 0
     884:	da e0       	ldi	r29, 0x0A	; 10
     886:	88 a1       	ldd	r24, Y+32	; 0x20
     888:	85 8b       	std	Z+21, r24	; 0x15
	uds.counterH = TC_CALI.CNTH;
     88a:	89 a1       	ldd	r24, Y+33	; 0x21
     88c:	86 8b       	std	Z+22, r24	; 0x16
	if((DMA.CH0.TRFCNT > 325) && (DMA.CH0.TRFCNT < 425)){
     88e:	54 96       	adiw	r26, 0x14	; 20
     890:	8d 91       	ld	r24, X+
     892:	9c 91       	ld	r25, X
     894:	55 97       	sbiw	r26, 0x15	; 21
     896:	86 34       	cpi	r24, 0x46	; 70
     898:	91 40       	sbci	r25, 0x01	; 1
     89a:	80 f0       	brcs	.+32     	; 0x8bc <main_sof_action+0x68>
     89c:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     8a0:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     8a4:	89 3a       	cpi	r24, 0xA9	; 169
     8a6:	91 40       	sbci	r25, 0x01	; 1
     8a8:	48 f4       	brcc	.+18     	; 0x8bc <main_sof_action+0x68>
		currentTrfcnt = DMA.CH0.TRFCNT;
     8aa:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     8ae:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     8b2:	80 93 d6 2f 	sts	0x2FD6, r24	; 0x802fd6 <currentTrfcnt>
     8b6:	90 93 d7 2f 	sts	0x2FD7, r25	; 0x802fd7 <currentTrfcnt+0x1>
		asm("nop");
     8ba:	00 00       	nop
	}
	if(firstFrame){
     8bc:	80 91 e6 20 	lds	r24, 0x20E6	; 0x8020e6 <firstFrame>
     8c0:	88 23       	and	r24, r24
     8c2:	41 f0       	breq	.+16     	; 0x8d4 <main_sof_action+0x80>
		tiny_calibration_first_sof();
     8c4:	17 dd       	rcall	.-1490   	; 0x2f4 <tiny_calibration_first_sof>
		firstFrame = 0;
     8c6:	10 92 e6 20 	sts	0x20E6, r1	; 0x8020e6 <firstFrame>
		tcinit = 1;
     8ca:	81 e0       	ldi	r24, 0x01	; 1
     8cc:	80 93 e5 20 	sts	0x20E5, r24	; 0x8020e5 <tcinit>
		sei();
     8d0:	78 94       	sei
		return;
     8d2:	65 c0       	rjmp	.+202    	; 0x99e <main_sof_action+0x14a>
	}
	else{
		if(tcinit){
     8d4:	80 91 e5 20 	lds	r24, 0x20E5	; 0x8020e5 <tcinit>
     8d8:	88 23       	and	r24, r24
     8da:	b9 f1       	breq	.+110    	; 0x94a <main_sof_action+0xf6>
			if(calibration_values_found == 0x03){
     8dc:	80 91 dc 20 	lds	r24, 0x20DC	; 0x8020dc <__data_end>
     8e0:	83 30       	cpi	r24, 0x03	; 3
     8e2:	19 f4       	brne	.+6      	; 0x8ea <main_sof_action+0x96>
				tiny_calibration_maintain();
     8e4:	19 dd       	rcall	.-1486   	; 0x318 <tiny_calibration_maintain>
				tiny_calibration_layer2();
     8e6:	9b de       	rcall	.-714    	; 0x61e <tiny_calibration_layer2>
     8e8:	01 c0       	rjmp	.+2      	; 0x8ec <main_sof_action+0x98>
			} else tiny_calibration_find_values();
     8ea:	f0 dd       	rcall	.-1056   	; 0x4cc <tiny_calibration_find_values>
			if(debug_divider == DEBUG_DIVISION){
     8ec:	80 91 e1 20 	lds	r24, 0x20E1	; 0x8020e1 <debug_divider>
     8f0:	81 11       	cpse	r24, r1
     8f2:	26 c0       	rjmp	.+76     	; 0x940 <main_sof_action+0xec>
				debug_divider = 0;
     8f4:	10 92 e1 20 	sts	0x20E1, r1	; 0x8020e1 <debug_divider>
				cntCnt[cntCntCnt] = DMA.CH0.TRFCNT;
     8f8:	e0 91 e2 20 	lds	r30, 0x20E2	; 0x8020e2 <cntCntCnt>
     8fc:	f0 91 e3 20 	lds	r31, 0x20E3	; 0x8020e3 <cntCntCnt+0x1>
     900:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     904:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     908:	ee 0f       	add	r30, r30
     90a:	ff 1f       	adc	r31, r31
     90c:	ea 52       	subi	r30, 0x2A	; 42
     90e:	f2 4d       	sbci	r31, 0xD2	; 210
     910:	80 83       	st	Z, r24
     912:	91 83       	std	Z+1, r25	; 0x01
				if(cntCntCnt == (CNT_CNT_MAX - 1)){
     914:	80 91 e2 20 	lds	r24, 0x20E2	; 0x8020e2 <cntCntCnt>
     918:	90 91 e3 20 	lds	r25, 0x20E3	; 0x8020e3 <cntCntCnt+0x1>
     91c:	8f 3f       	cpi	r24, 0xFF	; 255
     91e:	91 05       	cpc	r25, r1
     920:	29 f4       	brne	.+10     	; 0x92c <main_sof_action+0xd8>
					cntCntCnt = 0;
     922:	10 92 e2 20 	sts	0x20E2, r1	; 0x8020e2 <cntCntCnt>
     926:	10 92 e3 20 	sts	0x20E3, r1	; 0x8020e3 <cntCntCnt+0x1>
     92a:	0f c0       	rjmp	.+30     	; 0x94a <main_sof_action+0xf6>
				}
				else cntCntCnt++;
     92c:	80 91 e2 20 	lds	r24, 0x20E2	; 0x8020e2 <cntCntCnt>
     930:	90 91 e3 20 	lds	r25, 0x20E3	; 0x8020e3 <cntCntCnt+0x1>
     934:	01 96       	adiw	r24, 0x01	; 1
     936:	80 93 e2 20 	sts	0x20E2, r24	; 0x8020e2 <cntCntCnt>
     93a:	90 93 e3 20 	sts	0x20E3, r25	; 0x8020e3 <cntCntCnt+0x1>
     93e:	05 c0       	rjmp	.+10     	; 0x94a <main_sof_action+0xf6>
			}
			else debug_divider++;
     940:	80 91 e1 20 	lds	r24, 0x20E1	; 0x8020e1 <debug_divider>
     944:	8f 5f       	subi	r24, 0xFF	; 255
     946:	80 93 e1 20 	sts	0x20E1, r24	; 0x8020e1 <debug_divider>
		}
	}
	
	if(debugOnNextEnd){
     94a:	80 91 e4 20 	lds	r24, 0x20E4	; 0x8020e4 <debugOnNextEnd>
     94e:	88 23       	and	r24, r24
     950:	51 f0       	breq	.+20     	; 0x966 <main_sof_action+0x112>
		currentTrfcnt = DMA.CH0.TRFCNT;
     952:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     956:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     95a:	80 93 d6 2f 	sts	0x2FD6, r24	; 0x802fd6 <currentTrfcnt>
     95e:	90 93 d7 2f 	sts	0x2FD7, r25	; 0x802fd7 <currentTrfcnt+0x1>
		debugOnNextEnd = 0;
     962:	10 92 e4 20 	sts	0x20E4, r1	; 0x8020e4 <debugOnNextEnd>
	}
	if(global_mode < 5){
     966:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
     96a:	85 30       	cpi	r24, 0x05	; 5
     96c:	60 f4       	brcc	.+24     	; 0x986 <main_sof_action+0x132>
		usb_state = (DMA.CH0.TRFCNT < 375) ? 1 : 0;
     96e:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     972:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     976:	81 e0       	ldi	r24, 0x01	; 1
     978:	27 37       	cpi	r18, 0x77	; 119
     97a:	31 40       	sbci	r19, 0x01	; 1
     97c:	08 f0       	brcs	.+2      	; 0x980 <main_sof_action+0x12c>
     97e:	80 e0       	ldi	r24, 0x00	; 0
     980:	80 93 e8 20 	sts	0x20E8, r24	; 0x8020e8 <usb_state>
     984:	0b c0       	rjmp	.+22     	; 0x99c <main_sof_action+0x148>
	}
	else{
		usb_state = (DMA.CH0.TRFCNT < 750) ? 1 : 0;
     986:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     98a:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     98e:	81 e0       	ldi	r24, 0x01	; 1
     990:	2e 3e       	cpi	r18, 0xEE	; 238
     992:	32 40       	sbci	r19, 0x02	; 2
     994:	08 f0       	brcs	.+2      	; 0x998 <main_sof_action+0x144>
     996:	80 e0       	ldi	r24, 0x00	; 0
     998:	80 93 e8 20 	sts	0x20E8, r24	; 0x8020e8 <usb_state>
	}
	sei();
     99c:	78 94       	sei
	return;
}
     99e:	df 91       	pop	r29
     9a0:	cf 91       	pop	r28
     9a2:	08 95       	ret

000009a4 <main_vendor_enable>:

bool main_vendor_enable(void)
{
     9a4:	0f 93       	push	r16
     9a6:	1f 93       	push	r17
	main_b_vendor_enable = true;
     9a8:	81 e0       	ldi	r24, 0x01	; 1
     9aa:	80 93 eb 20 	sts	0x20EB, r24	; 0x8020eb <main_b_vendor_enable>
	firstFrame = 1;
     9ae:	80 93 e6 20 	sts	0x20E6, r24	; 0x8020e6 <firstFrame>
	udd_ep_run(0x81, false, (uint8_t *)&isoBuf[0], 125, iso_callback);
     9b2:	03 ea       	ldi	r16, 0xA3	; 163
     9b4:	13 e0       	ldi	r17, 0x03	; 3
     9b6:	2d e7       	ldi	r18, 0x7D	; 125
     9b8:	30 e0       	ldi	r19, 0x00	; 0
     9ba:	4a ef       	ldi	r20, 0xFA	; 250
     9bc:	57 e2       	ldi	r21, 0x27	; 39
     9be:	60 e0       	ldi	r22, 0x00	; 0
     9c0:	81 e8       	ldi	r24, 0x81	; 129
     9c2:	0e 94 93 14 	call	0x2926	; 0x2926 <udd_ep_run>
	udd_ep_run(0x82, false, (uint8_t *)&isoBuf[125], 125, iso_callback);
     9c6:	2d e7       	ldi	r18, 0x7D	; 125
     9c8:	30 e0       	ldi	r19, 0x00	; 0
     9ca:	47 e7       	ldi	r20, 0x77	; 119
     9cc:	58 e2       	ldi	r21, 0x28	; 40
     9ce:	60 e0       	ldi	r22, 0x00	; 0
     9d0:	82 e8       	ldi	r24, 0x82	; 130
     9d2:	0e 94 93 14 	call	0x2926	; 0x2926 <udd_ep_run>
	udd_ep_run(0x83, false, (uint8_t *)&isoBuf[250], 125, iso_callback);
     9d6:	2d e7       	ldi	r18, 0x7D	; 125
     9d8:	30 e0       	ldi	r19, 0x00	; 0
     9da:	44 ef       	ldi	r20, 0xF4	; 244
     9dc:	58 e2       	ldi	r21, 0x28	; 40
     9de:	60 e0       	ldi	r22, 0x00	; 0
     9e0:	83 e8       	ldi	r24, 0x83	; 131
     9e2:	0e 94 93 14 	call	0x2926	; 0x2926 <udd_ep_run>
	udd_ep_run(0x84, false, (uint8_t *)&isoBuf[375], 125, iso_callback);
     9e6:	2d e7       	ldi	r18, 0x7D	; 125
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	41 e7       	ldi	r20, 0x71	; 113
     9ec:	59 e2       	ldi	r21, 0x29	; 41
     9ee:	60 e0       	ldi	r22, 0x00	; 0
     9f0:	84 e8       	ldi	r24, 0x84	; 132
     9f2:	0e 94 93 14 	call	0x2926	; 0x2926 <udd_ep_run>
	udd_ep_run(0x85, false, (uint8_t *)&isoBuf[500], 125, iso_callback);
     9f6:	2d e7       	ldi	r18, 0x7D	; 125
     9f8:	30 e0       	ldi	r19, 0x00	; 0
     9fa:	4e ee       	ldi	r20, 0xEE	; 238
     9fc:	59 e2       	ldi	r21, 0x29	; 41
     9fe:	60 e0       	ldi	r22, 0x00	; 0
     a00:	85 e8       	ldi	r24, 0x85	; 133
     a02:	0e 94 93 14 	call	0x2926	; 0x2926 <udd_ep_run>
	udd_ep_run(0x86, false, (uint8_t *)&isoBuf[625], 125, iso_callback);
     a06:	2d e7       	ldi	r18, 0x7D	; 125
     a08:	30 e0       	ldi	r19, 0x00	; 0
     a0a:	4b e6       	ldi	r20, 0x6B	; 107
     a0c:	5a e2       	ldi	r21, 0x2A	; 42
     a0e:	60 e0       	ldi	r22, 0x00	; 0
     a10:	86 e8       	ldi	r24, 0x86	; 134
     a12:	0e 94 93 14 	call	0x2926	; 0x2926 <udd_ep_run>
	return true;
}
     a16:	81 e0       	ldi	r24, 0x01	; 1
     a18:	1f 91       	pop	r17
     a1a:	0f 91       	pop	r16
     a1c:	08 95       	ret

00000a1e <main_vendor_disable>:

void main_vendor_disable(void)
{
	main_b_vendor_enable = false;
     a1e:	10 92 eb 20 	sts	0x20EB, r1	; 0x8020eb <main_b_vendor_enable>
     a22:	08 95       	ret

00000a24 <main_setup_out_received>:
}

bool main_setup_out_received(void)
{
	return 1;
}
     a24:	81 e0       	ldi	r24, 0x01	; 1
     a26:	08 95       	ret

00000a28 <main_setup_in_received>:

bool main_setup_in_received(void)
{
	return true;
}
     a28:	81 e0       	ldi	r24, 0x01	; 1
     a2a:	08 95       	ret

00000a2c <tiny_adc_ch0setup>:
		
	return;
}

void tiny_adc_ch0setup(unsigned char gain_mask){
	ADCA.CH0.CTRL = 0x00; //Reset
     a2c:	e0 e0       	ldi	r30, 0x00	; 0
     a2e:	f2 e0       	ldi	r31, 0x02	; 2
     a30:	10 a2       	std	Z+32, r1	; 0x20
	ADCA.CH0.CTRL = ADC_CH_START_bm | (gain_mask&0x1c) | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     a32:	98 2f       	mov	r25, r24
     a34:	9c 71       	andi	r25, 0x1C	; 28
     a36:	93 68       	ori	r25, 0x83	; 131
     a38:	90 a3       	std	Z+32, r25	; 0x20
	#ifdef VERO
			ADCA.CH0.MUXCTRL = ADC_CH_MUXPOS_PIN0_gc | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
     a3a:	88 1f       	adc	r24, r24
     a3c:	88 27       	eor	r24, r24
     a3e:	88 1f       	adc	r24, r24
     a40:	88 0f       	add	r24, r24
     a42:	81 a3       	std	Z+33, r24	; 0x21
	#else
			ADCA.CH0.MUXCTRL = ((gain_mask&0x80) ? ADC_CH_MUXPOS_PIN2_gc :  ADC_CH_MUXPOS_PIN0_gc) | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
	#endif
	ADCA.CH0.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     a44:	12 a2       	std	Z+34, r1	; 0x22
	ADCA.CH0.SCAN = 0x00;  //Disable scanning
     a46:	16 a2       	std	Z+38, r1	; 0x26
     a48:	08 95       	ret

00000a4a <tiny_adc_ch1setup>:
}

void tiny_adc_ch1setup(unsigned char gain_mask){
	ADCA.CH2.CTRL = 0x00; //Reset
     a4a:	e0 e0       	ldi	r30, 0x00	; 0
     a4c:	f2 e0       	ldi	r31, 0x02	; 2
     a4e:	10 aa       	std	Z+48, r1	; 0x30
	ADCA.CH2.CTRL = ADC_CH_START_bm | gain_mask | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     a50:	83 68       	ori	r24, 0x83	; 131
     a52:	80 ab       	std	Z+48, r24	; 0x30
	ADCA.CH2.MUXCTRL = ADC_CH_MUXPOS_PIN2_gc | ADC_CH_MUXNEG_PIN4_gc;
     a54:	80 e1       	ldi	r24, 0x10	; 16
     a56:	81 ab       	std	Z+49, r24	; 0x31
	ADCA.CH2.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     a58:	12 aa       	std	Z+50, r1	; 0x32
	ADCA.CH2.SCAN = 0x00;  //Disable scanning
     a5a:	16 aa       	std	Z+54, r1	; 0x36
     a5c:	08 95       	ret

00000a5e <tiny_adc_pid_setup>:
}

void tiny_adc_pid_setup(void){
	ADCA.CH1.CTRL = 0x00; //Reset
     a5e:	e0 e0       	ldi	r30, 0x00	; 0
     a60:	f2 e0       	ldi	r31, 0x02	; 2
     a62:	10 a6       	std	Z+40, r1	; 0x28
	ADCA.CH1.CTRL = ADC_CH_START_bm | ADC_CH_GAIN_1X_gc | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     a64:	83 e8       	ldi	r24, 0x83	; 131
     a66:	80 a7       	std	Z+40, r24	; 0x28
	ADCA.CH1.MUXCTRL = ADC_CH_MUXPOS_PIN5_gc | 0b00000111;
     a68:	8f e2       	ldi	r24, 0x2F	; 47
     a6a:	81 a7       	std	Z+41, r24	; 0x29
	ADCA.CH1.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     a6c:	12 a6       	std	Z+42, r1	; 0x2a
	ADCA.CH1.SCAN = 0x00;  //Disable scanning
     a6e:	16 a6       	std	Z+46, r1	; 0x2e
     a70:	08 95       	ret

00000a72 <ReadCalibrationByte>:
//FROM: http://www.avrfreaks.net/forum/xmega-production-signature-row
uint8_t ReadCalibrationByte(uint8_t index){
	uint8_t result;

	/* Load the NVM Command register to read the calibration row. */
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
     a72:	aa ec       	ldi	r26, 0xCA	; 202
     a74:	b1 e0       	ldi	r27, 0x01	; 1
     a76:	92 e0       	ldi	r25, 0x02	; 2
     a78:	9c 93       	st	X, r25
	result = pgm_read_byte(index);
     a7a:	e8 2f       	mov	r30, r24
     a7c:	f0 e0       	ldi	r31, 0x00	; 0
     a7e:	84 91       	lpm	r24, Z

	/* Clean up NVM Command register. */
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
     a80:	1c 92       	st	X, r1

	return( result );
}
     a82:	08 95       	ret

00000a84 <tiny_adc_setup>:
// These 2 files need to be included in order to read
// the production calibration values from EEPROM
#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
     a84:	cf 93       	push	r28
     a86:	df 93       	push	r29
	PR.PRPA &=0b11111101;
     a88:	e0 e7       	ldi	r30, 0x70	; 112
     a8a:	f0 e0       	ldi	r31, 0x00	; 0
     a8c:	91 81       	ldd	r25, Z+1	; 0x01
     a8e:	9d 7f       	andi	r25, 0xFD	; 253
     a90:	91 83       	std	Z+1, r25	; 0x01
	
	ADCA.CTRLA = 0x00; //Turn off
     a92:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__TEXT_REGION_LENGTH__+0x700200>
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     a96:	62 30       	cpi	r22, 0x02	; 2
     a98:	31 f1       	breq	.+76     	; 0xae6 <tiny_adc_setup+0x62>
     a9a:	e0 e0       	ldi	r30, 0x00	; 0
     a9c:	f2 e0       	ldi	r31, 0x02	; 2
     a9e:	9c e1       	ldi	r25, 0x1C	; 28
     aa0:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     aa2:	90 e4       	ldi	r25, 0x40	; 64
     aa4:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     aa6:	81 11       	cpse	r24, r1
     aa8:	02 c0       	rjmp	.+4      	; 0xaae <tiny_adc_setup+0x2a>
     aaa:	80 e4       	ldi	r24, 0x40	; 64
     aac:	01 c0       	rjmp	.+2      	; 0xab0 <tiny_adc_setup+0x2c>
     aae:	80 ec       	ldi	r24, 0xC0	; 192
     ab0:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	#if OVERCLOCK == 48
		ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV32_gc : ADC_PRESCALER_DIV64_gc;  //ADC Clock = Sysclock/128
	#else
		ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     ab4:	61 30       	cpi	r22, 0x01	; 1
     ab6:	11 f0       	breq	.+4      	; 0xabc <tiny_adc_setup+0x38>
     ab8:	83 e0       	ldi	r24, 0x03	; 3
     aba:	01 c0       	rjmp	.+2      	; 0xabe <tiny_adc_setup+0x3a>
     abc:	82 e0       	ldi	r24, 0x02	; 2
     abe:	c0 e0       	ldi	r28, 0x00	; 0
     ac0:	d2 e0       	ldi	r29, 0x02	; 2
     ac2:	8c 83       	std	Y+4, r24	; 0x04
	#endif
	ADCA.CALL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL0));	//Load calibration bytes from production row.
     ac4:	80 e2       	ldi	r24, 0x20	; 32
     ac6:	d5 df       	rcall	.-86     	; 0xa72 <ReadCalibrationByte>
     ac8:	8c 87       	std	Y+12, r24	; 0x0c
	ADCA.CALH = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL1));	//Load calibration bytes from production row.
     aca:	81 e2       	ldi	r24, 0x21	; 33
     acc:	d2 df       	rcall	.-92     	; 0xa72 <ReadCalibrationByte>
     ace:	8d 87       	std	Y+13, r24	; 0x0d
	ADCA.CMP = 0x0000;		//No compare used
     ad0:	18 8e       	std	Y+24, r1	; 0x18
     ad2:	19 8e       	std	Y+25, r1	; 0x19

	ADCA.CTRLA = ADC_ENABLE_bm;
     ad4:	81 e0       	ldi	r24, 0x01	; 1
     ad6:	88 83       	st	Y, r24
	
	tiny_adc_pid_setup();
     ad8:	c2 df       	rcall	.-124    	; 0xa5e <tiny_adc_pid_setup>
     ada:	0e c0       	rjmp	.+28     	; 0xaf8 <tiny_adc_setup+0x74>
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     adc:	80 ec       	ldi	r24, 0xC0	; 192
     ade:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	#if OVERCLOCK == 48
		ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV32_gc : ADC_PRESCALER_DIV64_gc;  //ADC Clock = Sysclock/128
	#else
		ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     ae2:	83 e0       	ldi	r24, 0x03	; 3
     ae4:	ec cf       	rjmp	.-40     	; 0xabe <tiny_adc_setup+0x3a>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     ae6:	e0 e0       	ldi	r30, 0x00	; 0
     ae8:	f2 e0       	ldi	r31, 0x02	; 2
     aea:	9e e1       	ldi	r25, 0x1E	; 30
     aec:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     aee:	90 e4       	ldi	r25, 0x40	; 64
     af0:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     af2:	81 11       	cpse	r24, r1
     af4:	f3 cf       	rjmp	.-26     	; 0xadc <tiny_adc_setup+0x58>
     af6:	d9 cf       	rjmp	.-78     	; 0xaaa <tiny_adc_setup+0x26>
	ADCA.CTRLA = ADC_ENABLE_bm;
	
	tiny_adc_pid_setup();
		
	return;
}
     af8:	df 91       	pop	r29
     afa:	cf 91       	pop	r28
     afc:	08 95       	ret

00000afe <__vector_71>:
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;

	return( result );
}

ISR(ADCA_CH0_vect){
     afe:	1f 92       	push	r1
     b00:	0f 92       	push	r0
     b02:	0f b6       	in	r0, 0x3f	; 63
     b04:	0f 92       	push	r0
     b06:	11 24       	eor	r1, r1
     b08:	8f 93       	push	r24
	...
	asm("nop");
	asm("nop");
	asm("nop");
	asm("nop");
	ADCA.CH0.INTFLAGS = 0x01;
     b12:	81 e0       	ldi	r24, 0x01	; 1
     b14:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <__TEXT_REGION_LENGTH__+0x700223>
     b18:	8f 91       	pop	r24
     b1a:	0f 90       	pop	r0
     b1c:	0f be       	out	0x3f, r0	; 63
     b1e:	0f 90       	pop	r0
     b20:	1f 90       	pop	r1
     b22:	18 95       	reti

00000b24 <tiny_dac_setup>:
#include "tiny_adc.h"

#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_dac_setup(void){
     b24:	cf 93       	push	r28
     b26:	df 93       	push	r29
	
	//Turn on in PR
	PR.PRPB &=0b11111011;
     b28:	e0 e7       	ldi	r30, 0x70	; 112
     b2a:	f0 e0       	ldi	r31, 0x00	; 0
     b2c:	82 81       	ldd	r24, Z+2	; 0x02
     b2e:	8b 7f       	andi	r24, 0xFB	; 251
     b30:	82 83       	std	Z+2, r24	; 0x02
	
	DACB.CTRLA = DAC_CH1EN_bm | DAC_CH0EN_bm | DAC_ENABLE_bm;
     b32:	c0 e2       	ldi	r28, 0x20	; 32
     b34:	d3 e0       	ldi	r29, 0x03	; 3
     b36:	8d e0       	ldi	r24, 0x0D	; 13
     b38:	88 83       	st	Y, r24
	DACB.CTRLB = DAC_CHSEL_DUAL_gc;
     b3a:	80 e4       	ldi	r24, 0x40	; 64
     b3c:	89 83       	std	Y+1, r24	; 0x01
	DACB.CTRLC = DAC_REFSEL_AVCC_gc | DAC_LEFTADJ_bm;
     b3e:	89 e0       	ldi	r24, 0x09	; 9
     b40:	8a 83       	std	Y+2, r24	; 0x02
	//EVCTRL unset
	//DACB.CH0DATAH = 127;//contains (8-bit) sample, assuming left adjust!
	
	//TODO: Calibrate
	DACB.CH0GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0GAINCAL));	//Load calibration bytes from production row.
     b42:	83 e3       	ldi	r24, 0x33	; 51
     b44:	96 df       	rcall	.-212    	; 0xa72 <ReadCalibrationByte>
     b46:	88 87       	std	Y+8, r24	; 0x08
	DACB.CH0OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0OFFCAL));	//Load calibration bytes from production row.
     b48:	82 e3       	ldi	r24, 0x32	; 50
     b4a:	93 df       	rcall	.-218    	; 0xa72 <ReadCalibrationByte>
     b4c:	89 87       	std	Y+9, r24	; 0x09

	DACB.CH1GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1GAINCAL));	//Load calibration bytes from production row.
     b4e:	87 e3       	ldi	r24, 0x37	; 55
     b50:	90 df       	rcall	.-224    	; 0xa72 <ReadCalibrationByte>
     b52:	8a 87       	std	Y+10, r24	; 0x0a
	DACB.CH1OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1OFFCAL));	//Load calibration bytes from production row.
     b54:	86 e3       	ldi	r24, 0x36	; 54
     b56:	8d df       	rcall	.-230    	; 0xa72 <ReadCalibrationByte>
     b58:	8b 87       	std	Y+11, r24	; 0x0b

	//Set up for triple mode!
	PORTB.DIR |= 0x03;
     b5a:	e0 e2       	ldi	r30, 0x20	; 32
     b5c:	f6 e0       	ldi	r31, 0x06	; 6
     b5e:	80 81       	ld	r24, Z
     b60:	83 60       	ori	r24, 0x03	; 3
     b62:	80 83       	st	Z, r24
	PORTB.OUT = 0x00;
     b64:	14 82       	std	Z+4, r1	; 0x04
	
	

     b66:	df 91       	pop	r29
     b68:	cf 91       	pop	r28
     b6a:	08 95       	ret

00000b6c <tiny_dma_setup>:
				
		//Must enable last for REPCNT won't work!
		DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
}

void tiny_dma_loop_mode_7(void){
     b6c:	e0 e7       	ldi	r30, 0x70	; 112
     b6e:	f0 e0       	ldi	r31, 0x00	; 0
     b70:	80 81       	ld	r24, Z
     b72:	8e 7f       	andi	r24, 0xFE	; 254
     b74:	80 83       	st	Z, r24
     b76:	83 e8       	ldi	r24, 0x83	; 131
     b78:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     b7c:	08 95       	ret

00000b7e <tiny_dma_flush>:
     b7e:	e0 e0       	ldi	r30, 0x00	; 0
     b80:	f1 e0       	ldi	r31, 0x01	; 1
     b82:	10 8a       	std	Z+16, r1	; 0x10
     b84:	80 e4       	ldi	r24, 0x40	; 64
     b86:	80 8b       	std	Z+16, r24	; 0x10
     b88:	10 a2       	std	Z+32, r1	; 0x20
     b8a:	80 a3       	std	Z+32, r24	; 0x20
     b8c:	10 aa       	std	Z+48, r1	; 0x30
     b8e:	80 ab       	std	Z+48, r24	; 0x30
     b90:	e0 e4       	ldi	r30, 0x40	; 64
     b92:	f1 e0       	ldi	r31, 0x01	; 1
     b94:	10 82       	st	Z, r1
     b96:	80 83       	st	Z, r24
     b98:	10 92 ea 20 	sts	0x20EA, r1	; 0x8020ea <b1_state>
     b9c:	10 92 e9 20 	sts	0x20E9, r1	; 0x8020e9 <b2_state>
     ba0:	81 e0       	ldi	r24, 0x01	; 1
     ba2:	80 93 e8 20 	sts	0x20E8, r24	; 0x8020e8 <usb_state>
     ba6:	10 92 cc 23 	sts	0x23CC, r1	; 0x8023cc <dma_ch0_ran>
     baa:	10 92 cd 23 	sts	0x23CD, r1	; 0x8023cd <dma_ch0_ran+0x1>
     bae:	10 92 ca 23 	sts	0x23CA, r1	; 0x8023ca <dma_ch1_ran>
     bb2:	10 92 cb 23 	sts	0x23CB, r1	; 0x8023cb <dma_ch1_ran+0x1>
     bb6:	08 95       	ret

00000bb8 <tiny_dma_set_mode_0>:
     bb8:	cf 93       	push	r28
     bba:	df 93       	push	r29
     bbc:	f8 94       	cli
     bbe:	10 92 09 20 	sts	0x2009, r1	; 0x802009 <global_mode>
     bc2:	dd df       	rcall	.-70     	; 0xb7e <tiny_dma_flush>
     bc4:	c0 e0       	ldi	r28, 0x00	; 0
     bc6:	d1 e0       	ldi	r29, 0x01	; 1
     bc8:	1e aa       	std	Y+54, r1	; 0x36
     bca:	84 e2       	ldi	r24, 0x24	; 36
     bcc:	88 ab       	std	Y+48, r24	; 0x30
     bce:	19 aa       	std	Y+49, r1	; 0x31
     bd0:	49 e5       	ldi	r20, 0x59	; 89
     bd2:	4a ab       	std	Y+50, r20	; 0x32
     bd4:	32 e0       	ldi	r19, 0x02	; 2
     bd6:	3b ab       	std	Y+51, r19	; 0x33
     bd8:	60 91 0b 20 	lds	r22, 0x200B	; 0x80200b <auxDacBufLen>
     bdc:	70 91 0c 20 	lds	r23, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     be0:	6c ab       	std	Y+52, r22	; 0x34
     be2:	7d ab       	std	Y+53, r23	; 0x35
     be4:	6a ef       	ldi	r22, 0xFA	; 250
     be6:	75 e2       	ldi	r23, 0x25	; 37
     be8:	68 af       	std	Y+56, r22	; 0x38
     bea:	79 af       	std	Y+57, r23	; 0x39
     bec:	1a ae       	std	Y+58, r1	; 0x3a
     bee:	9b e3       	ldi	r25, 0x3B	; 59
     bf0:	9c af       	std	Y+60, r25	; 0x3c
     bf2:	93 e0       	ldi	r25, 0x03	; 3
     bf4:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     bf8:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     bfc:	28 a9       	ldd	r18, Y+48	; 0x30
     bfe:	20 68       	ori	r18, 0x80	; 128
     c00:	28 ab       	std	Y+48, r18	; 0x30
     c02:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     c06:	e0 e4       	ldi	r30, 0x40	; 64
     c08:	f1 e0       	ldi	r31, 0x01	; 1
     c0a:	80 83       	st	Z, r24
     c0c:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     c10:	40 93 42 01 	sts	0x0142, r20	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     c14:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     c18:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
     c1c:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
     c20:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     c24:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     c28:	4a ee       	ldi	r20, 0xEA	; 234
     c2a:	53 e2       	ldi	r21, 0x23	; 35
     c2c:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     c30:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     c34:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     c38:	29 e3       	ldi	r18, 0x39	; 57
     c3a:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     c3e:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     c42:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     c46:	90 81       	ld	r25, Z
     c48:	90 68       	ori	r25, 0x80	; 128
     c4a:	90 83       	st	Z, r25
     c4c:	18 8a       	std	Y+16, r1	; 0x10
     c4e:	90 e4       	ldi	r25, 0x40	; 64
     c50:	98 8b       	std	Y+16, r25	; 0x10
     c52:	88 8b       	std	Y+16, r24	; 0x10
     c54:	19 8a       	std	Y+17, r1	; 0x11
     c56:	95 e9       	ldi	r25, 0x95	; 149
     c58:	9a 8b       	std	Y+18, r25	; 0x12
     c5a:	90 e1       	ldi	r25, 0x10	; 16
     c5c:	9b 8b       	std	Y+19, r25	; 0x13
     c5e:	4e ee       	ldi	r20, 0xEE	; 238
     c60:	52 e0       	ldi	r21, 0x02	; 2
     c62:	4c 8b       	std	Y+20, r20	; 0x14
     c64:	5d 8b       	std	Y+21, r21	; 0x15
     c66:	88 8f       	std	Y+24, r24	; 0x18
     c68:	39 8f       	std	Y+25, r19	; 0x19
     c6a:	1a 8e       	std	Y+26, r1	; 0x1a
     c6c:	8a ef       	ldi	r24, 0xFA	; 250
     c6e:	97 e2       	ldi	r25, 0x27	; 39
     c70:	8c 8f       	std	Y+28, r24	; 0x1c
     c72:	9d 8f       	std	Y+29, r25	; 0x1d
     c74:	1e 8e       	std	Y+30, r1	; 0x1e
     c76:	68 ec       	ldi	r22, 0xC8	; 200
     c78:	70 e0       	ldi	r23, 0x00	; 0
     c7a:	84 ef       	ldi	r24, 0xF4	; 244
     c7c:	91 e0       	ldi	r25, 0x01	; 1
     c7e:	49 dd       	rcall	.-1390   	; 0x712 <tiny_calibration_synchronise_phase>
     c80:	88 ec       	ldi	r24, 0xC8	; 200
     c82:	90 e0       	ldi	r25, 0x00	; 0
     c84:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     c88:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     c8c:	81 e0       	ldi	r24, 0x01	; 1
     c8e:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     c92:	88 89       	ldd	r24, Y+16	; 0x10
     c94:	80 68       	ori	r24, 0x80	; 128
     c96:	88 8b       	std	Y+16, r24	; 0x10
     c98:	78 94       	sei
     c9a:	df 91       	pop	r29
     c9c:	cf 91       	pop	r28
     c9e:	08 95       	ret

00000ca0 <tiny_dma_set_mode_1>:
     ca0:	1f 93       	push	r17
     ca2:	cf 93       	push	r28
     ca4:	df 93       	push	r29
     ca6:	f8 94       	cli
     ca8:	11 e0       	ldi	r17, 0x01	; 1
     caa:	10 93 09 20 	sts	0x2009, r17	; 0x802009 <global_mode>
     cae:	67 df       	rcall	.-306    	; 0xb7e <tiny_dma_flush>
     cb0:	c0 e0       	ldi	r28, 0x00	; 0
     cb2:	d1 e0       	ldi	r29, 0x01	; 1
     cb4:	18 aa       	std	Y+48, r1	; 0x30
     cb6:	80 e4       	ldi	r24, 0x40	; 64
     cb8:	88 ab       	std	Y+48, r24	; 0x30
     cba:	84 e0       	ldi	r24, 0x04	; 4
     cbc:	88 ab       	std	Y+48, r24	; 0x30
     cbe:	19 aa       	std	Y+49, r1	; 0x31
     cc0:	1a aa       	std	Y+50, r1	; 0x32
     cc2:	4b e4       	ldi	r20, 0x4B	; 75
     cc4:	4b ab       	std	Y+51, r20	; 0x33
     cc6:	1c aa       	std	Y+52, r1	; 0x34
     cc8:	1d aa       	std	Y+53, r1	; 0x35
     cca:	1e aa       	std	Y+54, r1	; 0x36
     ccc:	8a e0       	ldi	r24, 0x0A	; 10
     cce:	90 e2       	ldi	r25, 0x20	; 32
     cd0:	88 af       	std	Y+56, r24	; 0x38
     cd2:	99 af       	std	Y+57, r25	; 0x39
     cd4:	1a ae       	std	Y+58, r1	; 0x3a
     cd6:	70 ea       	ldi	r23, 0xA0	; 160
     cd8:	7c af       	std	Y+60, r23	; 0x3c
     cda:	68 e0       	ldi	r22, 0x08	; 8
     cdc:	60 93 3d 01 	sts	0x013D, r22	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     ce0:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     ce4:	88 a9       	ldd	r24, Y+48	; 0x30
     ce6:	80 6a       	ori	r24, 0xA0	; 160
     ce8:	88 ab       	std	Y+48, r24	; 0x30
     cea:	e0 ea       	ldi	r30, 0xA0	; 160
     cec:	f8 e0       	ldi	r31, 0x08	; 8
     cee:	85 e5       	ldi	r24, 0x55	; 85
     cf0:	80 83       	st	Z, r24
     cf2:	80 83       	st	Z, r24
     cf4:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     cf8:	e0 e4       	ldi	r30, 0x40	; 64
     cfa:	f1 e0       	ldi	r31, 0x01	; 1
     cfc:	84 e2       	ldi	r24, 0x24	; 36
     cfe:	80 83       	st	Z, r24
     d00:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     d04:	99 e5       	ldi	r25, 0x59	; 89
     d06:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     d0a:	32 e0       	ldi	r19, 0x02	; 2
     d0c:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     d10:	a0 91 0b 20 	lds	r26, 0x200B	; 0x80200b <auxDacBufLen>
     d14:	b0 91 0c 20 	lds	r27, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     d18:	a0 93 44 01 	sts	0x0144, r26	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     d1c:	b0 93 45 01 	sts	0x0145, r27	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     d20:	aa ef       	ldi	r26, 0xFA	; 250
     d22:	b5 e2       	ldi	r27, 0x25	; 37
     d24:	a0 93 48 01 	sts	0x0148, r26	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     d28:	b0 93 49 01 	sts	0x0149, r27	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     d2c:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     d30:	9b e3       	ldi	r25, 0x3B	; 59
     d32:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     d36:	93 e0       	ldi	r25, 0x03	; 3
     d38:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     d3c:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     d40:	20 81       	ld	r18, Z
     d42:	20 68       	ori	r18, 0x80	; 128
     d44:	20 83       	st	Z, r18
     d46:	88 a3       	std	Y+32, r24	; 0x20
     d48:	99 a3       	std	Y+33, r25	; 0x21
     d4a:	25 e9       	ldi	r18, 0x95	; 149
     d4c:	2a a3       	std	Y+34, r18	; 0x22
     d4e:	4b a3       	std	Y+35, r20	; 0x23
     d50:	4e ee       	ldi	r20, 0xEE	; 238
     d52:	52 e0       	ldi	r21, 0x02	; 2
     d54:	4c a3       	std	Y+36, r20	; 0x24
     d56:	5d a3       	std	Y+37, r21	; 0x25
     d58:	78 a7       	std	Y+40, r23	; 0x28
     d5a:	69 a7       	std	Y+41, r22	; 0x29
     d5c:	1a a6       	std	Y+42, r1	; 0x2a
     d5e:	68 ee       	ldi	r22, 0xE8	; 232
     d60:	7a e2       	ldi	r23, 0x2A	; 42
     d62:	6c a7       	std	Y+44, r22	; 0x2c
     d64:	7d a7       	std	Y+45, r23	; 0x2d
     d66:	1e a6       	std	Y+46, r1	; 0x2e
     d68:	88 8b       	std	Y+16, r24	; 0x10
     d6a:	99 8b       	std	Y+17, r25	; 0x11
     d6c:	2a 8b       	std	Y+18, r18	; 0x12
     d6e:	90 e1       	ldi	r25, 0x10	; 16
     d70:	9b 8b       	std	Y+19, r25	; 0x13
     d72:	4c 8b       	std	Y+20, r20	; 0x14
     d74:	5d 8b       	std	Y+21, r21	; 0x15
     d76:	88 8f       	std	Y+24, r24	; 0x18
     d78:	39 8f       	std	Y+25, r19	; 0x19
     d7a:	1a 8e       	std	Y+26, r1	; 0x1a
     d7c:	8a ef       	ldi	r24, 0xFA	; 250
     d7e:	97 e2       	ldi	r25, 0x27	; 39
     d80:	8c 8f       	std	Y+28, r24	; 0x1c
     d82:	9d 8f       	std	Y+29, r25	; 0x1d
     d84:	1e 8e       	std	Y+30, r1	; 0x1e
     d86:	68 ec       	ldi	r22, 0xC8	; 200
     d88:	70 e0       	ldi	r23, 0x00	; 0
     d8a:	84 ef       	ldi	r24, 0xF4	; 244
     d8c:	91 e0       	ldi	r25, 0x01	; 1
     d8e:	c1 dc       	rcall	.-1662   	; 0x712 <tiny_calibration_synchronise_phase>
     d90:	88 ec       	ldi	r24, 0xC8	; 200
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     d98:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     d9c:	10 93 06 20 	sts	0x2006, r17	; 0x802006 <median_TRFCNT_delay>
     da0:	88 a1       	ldd	r24, Y+32	; 0x20
     da2:	80 68       	ori	r24, 0x80	; 128
     da4:	88 a3       	std	Y+32, r24	; 0x20
     da6:	88 89       	ldd	r24, Y+16	; 0x10
     da8:	80 68       	ori	r24, 0x80	; 128
     daa:	88 8b       	std	Y+16, r24	; 0x10
     dac:	78 94       	sei
     dae:	df 91       	pop	r29
     db0:	cf 91       	pop	r28
     db2:	1f 91       	pop	r17
     db4:	08 95       	ret

00000db6 <tiny_dma_set_mode_2>:
     db6:	1f 93       	push	r17
     db8:	cf 93       	push	r28
     dba:	df 93       	push	r29
     dbc:	f8 94       	cli
     dbe:	12 e0       	ldi	r17, 0x02	; 2
     dc0:	10 93 09 20 	sts	0x2009, r17	; 0x802009 <global_mode>
     dc4:	dc de       	rcall	.-584    	; 0xb7e <tiny_dma_flush>
     dc6:	c0 e0       	ldi	r28, 0x00	; 0
     dc8:	d1 e0       	ldi	r29, 0x01	; 1
     dca:	1e aa       	std	Y+54, r1	; 0x36
     dcc:	84 e2       	ldi	r24, 0x24	; 36
     dce:	88 ab       	std	Y+48, r24	; 0x30
     dd0:	19 aa       	std	Y+49, r1	; 0x31
     dd2:	39 e5       	ldi	r19, 0x59	; 89
     dd4:	3a ab       	std	Y+50, r19	; 0x32
     dd6:	1b ab       	std	Y+51, r17	; 0x33
     dd8:	40 91 0b 20 	lds	r20, 0x200B	; 0x80200b <auxDacBufLen>
     ddc:	50 91 0c 20 	lds	r21, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     de0:	4c ab       	std	Y+52, r20	; 0x34
     de2:	5d ab       	std	Y+53, r21	; 0x35
     de4:	4a ef       	ldi	r20, 0xFA	; 250
     de6:	55 e2       	ldi	r21, 0x25	; 37
     de8:	48 af       	std	Y+56, r20	; 0x38
     dea:	59 af       	std	Y+57, r21	; 0x39
     dec:	1a ae       	std	Y+58, r1	; 0x3a
     dee:	9b e3       	ldi	r25, 0x3B	; 59
     df0:	9c af       	std	Y+60, r25	; 0x3c
     df2:	93 e0       	ldi	r25, 0x03	; 3
     df4:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     df8:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     dfc:	28 a9       	ldd	r18, Y+48	; 0x30
     dfe:	20 68       	ori	r18, 0x80	; 128
     e00:	28 ab       	std	Y+48, r18	; 0x30
     e02:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     e06:	e0 e4       	ldi	r30, 0x40	; 64
     e08:	f1 e0       	ldi	r31, 0x01	; 1
     e0a:	80 83       	st	Z, r24
     e0c:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     e10:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     e14:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     e18:	20 91 0d 20 	lds	r18, 0x200D	; 0x80200d <dacBuf_len>
     e1c:	30 91 0e 20 	lds	r19, 0x200E	; 0x80200e <dacBuf_len+0x1>
     e20:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     e24:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     e28:	2a ee       	ldi	r18, 0xEA	; 234
     e2a:	33 e2       	ldi	r19, 0x23	; 35
     e2c:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     e30:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     e34:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     e38:	29 e3       	ldi	r18, 0x39	; 57
     e3a:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     e3e:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     e42:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     e46:	90 81       	ld	r25, Z
     e48:	90 68       	ori	r25, 0x80	; 128
     e4a:	90 83       	st	Z, r25
     e4c:	18 8a       	std	Y+16, r1	; 0x10
     e4e:	90 e4       	ldi	r25, 0x40	; 64
     e50:	98 8b       	std	Y+16, r25	; 0x10
     e52:	88 8b       	std	Y+16, r24	; 0x10
     e54:	19 8a       	std	Y+17, r1	; 0x11
     e56:	45 e9       	ldi	r20, 0x95	; 149
     e58:	4a 8b       	std	Y+18, r20	; 0x12
     e5a:	90 e1       	ldi	r25, 0x10	; 16
     e5c:	9b 8b       	std	Y+19, r25	; 0x13
     e5e:	2e ee       	ldi	r18, 0xEE	; 238
     e60:	32 e0       	ldi	r19, 0x02	; 2
     e62:	2c 8b       	std	Y+20, r18	; 0x14
     e64:	3d 8b       	std	Y+21, r19	; 0x15
     e66:	88 8f       	std	Y+24, r24	; 0x18
     e68:	19 8f       	std	Y+25, r17	; 0x19
     e6a:	1a 8e       	std	Y+26, r1	; 0x1a
     e6c:	6a ef       	ldi	r22, 0xFA	; 250
     e6e:	77 e2       	ldi	r23, 0x27	; 39
     e70:	6c 8f       	std	Y+28, r22	; 0x1c
     e72:	7d 8f       	std	Y+29, r23	; 0x1d
     e74:	1e 8e       	std	Y+30, r1	; 0x1e
     e76:	88 a3       	std	Y+32, r24	; 0x20
     e78:	19 a2       	std	Y+33, r1	; 0x21
     e7a:	4a a3       	std	Y+34, r20	; 0x22
     e7c:	9b a3       	std	Y+35, r25	; 0x23
     e7e:	2c a3       	std	Y+36, r18	; 0x24
     e80:	3d a3       	std	Y+37, r19	; 0x25
     e82:	84 e3       	ldi	r24, 0x34	; 52
     e84:	88 a7       	std	Y+40, r24	; 0x28
     e86:	19 a7       	std	Y+41, r17	; 0x29
     e88:	1a a6       	std	Y+42, r1	; 0x2a
     e8a:	88 ee       	ldi	r24, 0xE8	; 232
     e8c:	9a e2       	ldi	r25, 0x2A	; 42
     e8e:	8c a7       	std	Y+44, r24	; 0x2c
     e90:	9d a7       	std	Y+45, r25	; 0x2d
     e92:	1e a6       	std	Y+46, r1	; 0x2e
     e94:	68 ec       	ldi	r22, 0xC8	; 200
     e96:	70 e0       	ldi	r23, 0x00	; 0
     e98:	84 ef       	ldi	r24, 0xF4	; 244
     e9a:	91 e0       	ldi	r25, 0x01	; 1
     e9c:	3a dc       	rcall	.-1932   	; 0x712 <tiny_calibration_synchronise_phase>
     e9e:	88 ec       	ldi	r24, 0xC8	; 200
     ea0:	90 e0       	ldi	r25, 0x00	; 0
     ea2:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     ea6:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     eaa:	81 e0       	ldi	r24, 0x01	; 1
     eac:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     eb0:	88 89       	ldd	r24, Y+16	; 0x10
     eb2:	80 68       	ori	r24, 0x80	; 128
     eb4:	88 8b       	std	Y+16, r24	; 0x10
     eb6:	88 a1       	ldd	r24, Y+32	; 0x20
     eb8:	80 68       	ori	r24, 0x80	; 128
     eba:	88 a3       	std	Y+32, r24	; 0x20
     ebc:	78 94       	sei
     ebe:	df 91       	pop	r29
     ec0:	cf 91       	pop	r28
     ec2:	1f 91       	pop	r17
     ec4:	08 95       	ret

00000ec6 <tiny_dma_set_mode_3>:
     ec6:	1f 93       	push	r17
     ec8:	cf 93       	push	r28
     eca:	df 93       	push	r29
     ecc:	f8 94       	cli
     ece:	13 e0       	ldi	r17, 0x03	; 3
     ed0:	10 93 09 20 	sts	0x2009, r17	; 0x802009 <global_mode>
     ed4:	54 de       	rcall	.-856    	; 0xb7e <tiny_dma_flush>
     ed6:	c0 e0       	ldi	r28, 0x00	; 0
     ed8:	d1 e0       	ldi	r29, 0x01	; 1
     eda:	18 a2       	std	Y+32, r1	; 0x20
     edc:	50 e4       	ldi	r21, 0x40	; 64
     ede:	58 a3       	std	Y+32, r21	; 0x20
     ee0:	84 e0       	ldi	r24, 0x04	; 4
     ee2:	88 a3       	std	Y+32, r24	; 0x20
     ee4:	19 a2       	std	Y+33, r1	; 0x21
     ee6:	1a a2       	std	Y+34, r1	; 0x22
     ee8:	4b e4       	ldi	r20, 0x4B	; 75
     eea:	4b a3       	std	Y+35, r20	; 0x23
     eec:	1c a2       	std	Y+36, r1	; 0x24
     eee:	1d a2       	std	Y+37, r1	; 0x25
     ef0:	1e a2       	std	Y+38, r1	; 0x26
     ef2:	8a e0       	ldi	r24, 0x0A	; 10
     ef4:	90 e2       	ldi	r25, 0x20	; 32
     ef6:	88 a7       	std	Y+40, r24	; 0x28
     ef8:	99 a7       	std	Y+41, r25	; 0x29
     efa:	1a a6       	std	Y+42, r1	; 0x2a
     efc:	30 ea       	ldi	r19, 0xA0	; 160
     efe:	3c a7       	std	Y+44, r19	; 0x2c
     f00:	28 e0       	ldi	r18, 0x08	; 8
     f02:	2d a7       	std	Y+45, r18	; 0x2d
     f04:	1e a6       	std	Y+46, r1	; 0x2e
     f06:	88 a1       	ldd	r24, Y+32	; 0x20
     f08:	80 6a       	ori	r24, 0xA0	; 160
     f0a:	88 a3       	std	Y+32, r24	; 0x20
     f0c:	85 e5       	ldi	r24, 0x55	; 85
     f0e:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
     f12:	1e aa       	std	Y+54, r1	; 0x36
     f14:	84 e2       	ldi	r24, 0x24	; 36
     f16:	88 ab       	std	Y+48, r24	; 0x30
     f18:	19 aa       	std	Y+49, r1	; 0x31
     f1a:	69 e5       	ldi	r22, 0x59	; 89
     f1c:	6a ab       	std	Y+50, r22	; 0x32
     f1e:	1b ab       	std	Y+51, r17	; 0x33
     f20:	e0 91 0d 20 	lds	r30, 0x200D	; 0x80200d <dacBuf_len>
     f24:	f0 91 0e 20 	lds	r31, 0x200E	; 0x80200e <dacBuf_len+0x1>
     f28:	ec ab       	std	Y+52, r30	; 0x34
     f2a:	fd ab       	std	Y+53, r31	; 0x35
     f2c:	ea ee       	ldi	r30, 0xEA	; 234
     f2e:	f3 e2       	ldi	r31, 0x23	; 35
     f30:	e8 af       	std	Y+56, r30	; 0x38
     f32:	f9 af       	std	Y+57, r31	; 0x39
     f34:	1a ae       	std	Y+58, r1	; 0x3a
     f36:	99 e3       	ldi	r25, 0x39	; 57
     f38:	9c af       	std	Y+60, r25	; 0x3c
     f3a:	10 93 3d 01 	sts	0x013D, r17	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     f3e:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     f42:	98 a9       	ldd	r25, Y+48	; 0x30
     f44:	90 68       	ori	r25, 0x80	; 128
     f46:	98 ab       	std	Y+48, r25	; 0x30
     f48:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     f4c:	e0 e4       	ldi	r30, 0x40	; 64
     f4e:	f1 e0       	ldi	r31, 0x01	; 1
     f50:	80 83       	st	Z, r24
     f52:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     f56:	60 93 42 01 	sts	0x0142, r22	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     f5a:	92 e0       	ldi	r25, 0x02	; 2
     f5c:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     f60:	60 91 0b 20 	lds	r22, 0x200B	; 0x80200b <auxDacBufLen>
     f64:	70 91 0c 20 	lds	r23, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     f68:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     f6c:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     f70:	6a ef       	ldi	r22, 0xFA	; 250
     f72:	75 e2       	ldi	r23, 0x25	; 37
     f74:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     f78:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     f7c:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     f80:	9b e3       	ldi	r25, 0x3B	; 59
     f82:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     f86:	10 93 4d 01 	sts	0x014D, r17	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     f8a:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     f8e:	90 81       	ld	r25, Z
     f90:	90 68       	ori	r25, 0x80	; 128
     f92:	90 83       	st	Z, r25
     f94:	18 8a       	std	Y+16, r1	; 0x10
     f96:	58 8b       	std	Y+16, r21	; 0x10
     f98:	88 8b       	std	Y+16, r24	; 0x10
     f9a:	19 8a       	std	Y+17, r1	; 0x11
     f9c:	85 e9       	ldi	r24, 0x95	; 149
     f9e:	8a 8b       	std	Y+18, r24	; 0x12
     fa0:	4b 8b       	std	Y+19, r20	; 0x13
     fa2:	8e ee       	ldi	r24, 0xEE	; 238
     fa4:	92 e0       	ldi	r25, 0x02	; 2
     fa6:	8c 8b       	std	Y+20, r24	; 0x14
     fa8:	9d 8b       	std	Y+21, r25	; 0x15
     faa:	38 8f       	std	Y+24, r19	; 0x18
     fac:	29 8f       	std	Y+25, r18	; 0x19
     fae:	1a 8e       	std	Y+26, r1	; 0x1a
     fb0:	8a ef       	ldi	r24, 0xFA	; 250
     fb2:	97 e2       	ldi	r25, 0x27	; 39
     fb4:	8c 8f       	std	Y+28, r24	; 0x1c
     fb6:	9d 8f       	std	Y+29, r25	; 0x1d
     fb8:	1e 8e       	std	Y+30, r1	; 0x1e
     fba:	68 ec       	ldi	r22, 0xC8	; 200
     fbc:	70 e0       	ldi	r23, 0x00	; 0
     fbe:	84 ef       	ldi	r24, 0xF4	; 244
     fc0:	91 e0       	ldi	r25, 0x01	; 1
     fc2:	a7 db       	rcall	.-2226   	; 0x712 <tiny_calibration_synchronise_phase>
     fc4:	88 ec       	ldi	r24, 0xC8	; 200
     fc6:	90 e0       	ldi	r25, 0x00	; 0
     fc8:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     fcc:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     fd0:	81 e0       	ldi	r24, 0x01	; 1
     fd2:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     fd6:	88 89       	ldd	r24, Y+16	; 0x10
     fd8:	80 68       	ori	r24, 0x80	; 128
     fda:	88 8b       	std	Y+16, r24	; 0x10
     fdc:	78 94       	sei
     fde:	df 91       	pop	r29
     fe0:	cf 91       	pop	r28
     fe2:	1f 91       	pop	r17
     fe4:	08 95       	ret

00000fe6 <tiny_dma_set_mode_4>:
     fe6:	1f 93       	push	r17
     fe8:	cf 93       	push	r28
     fea:	df 93       	push	r29
     fec:	f8 94       	cli
     fee:	14 e0       	ldi	r17, 0x04	; 4
     ff0:	10 93 09 20 	sts	0x2009, r17	; 0x802009 <global_mode>
     ff4:	c4 dd       	rcall	.-1144   	; 0xb7e <tiny_dma_flush>
     ff6:	c0 e0       	ldi	r28, 0x00	; 0
     ff8:	d1 e0       	ldi	r29, 0x01	; 1
     ffa:	18 aa       	std	Y+48, r1	; 0x30
     ffc:	80 e4       	ldi	r24, 0x40	; 64
     ffe:	88 ab       	std	Y+48, r24	; 0x30
    1000:	18 ab       	std	Y+48, r17	; 0x30
    1002:	19 aa       	std	Y+49, r1	; 0x31
    1004:	1a aa       	std	Y+50, r1	; 0x32
    1006:	3b e4       	ldi	r19, 0x4B	; 75
    1008:	3b ab       	std	Y+51, r19	; 0x33
    100a:	1c aa       	std	Y+52, r1	; 0x34
    100c:	1d aa       	std	Y+53, r1	; 0x35
    100e:	1e aa       	std	Y+54, r1	; 0x36
    1010:	8a e0       	ldi	r24, 0x0A	; 10
    1012:	90 e2       	ldi	r25, 0x20	; 32
    1014:	88 af       	std	Y+56, r24	; 0x38
    1016:	99 af       	std	Y+57, r25	; 0x39
    1018:	1a ae       	std	Y+58, r1	; 0x3a
    101a:	50 ea       	ldi	r21, 0xA0	; 160
    101c:	5c af       	std	Y+60, r21	; 0x3c
    101e:	88 e0       	ldi	r24, 0x08	; 8
    1020:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
    1024:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
    1028:	98 a9       	ldd	r25, Y+48	; 0x30
    102a:	90 6a       	ori	r25, 0xA0	; 160
    102c:	98 ab       	std	Y+48, r25	; 0x30
    102e:	95 e5       	ldi	r25, 0x55	; 85
    1030:	90 93 a0 08 	sts	0x08A0, r25	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
    1034:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
    1038:	e0 e4       	ldi	r30, 0x40	; 64
    103a:	f1 e0       	ldi	r31, 0x01	; 1
    103c:	94 e2       	ldi	r25, 0x24	; 36
    103e:	90 83       	st	Z, r25
    1040:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    1044:	29 e5       	ldi	r18, 0x59	; 89
    1046:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
    104a:	22 e0       	ldi	r18, 0x02	; 2
    104c:	20 93 43 01 	sts	0x0143, r18	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
    1050:	60 91 0b 20 	lds	r22, 0x200B	; 0x80200b <auxDacBufLen>
    1054:	70 91 0c 20 	lds	r23, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    1058:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    105c:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
    1060:	6a ef       	ldi	r22, 0xFA	; 250
    1062:	75 e2       	ldi	r23, 0x25	; 37
    1064:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
    1068:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
    106c:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    1070:	2b e3       	ldi	r18, 0x3B	; 59
    1072:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
    1076:	23 e0       	ldi	r18, 0x03	; 3
    1078:	20 93 4d 01 	sts	0x014D, r18	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    107c:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    1080:	20 81       	ld	r18, Z
    1082:	20 68       	ori	r18, 0x80	; 128
    1084:	20 83       	st	Z, r18
    1086:	98 8b       	std	Y+16, r25	; 0x10
    1088:	19 8a       	std	Y+17, r1	; 0x11
    108a:	45 e9       	ldi	r20, 0x95	; 149
    108c:	4a 8b       	std	Y+18, r20	; 0x12
    108e:	3b 8b       	std	Y+19, r19	; 0x13
    1090:	2e ee       	ldi	r18, 0xEE	; 238
    1092:	32 e0       	ldi	r19, 0x02	; 2
    1094:	2c 8b       	std	Y+20, r18	; 0x14
    1096:	3d 8b       	std	Y+21, r19	; 0x15
    1098:	58 8f       	std	Y+24, r21	; 0x18
    109a:	89 8f       	std	Y+25, r24	; 0x19
    109c:	1a 8e       	std	Y+26, r1	; 0x1a
    109e:	6a ef       	ldi	r22, 0xFA	; 250
    10a0:	77 e2       	ldi	r23, 0x27	; 39
    10a2:	6c 8f       	std	Y+28, r22	; 0x1c
    10a4:	7d 8f       	std	Y+29, r23	; 0x1d
    10a6:	1e 8e       	std	Y+30, r1	; 0x1e
    10a8:	98 a3       	std	Y+32, r25	; 0x20
    10aa:	19 a2       	std	Y+33, r1	; 0x21
    10ac:	4a a3       	std	Y+34, r20	; 0x22
    10ae:	9a e4       	ldi	r25, 0x4A	; 74
    10b0:	9b a3       	std	Y+35, r25	; 0x23
    10b2:	2c a3       	std	Y+36, r18	; 0x24
    10b4:	3d a3       	std	Y+37, r19	; 0x25
    10b6:	93 ec       	ldi	r25, 0xC3	; 195
    10b8:	98 a7       	std	Y+40, r25	; 0x28
    10ba:	89 a7       	std	Y+41, r24	; 0x29
    10bc:	1a a6       	std	Y+42, r1	; 0x2a
    10be:	88 ee       	ldi	r24, 0xE8	; 232
    10c0:	9a e2       	ldi	r25, 0x2A	; 42
    10c2:	8c a7       	std	Y+44, r24	; 0x2c
    10c4:	9d a7       	std	Y+45, r25	; 0x2d
    10c6:	1e a6       	std	Y+46, r1	; 0x2e
    10c8:	68 ec       	ldi	r22, 0xC8	; 200
    10ca:	70 e0       	ldi	r23, 0x00	; 0
    10cc:	84 ef       	ldi	r24, 0xF4	; 244
    10ce:	91 e0       	ldi	r25, 0x01	; 1
    10d0:	20 db       	rcall	.-2496   	; 0x712 <tiny_calibration_synchronise_phase>
    10d2:	88 ec       	ldi	r24, 0xC8	; 200
    10d4:	90 e0       	ldi	r25, 0x00	; 0
    10d6:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
    10da:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
    10de:	81 e0       	ldi	r24, 0x01	; 1
    10e0:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
    10e4:	88 89       	ldd	r24, Y+16	; 0x10
    10e6:	80 68       	ori	r24, 0x80	; 128
    10e8:	88 8b       	std	Y+16, r24	; 0x10
    10ea:	88 a1       	ldd	r24, Y+32	; 0x20
    10ec:	80 68       	ori	r24, 0x80	; 128
    10ee:	88 a3       	std	Y+32, r24	; 0x20
    10f0:	78 94       	sei
    10f2:	df 91       	pop	r29
    10f4:	cf 91       	pop	r28
    10f6:	1f 91       	pop	r17
    10f8:	08 95       	ret

000010fa <tiny_dma_set_mode_5>:
    10fa:	ff cf       	rjmp	.-2      	; 0x10fa <tiny_dma_set_mode_5>

000010fc <tiny_dma_set_mode_6>:
    10fc:	cf 93       	push	r28
    10fe:	df 93       	push	r29
    1100:	f8 94       	cli
    1102:	86 e0       	ldi	r24, 0x06	; 6
    1104:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <global_mode>
    1108:	3a dd       	rcall	.-1420   	; 0xb7e <tiny_dma_flush>
    110a:	c0 e0       	ldi	r28, 0x00	; 0
    110c:	d1 e0       	ldi	r29, 0x01	; 1
    110e:	1e aa       	std	Y+54, r1	; 0x36
    1110:	84 e2       	ldi	r24, 0x24	; 36
    1112:	88 ab       	std	Y+48, r24	; 0x30
    1114:	19 aa       	std	Y+49, r1	; 0x31
    1116:	39 e5       	ldi	r19, 0x59	; 89
    1118:	3a ab       	std	Y+50, r19	; 0x32
    111a:	93 e0       	ldi	r25, 0x03	; 3
    111c:	9b ab       	std	Y+51, r25	; 0x33
    111e:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
    1122:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
    1126:	4c ab       	std	Y+52, r20	; 0x34
    1128:	5d ab       	std	Y+53, r21	; 0x35
    112a:	4a ee       	ldi	r20, 0xEA	; 234
    112c:	53 e2       	ldi	r21, 0x23	; 35
    112e:	48 af       	std	Y+56, r20	; 0x38
    1130:	59 af       	std	Y+57, r21	; 0x39
    1132:	1a ae       	std	Y+58, r1	; 0x3a
    1134:	29 e3       	ldi	r18, 0x39	; 57
    1136:	2c af       	std	Y+60, r18	; 0x3c
    1138:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
    113c:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
    1140:	28 a9       	ldd	r18, Y+48	; 0x30
    1142:	20 68       	ori	r18, 0x80	; 128
    1144:	28 ab       	std	Y+48, r18	; 0x30
    1146:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
    114a:	e0 e4       	ldi	r30, 0x40	; 64
    114c:	f1 e0       	ldi	r31, 0x01	; 1
    114e:	80 83       	st	Z, r24
    1150:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    1154:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
    1158:	32 e0       	ldi	r19, 0x02	; 2
    115a:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
    115e:	40 91 0b 20 	lds	r20, 0x200B	; 0x80200b <auxDacBufLen>
    1162:	50 91 0c 20 	lds	r21, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    1166:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    116a:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
    116e:	4a ef       	ldi	r20, 0xFA	; 250
    1170:	55 e2       	ldi	r21, 0x25	; 37
    1172:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
    1176:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
    117a:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    117e:	2b e3       	ldi	r18, 0x3B	; 59
    1180:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
    1184:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    1188:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    118c:	20 81       	ld	r18, Z
    118e:	20 68       	ori	r18, 0x80	; 128
    1190:	20 83       	st	Z, r18
    1192:	18 8a       	std	Y+16, r1	; 0x10
    1194:	20 e4       	ldi	r18, 0x40	; 64
    1196:	28 8b       	std	Y+16, r18	; 0x10
    1198:	88 8b       	std	Y+16, r24	; 0x10
    119a:	99 8b       	std	Y+17, r25	; 0x11
    119c:	95 e9       	ldi	r25, 0x95	; 149
    119e:	9a 8b       	std	Y+18, r25	; 0x12
    11a0:	90 e1       	ldi	r25, 0x10	; 16
    11a2:	9b 8b       	std	Y+19, r25	; 0x13
    11a4:	4c ed       	ldi	r20, 0xDC	; 220
    11a6:	55 e0       	ldi	r21, 0x05	; 5
    11a8:	4c 8b       	std	Y+20, r20	; 0x14
    11aa:	5d 8b       	std	Y+21, r21	; 0x15
    11ac:	88 8f       	std	Y+24, r24	; 0x18
    11ae:	39 8f       	std	Y+25, r19	; 0x19
    11b0:	1a 8e       	std	Y+26, r1	; 0x1a
    11b2:	8a ef       	ldi	r24, 0xFA	; 250
    11b4:	97 e2       	ldi	r25, 0x27	; 39
    11b6:	8c 8f       	std	Y+28, r24	; 0x1c
    11b8:	9d 8f       	std	Y+29, r25	; 0x1d
    11ba:	1e 8e       	std	Y+30, r1	; 0x1e
    11bc:	68 ec       	ldi	r22, 0xC8	; 200
    11be:	70 e0       	ldi	r23, 0x00	; 0
    11c0:	84 ef       	ldi	r24, 0xF4	; 244
    11c2:	91 e0       	ldi	r25, 0x01	; 1
    11c4:	a6 da       	rcall	.-2740   	; 0x712 <tiny_calibration_synchronise_phase>
    11c6:	80 e3       	ldi	r24, 0x30	; 48
    11c8:	92 e0       	ldi	r25, 0x02	; 2
    11ca:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
    11ce:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
    11d2:	81 e0       	ldi	r24, 0x01	; 1
    11d4:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
    11d8:	88 89       	ldd	r24, Y+16	; 0x10
    11da:	80 68       	ori	r24, 0x80	; 128
    11dc:	88 8b       	std	Y+16, r24	; 0x10
    11de:	78 94       	sei
    11e0:	df 91       	pop	r29
    11e2:	cf 91       	pop	r28
    11e4:	08 95       	ret

000011e6 <tiny_dma_set_mode_7>:
    11e6:	87 e0       	ldi	r24, 0x07	; 7
    11e8:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <global_mode>
    11ec:	c8 dc       	rcall	.-1648   	; 0xb7e <tiny_dma_flush>
    11ee:	e0 e0       	ldi	r30, 0x00	; 0
    11f0:	f1 e0       	ldi	r31, 0x01	; 1
    11f2:	16 aa       	std	Z+54, r1	; 0x36
    11f4:	94 e2       	ldi	r25, 0x24	; 36
    11f6:	90 ab       	std	Z+48, r25	; 0x30
    11f8:	11 aa       	std	Z+49, r1	; 0x31
    11fa:	39 e5       	ldi	r19, 0x59	; 89
    11fc:	32 ab       	std	Z+50, r19	; 0x32
    11fe:	83 e0       	ldi	r24, 0x03	; 3
    1200:	83 ab       	std	Z+51, r24	; 0x33
    1202:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
    1206:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
    120a:	44 ab       	std	Z+52, r20	; 0x34
    120c:	55 ab       	std	Z+53, r21	; 0x35
    120e:	4a ee       	ldi	r20, 0xEA	; 234
    1210:	53 e2       	ldi	r21, 0x23	; 35
    1212:	40 af       	std	Z+56, r20	; 0x38
    1214:	51 af       	std	Z+57, r21	; 0x39
    1216:	12 ae       	std	Z+58, r1	; 0x3a
    1218:	29 e3       	ldi	r18, 0x39	; 57
    121a:	24 af       	std	Z+60, r18	; 0x3c
    121c:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
    1220:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
    1224:	20 a9       	ldd	r18, Z+48	; 0x30
    1226:	20 68       	ori	r18, 0x80	; 128
    1228:	20 ab       	std	Z+48, r18	; 0x30
    122a:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
    122e:	a0 e4       	ldi	r26, 0x40	; 64
    1230:	b1 e0       	ldi	r27, 0x01	; 1
    1232:	9c 93       	st	X, r25
    1234:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    1238:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
    123c:	32 e0       	ldi	r19, 0x02	; 2
    123e:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
    1242:	40 91 0b 20 	lds	r20, 0x200B	; 0x80200b <auxDacBufLen>
    1246:	50 91 0c 20 	lds	r21, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    124a:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    124e:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
    1252:	4a ef       	ldi	r20, 0xFA	; 250
    1254:	55 e2       	ldi	r21, 0x25	; 37
    1256:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
    125a:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
    125e:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    1262:	2b e3       	ldi	r18, 0x3B	; 59
    1264:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
    1268:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    126c:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    1270:	2c 91       	ld	r18, X
    1272:	20 68       	ori	r18, 0x80	; 128
    1274:	2c 93       	st	X, r18
    1276:	10 8a       	std	Z+16, r1	; 0x10
    1278:	20 e4       	ldi	r18, 0x40	; 64
    127a:	20 8b       	std	Z+16, r18	; 0x10
    127c:	25 e0       	ldi	r18, 0x05	; 5
    127e:	20 8b       	std	Z+16, r18	; 0x10
    1280:	81 8b       	std	Z+17, r24	; 0x11
    1282:	81 e9       	ldi	r24, 0x91	; 145
    1284:	82 8b       	std	Z+18, r24	; 0x12
    1286:	80 e1       	ldi	r24, 0x10	; 16
    1288:	83 8b       	std	Z+19, r24	; 0x13
    128a:	4e ee       	ldi	r20, 0xEE	; 238
    128c:	52 e0       	ldi	r21, 0x02	; 2
    128e:	44 8b       	std	Z+20, r20	; 0x14
    1290:	55 8b       	std	Z+21, r21	; 0x15
    1292:	90 8f       	std	Z+24, r25	; 0x18
    1294:	31 8f       	std	Z+25, r19	; 0x19
    1296:	12 8e       	std	Z+26, r1	; 0x1a
    1298:	8a ef       	ldi	r24, 0xFA	; 250
    129a:	97 e2       	ldi	r25, 0x27	; 39
    129c:	84 8f       	std	Z+28, r24	; 0x1c
    129e:	95 8f       	std	Z+29, r25	; 0x1d
    12a0:	16 8e       	std	Z+30, r1	; 0x1e
    12a2:	80 89       	ldd	r24, Z+16	; 0x10
    12a4:	80 68       	ori	r24, 0x80	; 128
    12a6:	80 8b       	std	Z+16, r24	; 0x10
    12a8:	08 95       	ret

000012aa <__vector_6>:
}

ISR(DMA_CH0_vect){
    12aa:	1f 92       	push	r1
    12ac:	0f 92       	push	r0
    12ae:	0f b6       	in	r0, 0x3f	; 63
    12b0:	0f 92       	push	r0
    12b2:	11 24       	eor	r1, r1
    12b4:	8f 93       	push	r24
    12b6:	9f 93       	push	r25
    12b8:	ef 93       	push	r30
    12ba:	ff 93       	push	r31
	DMA.INTFLAGS = 0x01;
    12bc:	81 e0       	ldi	r24, 0x01	; 1
    12be:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
	dma_ch0_ran++;
    12c2:	80 91 cc 23 	lds	r24, 0x23CC	; 0x8023cc <dma_ch0_ran>
    12c6:	90 91 cd 23 	lds	r25, 0x23CD	; 0x8023cd <dma_ch0_ran+0x1>
    12ca:	01 96       	adiw	r24, 0x01	; 1
    12cc:	80 93 cc 23 	sts	0x23CC, r24	; 0x8023cc <dma_ch0_ran>
    12d0:	90 93 cd 23 	sts	0x23CD, r25	; 0x8023cd <dma_ch0_ran+0x1>
	uds.dma_ch0_cntL = dma_ch0_ran & 0xff;
    12d4:	80 91 cc 23 	lds	r24, 0x23CC	; 0x8023cc <dma_ch0_ran>
    12d8:	90 91 cd 23 	lds	r25, 0x23CD	; 0x8023cd <dma_ch0_ran+0x1>
    12dc:	ee ec       	ldi	r30, 0xCE	; 206
    12de:	f3 e2       	ldi	r31, 0x23	; 35
    12e0:	87 8b       	std	Z+23, r24	; 0x17
	uds.dma_ch0_cntH = (dma_ch0_ran >> 8) & 0xff;
    12e2:	80 91 cc 23 	lds	r24, 0x23CC	; 0x8023cc <dma_ch0_ran>
    12e6:	90 91 cd 23 	lds	r25, 0x23CD	; 0x8023cd <dma_ch0_ran+0x1>
    12ea:	90 8f       	std	Z+24, r25	; 0x18
}
    12ec:	ff 91       	pop	r31
    12ee:	ef 91       	pop	r30
    12f0:	9f 91       	pop	r25
    12f2:	8f 91       	pop	r24
    12f4:	0f 90       	pop	r0
    12f6:	0f be       	out	0x3f, r0	; 63
    12f8:	0f 90       	pop	r0
    12fa:	1f 90       	pop	r1
    12fc:	18 95       	reti

000012fe <__vector_7>:

ISR(DMA_CH1_vect){
    12fe:	1f 92       	push	r1
    1300:	0f 92       	push	r0
    1302:	0f b6       	in	r0, 0x3f	; 63
    1304:	0f 92       	push	r0
    1306:	11 24       	eor	r1, r1
    1308:	8f 93       	push	r24
    130a:	9f 93       	push	r25
    130c:	ef 93       	push	r30
    130e:	ff 93       	push	r31
	DMA.INTFLAGS = 0x02;
    1310:	82 e0       	ldi	r24, 0x02	; 2
    1312:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
	dma_ch1_ran++;
    1316:	80 91 ca 23 	lds	r24, 0x23CA	; 0x8023ca <dma_ch1_ran>
    131a:	90 91 cb 23 	lds	r25, 0x23CB	; 0x8023cb <dma_ch1_ran+0x1>
    131e:	01 96       	adiw	r24, 0x01	; 1
    1320:	80 93 ca 23 	sts	0x23CA, r24	; 0x8023ca <dma_ch1_ran>
    1324:	90 93 cb 23 	sts	0x23CB, r25	; 0x8023cb <dma_ch1_ran+0x1>
	uds.dma_ch1_cntL = dma_ch1_ran & 0xff;
    1328:	80 91 ca 23 	lds	r24, 0x23CA	; 0x8023ca <dma_ch1_ran>
    132c:	90 91 cb 23 	lds	r25, 0x23CB	; 0x8023cb <dma_ch1_ran+0x1>
    1330:	ee ec       	ldi	r30, 0xCE	; 206
    1332:	f3 e2       	ldi	r31, 0x23	; 35
    1334:	81 8f       	std	Z+25, r24	; 0x19
	uds.dma_ch1_cntH = (dma_ch1_ran >> 8) & 0xff;
    1336:	80 91 ca 23 	lds	r24, 0x23CA	; 0x8023ca <dma_ch1_ran>
    133a:	90 91 cb 23 	lds	r25, 0x23CB	; 0x8023cb <dma_ch1_ran+0x1>
    133e:	92 8f       	std	Z+26, r25	; 0x1a
}
    1340:	ff 91       	pop	r31
    1342:	ef 91       	pop	r30
    1344:	9f 91       	pop	r25
    1346:	8f 91       	pop	r24
    1348:	0f 90       	pop	r0
    134a:	0f be       	out	0x3f, r0	; 63
    134c:	0f 90       	pop	r0
    134e:	1f 90       	pop	r1
    1350:	18 95       	reti

00001352 <tiny_timer_setup>:
#define PSU_PER 2048	
#define jump 6

void tiny_timer_setup(void){
	//Turn everything on!
		PR.PRPC &= 0b11111100; //Enable TCC0, TCC1
    1352:	e0 e7       	ldi	r30, 0x70	; 112
    1354:	f0 e0       	ldi	r31, 0x00	; 0
    1356:	83 81       	ldd	r24, Z+3	; 0x03
    1358:	8c 7f       	andi	r24, 0xFC	; 252
    135a:	83 83       	std	Z+3, r24	; 0x03
		PR.PRPD &= 0b11111100; //Enable TCD0, TCD1
    135c:	84 81       	ldd	r24, Z+4	; 0x04
    135e:	8c 7f       	andi	r24, 0xFC	; 252
    1360:	84 83       	std	Z+4, r24	; 0x04
		PR.PRGEN &= 0b11111101; //Enable EVSYS
    1362:	80 81       	ld	r24, Z
    1364:	8d 7f       	andi	r24, 0xFD	; 253
    1366:	80 83       	st	Z, r24
	
	//Set up EVSYS
		EVSYS.CH2MUX = TCDAC_OVF;
    1368:	e0 e8       	ldi	r30, 0x80	; 128
    136a:	f1 e0       	ldi	r31, 0x01	; 1
    136c:	80 ec       	ldi	r24, 0xC0	; 192
    136e:	82 83       	std	Z+2, r24	; 0x02
		EVSYS.CH2CTRL = 0x00; //No filtering or Quadrature stuff
    1370:	12 86       	std	Z+10, r1	; 0x0a
		
		EVSYS.CH1MUX = TCDAC_AUX_OVF;
    1372:	88 ec       	ldi	r24, 0xC8	; 200
    1374:	81 83       	std	Z+1, r24	; 0x01
		EVSYS.CH1CTRL = 0x00; //No filtering or Quadrature stuff
    1376:	11 86       	std	Z+9, r1	; 0x09
			
	//Waveform (50Hz sin wave)
		TC_DAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
    1378:	a0 e0       	ldi	r26, 0x00	; 0
    137a:	b8 e0       	ldi	r27, 0x08	; 8
    137c:	34 e0       	ldi	r19, 0x04	; 4
    137e:	3c 93       	st	X, r19
		TC_DAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
    1380:	23 e0       	ldi	r18, 0x03	; 3
    1382:	11 96       	adiw	r26, 0x01	; 1
    1384:	2c 93       	st	X, r18
    1386:	11 97       	sbiw	r26, 0x01	; 1
		TC_DAC.CTRLE = TC_BYTEM_NORMAL_gc;
    1388:	14 96       	adiw	r26, 0x04	; 4
    138a:	1c 92       	st	X, r1
    138c:	14 97       	sbiw	r26, 0x04	; 4
		TC_DAC.PER = 469;
    138e:	85 ed       	ldi	r24, 0xD5	; 213
    1390:	91 e0       	ldi	r25, 0x01	; 1
    1392:	96 96       	adiw	r26, 0x26	; 38
    1394:	8d 93       	st	X+, r24
    1396:	9c 93       	st	X, r25
    1398:	97 97       	sbiw	r26, 0x27	; 39
		TC_DAC.INTCTRLA = 0x00;
    139a:	16 96       	adiw	r26, 0x06	; 6
    139c:	1c 92       	st	X, r1
    139e:	16 97       	sbiw	r26, 0x06	; 6
	//Aux channel (blank 50Hz)
		TC_AUXDAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
    13a0:	e0 e4       	ldi	r30, 0x40	; 64
    13a2:	f8 e0       	ldi	r31, 0x08	; 8
    13a4:	30 83       	st	Z, r19
		TC_AUXDAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
    13a6:	21 83       	std	Z+1, r18	; 0x01
		TC_AUXDAC.CTRLE = TC_BYTEM_NORMAL_gc;
    13a8:	14 82       	std	Z+4, r1	; 0x04
		TC_AUXDAC.PER = 469;
    13aa:	86 a3       	std	Z+38, r24	; 0x26
    13ac:	97 a3       	std	Z+39, r25	; 0x27
		TC_AUXDAC.INTCTRLA = 0x00;
    13ae:	16 82       	std	Z+6, r1	; 0x06
	
	//PSU 
		PORTD.DIR |= 0b00010000;
    13b0:	e0 e6       	ldi	r30, 0x60	; 96
    13b2:	f6 e0       	ldi	r31, 0x06	; 6
    13b4:	80 81       	ld	r24, Z
    13b6:	80 61       	ori	r24, 0x10	; 16
    13b8:	80 83       	st	Z, r24
		TC_PSU.CTRLB = 0x10 | TC_WGMODE_SINGLESLOPE_gc;  //CCAEN is set
    13ba:	e0 e4       	ldi	r30, 0x40	; 64
    13bc:	f9 e0       	ldi	r31, 0x09	; 9
    13be:	83 e1       	ldi	r24, 0x13	; 19
    13c0:	81 83       	std	Z+1, r24	; 0x01
		TC_PSU.CTRLE = TC_BYTEM_NORMAL_gc;
    13c2:	14 82       	std	Z+4, r1	; 0x04
		TC_PSU.INTCTRLA = TC_OVFINTLVL_MED_gc;
    13c4:	82 e0       	ldi	r24, 0x02	; 2
    13c6:	86 83       	std	Z+6, r24	; 0x06
		TC_PSU.PER = PSU_PER;  // Max value of CNT
    13c8:	a6 a3       	std	Z+38, r26	; 0x26
    13ca:	b7 a3       	std	Z+39, r27	; 0x27
		TC_PSU.CCA = 0; //Initial Duty cycle of 0%
    13cc:	10 a6       	std	Z+40, r1	; 0x28
    13ce:	11 a6       	std	Z+41, r1	; 0x29
		TC_PSU.CTRLA = TC_CLKSEL_DIV1_gc;
    13d0:	81 e0       	ldi	r24, 0x01	; 1
    13d2:	80 83       	st	Z, r24
    13d4:	08 95       	ret

000013d6 <__vector_83>:
		TCC1.PER = 1800;  // Max value of CNT
		TCC1.CTRLA = TC_CLKSEL_DIV1_gc;
		*/
}

ISR(TC_PSU_OVF){
    13d6:	1f 92       	push	r1
    13d8:	0f 92       	push	r0
    13da:	0f b6       	in	r0, 0x3f	; 63
    13dc:	0f 92       	push	r0
    13de:	11 24       	eor	r1, r1
    13e0:	2f 93       	push	r18
    13e2:	3f 93       	push	r19
    13e4:	4f 93       	push	r20
    13e6:	5f 93       	push	r21
    13e8:	8f 93       	push	r24
    13ea:	9f 93       	push	r25
    13ec:	ef 93       	push	r30
    13ee:	ff 93       	push	r31
    13f0:	cf 93       	push	r28
    13f2:	df 93       	push	r29
    13f4:	1f 92       	push	r1
    13f6:	cd b7       	in	r28, 0x3d	; 61
    13f8:	de b7       	in	r29, 0x3e	; 62
	char tempvar;
	char err;
	volatile char nothing;
	TC_PSU.INTFLAGS = 0xff;
    13fa:	8f ef       	ldi	r24, 0xFF	; 255
    13fc:	80 93 4c 09 	sts	0x094C, r24	; 0x80094c <__TEXT_REGION_LENGTH__+0x70094c>
	if (global_mode == 7){
    1400:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
    1404:	87 30       	cpi	r24, 0x07	; 7
    1406:	31 f4       	brne	.+12     	; 0x1414 <__vector_83+0x3e>
		nothing = ADCA.CH1.RESL;
    1408:	e0 e0       	ldi	r30, 0x00	; 0
    140a:	f2 e0       	ldi	r31, 0x02	; 2
    140c:	84 a5       	ldd	r24, Z+44	; 0x2c
    140e:	89 83       	std	Y+1, r24	; 0x01
		tempvar = ADCA.CH1.RESH;
    1410:	95 a5       	ldd	r25, Z+45	; 0x2d
    1412:	02 c0       	rjmp	.+4      	; 0x1418 <__vector_83+0x42>
	}
	else{
		tempvar = ADCA.CH1.RESL;
    1414:	90 91 2c 02 	lds	r25, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
	}
	//tempvar = (global_mode == 7 ? (char) ADCA.CH1.RESH : (char) ADCA.CH1.RESL);
	//test_byte = tempvar;

	err = (char) (PSU_target - tempvar);
    1418:	80 91 e7 20 	lds	r24, 0x20E7	; 0x8020e7 <PSU_target>
    141c:	89 1b       	sub	r24, r25
	if ((err > 1) & ((unsigned short) TC_PSU.CCA < PSU_PER - jump) ){
    141e:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1422:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    1426:	91 e0       	ldi	r25, 0x01	; 1
    1428:	82 30       	cpi	r24, 0x02	; 2
    142a:	0c f4       	brge	.+2      	; 0x142e <__vector_83+0x58>
    142c:	90 e0       	ldi	r25, 0x00	; 0
    142e:	99 23       	and	r25, r25
    1430:	c9 f0       	breq	.+50     	; 0x1464 <__vector_83+0x8e>
    1432:	91 e0       	ldi	r25, 0x01	; 1
    1434:	2a 3f       	cpi	r18, 0xFA	; 250
    1436:	37 40       	sbci	r19, 0x07	; 7
    1438:	08 f0       	brcs	.+2      	; 0x143c <__vector_83+0x66>
    143a:	90 e0       	ldi	r25, 0x00	; 0
    143c:	99 23       	and	r25, r25
    143e:	91 f0       	breq	.+36     	; 0x1464 <__vector_83+0x8e>
		TC_PSU.CCABUF = TC_PSU.CCA + ((err > 8) ? jump : 1);
    1440:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1444:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    1448:	89 30       	cpi	r24, 0x09	; 9
    144a:	1c f4       	brge	.+6      	; 0x1452 <__vector_83+0x7c>
    144c:	81 e0       	ldi	r24, 0x01	; 1
    144e:	90 e0       	ldi	r25, 0x00	; 0
    1450:	02 c0       	rjmp	.+4      	; 0x1456 <__vector_83+0x80>
    1452:	86 e0       	ldi	r24, 0x06	; 6
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	82 0f       	add	r24, r18
    1458:	93 1f       	adc	r25, r19
    145a:	80 93 78 09 	sts	0x0978, r24	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    145e:	90 93 79 09 	sts	0x0979, r25	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
    1462:	23 c0       	rjmp	.+70     	; 0x14aa <__vector_83+0xd4>
	}
	else if ((err < -1) & ((unsigned short) TC_PSU.CCA > jump)){
    1464:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1468:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    146c:	91 e0       	ldi	r25, 0x01	; 1
    146e:	8f 3f       	cpi	r24, 0xFF	; 255
    1470:	0c f0       	brlt	.+2      	; 0x1474 <__vector_83+0x9e>
    1472:	90 e0       	ldi	r25, 0x00	; 0
    1474:	99 23       	and	r25, r25
    1476:	c9 f0       	breq	.+50     	; 0x14aa <__vector_83+0xd4>
    1478:	91 e0       	ldi	r25, 0x01	; 1
    147a:	27 30       	cpi	r18, 0x07	; 7
    147c:	31 05       	cpc	r19, r1
    147e:	08 f4       	brcc	.+2      	; 0x1482 <__vector_83+0xac>
    1480:	90 e0       	ldi	r25, 0x00	; 0
    1482:	99 23       	and	r25, r25
    1484:	91 f0       	breq	.+36     	; 0x14aa <__vector_83+0xd4>
		TC_PSU.CCABUF = TC_PSU.CCA - ((err < -8) ? jump : 1);
    1486:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    148a:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    148e:	88 3f       	cpi	r24, 0xF8	; 248
    1490:	1c f0       	brlt	.+6      	; 0x1498 <__vector_83+0xc2>
    1492:	81 e0       	ldi	r24, 0x01	; 1
    1494:	90 e0       	ldi	r25, 0x00	; 0
    1496:	02 c0       	rjmp	.+4      	; 0x149c <__vector_83+0xc6>
    1498:	86 e0       	ldi	r24, 0x06	; 6
    149a:	90 e0       	ldi	r25, 0x00	; 0
    149c:	a9 01       	movw	r20, r18
    149e:	48 1b       	sub	r20, r24
    14a0:	59 0b       	sbc	r21, r25
    14a2:	40 93 78 09 	sts	0x0978, r20	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    14a6:	50 93 79 09 	sts	0x0979, r21	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
	}
    14aa:	0f 90       	pop	r0
    14ac:	df 91       	pop	r29
    14ae:	cf 91       	pop	r28
    14b0:	ff 91       	pop	r31
    14b2:	ef 91       	pop	r30
    14b4:	9f 91       	pop	r25
    14b6:	8f 91       	pop	r24
    14b8:	5f 91       	pop	r21
    14ba:	4f 91       	pop	r20
    14bc:	3f 91       	pop	r19
    14be:	2f 91       	pop	r18
    14c0:	0f 90       	pop	r0
    14c2:	0f be       	out	0x3f, r0	; 63
    14c4:	0f 90       	pop	r0
    14c6:	1f 90       	pop	r1
    14c8:	18 95       	reti

000014ca <tiny_uart_setup>:
#include "tiny_uart.h"
#include "globals.h"


void tiny_uart_setup(void){
	PR.PRPC &= 0b11101111;
    14ca:	e0 e7       	ldi	r30, 0x70	; 112
    14cc:	f0 e0       	ldi	r31, 0x00	; 0
    14ce:	83 81       	ldd	r24, Z+3	; 0x03
    14d0:	8f 7e       	andi	r24, 0xEF	; 239
    14d2:	83 83       	std	Z+3, r24	; 0x03
	//PR.PRPE &= 0b11111110;  ???
	
	PORTC.DIR |= 0b10101010;
    14d4:	e0 e4       	ldi	r30, 0x40	; 64
    14d6:	f6 e0       	ldi	r31, 0x06	; 6
    14d8:	80 81       	ld	r24, Z
    14da:	8a 6a       	ori	r24, 0xAA	; 170
    14dc:	80 83       	st	Z, r24
	PORTC.OUT = 0xff;
    14de:	8f ef       	ldi	r24, 0xFF	; 255
    14e0:	84 83       	std	Z+4, r24	; 0x04
	PORTC.PIN2CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
    14e2:	88 e5       	ldi	r24, 0x58	; 88
    14e4:	82 8b       	std	Z+18, r24	; 0x12
	//PORTC.REMAP = 0x10; //Remap USART to [7:4]
	//#ifndef VERO
//		PORTC.REMAP = 0x20; //Swap MOSI and SCK - for small boards only!!!
	//#endif
	
	USARTC0.CTRLA = USART_RXCINTLVL_HI_gc;
    14e6:	e0 ea       	ldi	r30, 0xA0	; 160
    14e8:	f8 e0       	ldi	r31, 0x08	; 8
    14ea:	80 e3       	ldi	r24, 0x30	; 48
    14ec:	83 83       	std	Z+3, r24	; 0x03
	USARTC0.CTRLC = USART_CMODE_MSPI_gc | 0b00000100; //LSB received first, UPCHA disabled
    14ee:	84 ec       	ldi	r24, 0xC4	; 196
    14f0:	85 83       	std	Z+5, r24	; 0x05
	#if OVERCLOCK == 48
		USARTC0.BAUDCTRLA = 7;  	//BSEL = fper/(2fbaud) -1;  48/(2*3) - 1 = 7
	#else
		USARTC0.BAUDCTRLA = 3;  	//BSEL = fper/(2fbaud) -1;  24/(2*3) - 1 = 3
    14f2:	83 e0       	ldi	r24, 0x03	; 3
    14f4:	86 83       	std	Z+6, r24	; 0x06
	#endif
	USARTC0.BAUDCTRLB = 0x00;// USART_BSCALE0_bm goes to 1.5MHz for some reason;
    14f6:	17 82       	std	Z+7, r1	; 0x07
	USARTC0.CTRLB = USART_RXEN_bm | USART_TXEN_bm;
    14f8:	88 e1       	ldi	r24, 0x18	; 24
    14fa:	84 83       	std	Z+4, r24	; 0x04
    14fc:	08 95       	ret

000014fe <tiny_spi_setup>:
}


void tiny_spi_setup(void){
	//Power Reduction disable
	PR.PRPC &= 0b11110111;
    14fe:	e0 e7       	ldi	r30, 0x70	; 112
    1500:	f0 e0       	ldi	r31, 0x00	; 0
    1502:	83 81       	ldd	r24, Z+3	; 0x03
    1504:	87 7f       	andi	r24, 0xF7	; 247
    1506:	83 83       	std	Z+3, r24	; 0x03
	
	//SPI enable
	SPIC.CTRL = SPI_ENABLE_bm;  //Slave mode
    1508:	e0 ec       	ldi	r30, 0xC0	; 192
    150a:	f8 e0       	ldi	r31, 0x08	; 8
    150c:	80 e4       	ldi	r24, 0x40	; 64
    150e:	80 83       	st	Z, r24
	SPIC.INTCTRL = SPI_INTLVL_OFF_gc;
    1510:	11 82       	std	Z+1, r1	; 0x01
	//#ifdef VERO
		PORTC.PIN5CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
    1512:	88 e5       	ldi	r24, 0x58	; 88
    1514:	80 93 55 06 	sts	0x0655, r24	; 0x800655 <__TEXT_REGION_LENGTH__+0x700655>
    1518:	08 95       	ret

0000151a <__vector_24>:
	//#endif
		
	return;
}

ISR(SPIC_INT_vect){
    151a:	1f 92       	push	r1
    151c:	0f 92       	push	r0
    151e:	0f b6       	in	r0, 0x3f	; 63
    1520:	0f 92       	push	r0
    1522:	11 24       	eor	r1, r1
	asm("nop");
    1524:	00 00       	nop
}
    1526:	0f 90       	pop	r0
    1528:	0f be       	out	0x3f, r0	; 63
    152a:	0f 90       	pop	r0
    152c:	1f 90       	pop	r1
    152e:	18 95       	reti

00001530 <__vector_25>:

ISR(USARTC0_RXC_vect){
    1530:	1f 92       	push	r1
    1532:	0f 92       	push	r0
    1534:	0f b6       	in	r0, 0x3f	; 63
    1536:	0f 92       	push	r0
    1538:	11 24       	eor	r1, r1
    153a:	8f 93       	push	r24
    153c:	ef 93       	push	r30
    153e:	ff 93       	push	r31
	unsigned char temp = USARTC0.DATA;
    1540:	e0 ea       	ldi	r30, 0xA0	; 160
    1542:	f8 e0       	ldi	r31, 0x08	; 8
    1544:	80 81       	ld	r24, Z
	USARTC0.DATA = temp;
    1546:	80 83       	st	Z, r24
    1548:	ff 91       	pop	r31
    154a:	ef 91       	pop	r30
    154c:	8f 91       	pop	r24
    154e:	0f 90       	pop	r0
    1550:	0f be       	out	0x3f, r0	; 63
    1552:	0f 90       	pop	r0
    1554:	1f 90       	pop	r1
    1556:	18 95       	reti

00001558 <sysclk_enable_module>:
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1558:	9f b7       	in	r25, 0x3f	; 63
    155a:	f8 94       	cli
    155c:	e8 2f       	mov	r30, r24
    155e:	f0 e0       	ldi	r31, 0x00	; 0
    1560:	e0 59       	subi	r30, 0x90	; 144
    1562:	ff 4f       	sbci	r31, 0xFF	; 255
    1564:	60 95       	com	r22
    1566:	80 81       	ld	r24, Z
    1568:	68 23       	and	r22, r24
    156a:	60 83       	st	Z, r22
    156c:	9f bf       	out	0x3f, r25	; 63
    156e:	08 95       	ret

00001570 <sysclk_enable_usb>:

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    1570:	86 30       	cpi	r24, 0x06	; 6
    1572:	11 f0       	breq	.+4      	; 0x1578 <sysclk_enable_usb+0x8>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    1574:	60 e0       	ldi	r22, 0x00	; 0
    1576:	01 c0       	rjmp	.+2      	; 0x157a <sysclk_enable_usb+0xa>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    1578:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    157a:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    157e:	81 fd       	sbrc	r24, 1
    1580:	26 c0       	rjmp	.+76     	; 0x15ce <sysclk_enable_usb+0x5e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1582:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    1584:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    1586:	e0 e5       	ldi	r30, 0x50	; 80
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	80 81       	ld	r24, Z
    158c:	82 60       	ori	r24, 0x02	; 2
    158e:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1590:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1592:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    1594:	81 ff       	sbrs	r24, 1
    1596:	fd cf       	rjmp	.-6      	; 0x1592 <sysclk_enable_usb+0x22>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1598:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    159a:	f8 94       	cli
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    159c:	a0 e5       	ldi	r26, 0x50	; 80
    159e:	b0 e0       	ldi	r27, 0x00	; 0
    15a0:	16 96       	adiw	r26, 0x06	; 6
    15a2:	8c 91       	ld	r24, X
    15a4:	16 97       	sbiw	r26, 0x06	; 6
    15a6:	89 7f       	andi	r24, 0xF9	; 249
    15a8:	16 96       	adiw	r26, 0x06	; 6
    15aa:	8c 93       	st	X, r24
    15ac:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    15ae:	e0 e6       	ldi	r30, 0x60	; 96
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	80 e8       	ldi	r24, 0x80	; 128
    15b4:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    15b6:	8b eb       	ldi	r24, 0xBB	; 187
    15b8:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    15ba:	16 96       	adiw	r26, 0x06	; 6
    15bc:	8c 91       	ld	r24, X
    15be:	16 97       	sbiw	r26, 0x06	; 6
    15c0:	84 60       	ori	r24, 0x04	; 4
    15c2:	16 96       	adiw	r26, 0x06	; 6
    15c4:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    15c6:	80 81       	ld	r24, Z
    15c8:	81 60       	ori	r24, 0x01	; 1
    15ca:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    15cc:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    15ce:	63 60       	ori	r22, 0x03	; 3
    15d0:	84 e4       	ldi	r24, 0x44	; 68
    15d2:	90 e0       	ldi	r25, 0x00	; 0
    15d4:	24 d5       	rcall	.+2632   	; 0x201e <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    15d6:	60 e4       	ldi	r22, 0x40	; 64
    15d8:	80 e0       	ldi	r24, 0x00	; 0
    15da:	be cf       	rjmp	.-132    	; 0x1558 <sysclk_enable_module>
    15dc:	08 95       	ret

000015de <udi_vendor_getsetting>:
}

uint8_t udi_vendor_getsetting(void)
{
	return udi_vendor_alternate_setting;
}
    15de:	80 91 ec 20 	lds	r24, 0x20EC	; 0x8020ec <udi_vendor_alternate_setting>
    15e2:	08 95       	ret

000015e4 <udi_vendor_enable>:
 * \name Internal routines
 */
//@{
bool udi_vendor_enable(void)
{
	udi_vendor_alternate_setting = udc_get_interface_desc()->bAlternateSetting;
    15e4:	1c d1       	rcall	.+568    	; 0x181e <udc_get_interface_desc>
    15e6:	fc 01       	movw	r30, r24
    15e8:	83 81       	ldd	r24, Z+3	; 0x03
    15ea:	80 93 ec 20 	sts	0x20EC, r24	; 0x8020ec <udi_vendor_alternate_setting>
	if (0 == udi_vendor_alternate_setting) {
    15ee:	81 11       	cpse	r24, r1
    15f0:	02 c0       	rjmp	.+4      	; 0x15f6 <udi_vendor_enable+0x12>
		// Call application callback
		// to notify that interface is enabled
		if (!UDI_VENDOR_ENABLE_EXT()) {
    15f2:	d8 c9       	rjmp	.-3152   	; 0x9a4 <main_vendor_enable>
    15f4:	08 95       	ret
			return false;
		}
	}
	return true;
    15f6:	81 e0       	ldi	r24, 0x01	; 1
}
    15f8:	08 95       	ret

000015fa <udi_vendor_disable>:


void udi_vendor_disable(void)
{
	if (1 == udi_vendor_alternate_setting) {
    15fa:	80 91 ec 20 	lds	r24, 0x20EC	; 0x8020ec <udi_vendor_alternate_setting>
    15fe:	81 30       	cpi	r24, 0x01	; 1
    1600:	09 f4       	brne	.+2      	; 0x1604 <udi_vendor_disable+0xa>
		UDI_VENDOR_DISABLE_EXT();
    1602:	0d ca       	rjmp	.-3046   	; 0xa1e <main_vendor_disable>
    1604:	08 95       	ret

00001606 <udi_vendor_setup>:
}


bool udi_vendor_setup(void)
{
	if (Udd_setup_is_in()) {
    1606:	80 91 ea 25 	lds	r24, 0x25EA	; 0x8025ea <udd_g_ctrlreq>
    160a:	88 23       	and	r24, r24
    160c:	4c f4       	brge	.+18     	; 0x1620 <udi_vendor_setup+0x1a>
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    160e:	80 76       	andi	r24, 0x60	; 96
    1610:	80 34       	cpi	r24, 0x40	; 64
    1612:	a9 f4       	brne	.+42     	; 0x163e <udi_vendor_setup+0x38>
				&& (udd_g_ctrlreq.req.bRequest == 0)) {
    1614:	80 91 eb 25 	lds	r24, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    1618:	81 11       	cpse	r24, r1
    161a:	13 c0       	rjmp	.+38     	; 0x1642 <udi_vendor_setup+0x3c>
			return UDI_VENDOR_SETUP_IN_RECEIVED();
    161c:	05 ca       	rjmp	.-3062   	; 0xa28 <main_setup_in_received>
    161e:	08 95       	ret
		}
	}
	if (Udd_setup_is_out()) {
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    1620:	80 76       	andi	r24, 0x60	; 96
    1622:	80 34       	cpi	r24, 0x40	; 64
    1624:	81 f4       	brne	.+32     	; 0x1646 <udi_vendor_setup+0x40>
				&& (udd_g_ctrlreq.req.bRequest == 0)
    1626:	80 91 eb 25 	lds	r24, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    162a:	81 11       	cpse	r24, r1
    162c:	0e c0       	rjmp	.+28     	; 0x164a <udi_vendor_setup+0x44>
				&& (0 != udd_g_ctrlreq.req.wLength)) {
    162e:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1632:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1636:	89 2b       	or	r24, r25
    1638:	51 f0       	breq	.+20     	; 0x164e <udi_vendor_setup+0x48>
			return UDI_VENDOR_SETUP_OUT_RECEIVED();
    163a:	f4 c9       	rjmp	.-3096   	; 0xa24 <main_setup_out_received>
    163c:	08 95       	ret
		}
	}
	return false; // Not supported request
    163e:	80 e0       	ldi	r24, 0x00	; 0
    1640:	08 95       	ret
    1642:	80 e0       	ldi	r24, 0x00	; 0
    1644:	08 95       	ret
    1646:	80 e0       	ldi	r24, 0x00	; 0
    1648:	08 95       	ret
    164a:	80 e0       	ldi	r24, 0x00	; 0
    164c:	08 95       	ret
    164e:	80 e0       	ldi	r24, 0x00	; 0
}
    1650:	08 95       	ret

00001652 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    1652:	e0 91 f1 20 	lds	r30, 0x20F1	; 0x8020f1 <udc_ptr_conf>
    1656:	f0 91 f2 20 	lds	r31, 0x20F2	; 0x8020f2 <udc_ptr_conf+0x1>
    165a:	01 90       	ld	r0, Z+
    165c:	f0 81       	ld	r31, Z
    165e:	e0 2d       	mov	r30, r0
    1660:	22 81       	ldd	r18, Z+2	; 0x02
    1662:	33 81       	ldd	r19, Z+3	; 0x03
    1664:	2e 0f       	add	r18, r30
    1666:	3f 1f       	adc	r19, r31
    1668:	fc 01       	movw	r30, r24
    166a:	40 81       	ld	r20, Z
    166c:	e4 0f       	add	r30, r20
    166e:	f1 1d       	adc	r31, r1
    1670:	e2 17       	cp	r30, r18
    1672:	f3 07       	cpc	r31, r19
    1674:	b8 f4       	brcc	.+46     	; 0x16a4 <udc_next_desc_in_iface+0x52>
    1676:	81 81       	ldd	r24, Z+1	; 0x01
    1678:	84 30       	cpi	r24, 0x04	; 4
    167a:	b9 f0       	breq	.+46     	; 0x16aa <udc_next_desc_in_iface+0x58>
    167c:	86 13       	cpse	r24, r22
    167e:	09 c0       	rjmp	.+18     	; 0x1692 <udc_next_desc_in_iface+0x40>
    1680:	05 c0       	rjmp	.+10     	; 0x168c <udc_next_desc_in_iface+0x3a>
    1682:	81 81       	ldd	r24, Z+1	; 0x01
    1684:	84 30       	cpi	r24, 0x04	; 4
    1686:	a1 f0       	breq	.+40     	; 0x16b0 <udc_next_desc_in_iface+0x5e>
    1688:	86 13       	cpse	r24, r22
    168a:	03 c0       	rjmp	.+6      	; 0x1692 <udc_next_desc_in_iface+0x40>
    168c:	8e 2f       	mov	r24, r30
    168e:	9f 2f       	mov	r25, r31
    1690:	08 95       	ret
    1692:	80 81       	ld	r24, Z
    1694:	e8 0f       	add	r30, r24
    1696:	f1 1d       	adc	r31, r1
    1698:	e2 17       	cp	r30, r18
    169a:	f3 07       	cpc	r31, r19
    169c:	90 f3       	brcs	.-28     	; 0x1682 <udc_next_desc_in_iface+0x30>
    169e:	80 e0       	ldi	r24, 0x00	; 0
    16a0:	90 e0       	ldi	r25, 0x00	; 0
    16a2:	08 95       	ret
    16a4:	80 e0       	ldi	r24, 0x00	; 0
    16a6:	90 e0       	ldi	r25, 0x00	; 0
    16a8:	08 95       	ret
    16aa:	80 e0       	ldi	r24, 0x00	; 0
    16ac:	90 e0       	ldi	r25, 0x00	; 0
    16ae:	08 95       	ret
    16b0:	80 e0       	ldi	r24, 0x00	; 0
    16b2:	90 e0       	ldi	r25, 0x00	; 0
    16b4:	08 95       	ret

000016b6 <udc_valid_address>:
    16b6:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    16ba:	8f 77       	andi	r24, 0x7F	; 127
    16bc:	0c 94 ca 13 	jmp	0x2794	; 0x2794 <udd_set_address>
    16c0:	08 95       	ret

000016c2 <udc_update_iface_desc>:
    16c2:	90 91 f4 20 	lds	r25, 0x20F4	; 0x8020f4 <udc_num_configuration>
    16c6:	99 23       	and	r25, r25
    16c8:	81 f1       	breq	.+96     	; 0x172a <udc_update_iface_desc+0x68>
    16ca:	e0 91 f1 20 	lds	r30, 0x20F1	; 0x8020f1 <udc_ptr_conf>
    16ce:	f0 91 f2 20 	lds	r31, 0x20F2	; 0x8020f2 <udc_ptr_conf+0x1>
    16d2:	01 90       	ld	r0, Z+
    16d4:	f0 81       	ld	r31, Z
    16d6:	e0 2d       	mov	r30, r0
    16d8:	94 81       	ldd	r25, Z+4	; 0x04
    16da:	89 17       	cp	r24, r25
    16dc:	40 f5       	brcc	.+80     	; 0x172e <udc_update_iface_desc+0x6c>
    16de:	e0 93 ef 20 	sts	0x20EF, r30	; 0x8020ef <udc_ptr_iface>
    16e2:	f0 93 f0 20 	sts	0x20F0, r31	; 0x8020f0 <udc_ptr_iface+0x1>
    16e6:	22 81       	ldd	r18, Z+2	; 0x02
    16e8:	33 81       	ldd	r19, Z+3	; 0x03
    16ea:	2e 0f       	add	r18, r30
    16ec:	3f 1f       	adc	r19, r31
    16ee:	e2 17       	cp	r30, r18
    16f0:	f3 07       	cpc	r31, r19
    16f2:	f8 f4       	brcc	.+62     	; 0x1732 <udc_update_iface_desc+0x70>
    16f4:	91 81       	ldd	r25, Z+1	; 0x01
    16f6:	94 30       	cpi	r25, 0x04	; 4
    16f8:	61 f4       	brne	.+24     	; 0x1712 <udc_update_iface_desc+0x50>
    16fa:	92 81       	ldd	r25, Z+2	; 0x02
    16fc:	98 13       	cpse	r25, r24
    16fe:	09 c0       	rjmp	.+18     	; 0x1712 <udc_update_iface_desc+0x50>
    1700:	93 81       	ldd	r25, Z+3	; 0x03
    1702:	96 13       	cpse	r25, r22
    1704:	06 c0       	rjmp	.+12     	; 0x1712 <udc_update_iface_desc+0x50>
    1706:	e0 93 ef 20 	sts	0x20EF, r30	; 0x8020ef <udc_ptr_iface>
    170a:	f0 93 f0 20 	sts	0x20F0, r31	; 0x8020f0 <udc_ptr_iface+0x1>
    170e:	81 e0       	ldi	r24, 0x01	; 1
    1710:	08 95       	ret
    1712:	90 81       	ld	r25, Z
    1714:	e9 0f       	add	r30, r25
    1716:	f1 1d       	adc	r31, r1
    1718:	e2 17       	cp	r30, r18
    171a:	f3 07       	cpc	r31, r19
    171c:	58 f3       	brcs	.-42     	; 0x16f4 <udc_update_iface_desc+0x32>
    171e:	e0 93 ef 20 	sts	0x20EF, r30	; 0x8020ef <udc_ptr_iface>
    1722:	f0 93 f0 20 	sts	0x20F0, r31	; 0x8020f0 <udc_ptr_iface+0x1>
    1726:	80 e0       	ldi	r24, 0x00	; 0
    1728:	08 95       	ret
    172a:	80 e0       	ldi	r24, 0x00	; 0
    172c:	08 95       	ret
    172e:	80 e0       	ldi	r24, 0x00	; 0
    1730:	08 95       	ret
    1732:	80 e0       	ldi	r24, 0x00	; 0
    1734:	08 95       	ret

00001736 <udc_iface_disable>:
    1736:	ef 92       	push	r14
    1738:	ff 92       	push	r15
    173a:	1f 93       	push	r17
    173c:	cf 93       	push	r28
    173e:	df 93       	push	r29
    1740:	c8 2f       	mov	r28, r24
    1742:	60 e0       	ldi	r22, 0x00	; 0
    1744:	be df       	rcall	.-132    	; 0x16c2 <udc_update_iface_desc>
    1746:	18 2f       	mov	r17, r24
    1748:	88 23       	and	r24, r24
    174a:	81 f1       	breq	.+96     	; 0x17ac <udc_iface_disable+0x76>
    174c:	a0 91 f1 20 	lds	r26, 0x20F1	; 0x8020f1 <udc_ptr_conf>
    1750:	b0 91 f2 20 	lds	r27, 0x20F2	; 0x8020f2 <udc_ptr_conf+0x1>
    1754:	ec 2f       	mov	r30, r28
    1756:	f0 e0       	ldi	r31, 0x00	; 0
    1758:	ee 0f       	add	r30, r30
    175a:	ff 1f       	adc	r31, r31
    175c:	12 96       	adiw	r26, 0x02	; 2
    175e:	8d 91       	ld	r24, X+
    1760:	9c 91       	ld	r25, X
    1762:	13 97       	sbiw	r26, 0x03	; 3
    1764:	e8 0f       	add	r30, r24
    1766:	f9 1f       	adc	r31, r25
    1768:	e0 80       	ld	r14, Z
    176a:	f1 80       	ldd	r15, Z+1	; 0x01
    176c:	d7 01       	movw	r26, r14
    176e:	16 96       	adiw	r26, 0x06	; 6
    1770:	ed 91       	ld	r30, X+
    1772:	fc 91       	ld	r31, X
    1774:	17 97       	sbiw	r26, 0x07	; 7
    1776:	09 95       	icall
    1778:	68 2f       	mov	r22, r24
    177a:	8c 2f       	mov	r24, r28
    177c:	a2 df       	rcall	.-188    	; 0x16c2 <udc_update_iface_desc>
    177e:	18 2f       	mov	r17, r24
    1780:	88 23       	and	r24, r24
    1782:	a1 f0       	breq	.+40     	; 0x17ac <udc_iface_disable+0x76>
    1784:	c0 91 ef 20 	lds	r28, 0x20EF	; 0x8020ef <udc_ptr_iface>
    1788:	d0 91 f0 20 	lds	r29, 0x20F0	; 0x8020f0 <udc_ptr_iface+0x1>
    178c:	65 e0       	ldi	r22, 0x05	; 5
    178e:	ce 01       	movw	r24, r28
    1790:	60 df       	rcall	.-320    	; 0x1652 <udc_next_desc_in_iface>
    1792:	ec 01       	movw	r28, r24
    1794:	89 2b       	or	r24, r25
    1796:	21 f0       	breq	.+8      	; 0x17a0 <udc_iface_disable+0x6a>
    1798:	8a 81       	ldd	r24, Y+2	; 0x02
    179a:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <udd_ep_free>
    179e:	f6 cf       	rjmp	.-20     	; 0x178c <udc_iface_disable+0x56>
    17a0:	d7 01       	movw	r26, r14
    17a2:	12 96       	adiw	r26, 0x02	; 2
    17a4:	ed 91       	ld	r30, X+
    17a6:	fc 91       	ld	r31, X
    17a8:	13 97       	sbiw	r26, 0x03	; 3
    17aa:	09 95       	icall
    17ac:	81 2f       	mov	r24, r17
    17ae:	df 91       	pop	r29
    17b0:	cf 91       	pop	r28
    17b2:	1f 91       	pop	r17
    17b4:	ff 90       	pop	r15
    17b6:	ef 90       	pop	r14
    17b8:	08 95       	ret

000017ba <udc_iface_enable>:
    17ba:	1f 93       	push	r17
    17bc:	cf 93       	push	r28
    17be:	df 93       	push	r29
    17c0:	18 2f       	mov	r17, r24
    17c2:	7f df       	rcall	.-258    	; 0x16c2 <udc_update_iface_desc>
    17c4:	88 23       	and	r24, r24
    17c6:	39 f1       	breq	.+78     	; 0x1816 <udc_iface_enable+0x5c>
    17c8:	c0 91 ef 20 	lds	r28, 0x20EF	; 0x8020ef <udc_ptr_iface>
    17cc:	d0 91 f0 20 	lds	r29, 0x20F0	; 0x8020f0 <udc_ptr_iface+0x1>
    17d0:	65 e0       	ldi	r22, 0x05	; 5
    17d2:	ce 01       	movw	r24, r28
    17d4:	3e df       	rcall	.-388    	; 0x1652 <udc_next_desc_in_iface>
    17d6:	ec 01       	movw	r28, r24
    17d8:	89 2b       	or	r24, r25
    17da:	41 f0       	breq	.+16     	; 0x17ec <udc_iface_enable+0x32>
    17dc:	4c 81       	ldd	r20, Y+4	; 0x04
    17de:	5d 81       	ldd	r21, Y+5	; 0x05
    17e0:	6b 81       	ldd	r22, Y+3	; 0x03
    17e2:	8a 81       	ldd	r24, Y+2	; 0x02
    17e4:	e4 d7       	rcall	.+4040   	; 0x27ae <udd_ep_alloc>
    17e6:	81 11       	cpse	r24, r1
    17e8:	f3 cf       	rjmp	.-26     	; 0x17d0 <udc_iface_enable+0x16>
    17ea:	15 c0       	rjmp	.+42     	; 0x1816 <udc_iface_enable+0x5c>
    17ec:	a0 91 f1 20 	lds	r26, 0x20F1	; 0x8020f1 <udc_ptr_conf>
    17f0:	b0 91 f2 20 	lds	r27, 0x20F2	; 0x8020f2 <udc_ptr_conf+0x1>
    17f4:	e1 2f       	mov	r30, r17
    17f6:	f0 e0       	ldi	r31, 0x00	; 0
    17f8:	ee 0f       	add	r30, r30
    17fa:	ff 1f       	adc	r31, r31
    17fc:	12 96       	adiw	r26, 0x02	; 2
    17fe:	8d 91       	ld	r24, X+
    1800:	9c 91       	ld	r25, X
    1802:	13 97       	sbiw	r26, 0x03	; 3
    1804:	e8 0f       	add	r30, r24
    1806:	f9 1f       	adc	r31, r25
    1808:	01 90       	ld	r0, Z+
    180a:	f0 81       	ld	r31, Z
    180c:	e0 2d       	mov	r30, r0
    180e:	01 90       	ld	r0, Z+
    1810:	f0 81       	ld	r31, Z
    1812:	e0 2d       	mov	r30, r0
    1814:	09 95       	icall
    1816:	df 91       	pop	r29
    1818:	cf 91       	pop	r28
    181a:	1f 91       	pop	r17
    181c:	08 95       	ret

0000181e <udc_get_interface_desc>:
    181e:	80 91 ef 20 	lds	r24, 0x20EF	; 0x8020ef <udc_ptr_iface>
    1822:	90 91 f0 20 	lds	r25, 0x20F0	; 0x8020f0 <udc_ptr_iface+0x1>
    1826:	08 95       	ret

00001828 <udc_start>:
    1828:	3a c7       	rjmp	.+3700   	; 0x269e <udd_enable>
    182a:	08 95       	ret

0000182c <udc_reset>:
    182c:	cf 93       	push	r28
    182e:	80 91 f4 20 	lds	r24, 0x20F4	; 0x8020f4 <udc_num_configuration>
    1832:	88 23       	and	r24, r24
    1834:	c1 f0       	breq	.+48     	; 0x1866 <udc_reset+0x3a>
    1836:	e0 91 f1 20 	lds	r30, 0x20F1	; 0x8020f1 <udc_ptr_conf>
    183a:	f0 91 f2 20 	lds	r31, 0x20F2	; 0x8020f2 <udc_ptr_conf+0x1>
    183e:	01 90       	ld	r0, Z+
    1840:	f0 81       	ld	r31, Z
    1842:	e0 2d       	mov	r30, r0
    1844:	84 81       	ldd	r24, Z+4	; 0x04
    1846:	88 23       	and	r24, r24
    1848:	71 f0       	breq	.+28     	; 0x1866 <udc_reset+0x3a>
    184a:	c0 e0       	ldi	r28, 0x00	; 0
    184c:	8c 2f       	mov	r24, r28
    184e:	73 df       	rcall	.-282    	; 0x1736 <udc_iface_disable>
    1850:	cf 5f       	subi	r28, 0xFF	; 255
    1852:	e0 91 f1 20 	lds	r30, 0x20F1	; 0x8020f1 <udc_ptr_conf>
    1856:	f0 91 f2 20 	lds	r31, 0x20F2	; 0x8020f2 <udc_ptr_conf+0x1>
    185a:	01 90       	ld	r0, Z+
    185c:	f0 81       	ld	r31, Z
    185e:	e0 2d       	mov	r30, r0
    1860:	84 81       	ldd	r24, Z+4	; 0x04
    1862:	c8 17       	cp	r28, r24
    1864:	98 f3       	brcs	.-26     	; 0x184c <udc_reset+0x20>
    1866:	10 92 f4 20 	sts	0x20F4, r1	; 0x8020f4 <udc_num_configuration>
    186a:	10 92 f8 20 	sts	0x20F8, r1	; 0x8020f8 <udc_device_status>
    186e:	10 92 f9 20 	sts	0x20F9, r1	; 0x8020f9 <udc_device_status+0x1>
    1872:	cf 91       	pop	r28
    1874:	08 95       	ret

00001876 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    1876:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    1878:	80 91 f4 20 	lds	r24, 0x20F4	; 0x8020f4 <udc_num_configuration>
    187c:	88 23       	and	r24, r24
    187e:	49 f1       	breq	.+82     	; 0x18d2 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1880:	a0 91 f1 20 	lds	r26, 0x20F1	; 0x8020f1 <udc_ptr_conf>
    1884:	b0 91 f2 20 	lds	r27, 0x20F2	; 0x8020f2 <udc_ptr_conf+0x1>
    1888:	ed 91       	ld	r30, X+
    188a:	fc 91       	ld	r31, X
    188c:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    188e:	84 81       	ldd	r24, Z+4	; 0x04
    1890:	88 23       	and	r24, r24
    1892:	f9 f0       	breq	.+62     	; 0x18d2 <udc_sof_notify+0x5c>
    1894:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    1896:	ec 2f       	mov	r30, r28
    1898:	f0 e0       	ldi	r31, 0x00	; 0
    189a:	ee 0f       	add	r30, r30
    189c:	ff 1f       	adc	r31, r31
    189e:	12 96       	adiw	r26, 0x02	; 2
    18a0:	8d 91       	ld	r24, X+
    18a2:	9c 91       	ld	r25, X
    18a4:	13 97       	sbiw	r26, 0x03	; 3
    18a6:	e8 0f       	add	r30, r24
    18a8:	f9 1f       	adc	r31, r25
    18aa:	01 90       	ld	r0, Z+
    18ac:	f0 81       	ld	r31, Z
    18ae:	e0 2d       	mov	r30, r0
    18b0:	00 84       	ldd	r0, Z+8	; 0x08
    18b2:	f1 85       	ldd	r31, Z+9	; 0x09
    18b4:	e0 2d       	mov	r30, r0
    18b6:	30 97       	sbiw	r30, 0x00	; 0
    18b8:	09 f0       	breq	.+2      	; 0x18bc <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    18ba:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    18bc:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    18be:	a0 91 f1 20 	lds	r26, 0x20F1	; 0x8020f1 <udc_ptr_conf>
    18c2:	b0 91 f2 20 	lds	r27, 0x20F2	; 0x8020f2 <udc_ptr_conf+0x1>
    18c6:	ed 91       	ld	r30, X+
    18c8:	fc 91       	ld	r31, X
    18ca:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    18cc:	84 81       	ldd	r24, Z+4	; 0x04
    18ce:	c8 17       	cp	r28, r24
    18d0:	10 f3       	brcs	.-60     	; 0x1896 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    18d2:	cf 91       	pop	r28
    18d4:	08 95       	ret

000018d6 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    18d6:	0f 93       	push	r16
    18d8:	1f 93       	push	r17
    18da:	cf 93       	push	r28
    18dc:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    18de:	ea ee       	ldi	r30, 0xEA	; 234
    18e0:	f5 e2       	ldi	r31, 0x25	; 37
    18e2:	12 86       	std	Z+10, r1	; 0x0a
    18e4:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    18e6:	14 86       	std	Z+12, r1	; 0x0c
    18e8:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    18ea:	16 86       	std	Z+14, r1	; 0x0e
    18ec:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    18ee:	80 81       	ld	r24, Z
    18f0:	88 23       	and	r24, r24
    18f2:	3c f4       	brge	.+14     	; 0x1902 <udc_process_setup+0x2c>
		if (udd_g_ctrlreq.req.wLength == 0) {
    18f4:	20 91 f0 25 	lds	r18, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    18f8:	30 91 f1 25 	lds	r19, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    18fc:	23 2b       	or	r18, r19
    18fe:	09 f4       	brne	.+2      	; 0x1902 <udc_process_setup+0x2c>
    1900:	82 c3       	rjmp	.+1796   	; 0x2006 <udc_process_setup+0x730>
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
    1902:	80 76       	andi	r24, 0x60	; 96
    1904:	80 34       	cpi	r24, 0x40	; 64
    1906:	09 f0       	breq	.+2      	; 0x190a <udc_process_setup+0x34>
    1908:	20 c1       	rjmp	.+576    	; 0x1b4a <udc_process_setup+0x274>
	}
	return false;
}

static bool udc_reqvend(void){
	switch (udd_g_ctrlreq.req.bRequest){
    190a:	e0 91 eb 25 	lds	r30, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    190e:	8e 2f       	mov	r24, r30
    1910:	90 e0       	ldi	r25, 0x00	; 0
    1912:	fc 01       	movw	r30, r24
    1914:	e0 5a       	subi	r30, 0xA0	; 160
    1916:	f1 09       	sbc	r31, r1
    1918:	e8 30       	cpi	r30, 0x08	; 8
    191a:	f1 05       	cpc	r31, r1
    191c:	08 f0       	brcs	.+2      	; 0x1920 <udc_process_setup+0x4a>
    191e:	0c c1       	rjmp	.+536    	; 0x1b38 <udc_process_setup+0x262>
    1920:	e2 50       	subi	r30, 0x02	; 2
    1922:	ff 4f       	sbci	r31, 0xFF	; 255
    1924:	0c 94 af 17 	jmp	0x2f5e	; 0x2f5e <__tablejump2__>
		case 0xa0: //Break!  (Debug command)
			debugOnNextEnd = 1;
    1928:	81 e0       	ldi	r24, 0x01	; 1
    192a:	80 93 e4 20 	sts	0x20E4, r24	; 0x8020e4 <debugOnNextEnd>
			uds.medianTrfcntL = median_TRFCNT & 0xff;
    192e:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
    1932:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
    1936:	ee ec       	ldi	r30, 0xCE	; 206
    1938:	f3 e2       	ldi	r31, 0x23	; 35
    193a:	85 87       	std	Z+13, r24	; 0x0d
			uds.medianTrfcntH = (median_TRFCNT >> 8) & 0xff;
    193c:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
    1940:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
    1944:	96 87       	std	Z+14, r25	; 0x0e
			uds.calValNeg = cali_value_negative_gradient;
    1946:	80 91 c2 23 	lds	r24, 0x23C2	; 0x8023c2 <cali_value_negative_gradient>
    194a:	87 87       	std	Z+15, r24	; 0x0f
			uds.calValPos = cali_value_positive_gradient;
    194c:	80 91 bf 23 	lds	r24, 0x23BF	; 0x8023bf <cali_value_positive_gradient>
    1950:	80 8b       	std	Z+16, r24	; 0x10
			uds.CALA = DFLLRC2M.CALA;
    1952:	a8 e6       	ldi	r26, 0x68	; 104
    1954:	b0 e0       	ldi	r27, 0x00	; 0
    1956:	12 96       	adiw	r26, 0x02	; 2
    1958:	8c 91       	ld	r24, X
    195a:	12 97       	sbiw	r26, 0x02	; 2
    195c:	81 8b       	std	Z+17, r24	; 0x11
			uds.CALB = DFLLRC2M.CALB;
    195e:	13 96       	adiw	r26, 0x03	; 3
    1960:	8c 91       	ld	r24, X
    1962:	82 8b       	std	Z+18, r24	; 0x12
			udd_set_setup_payload(&uds, udd_g_ctrlreq.req.wLength);
    1964:	60 91 f0 25 	lds	r22, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1968:	70 91 f1 25 	lds	r23, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    196c:	cf 01       	movw	r24, r30
    196e:	18 d7       	rcall	.+3632   	; 0x27a0 <udd_set_setup_payload>
    1970:	4e c3       	rjmp	.+1692   	; 0x200e <udc_process_setup+0x738>
			//asm("nop");
			return 1;
		case 0xa1: //Receive waveform for signal gen
			TC_DAC.CTRLA = 0x00;
    1972:	e0 e0       	ldi	r30, 0x00	; 0
    1974:	f8 e0       	ldi	r31, 0x08	; 8
    1976:	10 82       	st	Z, r1
			TC_DAC.PERBUF = udd_g_ctrlreq.req.wValue;
    1978:	ca ee       	ldi	r28, 0xEA	; 234
    197a:	d5 e2       	ldi	r29, 0x25	; 37
    197c:	8a 81       	ldd	r24, Y+2	; 0x02
    197e:	9b 81       	ldd	r25, Y+3	; 0x03
    1980:	86 ab       	std	Z+54, r24	; 0x36
    1982:	97 ab       	std	Z+55, r25	; 0x37
			TC_DAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    1984:	8c 81       	ldd	r24, Y+4	; 0x04
    1986:	8f 70       	andi	r24, 0x0F	; 15
    1988:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH1, udd_g_ctrlreq.req.wLength);
    198a:	6e 81       	ldd	r22, Y+6	; 0x06
    198c:	7f 81       	ldd	r23, Y+7	; 0x07
    198e:	8a ee       	ldi	r24, 0xEA	; 234
    1990:	93 e2       	ldi	r25, 0x23	; 35
    1992:	06 d7       	rcall	.+3596   	; 0x27a0 <udd_set_setup_payload>
			if(dacBuf_len != udd_g_ctrlreq.req.wLength){
    1994:	8e 81       	ldd	r24, Y+6	; 0x06
    1996:	9f 81       	ldd	r25, Y+7	; 0x07
    1998:	20 91 0d 20 	lds	r18, 0x200D	; 0x80200d <dacBuf_len>
    199c:	30 91 0e 20 	lds	r19, 0x200E	; 0x80200e <dacBuf_len+0x1>
    19a0:	82 17       	cp	r24, r18
    19a2:	93 07       	cpc	r25, r19
    19a4:	09 f4       	brne	.+2      	; 0x19a8 <udc_process_setup+0xd2>
    19a6:	33 c3       	rjmp	.+1638   	; 0x200e <udc_process_setup+0x738>
				dacBuf_len = udd_g_ctrlreq.req.wLength;
    19a8:	80 93 0d 20 	sts	0x200D, r24	; 0x80200d <dacBuf_len>
    19ac:	90 93 0e 20 	sts	0x200E, r25	; 0x80200e <dacBuf_len+0x1>
				switch(global_mode){
    19b0:	e0 91 09 20 	lds	r30, 0x2009	; 0x802009 <global_mode>
    19b4:	8e 2f       	mov	r24, r30
    19b6:	90 e0       	ldi	r25, 0x00	; 0
    19b8:	88 30       	cpi	r24, 0x08	; 8
    19ba:	91 05       	cpc	r25, r1
    19bc:	08 f0       	brcs	.+2      	; 0x19c0 <udc_process_setup+0xea>
    19be:	be c0       	rjmp	.+380    	; 0x1b3c <udc_process_setup+0x266>
    19c0:	fc 01       	movw	r30, r24
    19c2:	ea 5f       	subi	r30, 0xFA	; 250
    19c4:	fe 4f       	sbci	r31, 0xFE	; 254
    19c6:	0c 94 af 17 	jmp	0x2f5e	; 0x2f5e <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    19ca:	f6 d8       	rcall	.-3604   	; 0xbb8 <tiny_dma_set_mode_0>
    19cc:	20 c3       	rjmp	.+1600   	; 0x200e <udc_process_setup+0x738>
					break;
					case 1:
					tiny_dma_set_mode_1();
    19ce:	68 d9       	rcall	.-3376   	; 0xca0 <tiny_dma_set_mode_1>
    19d0:	1e c3       	rjmp	.+1596   	; 0x200e <udc_process_setup+0x738>
					break;
					case 2:
					tiny_dma_set_mode_2();
    19d2:	f1 d9       	rcall	.-3102   	; 0xdb6 <tiny_dma_set_mode_2>
    19d4:	1c c3       	rjmp	.+1592   	; 0x200e <udc_process_setup+0x738>
					break;
					case 3:
					tiny_dma_set_mode_3();
    19d6:	77 da       	rcall	.-2834   	; 0xec6 <tiny_dma_set_mode_3>
    19d8:	1a c3       	rjmp	.+1588   	; 0x200e <udc_process_setup+0x738>
					break;
					case 4:
					tiny_dma_set_mode_4();
    19da:	05 db       	rcall	.-2550   	; 0xfe6 <tiny_dma_set_mode_4>
    19dc:	18 c3       	rjmp	.+1584   	; 0x200e <udc_process_setup+0x738>
					break;
					case 5:
					tiny_dma_set_mode_5();
    19de:	8d db       	rcall	.-2278   	; 0x10fa <tiny_dma_set_mode_5>
    19e0:	16 c3       	rjmp	.+1580   	; 0x200e <udc_process_setup+0x738>
					break;
					case 6:
					tiny_dma_set_mode_6();
    19e2:	8c db       	rcall	.-2280   	; 0x10fc <tiny_dma_set_mode_6>
    19e4:	14 c3       	rjmp	.+1576   	; 0x200e <udc_process_setup+0x738>
					break;
					case 7:
					tiny_dma_set_mode_7();
    19e6:	ff db       	rcall	.-2050   	; 0x11e6 <tiny_dma_set_mode_7>
    19e8:	12 c3       	rjmp	.+1572   	; 0x200e <udc_process_setup+0x738>
					break;
				}
			}
			return 1;
		case 0xa2: //CH2 waveform
			TC_AUXDAC.CTRLA = 0x00;
    19ea:	e0 e4       	ldi	r30, 0x40	; 64
    19ec:	f8 e0       	ldi	r31, 0x08	; 8
    19ee:	10 82       	st	Z, r1
			TC_AUXDAC.PERBUF = udd_g_ctrlreq.req.wValue;
    19f0:	ca ee       	ldi	r28, 0xEA	; 234
    19f2:	d5 e2       	ldi	r29, 0x25	; 37
    19f4:	8a 81       	ldd	r24, Y+2	; 0x02
    19f6:	9b 81       	ldd	r25, Y+3	; 0x03
    19f8:	86 ab       	std	Z+54, r24	; 0x36
    19fa:	97 ab       	std	Z+55, r25	; 0x37
			TC_AUXDAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    19fc:	8c 81       	ldd	r24, Y+4	; 0x04
    19fe:	8f 70       	andi	r24, 0x0F	; 15
    1a00:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH2, udd_g_ctrlreq.req.wLength);
    1a02:	6e 81       	ldd	r22, Y+6	; 0x06
    1a04:	7f 81       	ldd	r23, Y+7	; 0x07
    1a06:	8a ef       	ldi	r24, 0xFA	; 250
    1a08:	95 e2       	ldi	r25, 0x25	; 37
    1a0a:	ca d6       	rcall	.+3476   	; 0x27a0 <udd_set_setup_payload>
			if(auxDacBufLen != udd_g_ctrlreq.req.wLength){
    1a0c:	8e 81       	ldd	r24, Y+6	; 0x06
    1a0e:	9f 81       	ldd	r25, Y+7	; 0x07
    1a10:	20 91 0b 20 	lds	r18, 0x200B	; 0x80200b <auxDacBufLen>
    1a14:	30 91 0c 20 	lds	r19, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    1a18:	82 17       	cp	r24, r18
    1a1a:	93 07       	cpc	r25, r19
    1a1c:	09 f4       	brne	.+2      	; 0x1a20 <udc_process_setup+0x14a>
    1a1e:	f7 c2       	rjmp	.+1518   	; 0x200e <udc_process_setup+0x738>
				auxDacBufLen = udd_g_ctrlreq.req.wLength;
    1a20:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <auxDacBufLen>
    1a24:	90 93 0c 20 	sts	0x200C, r25	; 0x80200c <auxDacBufLen+0x1>
				switch(global_mode){
    1a28:	e0 91 09 20 	lds	r30, 0x2009	; 0x802009 <global_mode>
    1a2c:	8e 2f       	mov	r24, r30
    1a2e:	90 e0       	ldi	r25, 0x00	; 0
    1a30:	88 30       	cpi	r24, 0x08	; 8
    1a32:	91 05       	cpc	r25, r1
    1a34:	08 f0       	brcs	.+2      	; 0x1a38 <udc_process_setup+0x162>
    1a36:	84 c0       	rjmp	.+264    	; 0x1b40 <udc_process_setup+0x26a>
    1a38:	fc 01       	movw	r30, r24
    1a3a:	e2 5f       	subi	r30, 0xF2	; 242
    1a3c:	fe 4f       	sbci	r31, 0xFE	; 254
    1a3e:	0c 94 af 17 	jmp	0x2f5e	; 0x2f5e <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    1a42:	ba d8       	rcall	.-3724   	; 0xbb8 <tiny_dma_set_mode_0>
    1a44:	e4 c2       	rjmp	.+1480   	; 0x200e <udc_process_setup+0x738>
					break;
					case 1:
					tiny_dma_set_mode_1();
    1a46:	2c d9       	rcall	.-3496   	; 0xca0 <tiny_dma_set_mode_1>
    1a48:	e2 c2       	rjmp	.+1476   	; 0x200e <udc_process_setup+0x738>
					break;
					case 2:
					tiny_dma_set_mode_2();
    1a4a:	b5 d9       	rcall	.-3222   	; 0xdb6 <tiny_dma_set_mode_2>
    1a4c:	e0 c2       	rjmp	.+1472   	; 0x200e <udc_process_setup+0x738>
					break;
					case 3:
					tiny_dma_set_mode_3();
    1a4e:	3b da       	rcall	.-2954   	; 0xec6 <tiny_dma_set_mode_3>
    1a50:	de c2       	rjmp	.+1468   	; 0x200e <udc_process_setup+0x738>
					break;
					case 4:
					tiny_dma_set_mode_4();
    1a52:	c9 da       	rcall	.-2670   	; 0xfe6 <tiny_dma_set_mode_4>
    1a54:	dc c2       	rjmp	.+1464   	; 0x200e <udc_process_setup+0x738>
					break;
					case 5:
					tiny_dma_set_mode_5();
    1a56:	51 db       	rcall	.-2398   	; 0x10fa <tiny_dma_set_mode_5>
    1a58:	da c2       	rjmp	.+1460   	; 0x200e <udc_process_setup+0x738>
					break;
					case 6:
					tiny_dma_set_mode_6();
    1a5a:	50 db       	rcall	.-2400   	; 0x10fc <tiny_dma_set_mode_6>
    1a5c:	d8 c2       	rjmp	.+1456   	; 0x200e <udc_process_setup+0x738>
					break;
					case 7:
					tiny_dma_set_mode_7();
    1a5e:	c3 db       	rcall	.-2170   	; 0x11e6 <tiny_dma_set_mode_7>
    1a60:	d6 c2       	rjmp	.+1452   	; 0x200e <udc_process_setup+0x738>
					break;
				}
			}
			return 1;
		case 0xa3: //PSU voltage control
			TC_PSU.CCA = 0;
    1a62:	10 92 68 09 	sts	0x0968, r1	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1a66:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
			PSU_target = udd_g_ctrlreq.req.wValue;
    1a6a:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1a6e:	80 93 e7 20 	sts	0x20E7, r24	; 0x8020e7 <PSU_target>
    1a72:	cd c2       	rjmp	.+1434   	; 0x200e <udc_process_setup+0x738>
			return 1;
		case 0xa4: //Triple mode
			PORTB.OUT = udd_g_ctrlreq.req.wValue;
    1a74:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1a78:	80 93 24 06 	sts	0x0624, r24	; 0x800624 <__TEXT_REGION_LENGTH__+0x700624>
    1a7c:	c8 c2       	rjmp	.+1424   	; 0x200e <udc_process_setup+0x738>
			return 1;			
		case 0xa5: //Control Gain and Scope modes
			switch(udd_g_ctrlreq.req.wValue){
    1a7e:	e0 91 ec 25 	lds	r30, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1a82:	f0 91 ed 25 	lds	r31, 0x25ED	; 0x8025ed <udd_g_ctrlreq+0x3>
    1a86:	e8 30       	cpi	r30, 0x08	; 8
    1a88:	f1 05       	cpc	r31, r1
    1a8a:	08 f0       	brcs	.+2      	; 0x1a8e <udc_process_setup+0x1b8>
    1a8c:	5b c0       	rjmp	.+182    	; 0x1b44 <udc_process_setup+0x26e>
    1a8e:	ea 5e       	subi	r30, 0xEA	; 234
    1a90:	fe 4f       	sbci	r31, 0xFE	; 254
    1a92:	0c 94 af 17 	jmp	0x2f5e	; 0x2f5e <__tablejump2__>
				case 0:  //Mode 0
					tiny_adc_setup(0, 0);
    1a96:	60 e0       	ldi	r22, 0x00	; 0
    1a98:	80 e0       	ldi	r24, 0x00	; 0
    1a9a:	0e 94 42 05 	call	0xa84	; 0xa84 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1a9e:	80 91 ee 25 	lds	r24, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1aa2:	0e 94 16 05 	call	0xa2c	; 0xa2c <tiny_adc_ch0setup>
					tiny_dma_set_mode_0();
    1aa6:	88 d8       	rcall	.-3824   	; 0xbb8 <tiny_dma_set_mode_0>
    1aa8:	b2 c2       	rjmp	.+1380   	; 0x200e <udc_process_setup+0x738>
					break;
				case 1:  //Mode 1
					tiny_adc_setup(0, 0);
    1aaa:	60 e0       	ldi	r22, 0x00	; 0
    1aac:	80 e0       	ldi	r24, 0x00	; 0
    1aae:	0e 94 42 05 	call	0xa84	; 0xa84 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1ab2:	80 91 ee 25 	lds	r24, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1ab6:	0e 94 16 05 	call	0xa2c	; 0xa2c <tiny_adc_ch0setup>
					tiny_dma_set_mode_1();
    1aba:	f2 d8       	rcall	.-3612   	; 0xca0 <tiny_dma_set_mode_1>
    1abc:	a8 c2       	rjmp	.+1360   	; 0x200e <udc_process_setup+0x738>
					break;
				case 2:  //Mode 2
					tiny_adc_setup(1, 1);
    1abe:	61 e0       	ldi	r22, 0x01	; 1
    1ac0:	81 e0       	ldi	r24, 0x01	; 1
    1ac2:	0e 94 42 05 	call	0xa84	; 0xa84 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1ac6:	ca ee       	ldi	r28, 0xEA	; 234
    1ac8:	d5 e2       	ldi	r29, 0x25	; 37
    1aca:	8c 81       	ldd	r24, Y+4	; 0x04
    1acc:	0e 94 16 05 	call	0xa2c	; 0xa2c <tiny_adc_ch0setup>
					tiny_adc_ch1setup(udd_g_ctrlreq.req.wIndex>>8);
    1ad0:	8d 81       	ldd	r24, Y+5	; 0x05
    1ad2:	0e 94 25 05 	call	0xa4a	; 0xa4a <tiny_adc_ch1setup>
					tiny_dma_set_mode_2();
    1ad6:	6f d9       	rcall	.-3362   	; 0xdb6 <tiny_dma_set_mode_2>
    1ad8:	9a c2       	rjmp	.+1332   	; 0x200e <udc_process_setup+0x738>
					break;
				case 3:  //Mode 3
					tiny_dma_set_mode_3();
    1ada:	f5 d9       	rcall	.-3094   	; 0xec6 <tiny_dma_set_mode_3>
    1adc:	98 c2       	rjmp	.+1328   	; 0x200e <udc_process_setup+0x738>
					break;
				case 4:  //Mode 4
					tiny_dma_set_mode_4();
    1ade:	83 da       	rcall	.-2810   	; 0xfe6 <tiny_dma_set_mode_4>
    1ae0:	96 c2       	rjmp	.+1324   	; 0x200e <udc_process_setup+0x738>
					break;
				case 5:  //Mode 5
					tiny_adc_setup(0, 0);
    1ae2:	60 e0       	ldi	r22, 0x00	; 0
    1ae4:	80 e0       	ldi	r24, 0x00	; 0
    1ae6:	0e 94 42 05 	call	0xa84	; 0xa84 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1aea:	80 91 ee 25 	lds	r24, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1aee:	0e 94 16 05 	call	0xa2c	; 0xa2c <tiny_adc_ch0setup>
					tiny_dma_set_mode_5();
    1af2:	03 db       	rcall	.-2554   	; 0x10fa <tiny_dma_set_mode_5>
    1af4:	8c c2       	rjmp	.+1304   	; 0x200e <udc_process_setup+0x738>
					break;
				case 6:  //Mode 6
					tiny_adc_setup(0, 1);
    1af6:	61 e0       	ldi	r22, 0x01	; 1
    1af8:	80 e0       	ldi	r24, 0x00	; 0
    1afa:	0e 94 42 05 	call	0xa84	; 0xa84 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1afe:	80 91 ee 25 	lds	r24, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1b02:	0e 94 16 05 	call	0xa2c	; 0xa2c <tiny_adc_ch0setup>
					tiny_dma_set_mode_6();
    1b06:	fa da       	rcall	.-2572   	; 0x10fc <tiny_dma_set_mode_6>
    1b08:	82 c2       	rjmp	.+1284   	; 0x200e <udc_process_setup+0x738>
					break;		
				case 7:  //Mode 7
					tiny_adc_setup(0, 2);
    1b0a:	62 e0       	ldi	r22, 0x02	; 2
    1b0c:	80 e0       	ldi	r24, 0x00	; 0
    1b0e:	0e 94 42 05 	call	0xa84	; 0xa84 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
    1b12:	80 91 ee 25 	lds	r24, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1b16:	80 68       	ori	r24, 0x80	; 128
    1b18:	0e 94 16 05 	call	0xa2c	; 0xa2c <tiny_adc_ch0setup>
					tiny_dma_set_mode_7();
    1b1c:	64 db       	rcall	.-2360   	; 0x11e6 <tiny_dma_set_mode_7>
    1b1e:	77 c2       	rjmp	.+1262   	; 0x200e <udc_process_setup+0x738>
				default:
					return 0;
			}
			return 1;
		case 0xa6:  //Digital out???
			PORTE.OUT = udd_g_ctrlreq.req.wValue;
    1b20:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1b24:	80 93 84 06 	sts	0x0684, r24	; 0x800684 <__TEXT_REGION_LENGTH__+0x700684>
    1b28:	72 c2       	rjmp	.+1252   	; 0x200e <udc_process_setup+0x738>
		case 0xa7:  //Soft Reset
		
		//Code here from SprinterSB
		//http://www.avrfreaks.net/comment/872674
		//I don't understand it, but it seems to do the job
			    __asm volatile ("cli"                 "\n\t"
    1b2a:	e9 e7       	ldi	r30, 0x79	; 121
    1b2c:	f0 e0       	ldi	r31, 0x00	; 0
    1b2e:	91 e0       	ldi	r25, 0x01	; 1
    1b30:	88 ed       	ldi	r24, 0xD8	; 216
    1b32:	f8 94       	cli
    1b34:	84 bf       	out	0x34, r24	; 52
    1b36:	90 83       	st	Z, r25
			    [swrst] "r" ((uint8_t) RST_SWRST_bm),
			    [rst]   "e" (&RST.CTRL)
			    : "memory");
			    __builtin_unreachable();
		default:
			return 0;
    1b38:	80 e0       	ldi	r24, 0x00	; 0
    1b3a:	05 c0       	rjmp	.+10     	; 0x1b46 <udc_process_setup+0x270>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    1b3c:	81 e0       	ldi	r24, 0x01	; 1
    1b3e:	03 c0       	rjmp	.+6      	; 0x1b46 <udc_process_setup+0x270>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    1b40:	81 e0       	ldi	r24, 0x01	; 1
    1b42:	01 c0       	rjmp	.+2      	; 0x1b46 <udc_process_setup+0x270>
					tiny_adc_setup(0, 2);
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
					tiny_dma_set_mode_7();
					break;
				default:
					return 0;
    1b44:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
    1b46:	81 11       	cpse	r24, r1
    1b48:	65 c2       	rjmp	.+1226   	; 0x2014 <udc_process_setup+0x73e>
			return true;
		}
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    1b4a:	80 91 ea 25 	lds	r24, 0x25EA	; 0x8025ea <udd_g_ctrlreq>
    1b4e:	98 2f       	mov	r25, r24
    1b50:	90 76       	andi	r25, 0x60	; 96
    1b52:	09 f0       	breq	.+2      	; 0x1b56 <udc_process_setup+0x280>
    1b54:	e1 c1       	rjmp	.+962    	; 0x1f18 <udc_process_setup+0x642>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
    1b56:	88 23       	and	r24, r24
    1b58:	0c f0       	brlt	.+2      	; 0x1b5c <udc_process_setup+0x286>
    1b5a:	05 c1       	rjmp	.+522    	; 0x1d66 <udc_process_setup+0x490>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
    1b5c:	20 91 f0 25 	lds	r18, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1b60:	30 91 f1 25 	lds	r19, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1b64:	21 15       	cp	r18, r1
    1b66:	31 05       	cpc	r19, r1
    1b68:	09 f4       	brne	.+2      	; 0x1b6c <udc_process_setup+0x296>
    1b6a:	d6 c1       	rjmp	.+940    	; 0x1f18 <udc_process_setup+0x642>
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1b6c:	8f 71       	andi	r24, 0x1F	; 31
    1b6e:	09 f0       	breq	.+2      	; 0x1b72 <udc_process_setup+0x29c>
    1b70:	a3 c0       	rjmp	.+326    	; 0x1cb8 <udc_process_setup+0x3e2>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1b72:	90 91 eb 25 	lds	r25, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    1b76:	96 30       	cpi	r25, 0x06	; 6
    1b78:	79 f0       	breq	.+30     	; 0x1b98 <udc_process_setup+0x2c2>
    1b7a:	98 30       	cpi	r25, 0x08	; 8
    1b7c:	09 f4       	brne	.+2      	; 0x1b80 <udc_process_setup+0x2aa>
    1b7e:	92 c0       	rjmp	.+292    	; 0x1ca4 <udc_process_setup+0x3ce>
    1b80:	91 11       	cpse	r25, r1
    1b82:	9a c0       	rjmp	.+308    	; 0x1cb8 <udc_process_setup+0x3e2>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    1b84:	22 30       	cpi	r18, 0x02	; 2
    1b86:	31 05       	cpc	r19, r1
    1b88:	09 f0       	breq	.+2      	; 0x1b8c <udc_process_setup+0x2b6>
    1b8a:	c6 c1       	rjmp	.+908    	; 0x1f18 <udc_process_setup+0x642>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    1b8c:	62 e0       	ldi	r22, 0x02	; 2
    1b8e:	70 e0       	ldi	r23, 0x00	; 0
    1b90:	88 ef       	ldi	r24, 0xF8	; 248
    1b92:	90 e2       	ldi	r25, 0x20	; 32
    1b94:	05 d6       	rcall	.+3082   	; 0x27a0 <udd_set_setup_payload>
    1b96:	3d c2       	rjmp	.+1146   	; 0x2012 <udc_process_setup+0x73c>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    1b98:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1b9c:	90 91 ed 25 	lds	r25, 0x25ED	; 0x8025ed <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    1ba0:	29 2f       	mov	r18, r25
    1ba2:	33 27       	eor	r19, r19
    1ba4:	22 30       	cpi	r18, 0x02	; 2
    1ba6:	31 05       	cpc	r19, r1
    1ba8:	a9 f0       	breq	.+42     	; 0x1bd4 <udc_process_setup+0x2fe>
    1baa:	24 f4       	brge	.+8      	; 0x1bb4 <udc_process_setup+0x2de>
    1bac:	21 30       	cpi	r18, 0x01	; 1
    1bae:	31 05       	cpc	r19, r1
    1bb0:	41 f0       	breq	.+16     	; 0x1bc2 <udc_process_setup+0x2ec>
    1bb2:	a9 c1       	rjmp	.+850    	; 0x1f06 <udc_process_setup+0x630>
    1bb4:	23 30       	cpi	r18, 0x03	; 3
    1bb6:	31 05       	cpc	r19, r1
    1bb8:	d9 f1       	breq	.+118    	; 0x1c30 <udc_process_setup+0x35a>
    1bba:	2f 30       	cpi	r18, 0x0F	; 15
    1bbc:	31 05       	cpc	r19, r1
    1bbe:	51 f1       	breq	.+84     	; 0x1c14 <udc_process_setup+0x33e>
    1bc0:	a2 c1       	rjmp	.+836    	; 0x1f06 <udc_process_setup+0x630>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    1bc2:	80 91 19 20 	lds	r24, 0x2019	; 0x802019 <udc_config>
    1bc6:	90 91 1a 20 	lds	r25, 0x201A	; 0x80201a <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    1bca:	dc 01       	movw	r26, r24
    1bcc:	6c 91       	ld	r22, X
    1bce:	70 e0       	ldi	r23, 0x00	; 0
    1bd0:	e7 d5       	rcall	.+3022   	; 0x27a0 <udd_set_setup_payload>
    1bd2:	59 c0       	rjmp	.+178    	; 0x1c86 <udc_process_setup+0x3b0>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    1bd4:	e0 91 19 20 	lds	r30, 0x2019	; 0x802019 <udc_config>
    1bd8:	f0 91 1a 20 	lds	r31, 0x201A	; 0x80201a <udc_config+0x1>
    1bdc:	21 89       	ldd	r18, Z+17	; 0x11
    1bde:	82 17       	cp	r24, r18
    1be0:	08 f0       	brcs	.+2      	; 0x1be4 <udc_process_setup+0x30e>
    1be2:	9a c1       	rjmp	.+820    	; 0x1f18 <udc_process_setup+0x642>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    1be4:	99 27       	eor	r25, r25
    1be6:	88 0f       	add	r24, r24
    1be8:	99 1f       	adc	r25, r25
    1bea:	88 0f       	add	r24, r24
    1bec:	99 1f       	adc	r25, r25
    1bee:	e0 91 1b 20 	lds	r30, 0x201B	; 0x80201b <udc_config+0x2>
    1bf2:	f0 91 1c 20 	lds	r31, 0x201C	; 0x80201c <udc_config+0x3>
    1bf6:	e8 0f       	add	r30, r24
    1bf8:	f9 1f       	adc	r31, r25
    1bfa:	80 81       	ld	r24, Z
    1bfc:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1bfe:	fc 01       	movw	r30, r24
    1c00:	62 81       	ldd	r22, Z+2	; 0x02
    1c02:	73 81       	ldd	r23, Z+3	; 0x03
    1c04:	cd d5       	rcall	.+2970   	; 0x27a0 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    1c06:	e0 91 f2 25 	lds	r30, 0x25F2	; 0x8025f2 <udd_g_ctrlreq+0x8>
    1c0a:	f0 91 f3 25 	lds	r31, 0x25F3	; 0x8025f3 <udd_g_ctrlreq+0x9>
    1c0e:	82 e0       	ldi	r24, 0x02	; 2
    1c10:	81 83       	std	Z+1, r24	; 0x01
    1c12:	39 c0       	rjmp	.+114    	; 0x1c86 <udc_process_setup+0x3b0>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    1c14:	80 91 1d 20 	lds	r24, 0x201D	; 0x80201d <udc_config+0x4>
    1c18:	90 91 1e 20 	lds	r25, 0x201E	; 0x80201e <udc_config+0x5>
    1c1c:	00 97       	sbiw	r24, 0x00	; 0
    1c1e:	09 f4       	brne	.+2      	; 0x1c22 <udc_process_setup+0x34c>
    1c20:	7b c1       	rjmp	.+758    	; 0x1f18 <udc_process_setup+0x642>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    1c22:	dc 01       	movw	r26, r24
    1c24:	12 96       	adiw	r26, 0x02	; 2
    1c26:	6d 91       	ld	r22, X+
    1c28:	7c 91       	ld	r23, X
    1c2a:	13 97       	sbiw	r26, 0x03	; 3
    1c2c:	b9 d5       	rcall	.+2930   	; 0x27a0 <udd_set_setup_payload>
    1c2e:	2b c0       	rjmp	.+86     	; 0x1c86 <udc_process_setup+0x3b0>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    1c30:	99 27       	eor	r25, r25
    1c32:	81 30       	cpi	r24, 0x01	; 1
    1c34:	91 05       	cpc	r25, r1
    1c36:	71 f0       	breq	.+28     	; 0x1c54 <udc_process_setup+0x37e>
    1c38:	38 f0       	brcs	.+14     	; 0x1c48 <udc_process_setup+0x372>
    1c3a:	02 97       	sbiw	r24, 0x02	; 2
    1c3c:	09 f0       	breq	.+2      	; 0x1c40 <udc_process_setup+0x36a>
    1c3e:	6c c1       	rjmp	.+728    	; 0x1f18 <udc_process_setup+0x642>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    1c40:	8a ea       	ldi	r24, 0xAA	; 170
    1c42:	90 e2       	ldi	r25, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1c44:	28 e1       	ldi	r18, 0x18	; 24
    1c46:	09 c0       	rjmp	.+18     	; 0x1c5a <udc_process_setup+0x384>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    1c48:	64 e0       	ldi	r22, 0x04	; 4
    1c4a:	70 e0       	ldi	r23, 0x00	; 0
    1c4c:	8e ec       	ldi	r24, 0xCE	; 206
    1c4e:	90 e2       	ldi	r25, 0x20	; 32
    1c50:	a7 d5       	rcall	.+2894   	; 0x27a0 <udd_set_setup_payload>
    1c52:	19 c0       	rjmp	.+50     	; 0x1c86 <udc_process_setup+0x3b0>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    1c54:	83 ec       	ldi	r24, 0xC3	; 195
    1c56:	90 e2       	ldi	r25, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    1c58:	29 e0       	ldi	r18, 0x09	; 9
    1c5a:	38 2f       	mov	r19, r24
    1c5c:	aa e7       	ldi	r26, 0x7A	; 122
    1c5e:	b0 e2       	ldi	r27, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1c60:	e8 2f       	mov	r30, r24
    1c62:	f9 2f       	mov	r31, r25
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    1c64:	81 91       	ld	r24, Z+
    1c66:	90 e0       	ldi	r25, 0x00	; 0
    1c68:	8d 93       	st	X+, r24
    1c6a:	9d 93       	st	X+, r25
    1c6c:	8e 2f       	mov	r24, r30
    1c6e:	83 1b       	sub	r24, r19
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    1c70:	82 17       	cp	r24, r18
    1c72:	c0 f3       	brcs	.-16     	; 0x1c64 <udc_process_setup+0x38e>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    1c74:	62 2f       	mov	r22, r18
    1c76:	66 0f       	add	r22, r22
    1c78:	6e 5f       	subi	r22, 0xFE	; 254
    1c7a:	60 93 78 20 	sts	0x2078, r22	; 0x802078 <udc_string_desc>
		udd_set_setup_payload(
    1c7e:	70 e0       	ldi	r23, 0x00	; 0
    1c80:	88 e7       	ldi	r24, 0x78	; 120
    1c82:	90 e2       	ldi	r25, 0x20	; 32
    1c84:	8d d5       	rcall	.+2842   	; 0x27a0 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    1c86:	ea ee       	ldi	r30, 0xEA	; 234
    1c88:	f5 e2       	ldi	r31, 0x25	; 37
    1c8a:	86 81       	ldd	r24, Z+6	; 0x06
    1c8c:	97 81       	ldd	r25, Z+7	; 0x07
    1c8e:	22 85       	ldd	r18, Z+10	; 0x0a
    1c90:	33 85       	ldd	r19, Z+11	; 0x0b
    1c92:	82 17       	cp	r24, r18
    1c94:	93 07       	cpc	r25, r19
    1c96:	08 f0       	brcs	.+2      	; 0x1c9a <udc_process_setup+0x3c4>
    1c98:	bc c1       	rjmp	.+888    	; 0x2012 <udc_process_setup+0x73c>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    1c9a:	80 93 f4 25 	sts	0x25F4, r24	; 0x8025f4 <udd_g_ctrlreq+0xa>
    1c9e:	90 93 f5 25 	sts	0x25F5, r25	; 0x8025f5 <udd_g_ctrlreq+0xb>
    1ca2:	b7 c1       	rjmp	.+878    	; 0x2012 <udc_process_setup+0x73c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    1ca4:	21 30       	cpi	r18, 0x01	; 1
    1ca6:	31 05       	cpc	r19, r1
    1ca8:	09 f0       	breq	.+2      	; 0x1cac <udc_process_setup+0x3d6>
    1caa:	36 c1       	rjmp	.+620    	; 0x1f18 <udc_process_setup+0x642>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    1cac:	61 e0       	ldi	r22, 0x01	; 1
    1cae:	70 e0       	ldi	r23, 0x00	; 0
    1cb0:	84 ef       	ldi	r24, 0xF4	; 244
    1cb2:	90 e2       	ldi	r25, 0x20	; 32
    1cb4:	75 d5       	rcall	.+2794   	; 0x27a0 <udd_set_setup_payload>
    1cb6:	ad c1       	rjmp	.+858    	; 0x2012 <udc_process_setup+0x73c>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1cb8:	81 30       	cpi	r24, 0x01	; 1
    1cba:	e1 f5       	brne	.+120    	; 0x1d34 <udc_process_setup+0x45e>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1cbc:	90 91 eb 25 	lds	r25, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    1cc0:	9a 30       	cpi	r25, 0x0A	; 10
    1cc2:	c1 f5       	brne	.+112    	; 0x1d34 <udc_process_setup+0x45e>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    1cc4:	21 30       	cpi	r18, 0x01	; 1
    1cc6:	31 05       	cpc	r19, r1
    1cc8:	09 f0       	breq	.+2      	; 0x1ccc <udc_process_setup+0x3f6>
    1cca:	26 c1       	rjmp	.+588    	; 0x1f18 <udc_process_setup+0x642>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1ccc:	80 91 f4 20 	lds	r24, 0x20F4	; 0x8020f4 <udc_num_configuration>
    1cd0:	88 23       	and	r24, r24
    1cd2:	09 f4       	brne	.+2      	; 0x1cd6 <udc_process_setup+0x400>
    1cd4:	21 c1       	rjmp	.+578    	; 0x1f18 <udc_process_setup+0x642>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1cd6:	c0 91 ee 25 	lds	r28, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1cda:	d0 91 ef 25 	lds	r29, 0x25EF	; 0x8025ef <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1cde:	00 91 f1 20 	lds	r16, 0x20F1	; 0x8020f1 <udc_ptr_conf>
    1ce2:	10 91 f2 20 	lds	r17, 0x20F2	; 0x8020f2 <udc_ptr_conf+0x1>
    1ce6:	d8 01       	movw	r26, r16
    1ce8:	ed 91       	ld	r30, X+
    1cea:	fc 91       	ld	r31, X
    1cec:	84 81       	ldd	r24, Z+4	; 0x04
    1cee:	c8 17       	cp	r28, r24
    1cf0:	08 f0       	brcs	.+2      	; 0x1cf4 <udc_process_setup+0x41e>
    1cf2:	12 c1       	rjmp	.+548    	; 0x1f18 <udc_process_setup+0x642>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1cf4:	60 e0       	ldi	r22, 0x00	; 0
    1cf6:	8c 2f       	mov	r24, r28
    1cf8:	e4 dc       	rcall	.-1592   	; 0x16c2 <udc_update_iface_desc>
    1cfa:	88 23       	and	r24, r24
    1cfc:	09 f4       	brne	.+2      	; 0x1d00 <udc_process_setup+0x42a>
    1cfe:	0c c1       	rjmp	.+536    	; 0x1f18 <udc_process_setup+0x642>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1d00:	ce 01       	movw	r24, r28
    1d02:	99 27       	eor	r25, r25
    1d04:	88 0f       	add	r24, r24
    1d06:	99 1f       	adc	r25, r25
    1d08:	d8 01       	movw	r26, r16
    1d0a:	12 96       	adiw	r26, 0x02	; 2
    1d0c:	ed 91       	ld	r30, X+
    1d0e:	fc 91       	ld	r31, X
    1d10:	13 97       	sbiw	r26, 0x03	; 3
    1d12:	e8 0f       	add	r30, r24
    1d14:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    1d16:	01 90       	ld	r0, Z+
    1d18:	f0 81       	ld	r31, Z
    1d1a:	e0 2d       	mov	r30, r0
    1d1c:	86 81       	ldd	r24, Z+6	; 0x06
    1d1e:	97 81       	ldd	r25, Z+7	; 0x07
    1d20:	fc 01       	movw	r30, r24
    1d22:	09 95       	icall
    1d24:	80 93 f6 20 	sts	0x20F6, r24	; 0x8020f6 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    1d28:	61 e0       	ldi	r22, 0x01	; 1
    1d2a:	70 e0       	ldi	r23, 0x00	; 0
    1d2c:	86 ef       	ldi	r24, 0xF6	; 246
    1d2e:	90 e2       	ldi	r25, 0x20	; 32
    1d30:	37 d5       	rcall	.+2670   	; 0x27a0 <udd_set_setup_payload>
    1d32:	6f c1       	rjmp	.+734    	; 0x2012 <udc_process_setup+0x73c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1d34:	82 30       	cpi	r24, 0x02	; 2
    1d36:	09 f0       	breq	.+2      	; 0x1d3a <udc_process_setup+0x464>
    1d38:	ef c0       	rjmp	.+478    	; 0x1f18 <udc_process_setup+0x642>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1d3a:	80 91 eb 25 	lds	r24, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    1d3e:	81 11       	cpse	r24, r1
    1d40:	e4 c0       	rjmp	.+456    	; 0x1f0a <udc_process_setup+0x634>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    1d42:	22 30       	cpi	r18, 0x02	; 2
    1d44:	31 05       	cpc	r19, r1
    1d46:	09 f0       	breq	.+2      	; 0x1d4a <udc_process_setup+0x474>
    1d48:	e7 c0       	rjmp	.+462    	; 0x1f18 <udc_process_setup+0x642>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    1d4a:	80 91 ee 25 	lds	r24, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1d4e:	9b d5       	rcall	.+2870   	; 0x2886 <udd_ep_is_halted>
    1d50:	90 e0       	ldi	r25, 0x00	; 0
    1d52:	80 93 ed 20 	sts	0x20ED, r24	; 0x8020ed <udc_ep_status.5554>
    1d56:	90 93 ee 20 	sts	0x20EE, r25	; 0x8020ee <udc_ep_status.5554+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    1d5a:	62 e0       	ldi	r22, 0x02	; 2
    1d5c:	70 e0       	ldi	r23, 0x00	; 0
    1d5e:	8d ee       	ldi	r24, 0xED	; 237
    1d60:	90 e2       	ldi	r25, 0x20	; 32
    1d62:	1e d5       	rcall	.+2620   	; 0x27a0 <udd_set_setup_payload>
    1d64:	56 c1       	rjmp	.+684    	; 0x2012 <udc_process_setup+0x73c>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1d66:	8f 71       	andi	r24, 0x1F	; 31
    1d68:	09 f0       	breq	.+2      	; 0x1d6c <udc_process_setup+0x496>
    1d6a:	83 c0       	rjmp	.+262    	; 0x1e72 <udc_process_setup+0x59c>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1d6c:	90 91 eb 25 	lds	r25, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    1d70:	93 30       	cpi	r25, 0x03	; 3
    1d72:	09 f4       	brne	.+2      	; 0x1d76 <udc_process_setup+0x4a0>
    1d74:	cc c0       	rjmp	.+408    	; 0x1f0e <udc_process_setup+0x638>
    1d76:	18 f4       	brcc	.+6      	; 0x1d7e <udc_process_setup+0x4a8>
    1d78:	91 30       	cpi	r25, 0x01	; 1
    1d7a:	a1 f0       	breq	.+40     	; 0x1da4 <udc_process_setup+0x4ce>
    1d7c:	7a c0       	rjmp	.+244    	; 0x1e72 <udc_process_setup+0x59c>
    1d7e:	95 30       	cpi	r25, 0x05	; 5
    1d80:	19 f0       	breq	.+6      	; 0x1d88 <udc_process_setup+0x4b2>
    1d82:	99 30       	cpi	r25, 0x09	; 9
    1d84:	39 f1       	breq	.+78     	; 0x1dd4 <udc_process_setup+0x4fe>
    1d86:	75 c0       	rjmp	.+234    	; 0x1e72 <udc_process_setup+0x59c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1d88:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1d8c:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1d90:	89 2b       	or	r24, r25
    1d92:	09 f0       	breq	.+2      	; 0x1d96 <udc_process_setup+0x4c0>
    1d94:	c1 c0       	rjmp	.+386    	; 0x1f18 <udc_process_setup+0x642>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1d96:	8b e5       	ldi	r24, 0x5B	; 91
    1d98:	9b e0       	ldi	r25, 0x0B	; 11
    1d9a:	80 93 f6 25 	sts	0x25F6, r24	; 0x8025f6 <udd_g_ctrlreq+0xc>
    1d9e:	90 93 f7 25 	sts	0x25F7, r25	; 0x8025f7 <udd_g_ctrlreq+0xd>
    1da2:	37 c1       	rjmp	.+622    	; 0x2012 <udc_process_setup+0x73c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1da4:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1da8:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1dac:	89 2b       	or	r24, r25
    1dae:	09 f0       	breq	.+2      	; 0x1db2 <udc_process_setup+0x4dc>
    1db0:	b3 c0       	rjmp	.+358    	; 0x1f18 <udc_process_setup+0x642>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    1db2:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1db6:	90 91 ed 25 	lds	r25, 0x25ED	; 0x8025ed <udd_g_ctrlreq+0x3>
    1dba:	01 97       	sbiw	r24, 0x01	; 1
    1dbc:	09 f0       	breq	.+2      	; 0x1dc0 <udc_process_setup+0x4ea>
    1dbe:	ac c0       	rjmp	.+344    	; 0x1f18 <udc_process_setup+0x642>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    1dc0:	80 91 f8 20 	lds	r24, 0x20F8	; 0x8020f8 <udc_device_status>
    1dc4:	90 91 f9 20 	lds	r25, 0x20F9	; 0x8020f9 <udc_device_status+0x1>
    1dc8:	8d 7f       	andi	r24, 0xFD	; 253
    1dca:	80 93 f8 20 	sts	0x20F8, r24	; 0x8020f8 <udc_device_status>
    1dce:	90 93 f9 20 	sts	0x20F9, r25	; 0x8020f9 <udc_device_status+0x1>
    1dd2:	1f c1       	rjmp	.+574    	; 0x2012 <udc_process_setup+0x73c>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    1dd4:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1dd8:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1ddc:	89 2b       	or	r24, r25
    1dde:	09 f0       	breq	.+2      	; 0x1de2 <udc_process_setup+0x50c>
    1de0:	9b c0       	rjmp	.+310    	; 0x1f18 <udc_process_setup+0x642>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    1de2:	db d4       	rcall	.+2486   	; 0x279a <udd_getaddress>
    1de4:	88 23       	and	r24, r24
    1de6:	09 f4       	brne	.+2      	; 0x1dea <udc_process_setup+0x514>
    1de8:	97 c0       	rjmp	.+302    	; 0x1f18 <udc_process_setup+0x642>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1dea:	20 91 ec 25 	lds	r18, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1dee:	30 91 ed 25 	lds	r19, 0x25ED	; 0x8025ed <udd_g_ctrlreq+0x3>
    1df2:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    1df4:	e0 91 19 20 	lds	r30, 0x2019	; 0x802019 <udc_config>
    1df8:	f0 91 1a 20 	lds	r31, 0x201A	; 0x80201a <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1dfc:	81 89       	ldd	r24, Z+17	; 0x11
    1dfe:	90 e0       	ldi	r25, 0x00	; 0
    1e00:	82 17       	cp	r24, r18
    1e02:	93 07       	cpc	r25, r19
    1e04:	08 f4       	brcc	.+2      	; 0x1e08 <udc_process_setup+0x532>
    1e06:	88 c0       	rjmp	.+272    	; 0x1f18 <udc_process_setup+0x642>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    1e08:	11 dd       	rcall	.-1502   	; 0x182c <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    1e0a:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1e0e:	90 91 ed 25 	lds	r25, 0x25ED	; 0x8025ed <udd_g_ctrlreq+0x3>
    1e12:	80 93 f4 20 	sts	0x20F4, r24	; 0x8020f4 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    1e16:	88 23       	and	r24, r24
    1e18:	09 f4       	brne	.+2      	; 0x1e1c <udc_process_setup+0x546>
    1e1a:	fb c0       	rjmp	.+502    	; 0x2012 <udc_process_setup+0x73c>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    1e1c:	99 27       	eor	r25, r25
    1e1e:	81 50       	subi	r24, 0x01	; 1
    1e20:	90 4c       	sbci	r25, 0xC0	; 192
    1e22:	88 0f       	add	r24, r24
    1e24:	99 1f       	adc	r25, r25
    1e26:	88 0f       	add	r24, r24
    1e28:	99 1f       	adc	r25, r25
    1e2a:	e0 91 1b 20 	lds	r30, 0x201B	; 0x80201b <udc_config+0x2>
    1e2e:	f0 91 1c 20 	lds	r31, 0x201C	; 0x80201c <udc_config+0x3>
    1e32:	e8 0f       	add	r30, r24
    1e34:	f9 1f       	adc	r31, r25
    1e36:	e0 93 f1 20 	sts	0x20F1, r30	; 0x8020f1 <udc_ptr_conf>
    1e3a:	f0 93 f2 20 	sts	0x20F2, r31	; 0x8020f2 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1e3e:	01 90       	ld	r0, Z+
    1e40:	f0 81       	ld	r31, Z
    1e42:	e0 2d       	mov	r30, r0
    1e44:	84 81       	ldd	r24, Z+4	; 0x04
    1e46:	88 23       	and	r24, r24
    1e48:	09 f4       	brne	.+2      	; 0x1e4c <udc_process_setup+0x576>
    1e4a:	e3 c0       	rjmp	.+454    	; 0x2012 <udc_process_setup+0x73c>
    1e4c:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    1e4e:	60 e0       	ldi	r22, 0x00	; 0
    1e50:	8c 2f       	mov	r24, r28
    1e52:	b3 dc       	rcall	.-1690   	; 0x17ba <udc_iface_enable>
    1e54:	88 23       	and	r24, r24
    1e56:	09 f4       	brne	.+2      	; 0x1e5a <udc_process_setup+0x584>
    1e58:	5f c0       	rjmp	.+190    	; 0x1f18 <udc_process_setup+0x642>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1e5a:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1e5c:	e0 91 f1 20 	lds	r30, 0x20F1	; 0x8020f1 <udc_ptr_conf>
    1e60:	f0 91 f2 20 	lds	r31, 0x20F2	; 0x8020f2 <udc_ptr_conf+0x1>
    1e64:	01 90       	ld	r0, Z+
    1e66:	f0 81       	ld	r31, Z
    1e68:	e0 2d       	mov	r30, r0
    1e6a:	84 81       	ldd	r24, Z+4	; 0x04
    1e6c:	c8 17       	cp	r28, r24
    1e6e:	78 f3       	brcs	.-34     	; 0x1e4e <udc_process_setup+0x578>
    1e70:	d0 c0       	rjmp	.+416    	; 0x2012 <udc_process_setup+0x73c>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1e72:	81 30       	cpi	r24, 0x01	; 1
    1e74:	e1 f4       	brne	.+56     	; 0x1eae <udc_process_setup+0x5d8>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1e76:	90 91 eb 25 	lds	r25, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    1e7a:	9b 30       	cpi	r25, 0x0B	; 11
    1e7c:	c1 f4       	brne	.+48     	; 0x1eae <udc_process_setup+0x5d8>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    1e7e:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1e82:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1e86:	89 2b       	or	r24, r25
    1e88:	09 f0       	breq	.+2      	; 0x1e8c <udc_process_setup+0x5b6>
    1e8a:	46 c0       	rjmp	.+140    	; 0x1f18 <udc_process_setup+0x642>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1e8c:	80 91 f4 20 	lds	r24, 0x20F4	; 0x8020f4 <udc_num_configuration>
    1e90:	88 23       	and	r24, r24
    1e92:	09 f4       	brne	.+2      	; 0x1e96 <udc_process_setup+0x5c0>
    1e94:	41 c0       	rjmp	.+130    	; 0x1f18 <udc_process_setup+0x642>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1e96:	ea ee       	ldi	r30, 0xEA	; 234
    1e98:	f5 e2       	ldi	r31, 0x25	; 37
    1e9a:	c4 81       	ldd	r28, Z+4	; 0x04
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    1e9c:	d2 81       	ldd	r29, Z+2	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    1e9e:	8c 2f       	mov	r24, r28
    1ea0:	4a dc       	rcall	.-1900   	; 0x1736 <udc_iface_disable>
    1ea2:	88 23       	and	r24, r24
    1ea4:	c9 f1       	breq	.+114    	; 0x1f18 <udc_process_setup+0x642>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    1ea6:	6d 2f       	mov	r22, r29
    1ea8:	8c 2f       	mov	r24, r28
    1eaa:	87 dc       	rcall	.-1778   	; 0x17ba <udc_iface_enable>
    1eac:	33 c0       	rjmp	.+102    	; 0x1f14 <udc_process_setup+0x63e>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1eae:	82 30       	cpi	r24, 0x02	; 2
    1eb0:	99 f5       	brne	.+102    	; 0x1f18 <udc_process_setup+0x642>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1eb2:	80 91 eb 25 	lds	r24, 0x25EB	; 0x8025eb <udd_g_ctrlreq+0x1>
    1eb6:	81 30       	cpi	r24, 0x01	; 1
    1eb8:	19 f0       	breq	.+6      	; 0x1ec0 <udc_process_setup+0x5ea>
    1eba:	83 30       	cpi	r24, 0x03	; 3
    1ebc:	89 f0       	breq	.+34     	; 0x1ee0 <udc_process_setup+0x60a>
    1ebe:	29 c0       	rjmp	.+82     	; 0x1f12 <udc_process_setup+0x63c>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1ec0:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1ec4:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1ec8:	89 2b       	or	r24, r25
    1eca:	31 f5       	brne	.+76     	; 0x1f18 <udc_process_setup+0x642>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1ecc:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1ed0:	90 91 ed 25 	lds	r25, 0x25ED	; 0x8025ed <udd_g_ctrlreq+0x3>
    1ed4:	89 2b       	or	r24, r25
    1ed6:	01 f5       	brne	.+64     	; 0x1f18 <udc_process_setup+0x642>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1ed8:	80 91 ee 25 	lds	r24, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1edc:	ef d4       	rcall	.+2526   	; 0x28bc <udd_ep_clear_halt>
    1ede:	1a c0       	rjmp	.+52     	; 0x1f14 <udc_process_setup+0x63e>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1ee0:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    1ee4:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    1ee8:	89 2b       	or	r24, r25
    1eea:	b1 f4       	brne	.+44     	; 0x1f18 <udc_process_setup+0x642>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1eec:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <udd_g_ctrlreq+0x2>
    1ef0:	90 91 ed 25 	lds	r25, 0x25ED	; 0x8025ed <udd_g_ctrlreq+0x3>
    1ef4:	89 2b       	or	r24, r25
    1ef6:	81 f4       	brne	.+32     	; 0x1f18 <udc_process_setup+0x642>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    1ef8:	ca ee       	ldi	r28, 0xEA	; 234
    1efa:	d5 e2       	ldi	r29, 0x25	; 37
    1efc:	8c 81       	ldd	r24, Y+4	; 0x04
    1efe:	cd d5       	rcall	.+2970   	; 0x2a9a <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1f00:	8c 81       	ldd	r24, Y+4	; 0x04
    1f02:	30 d6       	rcall	.+3168   	; 0x2b64 <udd_ep_set_halt>
    1f04:	07 c0       	rjmp	.+14     	; 0x1f14 <udc_process_setup+0x63e>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    1f06:	80 e0       	ldi	r24, 0x00	; 0
    1f08:	05 c0       	rjmp	.+10     	; 0x1f14 <udc_process_setup+0x63e>
				break;
			}
		}
#endif
	}
	return false;
    1f0a:	80 e0       	ldi	r24, 0x00	; 0
    1f0c:	03 c0       	rjmp	.+6      	; 0x1f14 <udc_process_setup+0x63e>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    1f0e:	80 e0       	ldi	r24, 0x00	; 0
    1f10:	01 c0       	rjmp	.+2      	; 0x1f14 <udc_process_setup+0x63e>
				break;
			}
		}
#endif
	}
	return false;
    1f12:	80 e0       	ldi	r24, 0x00	; 0
		}
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    1f14:	81 11       	cpse	r24, r1
    1f16:	7e c0       	rjmp	.+252    	; 0x2014 <udc_process_setup+0x73e>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    1f18:	80 91 ea 25 	lds	r24, 0x25EA	; 0x8025ea <udd_g_ctrlreq>
    1f1c:	8f 71       	andi	r24, 0x1F	; 31
    1f1e:	81 30       	cpi	r24, 0x01	; 1
    1f20:	71 f5       	brne	.+92     	; 0x1f7e <udc_process_setup+0x6a8>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1f22:	80 91 f4 20 	lds	r24, 0x20F4	; 0x8020f4 <udc_num_configuration>
    1f26:	88 23       	and	r24, r24
    1f28:	51 f1       	breq	.+84     	; 0x1f7e <udc_process_setup+0x6a8>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1f2a:	00 91 ee 25 	lds	r16, 0x25EE	; 0x8025ee <udd_g_ctrlreq+0x4>
    1f2e:	10 91 ef 25 	lds	r17, 0x25EF	; 0x8025ef <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1f32:	c0 91 f1 20 	lds	r28, 0x20F1	; 0x8020f1 <udc_ptr_conf>
    1f36:	d0 91 f2 20 	lds	r29, 0x20F2	; 0x8020f2 <udc_ptr_conf+0x1>
    1f3a:	e8 81       	ld	r30, Y
    1f3c:	f9 81       	ldd	r31, Y+1	; 0x01
    1f3e:	84 81       	ldd	r24, Z+4	; 0x04
    1f40:	08 17       	cp	r16, r24
    1f42:	e8 f4       	brcc	.+58     	; 0x1f7e <udc_process_setup+0x6a8>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1f44:	60 e0       	ldi	r22, 0x00	; 0
    1f46:	80 2f       	mov	r24, r16
    1f48:	bc db       	rcall	.-2184   	; 0x16c2 <udc_update_iface_desc>
    1f4a:	88 23       	and	r24, r24
    1f4c:	c1 f0       	breq	.+48     	; 0x1f7e <udc_process_setup+0x6a8>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1f4e:	f8 01       	movw	r30, r16
    1f50:	ff 27       	eor	r31, r31
    1f52:	cf 01       	movw	r24, r30
    1f54:	88 0f       	add	r24, r24
    1f56:	99 1f       	adc	r25, r25
    1f58:	ea 81       	ldd	r30, Y+2	; 0x02
    1f5a:	fb 81       	ldd	r31, Y+3	; 0x03
    1f5c:	e8 0f       	add	r30, r24
    1f5e:	f9 1f       	adc	r31, r25
    1f60:	c0 81       	ld	r28, Z
    1f62:	d1 81       	ldd	r29, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1f64:	ee 81       	ldd	r30, Y+6	; 0x06
    1f66:	ff 81       	ldd	r31, Y+7	; 0x07
    1f68:	09 95       	icall
    1f6a:	68 2f       	mov	r22, r24
    1f6c:	80 2f       	mov	r24, r16
    1f6e:	a9 db       	rcall	.-2222   	; 0x16c2 <udc_update_iface_desc>
    1f70:	88 23       	and	r24, r24
    1f72:	29 f0       	breq	.+10     	; 0x1f7e <udc_process_setup+0x6a8>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    1f74:	ec 81       	ldd	r30, Y+4	; 0x04
    1f76:	fd 81       	ldd	r31, Y+5	; 0x05
    1f78:	09 95       	icall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    1f7a:	81 11       	cpse	r24, r1
    1f7c:	4b c0       	rjmp	.+150    	; 0x2014 <udc_process_setup+0x73e>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    1f7e:	80 91 ea 25 	lds	r24, 0x25EA	; 0x8025ea <udd_g_ctrlreq>
    1f82:	8f 71       	andi	r24, 0x1F	; 31
    1f84:	82 30       	cpi	r24, 0x02	; 2
    1f86:	09 f0       	breq	.+2      	; 0x1f8a <udc_process_setup+0x6b4>
    1f88:	40 c0       	rjmp	.+128    	; 0x200a <udc_process_setup+0x734>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1f8a:	80 91 f4 20 	lds	r24, 0x20F4	; 0x8020f4 <udc_num_configuration>
    1f8e:	88 23       	and	r24, r24
    1f90:	b1 f1       	breq	.+108    	; 0x1ffe <udc_process_setup+0x728>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1f92:	a0 91 f1 20 	lds	r26, 0x20F1	; 0x8020f1 <udc_ptr_conf>
    1f96:	b0 91 f2 20 	lds	r27, 0x20F2	; 0x8020f2 <udc_ptr_conf+0x1>
    1f9a:	ed 91       	ld	r30, X+
    1f9c:	fc 91       	ld	r31, X
    1f9e:	11 97       	sbiw	r26, 0x01	; 1
    1fa0:	84 81       	ldd	r24, Z+4	; 0x04
    1fa2:	88 23       	and	r24, r24
    1fa4:	71 f1       	breq	.+92     	; 0x2002 <udc_process_setup+0x72c>
    1fa6:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    1fa8:	ec 2f       	mov	r30, r28
    1faa:	f0 e0       	ldi	r31, 0x00	; 0
    1fac:	ee 0f       	add	r30, r30
    1fae:	ff 1f       	adc	r31, r31
    1fb0:	12 96       	adiw	r26, 0x02	; 2
    1fb2:	8d 91       	ld	r24, X+
    1fb4:	9c 91       	ld	r25, X
    1fb6:	13 97       	sbiw	r26, 0x03	; 3
    1fb8:	e8 0f       	add	r30, r24
    1fba:	f9 1f       	adc	r31, r25
    1fbc:	00 81       	ld	r16, Z
    1fbe:	11 81       	ldd	r17, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1fc0:	d8 01       	movw	r26, r16
    1fc2:	16 96       	adiw	r26, 0x06	; 6
    1fc4:	ed 91       	ld	r30, X+
    1fc6:	fc 91       	ld	r31, X
    1fc8:	17 97       	sbiw	r26, 0x07	; 7
    1fca:	09 95       	icall
    1fcc:	68 2f       	mov	r22, r24
    1fce:	8c 2f       	mov	r24, r28
    1fd0:	78 db       	rcall	.-2320   	; 0x16c2 <udc_update_iface_desc>
    1fd2:	88 23       	and	r24, r24
    1fd4:	f9 f0       	breq	.+62     	; 0x2014 <udc_process_setup+0x73e>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    1fd6:	d8 01       	movw	r26, r16
    1fd8:	14 96       	adiw	r26, 0x04	; 4
    1fda:	ed 91       	ld	r30, X+
    1fdc:	fc 91       	ld	r31, X
    1fde:	15 97       	sbiw	r26, 0x05	; 5
    1fe0:	09 95       	icall
    1fe2:	81 11       	cpse	r24, r1
    1fe4:	17 c0       	rjmp	.+46     	; 0x2014 <udc_process_setup+0x73e>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1fe6:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1fe8:	a0 91 f1 20 	lds	r26, 0x20F1	; 0x8020f1 <udc_ptr_conf>
    1fec:	b0 91 f2 20 	lds	r27, 0x20F2	; 0x8020f2 <udc_ptr_conf+0x1>
    1ff0:	ed 91       	ld	r30, X+
    1ff2:	fc 91       	ld	r31, X
    1ff4:	11 97       	sbiw	r26, 0x01	; 1
    1ff6:	94 81       	ldd	r25, Z+4	; 0x04
    1ff8:	c9 17       	cp	r28, r25
    1ffa:	b0 f2       	brcs	.-84     	; 0x1fa8 <udc_process_setup+0x6d2>
    1ffc:	0b c0       	rjmp	.+22     	; 0x2014 <udc_process_setup+0x73e>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    1ffe:	80 e0       	ldi	r24, 0x00	; 0
    2000:	09 c0       	rjmp	.+18     	; 0x2014 <udc_process_setup+0x73e>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    2002:	80 e0       	ldi	r24, 0x00	; 0
    2004:	07 c0       	rjmp	.+14     	; 0x2014 <udc_process_setup+0x73e>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    2006:	80 e0       	ldi	r24, 0x00	; 0
    2008:	05 c0       	rjmp	.+10     	; 0x2014 <udc_process_setup+0x73e>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    200a:	80 e0       	ldi	r24, 0x00	; 0
    200c:	03 c0       	rjmp	.+6      	; 0x2014 <udc_process_setup+0x73e>
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
			return true;
    200e:	81 e0       	ldi	r24, 0x01	; 1
    2010:	01 c0       	rjmp	.+2      	; 0x2014 <udc_process_setup+0x73e>
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    2012:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    2014:	df 91       	pop	r29
    2016:	cf 91       	pop	r28
    2018:	1f 91       	pop	r17
    201a:	0f 91       	pop	r16
    201c:	08 95       	ret

0000201e <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    201e:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    2020:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    2022:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    2024:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    2026:	60 83       	st	Z, r22
	ret                             // Return to caller
    2028:	08 95       	ret

0000202a <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    202a:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    202e:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    2030:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    2032:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    2036:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    2038:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    203c:	08 95       	ret

0000203e <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    203e:	81 11       	cpse	r24, r1
    2040:	22 c0       	rjmp	.+68     	; 0x2086 <udd_sleep_mode+0x48>
    2042:	90 91 bc 23 	lds	r25, 0x23BC	; 0x8023bc <udd_b_idle>
    2046:	99 23       	and	r25, r25
    2048:	d9 f0       	breq	.+54     	; 0x2080 <udd_sleep_mode+0x42>
    204a:	90 91 d9 2f 	lds	r25, 0x2FD9	; 0x802fd9 <sleepmgr_locks+0x1>
    204e:	91 11       	cpse	r25, r1
    2050:	01 c0       	rjmp	.+2      	; 0x2054 <udd_sleep_mode+0x16>
    2052:	ff cf       	rjmp	.-2      	; 0x2052 <udd_sleep_mode+0x14>
    2054:	2f b7       	in	r18, 0x3f	; 63
    2056:	f8 94       	cli
    2058:	e8 ed       	ldi	r30, 0xD8	; 216
    205a:	ff e2       	ldi	r31, 0x2F	; 47
    205c:	91 81       	ldd	r25, Z+1	; 0x01
    205e:	91 50       	subi	r25, 0x01	; 1
    2060:	91 83       	std	Z+1, r25	; 0x01
    2062:	2f bf       	out	0x3f, r18	; 63
    2064:	0d c0       	rjmp	.+26     	; 0x2080 <udd_sleep_mode+0x42>
    2066:	90 91 d9 2f 	lds	r25, 0x2FD9	; 0x802fd9 <sleepmgr_locks+0x1>
    206a:	9f 3f       	cpi	r25, 0xFF	; 255
    206c:	09 f4       	brne	.+2      	; 0x2070 <udd_sleep_mode+0x32>
    206e:	ff cf       	rjmp	.-2      	; 0x206e <udd_sleep_mode+0x30>
    2070:	2f b7       	in	r18, 0x3f	; 63
    2072:	f8 94       	cli
    2074:	e8 ed       	ldi	r30, 0xD8	; 216
    2076:	ff e2       	ldi	r31, 0x2F	; 47
    2078:	91 81       	ldd	r25, Z+1	; 0x01
    207a:	9f 5f       	subi	r25, 0xFF	; 255
    207c:	91 83       	std	Z+1, r25	; 0x01
    207e:	2f bf       	out	0x3f, r18	; 63
    2080:	80 93 bc 23 	sts	0x23BC, r24	; 0x8023bc <udd_b_idle>
    2084:	08 95       	ret
    2086:	90 91 bc 23 	lds	r25, 0x23BC	; 0x8023bc <udd_b_idle>
    208a:	99 23       	and	r25, r25
    208c:	61 f3       	breq	.-40     	; 0x2066 <udd_sleep_mode+0x28>
    208e:	f8 cf       	rjmp	.-16     	; 0x2080 <udd_sleep_mode+0x42>

00002090 <udd_ctrl_init>:
    2090:	0f 93       	push	r16
    2092:	e8 ec       	ldi	r30, 0xC8	; 200
    2094:	f4 e0       	ldi	r31, 0x04	; 4
    2096:	80 81       	ld	r24, Z
    2098:	8f 7d       	andi	r24, 0xDF	; 223
    209a:	80 83       	st	Z, r24
    209c:	80 81       	ld	r24, Z
    209e:	8f 7d       	andi	r24, 0xDF	; 223
    20a0:	80 83       	st	Z, r24
    20a2:	e0 e5       	ldi	r30, 0x50	; 80
    20a4:	f3 e2       	ldi	r31, 0x23	; 35
    20a6:	02 e0       	ldi	r16, 0x02	; 2
    20a8:	05 93       	las	Z, r16
    20aa:	10 92 52 23 	sts	0x2352, r1	; 0x802352 <udd_sram+0x26>
    20ae:	10 92 53 23 	sts	0x2353, r1	; 0x802353 <udd_sram+0x27>
    20b2:	00 e2       	ldi	r16, 0x20	; 32
    20b4:	06 93       	lac	Z, r16
    20b6:	00 e4       	ldi	r16, 0x40	; 64
    20b8:	06 93       	lac	Z, r16
    20ba:	e8 e4       	ldi	r30, 0x48	; 72
    20bc:	f3 e2       	ldi	r31, 0x23	; 35
    20be:	00 e2       	ldi	r16, 0x20	; 32
    20c0:	06 93       	lac	Z, r16
    20c2:	00 e4       	ldi	r16, 0x40	; 64
    20c4:	06 93       	lac	Z, r16
    20c6:	ea ee       	ldi	r30, 0xEA	; 234
    20c8:	f5 e2       	ldi	r31, 0x25	; 37
    20ca:	14 86       	std	Z+12, r1	; 0x0c
    20cc:	15 86       	std	Z+13, r1	; 0x0d
    20ce:	16 86       	std	Z+14, r1	; 0x0e
    20d0:	17 86       	std	Z+15, r1	; 0x0f
    20d2:	12 86       	std	Z+10, r1	; 0x0a
    20d4:	13 86       	std	Z+11, r1	; 0x0b
    20d6:	10 92 2b 23 	sts	0x232B, r1	; 0x80232b <udd_ep_control_state>
    20da:	0f 91       	pop	r16
    20dc:	08 95       	ret

000020de <udd_ctrl_stall_data>:
    20de:	0f 93       	push	r16
    20e0:	85 e0       	ldi	r24, 0x05	; 5
    20e2:	80 93 2b 23 	sts	0x232B, r24	; 0x80232b <udd_ep_control_state>
    20e6:	e1 e5       	ldi	r30, 0x51	; 81
    20e8:	f3 e2       	ldi	r31, 0x23	; 35
    20ea:	04 e0       	ldi	r16, 0x04	; 4
    20ec:	05 93       	las	Z, r16
    20ee:	e9 e4       	ldi	r30, 0x49	; 73
    20f0:	f3 e2       	ldi	r31, 0x23	; 35
    20f2:	04 e0       	ldi	r16, 0x04	; 4
    20f4:	05 93       	las	Z, r16
    20f6:	0f 91       	pop	r16
    20f8:	08 95       	ret

000020fa <udd_ctrl_send_zlp_in>:
    20fa:	0f 93       	push	r16
    20fc:	83 e0       	ldi	r24, 0x03	; 3
    20fe:	80 93 2b 23 	sts	0x232B, r24	; 0x80232b <udd_ep_control_state>
    2102:	10 92 52 23 	sts	0x2352, r1	; 0x802352 <udd_sram+0x26>
    2106:	10 92 53 23 	sts	0x2353, r1	; 0x802353 <udd_sram+0x27>
    210a:	e0 e5       	ldi	r30, 0x50	; 80
    210c:	f3 e2       	ldi	r31, 0x23	; 35
    210e:	02 e0       	ldi	r16, 0x02	; 2
    2110:	06 93       	lac	Z, r16
    2112:	0f 91       	pop	r16
    2114:	08 95       	ret

00002116 <udd_ctrl_endofrequest>:
    2116:	e0 91 f6 25 	lds	r30, 0x25F6	; 0x8025f6 <udd_g_ctrlreq+0xc>
    211a:	f0 91 f7 25 	lds	r31, 0x25F7	; 0x8025f7 <udd_g_ctrlreq+0xd>
    211e:	30 97       	sbiw	r30, 0x00	; 0
    2120:	09 f0       	breq	.+2      	; 0x2124 <udd_ctrl_endofrequest+0xe>
    2122:	09 95       	icall
    2124:	08 95       	ret

00002126 <udd_ctrl_in_sent>:
    2126:	0f 93       	push	r16
    2128:	cf 93       	push	r28
    212a:	df 93       	push	r29
    212c:	80 91 2b 23 	lds	r24, 0x232B	; 0x80232b <udd_ep_control_state>
    2130:	83 30       	cpi	r24, 0x03	; 3
    2132:	19 f4       	brne	.+6      	; 0x213a <udd_ctrl_in_sent+0x14>
    2134:	f0 df       	rcall	.-32     	; 0x2116 <udd_ctrl_endofrequest>
    2136:	ac df       	rcall	.-168    	; 0x2090 <udd_ctrl_init>
    2138:	5e c0       	rjmp	.+188    	; 0x21f6 <udd_ctrl_in_sent+0xd0>
    213a:	80 91 27 23 	lds	r24, 0x2327	; 0x802327 <udd_ctrl_payload_nb_trans>
    213e:	90 91 28 23 	lds	r25, 0x2328	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    2142:	c0 91 f4 25 	lds	r28, 0x25F4	; 0x8025f4 <udd_g_ctrlreq+0xa>
    2146:	d0 91 f5 25 	lds	r29, 0x25F5	; 0x8025f5 <udd_g_ctrlreq+0xb>
    214a:	c8 1b       	sub	r28, r24
    214c:	d9 0b       	sbc	r29, r25
    214e:	71 f5       	brne	.+92     	; 0x21ac <udd_ctrl_in_sent+0x86>
    2150:	20 91 29 23 	lds	r18, 0x2329	; 0x802329 <udd_ctrl_prev_payload_nb_trans>
    2154:	30 91 2a 23 	lds	r19, 0x232A	; 0x80232a <udd_ctrl_prev_payload_nb_trans+0x1>
    2158:	82 0f       	add	r24, r18
    215a:	93 1f       	adc	r25, r19
    215c:	80 93 29 23 	sts	0x2329, r24	; 0x802329 <udd_ctrl_prev_payload_nb_trans>
    2160:	90 93 2a 23 	sts	0x232A, r25	; 0x80232a <udd_ctrl_prev_payload_nb_trans+0x1>
    2164:	20 91 f0 25 	lds	r18, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    2168:	30 91 f1 25 	lds	r19, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    216c:	82 17       	cp	r24, r18
    216e:	93 07       	cpc	r25, r19
    2170:	21 f0       	breq	.+8      	; 0x217a <udd_ctrl_in_sent+0x54>
    2172:	80 91 fa 20 	lds	r24, 0x20FA	; 0x8020fa <b_shortpacket.5259>
    2176:	88 23       	and	r24, r24
    2178:	41 f0       	breq	.+16     	; 0x218a <udd_ctrl_in_sent+0x64>
    217a:	84 e0       	ldi	r24, 0x04	; 4
    217c:	80 93 2b 23 	sts	0x232B, r24	; 0x80232b <udd_ep_control_state>
    2180:	e8 e4       	ldi	r30, 0x48	; 72
    2182:	f3 e2       	ldi	r31, 0x23	; 35
    2184:	02 e0       	ldi	r16, 0x02	; 2
    2186:	06 93       	lac	Z, r16
    2188:	36 c0       	rjmp	.+108    	; 0x21f6 <udd_ctrl_in_sent+0xd0>
    218a:	e0 91 f8 25 	lds	r30, 0x25F8	; 0x8025f8 <udd_g_ctrlreq+0xe>
    218e:	f0 91 f9 25 	lds	r31, 0x25F9	; 0x8025f9 <udd_g_ctrlreq+0xf>
    2192:	30 97       	sbiw	r30, 0x00	; 0
    2194:	99 f0       	breq	.+38     	; 0x21bc <udd_ctrl_in_sent+0x96>
    2196:	09 95       	icall
    2198:	88 23       	and	r24, r24
    219a:	81 f0       	breq	.+32     	; 0x21bc <udd_ctrl_in_sent+0x96>
    219c:	10 92 27 23 	sts	0x2327, r1	; 0x802327 <udd_ctrl_payload_nb_trans>
    21a0:	10 92 28 23 	sts	0x2328, r1	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    21a4:	c0 91 f4 25 	lds	r28, 0x25F4	; 0x8025f4 <udd_g_ctrlreq+0xa>
    21a8:	d0 91 f5 25 	lds	r29, 0x25F5	; 0x8025f5 <udd_g_ctrlreq+0xb>
    21ac:	c0 34       	cpi	r28, 0x40	; 64
    21ae:	d1 05       	cpc	r29, r1
    21b0:	28 f0       	brcs	.+10     	; 0x21bc <udd_ctrl_in_sent+0x96>
    21b2:	10 92 fa 20 	sts	0x20FA, r1	; 0x8020fa <b_shortpacket.5259>
    21b6:	c0 e4       	ldi	r28, 0x40	; 64
    21b8:	d0 e0       	ldi	r29, 0x00	; 0
    21ba:	03 c0       	rjmp	.+6      	; 0x21c2 <udd_ctrl_in_sent+0x9c>
    21bc:	81 e0       	ldi	r24, 0x01	; 1
    21be:	80 93 fa 20 	sts	0x20FA, r24	; 0x8020fa <b_shortpacket.5259>
    21c2:	ec e2       	ldi	r30, 0x2C	; 44
    21c4:	f3 e2       	ldi	r31, 0x23	; 35
    21c6:	c6 a3       	std	Z+38, r28	; 0x26
    21c8:	d7 a3       	std	Z+39, r29	; 0x27
    21ca:	80 91 27 23 	lds	r24, 0x2327	; 0x802327 <udd_ctrl_payload_nb_trans>
    21ce:	90 91 28 23 	lds	r25, 0x2328	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    21d2:	20 91 f2 25 	lds	r18, 0x25F2	; 0x8025f2 <udd_g_ctrlreq+0x8>
    21d6:	30 91 f3 25 	lds	r19, 0x25F3	; 0x8025f3 <udd_g_ctrlreq+0x9>
    21da:	28 0f       	add	r18, r24
    21dc:	39 1f       	adc	r19, r25
    21de:	20 a7       	std	Z+40, r18	; 0x28
    21e0:	31 a7       	std	Z+41, r19	; 0x29
    21e2:	c8 0f       	add	r28, r24
    21e4:	d9 1f       	adc	r29, r25
    21e6:	c0 93 27 23 	sts	0x2327, r28	; 0x802327 <udd_ctrl_payload_nb_trans>
    21ea:	d0 93 28 23 	sts	0x2328, r29	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    21ee:	e0 e5       	ldi	r30, 0x50	; 80
    21f0:	f3 e2       	ldi	r31, 0x23	; 35
    21f2:	02 e0       	ldi	r16, 0x02	; 2
    21f4:	06 93       	lac	Z, r16
    21f6:	df 91       	pop	r29
    21f8:	cf 91       	pop	r28
    21fa:	0f 91       	pop	r16
    21fc:	08 95       	ret

000021fe <udd_ep_get_size>:
    21fe:	fc 01       	movw	r30, r24
    2200:	81 81       	ldd	r24, Z+1	; 0x01
    2202:	e8 2f       	mov	r30, r24
    2204:	e7 70       	andi	r30, 0x07	; 7
    2206:	8e 2f       	mov	r24, r30
    2208:	90 e0       	ldi	r25, 0x00	; 0
    220a:	fc 01       	movw	r30, r24
    220c:	31 97       	sbiw	r30, 0x01	; 1
    220e:	e7 30       	cpi	r30, 0x07	; 7
    2210:	f1 05       	cpc	r31, r1
    2212:	c0 f4       	brcc	.+48     	; 0x2244 <udd_ep_get_size+0x46>
    2214:	e2 5e       	subi	r30, 0xE2	; 226
    2216:	fe 4f       	sbci	r31, 0xFE	; 254
    2218:	a2 c6       	rjmp	.+3396   	; 0x2f5e <__tablejump2__>
    221a:	80 e1       	ldi	r24, 0x10	; 16
    221c:	90 e0       	ldi	r25, 0x00	; 0
    221e:	08 95       	ret
    2220:	80 e2       	ldi	r24, 0x20	; 32
    2222:	90 e0       	ldi	r25, 0x00	; 0
    2224:	08 95       	ret
    2226:	80 e4       	ldi	r24, 0x40	; 64
    2228:	90 e0       	ldi	r25, 0x00	; 0
    222a:	08 95       	ret
    222c:	80 e8       	ldi	r24, 0x80	; 128
    222e:	90 e0       	ldi	r25, 0x00	; 0
    2230:	08 95       	ret
    2232:	80 e0       	ldi	r24, 0x00	; 0
    2234:	91 e0       	ldi	r25, 0x01	; 1
    2236:	08 95       	ret
    2238:	80 e0       	ldi	r24, 0x00	; 0
    223a:	92 e0       	ldi	r25, 0x02	; 2
    223c:	08 95       	ret
    223e:	8f ef       	ldi	r24, 0xFF	; 255
    2240:	93 e0       	ldi	r25, 0x03	; 3
    2242:	08 95       	ret
    2244:	88 e0       	ldi	r24, 0x08	; 8
    2246:	90 e0       	ldi	r25, 0x00	; 0
    2248:	08 95       	ret

0000224a <udd_ep_get_job>:
    224a:	28 2f       	mov	r18, r24
    224c:	2f 70       	andi	r18, 0x0F	; 15
    224e:	30 e0       	ldi	r19, 0x00	; 0
    2250:	22 0f       	add	r18, r18
    2252:	33 1f       	adc	r19, r19
    2254:	08 2e       	mov	r0, r24
    2256:	00 0c       	add	r0, r0
    2258:	99 0b       	sbc	r25, r25
    225a:	88 27       	eor	r24, r24
    225c:	99 0f       	add	r25, r25
    225e:	88 1f       	adc	r24, r24
    2260:	99 27       	eor	r25, r25
    2262:	82 0f       	add	r24, r18
    2264:	93 1f       	adc	r25, r19
    2266:	02 97       	sbiw	r24, 0x02	; 2
    2268:	9c 01       	movw	r18, r24
    226a:	22 0f       	add	r18, r18
    226c:	33 1f       	adc	r19, r19
    226e:	22 0f       	add	r18, r18
    2270:	33 1f       	adc	r19, r19
    2272:	22 0f       	add	r18, r18
    2274:	33 1f       	adc	r19, r19
    2276:	82 0f       	add	r24, r18
    2278:	93 1f       	adc	r25, r19
    227a:	85 58       	subi	r24, 0x85	; 133
    227c:	9d 4d       	sbci	r25, 0xDD	; 221
    227e:	08 95       	ret

00002280 <udd_ctrl_interrupt_tc_setup>:
    2280:	0f 93       	push	r16
    2282:	cf 93       	push	r28
    2284:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2288:	80 ff       	sbrs	r24, 0
    228a:	62 c0       	rjmp	.+196    	; 0x2350 <udd_ctrl_interrupt_tc_setup+0xd0>
    228c:	81 e0       	ldi	r24, 0x01	; 1
    228e:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2292:	e8 e4       	ldi	r30, 0x48	; 72
    2294:	f3 e2       	ldi	r31, 0x23	; 35
    2296:	00 e8       	ldi	r16, 0x80	; 128
    2298:	06 93       	lac	Z, r16
    229a:	e0 e5       	ldi	r30, 0x50	; 80
    229c:	f3 e2       	ldi	r31, 0x23	; 35
    229e:	00 e8       	ldi	r16, 0x80	; 128
    22a0:	06 93       	lac	Z, r16
    22a2:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    22a6:	e8 e4       	ldi	r30, 0x48	; 72
    22a8:	f3 e2       	ldi	r31, 0x23	; 35
    22aa:	00 e1       	ldi	r16, 0x10	; 16
    22ac:	06 93       	lac	Z, r16
    22ae:	80 91 2b 23 	lds	r24, 0x232B	; 0x80232b <udd_ep_control_state>
    22b2:	88 23       	and	r24, r24
    22b4:	29 f0       	breq	.+10     	; 0x22c0 <udd_ctrl_interrupt_tc_setup+0x40>
    22b6:	83 50       	subi	r24, 0x03	; 3
    22b8:	82 30       	cpi	r24, 0x02	; 2
    22ba:	08 f4       	brcc	.+2      	; 0x22be <udd_ctrl_interrupt_tc_setup+0x3e>
    22bc:	2c df       	rcall	.-424    	; 0x2116 <udd_ctrl_endofrequest>
    22be:	e8 de       	rcall	.-560    	; 0x2090 <udd_ctrl_init>
    22c0:	80 91 4a 23 	lds	r24, 0x234A	; 0x80234a <udd_sram+0x1e>
    22c4:	90 91 4b 23 	lds	r25, 0x234B	; 0x80234b <udd_sram+0x1f>
    22c8:	08 97       	sbiw	r24, 0x08	; 8
    22ca:	09 f0       	breq	.+2      	; 0x22ce <udd_ctrl_interrupt_tc_setup+0x4e>
    22cc:	43 c0       	rjmp	.+134    	; 0x2354 <udd_ctrl_interrupt_tc_setup+0xd4>
    22ce:	88 e0       	ldi	r24, 0x08	; 8
    22d0:	e7 ee       	ldi	r30, 0xE7	; 231
    22d2:	f2 e2       	ldi	r31, 0x22	; 34
    22d4:	aa ee       	ldi	r26, 0xEA	; 234
    22d6:	b5 e2       	ldi	r27, 0x25	; 37
    22d8:	01 90       	ld	r0, Z+
    22da:	0d 92       	st	X+, r0
    22dc:	8a 95       	dec	r24
    22de:	e1 f7       	brne	.-8      	; 0x22d8 <udd_ctrl_interrupt_tc_setup+0x58>
    22e0:	e8 ec       	ldi	r30, 0xC8	; 200
    22e2:	f4 e0       	ldi	r31, 0x04	; 4
    22e4:	80 81       	ld	r24, Z
    22e6:	80 62       	ori	r24, 0x20	; 32
    22e8:	80 83       	st	Z, r24
    22ea:	80 81       	ld	r24, Z
    22ec:	80 62       	ori	r24, 0x20	; 32
    22ee:	80 83       	st	Z, r24
    22f0:	f2 da       	rcall	.-2588   	; 0x18d6 <udc_process_setup>
    22f2:	c8 2f       	mov	r28, r24
    22f4:	81 11       	cpse	r24, r1
    22f6:	03 c0       	rjmp	.+6      	; 0x22fe <udd_ctrl_interrupt_tc_setup+0x7e>
    22f8:	f2 de       	rcall	.-540    	; 0x20de <udd_ctrl_stall_data>
    22fa:	c1 e0       	ldi	r28, 0x01	; 1
    22fc:	2c c0       	rjmp	.+88     	; 0x2356 <udd_ctrl_interrupt_tc_setup+0xd6>
    22fe:	80 91 ea 25 	lds	r24, 0x25EA	; 0x8025ea <udd_g_ctrlreq>
    2302:	88 23       	and	r24, r24
    2304:	6c f4       	brge	.+26     	; 0x2320 <udd_ctrl_interrupt_tc_setup+0xa0>
    2306:	10 92 29 23 	sts	0x2329, r1	; 0x802329 <udd_ctrl_prev_payload_nb_trans>
    230a:	10 92 2a 23 	sts	0x232A, r1	; 0x80232a <udd_ctrl_prev_payload_nb_trans+0x1>
    230e:	10 92 27 23 	sts	0x2327, r1	; 0x802327 <udd_ctrl_payload_nb_trans>
    2312:	10 92 28 23 	sts	0x2328, r1	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    2316:	82 e0       	ldi	r24, 0x02	; 2
    2318:	80 93 2b 23 	sts	0x232B, r24	; 0x80232b <udd_ep_control_state>
    231c:	04 df       	rcall	.-504    	; 0x2126 <udd_ctrl_in_sent>
    231e:	1b c0       	rjmp	.+54     	; 0x2356 <udd_ctrl_interrupt_tc_setup+0xd6>
    2320:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    2324:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    2328:	89 2b       	or	r24, r25
    232a:	11 f4       	brne	.+4      	; 0x2330 <udd_ctrl_interrupt_tc_setup+0xb0>
    232c:	e6 de       	rcall	.-564    	; 0x20fa <udd_ctrl_send_zlp_in>
    232e:	13 c0       	rjmp	.+38     	; 0x2356 <udd_ctrl_interrupt_tc_setup+0xd6>
    2330:	10 92 29 23 	sts	0x2329, r1	; 0x802329 <udd_ctrl_prev_payload_nb_trans>
    2334:	10 92 2a 23 	sts	0x232A, r1	; 0x80232a <udd_ctrl_prev_payload_nb_trans+0x1>
    2338:	10 92 27 23 	sts	0x2327, r1	; 0x802327 <udd_ctrl_payload_nb_trans>
    233c:	10 92 28 23 	sts	0x2328, r1	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    2340:	81 e0       	ldi	r24, 0x01	; 1
    2342:	80 93 2b 23 	sts	0x232B, r24	; 0x80232b <udd_ep_control_state>
    2346:	e8 e4       	ldi	r30, 0x48	; 72
    2348:	f3 e2       	ldi	r31, 0x23	; 35
    234a:	02 e0       	ldi	r16, 0x02	; 2
    234c:	06 93       	lac	Z, r16
    234e:	03 c0       	rjmp	.+6      	; 0x2356 <udd_ctrl_interrupt_tc_setup+0xd6>
    2350:	c0 e0       	ldi	r28, 0x00	; 0
    2352:	01 c0       	rjmp	.+2      	; 0x2356 <udd_ctrl_interrupt_tc_setup+0xd6>
    2354:	c1 e0       	ldi	r28, 0x01	; 1
    2356:	8c 2f       	mov	r24, r28
    2358:	cf 91       	pop	r28
    235a:	0f 91       	pop	r16
    235c:	08 95       	ret

0000235e <udd_ep_trans_complet>:
    235e:	8f 92       	push	r8
    2360:	9f 92       	push	r9
    2362:	af 92       	push	r10
    2364:	bf 92       	push	r11
    2366:	df 92       	push	r13
    2368:	ef 92       	push	r14
    236a:	ff 92       	push	r15
    236c:	0f 93       	push	r16
    236e:	1f 93       	push	r17
    2370:	cf 93       	push	r28
    2372:	df 93       	push	r29
    2374:	d8 2e       	mov	r13, r24
    2376:	69 df       	rcall	.-302    	; 0x224a <udd_ep_get_job>
    2378:	8c 01       	movw	r16, r24
    237a:	bd 2c       	mov	r11, r13
    237c:	bb 1c       	adc	r11, r11
    237e:	bb 24       	eor	r11, r11
    2380:	bb 1c       	adc	r11, r11
    2382:	cd 2d       	mov	r28, r13
    2384:	cf 70       	andi	r28, 0x0F	; 15
    2386:	d0 e0       	ldi	r29, 0x00	; 0
    2388:	cc 0f       	add	r28, r28
    238a:	dd 1f       	adc	r29, r29
    238c:	cb 0d       	add	r28, r11
    238e:	d1 1d       	adc	r29, r1
    2390:	ce 01       	movw	r24, r28
    2392:	88 0f       	add	r24, r24
    2394:	99 1f       	adc	r25, r25
    2396:	88 0f       	add	r24, r24
    2398:	99 1f       	adc	r25, r25
    239a:	88 0f       	add	r24, r24
    239c:	99 1f       	adc	r25, r25
    239e:	9c 01       	movw	r18, r24
    23a0:	28 5b       	subi	r18, 0xB8	; 184
    23a2:	3c 4d       	sbci	r19, 0xDC	; 220
    23a4:	79 01       	movw	r14, r18
    23a6:	c9 01       	movw	r24, r18
    23a8:	2a df       	rcall	.-428    	; 0x21fe <udd_ep_get_size>
    23aa:	4c 01       	movw	r8, r24
    23ac:	bb 20       	and	r11, r11
    23ae:	09 f4       	brne	.+2      	; 0x23b2 <udd_ep_trans_complet+0x54>
    23b0:	79 c0       	rjmp	.+242    	; 0x24a4 <udd_ep_trans_complet+0x146>
    23b2:	fe 01       	movw	r30, r28
    23b4:	ee 0f       	add	r30, r30
    23b6:	ff 1f       	adc	r31, r31
    23b8:	ee 0f       	add	r30, r30
    23ba:	ff 1f       	adc	r31, r31
    23bc:	ee 0f       	add	r30, r30
    23be:	ff 1f       	adc	r31, r31
    23c0:	e4 5d       	subi	r30, 0xD4	; 212
    23c2:	fc 4d       	sbci	r31, 0xDC	; 220
    23c4:	22 a1       	ldd	r18, Z+34	; 0x22
    23c6:	33 a1       	ldd	r19, Z+35	; 0x23
    23c8:	d8 01       	movw	r26, r16
    23ca:	15 96       	adiw	r26, 0x05	; 5
    23cc:	8d 91       	ld	r24, X+
    23ce:	9c 91       	ld	r25, X
    23d0:	16 97       	sbiw	r26, 0x06	; 6
    23d2:	82 0f       	add	r24, r18
    23d4:	93 1f       	adc	r25, r19
    23d6:	15 96       	adiw	r26, 0x05	; 5
    23d8:	8d 93       	st	X+, r24
    23da:	9c 93       	st	X, r25
    23dc:	16 97       	sbiw	r26, 0x06	; 6
    23de:	13 96       	adiw	r26, 0x03	; 3
    23e0:	2d 91       	ld	r18, X+
    23e2:	3c 91       	ld	r19, X
    23e4:	14 97       	sbiw	r26, 0x04	; 4
    23e6:	82 17       	cp	r24, r18
    23e8:	93 07       	cpc	r25, r19
    23ea:	09 f4       	brne	.+2      	; 0x23ee <udd_ep_trans_complet+0x90>
    23ec:	45 c0       	rjmp	.+138    	; 0x2478 <udd_ep_trans_complet+0x11a>
    23ee:	28 1b       	sub	r18, r24
    23f0:	39 0b       	sbc	r19, r25
    23f2:	21 15       	cp	r18, r1
    23f4:	b4 e0       	ldi	r27, 0x04	; 4
    23f6:	3b 07       	cpc	r19, r27
    23f8:	38 f0       	brcs	.+14     	; 0x2408 <udd_ep_trans_complet+0xaa>
    23fa:	2f ef       	ldi	r18, 0xFF	; 255
    23fc:	33 e0       	ldi	r19, 0x03	; 3
    23fe:	c9 01       	movw	r24, r18
    2400:	b4 01       	movw	r22, r8
    2402:	86 d5       	rcall	.+2828   	; 0x2f10 <__udivmodhi4>
    2404:	28 1b       	sub	r18, r24
    2406:	39 0b       	sbc	r19, r25
    2408:	f8 01       	movw	r30, r16
    240a:	80 81       	ld	r24, Z
    240c:	81 ff       	sbrs	r24, 1
    240e:	09 c0       	rjmp	.+18     	; 0x2422 <udd_ep_trans_complet+0xc4>
    2410:	c9 01       	movw	r24, r18
    2412:	b4 01       	movw	r22, r8
    2414:	7d d5       	rcall	.+2810   	; 0x2f10 <__udivmodhi4>
    2416:	41 e0       	ldi	r20, 0x01	; 1
    2418:	89 2b       	or	r24, r25
    241a:	09 f0       	breq	.+2      	; 0x241e <udd_ep_trans_complet+0xc0>
    241c:	40 e0       	ldi	r20, 0x00	; 0
    241e:	84 2f       	mov	r24, r20
    2420:	01 c0       	rjmp	.+2      	; 0x2424 <udd_ep_trans_complet+0xc6>
    2422:	80 e0       	ldi	r24, 0x00	; 0
    2424:	d8 01       	movw	r26, r16
    2426:	9c 91       	ld	r25, X
    2428:	80 fb       	bst	r24, 0
    242a:	91 f9       	bld	r25, 1
    242c:	9c 93       	st	X, r25
    242e:	fe 01       	movw	r30, r28
    2430:	ee 0f       	add	r30, r30
    2432:	ff 1f       	adc	r31, r31
    2434:	ee 0f       	add	r30, r30
    2436:	ff 1f       	adc	r31, r31
    2438:	ee 0f       	add	r30, r30
    243a:	ff 1f       	adc	r31, r31
    243c:	e4 5d       	subi	r30, 0xD4	; 212
    243e:	fc 4d       	sbci	r31, 0xDC	; 220
    2440:	12 a2       	std	Z+34, r1	; 0x22
    2442:	13 a2       	std	Z+35, r1	; 0x23
    2444:	26 8f       	std	Z+30, r18	; 0x1e
    2446:	37 8f       	std	Z+31, r19	; 0x1f
    2448:	11 96       	adiw	r26, 0x01	; 1
    244a:	2d 91       	ld	r18, X+
    244c:	3c 91       	ld	r19, X
    244e:	12 97       	sbiw	r26, 0x02	; 2
    2450:	15 96       	adiw	r26, 0x05	; 5
    2452:	8d 91       	ld	r24, X+
    2454:	9c 91       	ld	r25, X
    2456:	16 97       	sbiw	r26, 0x06	; 6
    2458:	82 0f       	add	r24, r18
    245a:	93 1f       	adc	r25, r19
    245c:	cc 0f       	add	r28, r28
    245e:	dd 1f       	adc	r29, r29
    2460:	cc 0f       	add	r28, r28
    2462:	dd 1f       	adc	r29, r29
    2464:	cc 0f       	add	r28, r28
    2466:	dd 1f       	adc	r29, r29
    2468:	c4 5b       	subi	r28, 0xB4	; 180
    246a:	dc 4d       	sbci	r29, 0xDC	; 220
    246c:	88 83       	st	Y, r24
    246e:	99 83       	std	Y+1, r25	; 0x01
    2470:	f7 01       	movw	r30, r14
    2472:	02 e0       	ldi	r16, 0x02	; 2
    2474:	06 93       	lac	Z, r16
    2476:	e4 c0       	rjmp	.+456    	; 0x2640 <udd_ep_trans_complet+0x2e2>
    2478:	d8 01       	movw	r26, r16
    247a:	8c 91       	ld	r24, X
    247c:	81 ff       	sbrs	r24, 1
    247e:	cd c0       	rjmp	.+410    	; 0x261a <udd_ep_trans_complet+0x2bc>
    2480:	8d 7f       	andi	r24, 0xFD	; 253
    2482:	8c 93       	st	X, r24
    2484:	cc 0f       	add	r28, r28
    2486:	dd 1f       	adc	r29, r29
    2488:	cc 0f       	add	r28, r28
    248a:	dd 1f       	adc	r29, r29
    248c:	cc 0f       	add	r28, r28
    248e:	dd 1f       	adc	r29, r29
    2490:	c4 5d       	subi	r28, 0xD4	; 212
    2492:	dc 4d       	sbci	r29, 0xDC	; 220
    2494:	1a a2       	std	Y+34, r1	; 0x22
    2496:	1b a2       	std	Y+35, r1	; 0x23
    2498:	1e 8e       	std	Y+30, r1	; 0x1e
    249a:	1f 8e       	std	Y+31, r1	; 0x1f
    249c:	f7 01       	movw	r30, r14
    249e:	02 e0       	ldi	r16, 0x02	; 2
    24a0:	06 93       	lac	Z, r16
    24a2:	ce c0       	rjmp	.+412    	; 0x2640 <udd_ep_trans_complet+0x2e2>
    24a4:	fe 01       	movw	r30, r28
    24a6:	ee 0f       	add	r30, r30
    24a8:	ff 1f       	adc	r31, r31
    24aa:	ee 0f       	add	r30, r30
    24ac:	ff 1f       	adc	r31, r31
    24ae:	ee 0f       	add	r30, r30
    24b0:	ff 1f       	adc	r31, r31
    24b2:	e4 5d       	subi	r30, 0xD4	; 212
    24b4:	fc 4d       	sbci	r31, 0xDC	; 220
    24b6:	a6 8c       	ldd	r10, Z+30	; 0x1e
    24b8:	b7 8c       	ldd	r11, Z+31	; 0x1f
    24ba:	d8 01       	movw	r26, r16
    24bc:	8c 91       	ld	r24, X
    24be:	82 ff       	sbrs	r24, 2
    24c0:	19 c0       	rjmp	.+50     	; 0x24f4 <udd_ep_trans_complet+0x196>
    24c2:	11 96       	adiw	r26, 0x01	; 1
    24c4:	ed 91       	ld	r30, X+
    24c6:	fc 91       	ld	r31, X
    24c8:	12 97       	sbiw	r26, 0x02	; 2
    24ca:	15 96       	adiw	r26, 0x05	; 5
    24cc:	2d 91       	ld	r18, X+
    24ce:	3c 91       	ld	r19, X
    24d0:	16 97       	sbiw	r26, 0x06	; 6
    24d2:	13 96       	adiw	r26, 0x03	; 3
    24d4:	8d 91       	ld	r24, X+
    24d6:	9c 91       	ld	r25, X
    24d8:	14 97       	sbiw	r26, 0x04	; 4
    24da:	b4 01       	movw	r22, r8
    24dc:	19 d5       	rcall	.+2610   	; 0x2f10 <__udivmodhi4>
    24de:	b0 e4       	ldi	r27, 0x40	; 64
    24e0:	db 9e       	mul	r13, r27
    24e2:	b0 01       	movw	r22, r0
    24e4:	11 24       	eor	r1, r1
    24e6:	65 54       	subi	r22, 0x45	; 69
    24e8:	7f 4d       	sbci	r23, 0xDF	; 223
    24ea:	ac 01       	movw	r20, r24
    24ec:	cf 01       	movw	r24, r30
    24ee:	82 0f       	add	r24, r18
    24f0:	93 1f       	adc	r25, r19
    24f2:	4a d5       	rcall	.+2708   	; 0x2f88 <memcpy>
    24f4:	f8 01       	movw	r30, r16
    24f6:	25 81       	ldd	r18, Z+5	; 0x05
    24f8:	36 81       	ldd	r19, Z+6	; 0x06
    24fa:	2a 0d       	add	r18, r10
    24fc:	3b 1d       	adc	r19, r11
    24fe:	25 83       	std	Z+5, r18	; 0x05
    2500:	36 83       	std	Z+6, r19	; 0x06
    2502:	83 81       	ldd	r24, Z+3	; 0x03
    2504:	94 81       	ldd	r25, Z+4	; 0x04
    2506:	82 17       	cp	r24, r18
    2508:	93 07       	cpc	r25, r19
    250a:	68 f4       	brcc	.+26     	; 0x2526 <udd_ep_trans_complet+0x1c8>
    250c:	85 83       	std	Z+5, r24	; 0x05
    250e:	96 83       	std	Z+6, r25	; 0x06
    2510:	cc 0f       	add	r28, r28
    2512:	dd 1f       	adc	r29, r29
    2514:	cc 0f       	add	r28, r28
    2516:	dd 1f       	adc	r29, r29
    2518:	cc 0f       	add	r28, r28
    251a:	dd 1f       	adc	r29, r29
    251c:	c4 5d       	subi	r28, 0xD4	; 212
    251e:	dc 4d       	sbci	r29, 0xDC	; 220
    2520:	8a a1       	ldd	r24, Y+34	; 0x22
    2522:	9b a1       	ldd	r25, Y+35	; 0x23
    2524:	7a c0       	rjmp	.+244    	; 0x261a <udd_ep_trans_complet+0x2bc>
    2526:	fe 01       	movw	r30, r28
    2528:	ee 0f       	add	r30, r30
    252a:	ff 1f       	adc	r31, r31
    252c:	ee 0f       	add	r30, r30
    252e:	ff 1f       	adc	r31, r31
    2530:	ee 0f       	add	r30, r30
    2532:	ff 1f       	adc	r31, r31
    2534:	e4 5d       	subi	r30, 0xD4	; 212
    2536:	fc 4d       	sbci	r31, 0xDC	; 220
    2538:	42 a1       	ldd	r20, Z+34	; 0x22
    253a:	53 a1       	ldd	r21, Z+35	; 0x23
    253c:	4a 15       	cp	r20, r10
    253e:	5b 05       	cpc	r21, r11
    2540:	09 f0       	breq	.+2      	; 0x2544 <udd_ep_trans_complet+0x1e6>
    2542:	6b c0       	rjmp	.+214    	; 0x261a <udd_ep_trans_complet+0x2bc>
    2544:	28 17       	cp	r18, r24
    2546:	39 07       	cpc	r19, r25
    2548:	09 f4       	brne	.+2      	; 0x254c <udd_ep_trans_complet+0x1ee>
    254a:	67 c0       	rjmp	.+206    	; 0x261a <udd_ep_trans_complet+0x2bc>
    254c:	ac 01       	movw	r20, r24
    254e:	42 1b       	sub	r20, r18
    2550:	53 0b       	sbc	r21, r19
    2552:	9a 01       	movw	r18, r20
    2554:	21 15       	cp	r18, r1
    2556:	54 e0       	ldi	r21, 0x04	; 4
    2558:	35 07       	cpc	r19, r21
    255a:	50 f0       	brcs	.+20     	; 0x2570 <udd_ep_trans_complet+0x212>
    255c:	2f ef       	ldi	r18, 0xFF	; 255
    255e:	33 e0       	ldi	r19, 0x03	; 3
    2560:	c9 01       	movw	r24, r18
    2562:	b4 01       	movw	r22, r8
    2564:	d5 d4       	rcall	.+2474   	; 0x2f10 <__udivmodhi4>
    2566:	d9 01       	movw	r26, r18
    2568:	a8 1b       	sub	r26, r24
    256a:	b9 0b       	sbc	r27, r25
    256c:	cd 01       	movw	r24, r26
    256e:	07 c0       	rjmp	.+14     	; 0x257e <udd_ep_trans_complet+0x220>
    2570:	c9 01       	movw	r24, r18
    2572:	b4 01       	movw	r22, r8
    2574:	cd d4       	rcall	.+2458   	; 0x2f10 <__udivmodhi4>
    2576:	f9 01       	movw	r30, r18
    2578:	e8 1b       	sub	r30, r24
    257a:	f9 0b       	sbc	r31, r25
    257c:	cf 01       	movw	r24, r30
    257e:	fe 01       	movw	r30, r28
    2580:	ee 0f       	add	r30, r30
    2582:	ff 1f       	adc	r31, r31
    2584:	ee 0f       	add	r30, r30
    2586:	ff 1f       	adc	r31, r31
    2588:	ee 0f       	add	r30, r30
    258a:	ff 1f       	adc	r31, r31
    258c:	e4 5d       	subi	r30, 0xD4	; 212
    258e:	fc 4d       	sbci	r31, 0xDC	; 220
    2590:	16 8e       	std	Z+30, r1	; 0x1e
    2592:	17 8e       	std	Z+31, r1	; 0x1f
    2594:	88 15       	cp	r24, r8
    2596:	99 05       	cpc	r25, r9
    2598:	00 f5       	brcc	.+64     	; 0x25da <udd_ep_trans_complet+0x27c>
    259a:	d8 01       	movw	r26, r16
    259c:	8c 91       	ld	r24, X
    259e:	84 60       	ori	r24, 0x04	; 4
    25a0:	8c 93       	st	X, r24
    25a2:	b0 e4       	ldi	r27, 0x40	; 64
    25a4:	db 9e       	mul	r13, r27
    25a6:	c0 01       	movw	r24, r0
    25a8:	11 24       	eor	r1, r1
    25aa:	85 54       	subi	r24, 0x45	; 69
    25ac:	9f 4d       	sbci	r25, 0xDF	; 223
    25ae:	fe 01       	movw	r30, r28
    25b0:	ee 0f       	add	r30, r30
    25b2:	ff 1f       	adc	r31, r31
    25b4:	ee 0f       	add	r30, r30
    25b6:	ff 1f       	adc	r31, r31
    25b8:	ee 0f       	add	r30, r30
    25ba:	ff 1f       	adc	r31, r31
    25bc:	e4 5b       	subi	r30, 0xB4	; 180
    25be:	fc 4d       	sbci	r31, 0xDC	; 220
    25c0:	80 83       	st	Z, r24
    25c2:	91 83       	std	Z+1, r25	; 0x01
    25c4:	cc 0f       	add	r28, r28
    25c6:	dd 1f       	adc	r29, r29
    25c8:	cc 0f       	add	r28, r28
    25ca:	dd 1f       	adc	r29, r29
    25cc:	cc 0f       	add	r28, r28
    25ce:	dd 1f       	adc	r29, r29
    25d0:	c4 5d       	subi	r28, 0xD4	; 212
    25d2:	dc 4d       	sbci	r29, 0xDC	; 220
    25d4:	8a a2       	std	Y+34, r8	; 0x22
    25d6:	9b a2       	std	Y+35, r9	; 0x23
    25d8:	1c c0       	rjmp	.+56     	; 0x2612 <udd_ep_trans_complet+0x2b4>
    25da:	f8 01       	movw	r30, r16
    25dc:	41 81       	ldd	r20, Z+1	; 0x01
    25de:	52 81       	ldd	r21, Z+2	; 0x02
    25e0:	25 81       	ldd	r18, Z+5	; 0x05
    25e2:	36 81       	ldd	r19, Z+6	; 0x06
    25e4:	24 0f       	add	r18, r20
    25e6:	35 1f       	adc	r19, r21
    25e8:	fe 01       	movw	r30, r28
    25ea:	ee 0f       	add	r30, r30
    25ec:	ff 1f       	adc	r31, r31
    25ee:	ee 0f       	add	r30, r30
    25f0:	ff 1f       	adc	r31, r31
    25f2:	ee 0f       	add	r30, r30
    25f4:	ff 1f       	adc	r31, r31
    25f6:	e4 5b       	subi	r30, 0xB4	; 180
    25f8:	fc 4d       	sbci	r31, 0xDC	; 220
    25fa:	20 83       	st	Z, r18
    25fc:	31 83       	std	Z+1, r19	; 0x01
    25fe:	cc 0f       	add	r28, r28
    2600:	dd 1f       	adc	r29, r29
    2602:	cc 0f       	add	r28, r28
    2604:	dd 1f       	adc	r29, r29
    2606:	cc 0f       	add	r28, r28
    2608:	dd 1f       	adc	r29, r29
    260a:	c4 5d       	subi	r28, 0xD4	; 212
    260c:	dc 4d       	sbci	r29, 0xDC	; 220
    260e:	8a a3       	std	Y+34, r24	; 0x22
    2610:	9b a3       	std	Y+35, r25	; 0x23
    2612:	f7 01       	movw	r30, r14
    2614:	02 e0       	ldi	r16, 0x02	; 2
    2616:	06 93       	lac	Z, r16
    2618:	13 c0       	rjmp	.+38     	; 0x2640 <udd_ep_trans_complet+0x2e2>
    261a:	d8 01       	movw	r26, r16
    261c:	8c 91       	ld	r24, X
    261e:	80 ff       	sbrs	r24, 0
    2620:	0f c0       	rjmp	.+30     	; 0x2640 <udd_ep_trans_complet+0x2e2>
    2622:	8e 7f       	andi	r24, 0xFE	; 254
    2624:	8c 93       	st	X, r24
    2626:	17 96       	adiw	r26, 0x07	; 7
    2628:	ed 91       	ld	r30, X+
    262a:	fc 91       	ld	r31, X
    262c:	18 97       	sbiw	r26, 0x08	; 8
    262e:	30 97       	sbiw	r30, 0x00	; 0
    2630:	39 f0       	breq	.+14     	; 0x2640 <udd_ep_trans_complet+0x2e2>
    2632:	15 96       	adiw	r26, 0x05	; 5
    2634:	6d 91       	ld	r22, X+
    2636:	7c 91       	ld	r23, X
    2638:	16 97       	sbiw	r26, 0x06	; 6
    263a:	4d 2d       	mov	r20, r13
    263c:	80 e0       	ldi	r24, 0x00	; 0
    263e:	09 95       	icall
    2640:	df 91       	pop	r29
    2642:	cf 91       	pop	r28
    2644:	1f 91       	pop	r17
    2646:	0f 91       	pop	r16
    2648:	ff 90       	pop	r15
    264a:	ef 90       	pop	r14
    264c:	df 90       	pop	r13
    264e:	bf 90       	pop	r11
    2650:	af 90       	pop	r10
    2652:	9f 90       	pop	r9
    2654:	8f 90       	pop	r8
    2656:	08 95       	ret

00002658 <udd_attach>:
    2658:	cf 93       	push	r28
    265a:	cf b7       	in	r28, 0x3f	; 63
    265c:	f8 94       	cli
    265e:	81 e0       	ldi	r24, 0x01	; 1
    2660:	ee dc       	rcall	.-1572   	; 0x203e <udd_sleep_mode>
    2662:	ea ec       	ldi	r30, 0xCA	; 202
    2664:	f4 e0       	ldi	r31, 0x04	; 4
    2666:	80 e4       	ldi	r24, 0x40	; 64
    2668:	80 83       	st	Z, r24
    266a:	80 e2       	ldi	r24, 0x20	; 32
    266c:	80 83       	st	Z, r24
    266e:	e1 ec       	ldi	r30, 0xC1	; 193
    2670:	f4 e0       	ldi	r31, 0x04	; 4
    2672:	80 81       	ld	r24, Z
    2674:	81 60       	ori	r24, 0x01	; 1
    2676:	80 83       	st	Z, r24
    2678:	a9 ec       	ldi	r26, 0xC9	; 201
    267a:	b4 e0       	ldi	r27, 0x04	; 4
    267c:	8c 91       	ld	r24, X
    267e:	82 60       	ori	r24, 0x02	; 2
    2680:	8c 93       	st	X, r24
    2682:	e8 ec       	ldi	r30, 0xC8	; 200
    2684:	f4 e0       	ldi	r31, 0x04	; 4
    2686:	80 81       	ld	r24, Z
    2688:	80 64       	ori	r24, 0x40	; 64
    268a:	80 83       	st	Z, r24
    268c:	8c 91       	ld	r24, X
    268e:	81 60       	ori	r24, 0x01	; 1
    2690:	8c 93       	st	X, r24
    2692:	80 81       	ld	r24, Z
    2694:	80 68       	ori	r24, 0x80	; 128
    2696:	80 83       	st	Z, r24
    2698:	cf bf       	out	0x3f, r28	; 63
    269a:	cf 91       	pop	r28
    269c:	08 95       	ret

0000269e <udd_enable>:
    269e:	cf 93       	push	r28
    26a0:	df 93       	push	r29
    26a2:	c0 e6       	ldi	r28, 0x60	; 96
    26a4:	d0 e0       	ldi	r29, 0x00	; 0
    26a6:	18 82       	st	Y, r1
    26a8:	80 e3       	ldi	r24, 0x30	; 48
    26aa:	0e 94 b8 0a 	call	0x1570	; 0x1570 <sysclk_enable_usb>
    26ae:	e0 ec       	ldi	r30, 0xC0	; 192
    26b0:	f4 e0       	ldi	r31, 0x04	; 4
    26b2:	80 81       	ld	r24, Z
    26b4:	80 64       	ori	r24, 0x40	; 64
    26b6:	80 83       	st	Z, r24
    26b8:	81 e0       	ldi	r24, 0x01	; 1
    26ba:	88 83       	st	Y, r24
    26bc:	cf b7       	in	r28, 0x3f	; 63
    26be:	f8 94       	cli
    26c0:	80 e0       	ldi	r24, 0x00	; 0
    26c2:	90 e0       	ldi	r25, 0x00	; 0
    26c4:	fc 01       	movw	r30, r24
    26c6:	ee 0f       	add	r30, r30
    26c8:	ff 1f       	adc	r31, r31
    26ca:	ee 0f       	add	r30, r30
    26cc:	ff 1f       	adc	r31, r31
    26ce:	ee 0f       	add	r30, r30
    26d0:	ff 1f       	adc	r31, r31
    26d2:	e4 5d       	subi	r30, 0xD4	; 212
    26d4:	fc 4d       	sbci	r31, 0xDC	; 220
    26d6:	15 8e       	std	Z+29, r1	; 0x1d
    26d8:	01 96       	adiw	r24, 0x01	; 1
    26da:	8e 30       	cpi	r24, 0x0E	; 14
    26dc:	91 05       	cpc	r25, r1
    26de:	91 f7       	brne	.-28     	; 0x26c4 <udd_enable+0x26>
    26e0:	80 e0       	ldi	r24, 0x00	; 0
    26e2:	90 e0       	ldi	r25, 0x00	; 0
    26e4:	fc 01       	movw	r30, r24
    26e6:	ee 0f       	add	r30, r30
    26e8:	ff 1f       	adc	r31, r31
    26ea:	ee 0f       	add	r30, r30
    26ec:	ff 1f       	adc	r31, r31
    26ee:	ee 0f       	add	r30, r30
    26f0:	ff 1f       	adc	r31, r31
    26f2:	e8 0f       	add	r30, r24
    26f4:	f9 1f       	adc	r31, r25
    26f6:	e5 58       	subi	r30, 0x85	; 133
    26f8:	fd 4d       	sbci	r31, 0xDD	; 221
    26fa:	20 81       	ld	r18, Z
    26fc:	2e 7f       	andi	r18, 0xFE	; 254
    26fe:	20 83       	st	Z, r18
    2700:	01 96       	adiw	r24, 0x01	; 1
    2702:	8c 30       	cpi	r24, 0x0C	; 12
    2704:	91 05       	cpc	r25, r1
    2706:	71 f7       	brne	.-36     	; 0x26e4 <udd_enable+0x46>
    2708:	6a e1       	ldi	r22, 0x1A	; 26
    270a:	70 e0       	ldi	r23, 0x00	; 0
    270c:	82 e0       	ldi	r24, 0x02	; 2
    270e:	8d dc       	rcall	.-1766   	; 0x202a <nvm_read_byte>
    2710:	8f 3f       	cpi	r24, 0xFF	; 255
    2712:	19 f0       	breq	.+6      	; 0x271a <udd_enable+0x7c>
    2714:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    2718:	03 c0       	rjmp	.+6      	; 0x2720 <udd_enable+0x82>
    271a:	8f e1       	ldi	r24, 0x1F	; 31
    271c:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    2720:	6b e1       	ldi	r22, 0x1B	; 27
    2722:	70 e0       	ldi	r23, 0x00	; 0
    2724:	82 e0       	ldi	r24, 0x02	; 2
    2726:	81 dc       	rcall	.-1790   	; 0x202a <nvm_read_byte>
    2728:	8f 3f       	cpi	r24, 0xFF	; 255
    272a:	19 f0       	breq	.+6      	; 0x2732 <udd_enable+0x94>
    272c:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    2730:	03 c0       	rjmp	.+6      	; 0x2738 <udd_enable+0x9a>
    2732:	8f e1       	ldi	r24, 0x1F	; 31
    2734:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    2738:	e0 ec       	ldi	r30, 0xC0	; 192
    273a:	f4 e0       	ldi	r31, 0x04	; 4
    273c:	80 81       	ld	r24, Z
    273e:	86 60       	ori	r24, 0x06	; 6
    2740:	80 83       	st	Z, r24
    2742:	80 81       	ld	r24, Z
    2744:	80 68       	ori	r24, 0x80	; 128
    2746:	80 83       	st	Z, r24
    2748:	80 81       	ld	r24, Z
    274a:	80 61       	ori	r24, 0x10	; 16
    274c:	80 83       	st	Z, r24
    274e:	88 e4       	ldi	r24, 0x48	; 72
    2750:	93 e2       	ldi	r25, 0x23	; 35
    2752:	86 83       	std	Z+6, r24	; 0x06
    2754:	97 83       	std	Z+7, r25	; 0x07
    2756:	80 81       	ld	r24, Z
    2758:	80 62       	ori	r24, 0x20	; 32
    275a:	80 83       	st	Z, r24
    275c:	8f ef       	ldi	r24, 0xFF	; 255
    275e:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    2762:	e8 ec       	ldi	r30, 0xC8	; 200
    2764:	f4 e0       	ldi	r31, 0x04	; 4
    2766:	80 81       	ld	r24, Z
    2768:	82 60       	ori	r24, 0x02	; 2
    276a:	80 83       	st	Z, r24
    276c:	10 92 bc 23 	sts	0x23BC, r1	; 0x8023bc <udd_b_idle>
    2770:	80 91 dd 2f 	lds	r24, 0x2FDD	; 0x802fdd <sleepmgr_locks+0x5>
    2774:	8f 3f       	cpi	r24, 0xFF	; 255
    2776:	09 f4       	brne	.+2      	; 0x277a <udd_enable+0xdc>
    2778:	ff cf       	rjmp	.-2      	; 0x2778 <udd_enable+0xda>
    277a:	9f b7       	in	r25, 0x3f	; 63
    277c:	f8 94       	cli
    277e:	e8 ed       	ldi	r30, 0xD8	; 216
    2780:	ff e2       	ldi	r31, 0x2F	; 47
    2782:	85 81       	ldd	r24, Z+5	; 0x05
    2784:	8f 5f       	subi	r24, 0xFF	; 255
    2786:	85 83       	std	Z+5, r24	; 0x05
    2788:	9f bf       	out	0x3f, r25	; 63
    278a:	66 df       	rcall	.-308    	; 0x2658 <udd_attach>
    278c:	cf bf       	out	0x3f, r28	; 63
    278e:	df 91       	pop	r29
    2790:	cf 91       	pop	r28
    2792:	08 95       	ret

00002794 <udd_set_address>:
    2794:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    2798:	08 95       	ret

0000279a <udd_getaddress>:
    279a:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    279e:	08 95       	ret

000027a0 <udd_set_setup_payload>:
    27a0:	ea ee       	ldi	r30, 0xEA	; 234
    27a2:	f5 e2       	ldi	r31, 0x25	; 37
    27a4:	80 87       	std	Z+8, r24	; 0x08
    27a6:	91 87       	std	Z+9, r25	; 0x09
    27a8:	62 87       	std	Z+10, r22	; 0x0a
    27aa:	73 87       	std	Z+11, r23	; 0x0b
    27ac:	08 95       	ret

000027ae <udd_ep_alloc>:
    27ae:	28 2f       	mov	r18, r24
    27b0:	2f 70       	andi	r18, 0x0F	; 15
    27b2:	30 e0       	ldi	r19, 0x00	; 0
    27b4:	22 0f       	add	r18, r18
    27b6:	33 1f       	adc	r19, r19
    27b8:	08 2e       	mov	r0, r24
    27ba:	00 0c       	add	r0, r0
    27bc:	99 0b       	sbc	r25, r25
    27be:	88 27       	eor	r24, r24
    27c0:	99 0f       	add	r25, r25
    27c2:	88 1f       	adc	r24, r24
    27c4:	99 27       	eor	r25, r25
    27c6:	82 0f       	add	r24, r18
    27c8:	93 1f       	adc	r25, r19
    27ca:	fc 01       	movw	r30, r24
    27cc:	ee 0f       	add	r30, r30
    27ce:	ff 1f       	adc	r31, r31
    27d0:	ee 0f       	add	r30, r30
    27d2:	ff 1f       	adc	r31, r31
    27d4:	ee 0f       	add	r30, r30
    27d6:	ff 1f       	adc	r31, r31
    27d8:	e4 5d       	subi	r30, 0xD4	; 212
    27da:	fc 4d       	sbci	r31, 0xDC	; 220
    27dc:	25 8d       	ldd	r18, Z+29	; 0x1d
    27de:	20 7c       	andi	r18, 0xC0	; 192
    27e0:	09 f0       	breq	.+2      	; 0x27e4 <udd_ep_alloc+0x36>
    27e2:	4f c0       	rjmp	.+158    	; 0x2882 <udd_ep_alloc+0xd4>
    27e4:	63 70       	andi	r22, 0x03	; 3
    27e6:	61 30       	cpi	r22, 0x01	; 1
    27e8:	11 f0       	breq	.+4      	; 0x27ee <udd_ep_alloc+0x40>
    27ea:	18 f4       	brcc	.+6      	; 0x27f2 <udd_ep_alloc+0x44>
    27ec:	04 c0       	rjmp	.+8      	; 0x27f6 <udd_ep_alloc+0x48>
    27ee:	20 ec       	ldi	r18, 0xC0	; 192
    27f0:	03 c0       	rjmp	.+6      	; 0x27f8 <udd_ep_alloc+0x4a>
    27f2:	20 e8       	ldi	r18, 0x80	; 128
    27f4:	01 c0       	rjmp	.+2      	; 0x27f8 <udd_ep_alloc+0x4a>
    27f6:	20 e4       	ldi	r18, 0x40	; 64
    27f8:	40 38       	cpi	r20, 0x80	; 128
    27fa:	51 05       	cpc	r21, r1
    27fc:	e9 f0       	breq	.+58     	; 0x2838 <udd_ep_alloc+0x8a>
    27fe:	50 f4       	brcc	.+20     	; 0x2814 <udd_ep_alloc+0x66>
    2800:	40 32       	cpi	r20, 0x20	; 32
    2802:	51 05       	cpc	r21, r1
    2804:	a9 f0       	breq	.+42     	; 0x2830 <udd_ep_alloc+0x82>
    2806:	40 34       	cpi	r20, 0x40	; 64
    2808:	51 05       	cpc	r21, r1
    280a:	a1 f0       	breq	.+40     	; 0x2834 <udd_ep_alloc+0x86>
    280c:	40 31       	cpi	r20, 0x10	; 16
    280e:	51 05       	cpc	r21, r1
    2810:	d9 f4       	brne	.+54     	; 0x2848 <udd_ep_alloc+0x9a>
    2812:	0c c0       	rjmp	.+24     	; 0x282c <udd_ep_alloc+0x7e>
    2814:	41 15       	cp	r20, r1
    2816:	32 e0       	ldi	r19, 0x02	; 2
    2818:	53 07       	cpc	r21, r19
    281a:	91 f0       	breq	.+36     	; 0x2840 <udd_ep_alloc+0x92>
    281c:	4f 3f       	cpi	r20, 0xFF	; 255
    281e:	33 e0       	ldi	r19, 0x03	; 3
    2820:	53 07       	cpc	r21, r19
    2822:	81 f0       	breq	.+32     	; 0x2844 <udd_ep_alloc+0x96>
    2824:	41 15       	cp	r20, r1
    2826:	51 40       	sbci	r21, 0x01	; 1
    2828:	79 f4       	brne	.+30     	; 0x2848 <udd_ep_alloc+0x9a>
    282a:	08 c0       	rjmp	.+16     	; 0x283c <udd_ep_alloc+0x8e>
    282c:	41 e0       	ldi	r20, 0x01	; 1
    282e:	0d c0       	rjmp	.+26     	; 0x284a <udd_ep_alloc+0x9c>
    2830:	42 e0       	ldi	r20, 0x02	; 2
    2832:	0b c0       	rjmp	.+22     	; 0x284a <udd_ep_alloc+0x9c>
    2834:	43 e0       	ldi	r20, 0x03	; 3
    2836:	09 c0       	rjmp	.+18     	; 0x284a <udd_ep_alloc+0x9c>
    2838:	44 e0       	ldi	r20, 0x04	; 4
    283a:	07 c0       	rjmp	.+14     	; 0x284a <udd_ep_alloc+0x9c>
    283c:	45 e0       	ldi	r20, 0x05	; 5
    283e:	05 c0       	rjmp	.+10     	; 0x284a <udd_ep_alloc+0x9c>
    2840:	46 e0       	ldi	r20, 0x06	; 6
    2842:	03 c0       	rjmp	.+6      	; 0x284a <udd_ep_alloc+0x9c>
    2844:	47 e0       	ldi	r20, 0x07	; 7
    2846:	01 c0       	rjmp	.+2      	; 0x284a <udd_ep_alloc+0x9c>
    2848:	40 e0       	ldi	r20, 0x00	; 0
    284a:	fc 01       	movw	r30, r24
    284c:	ee 0f       	add	r30, r30
    284e:	ff 1f       	adc	r31, r31
    2850:	ee 0f       	add	r30, r30
    2852:	ff 1f       	adc	r31, r31
    2854:	ee 0f       	add	r30, r30
    2856:	ff 1f       	adc	r31, r31
    2858:	e4 5d       	subi	r30, 0xD4	; 212
    285a:	fc 4d       	sbci	r31, 0xDC	; 220
    285c:	15 8e       	std	Z+29, r1	; 0x1d
    285e:	36 e0       	ldi	r19, 0x06	; 6
    2860:	34 8f       	std	Z+28, r19	; 0x1c
    2862:	24 2b       	or	r18, r20
    2864:	25 8f       	std	Z+29, r18	; 0x1d
    2866:	88 0f       	add	r24, r24
    2868:	99 1f       	adc	r25, r25
    286a:	88 0f       	add	r24, r24
    286c:	99 1f       	adc	r25, r25
    286e:	88 0f       	add	r24, r24
    2870:	99 1f       	adc	r25, r25
    2872:	fc 01       	movw	r30, r24
    2874:	e4 5d       	subi	r30, 0xD4	; 212
    2876:	fc 4d       	sbci	r31, 0xDC	; 220
    2878:	85 8d       	ldd	r24, Z+29	; 0x1d
    287a:	80 62       	ori	r24, 0x20	; 32
    287c:	85 8f       	std	Z+29, r24	; 0x1d
    287e:	81 e0       	ldi	r24, 0x01	; 1
    2880:	08 95       	ret
    2882:	80 e0       	ldi	r24, 0x00	; 0
    2884:	08 95       	ret

00002886 <udd_ep_is_halted>:
    2886:	e8 2f       	mov	r30, r24
    2888:	ef 70       	andi	r30, 0x0F	; 15
    288a:	f0 e0       	ldi	r31, 0x00	; 0
    288c:	ee 0f       	add	r30, r30
    288e:	ff 1f       	adc	r31, r31
    2890:	08 2e       	mov	r0, r24
    2892:	00 0c       	add	r0, r0
    2894:	99 0b       	sbc	r25, r25
    2896:	88 27       	eor	r24, r24
    2898:	99 0f       	add	r25, r25
    289a:	88 1f       	adc	r24, r24
    289c:	99 27       	eor	r25, r25
    289e:	e8 0f       	add	r30, r24
    28a0:	f9 1f       	adc	r31, r25
    28a2:	ee 0f       	add	r30, r30
    28a4:	ff 1f       	adc	r31, r31
    28a6:	ee 0f       	add	r30, r30
    28a8:	ff 1f       	adc	r31, r31
    28aa:	ee 0f       	add	r30, r30
    28ac:	ff 1f       	adc	r31, r31
    28ae:	e4 5d       	subi	r30, 0xD4	; 212
    28b0:	fc 4d       	sbci	r31, 0xDC	; 220
    28b2:	85 8d       	ldd	r24, Z+29	; 0x1d
    28b4:	82 fb       	bst	r24, 2
    28b6:	88 27       	eor	r24, r24
    28b8:	80 f9       	bld	r24, 0
    28ba:	08 95       	ret

000028bc <udd_ep_clear_halt>:
    28bc:	28 2f       	mov	r18, r24
    28be:	2f 70       	andi	r18, 0x0F	; 15
    28c0:	30 e0       	ldi	r19, 0x00	; 0
    28c2:	a9 01       	movw	r20, r18
    28c4:	44 0f       	add	r20, r20
    28c6:	55 1f       	adc	r21, r21
    28c8:	28 2f       	mov	r18, r24
    28ca:	08 2e       	mov	r0, r24
    28cc:	00 0c       	add	r0, r0
    28ce:	33 0b       	sbc	r19, r19
    28d0:	22 27       	eor	r18, r18
    28d2:	33 0f       	add	r19, r19
    28d4:	22 1f       	adc	r18, r18
    28d6:	33 27       	eor	r19, r19
    28d8:	24 0f       	add	r18, r20
    28da:	35 1f       	adc	r19, r21
    28dc:	f9 01       	movw	r30, r18
    28de:	ee 0f       	add	r30, r30
    28e0:	ff 1f       	adc	r31, r31
    28e2:	ee 0f       	add	r30, r30
    28e4:	ff 1f       	adc	r31, r31
    28e6:	ee 0f       	add	r30, r30
    28e8:	ff 1f       	adc	r31, r31
    28ea:	e4 5d       	subi	r30, 0xD4	; 212
    28ec:	fc 4d       	sbci	r31, 0xDC	; 220
    28ee:	95 8d       	ldd	r25, Z+29	; 0x1d
    28f0:	92 ff       	sbrs	r25, 2
    28f2:	17 c0       	rjmp	.+46     	; 0x2922 <udd_ep_clear_halt+0x66>
    28f4:	22 0f       	add	r18, r18
    28f6:	33 1f       	adc	r19, r19
    28f8:	22 0f       	add	r18, r18
    28fa:	33 1f       	adc	r19, r19
    28fc:	22 0f       	add	r18, r18
    28fe:	33 1f       	adc	r19, r19
    2900:	f9 01       	movw	r30, r18
    2902:	e4 5d       	subi	r30, 0xD4	; 212
    2904:	fc 4d       	sbci	r31, 0xDC	; 220
    2906:	95 8d       	ldd	r25, Z+29	; 0x1d
    2908:	9b 7f       	andi	r25, 0xFB	; 251
    290a:	95 8f       	std	Z+29, r25	; 0x1d
    290c:	9e dc       	rcall	.-1732   	; 0x224a <udd_ep_get_job>
    290e:	fc 01       	movw	r30, r24
    2910:	80 81       	ld	r24, Z
    2912:	80 ff       	sbrs	r24, 0
    2914:	06 c0       	rjmp	.+12     	; 0x2922 <udd_ep_clear_halt+0x66>
    2916:	8e 7f       	andi	r24, 0xFE	; 254
    2918:	80 83       	st	Z, r24
    291a:	07 80       	ldd	r0, Z+7	; 0x07
    291c:	f0 85       	ldd	r31, Z+8	; 0x08
    291e:	e0 2d       	mov	r30, r0
    2920:	09 95       	icall
    2922:	81 e0       	ldi	r24, 0x01	; 1
    2924:	08 95       	ret

00002926 <udd_ep_run>:
    2926:	7f 92       	push	r7
    2928:	8f 92       	push	r8
    292a:	9f 92       	push	r9
    292c:	af 92       	push	r10
    292e:	bf 92       	push	r11
    2930:	cf 92       	push	r12
    2932:	df 92       	push	r13
    2934:	ef 92       	push	r14
    2936:	ff 92       	push	r15
    2938:	0f 93       	push	r16
    293a:	1f 93       	push	r17
    293c:	cf 93       	push	r28
    293e:	df 93       	push	r29
    2940:	98 2e       	mov	r9, r24
    2942:	86 2e       	mov	r8, r22
    2944:	6a 01       	movw	r12, r20
    2946:	79 01       	movw	r14, r18
    2948:	80 dc       	rcall	.-1792   	; 0x224a <udd_ep_get_job>
    294a:	5c 01       	movw	r10, r24
    294c:	79 2c       	mov	r7, r9
    294e:	77 1c       	adc	r7, r7
    2950:	77 24       	eor	r7, r7
    2952:	77 1c       	adc	r7, r7
    2954:	c9 2d       	mov	r28, r9
    2956:	cf 70       	andi	r28, 0x0F	; 15
    2958:	d0 e0       	ldi	r29, 0x00	; 0
    295a:	cc 0f       	add	r28, r28
    295c:	dd 1f       	adc	r29, r29
    295e:	c7 0d       	add	r28, r7
    2960:	d1 1d       	adc	r29, r1
    2962:	fe 01       	movw	r30, r28
    2964:	ee 0f       	add	r30, r30
    2966:	ff 1f       	adc	r31, r31
    2968:	ee 0f       	add	r30, r30
    296a:	ff 1f       	adc	r31, r31
    296c:	ee 0f       	add	r30, r30
    296e:	ff 1f       	adc	r31, r31
    2970:	e4 5d       	subi	r30, 0xD4	; 212
    2972:	fc 4d       	sbci	r31, 0xDC	; 220
    2974:	85 8d       	ldd	r24, Z+29	; 0x1d
    2976:	80 7c       	andi	r24, 0xC0	; 192
    2978:	09 f4       	brne	.+2      	; 0x297c <udd_ep_run+0x56>
    297a:	7d c0       	rjmp	.+250    	; 0x2a76 <udd_ep_run+0x150>
    297c:	fe 01       	movw	r30, r28
    297e:	ee 0f       	add	r30, r30
    2980:	ff 1f       	adc	r31, r31
    2982:	ee 0f       	add	r30, r30
    2984:	ff 1f       	adc	r31, r31
    2986:	ee 0f       	add	r30, r30
    2988:	ff 1f       	adc	r31, r31
    298a:	e4 5d       	subi	r30, 0xD4	; 212
    298c:	fc 4d       	sbci	r31, 0xDC	; 220
    298e:	85 8d       	ldd	r24, Z+29	; 0x1d
    2990:	80 7c       	andi	r24, 0xC0	; 192
    2992:	80 3c       	cpi	r24, 0xC0	; 192
    2994:	61 f0       	breq	.+24     	; 0x29ae <udd_ep_run+0x88>
    2996:	fe 01       	movw	r30, r28
    2998:	ee 0f       	add	r30, r30
    299a:	ff 1f       	adc	r31, r31
    299c:	ee 0f       	add	r30, r30
    299e:	ff 1f       	adc	r31, r31
    29a0:	ee 0f       	add	r30, r30
    29a2:	ff 1f       	adc	r31, r31
    29a4:	e4 5d       	subi	r30, 0xD4	; 212
    29a6:	fc 4d       	sbci	r31, 0xDC	; 220
    29a8:	85 8d       	ldd	r24, Z+29	; 0x1d
    29aa:	82 fd       	sbrc	r24, 2
    29ac:	66 c0       	rjmp	.+204    	; 0x2a7a <udd_ep_run+0x154>
    29ae:	8f b7       	in	r24, 0x3f	; 63
    29b0:	f8 94       	cli
    29b2:	f5 01       	movw	r30, r10
    29b4:	90 81       	ld	r25, Z
    29b6:	90 ff       	sbrs	r25, 0
    29b8:	03 c0       	rjmp	.+6      	; 0x29c0 <udd_ep_run+0x9a>
    29ba:	8f bf       	out	0x3f, r24	; 63
    29bc:	71 2c       	mov	r7, r1
    29be:	5e c0       	rjmp	.+188    	; 0x2a7c <udd_ep_run+0x156>
    29c0:	f5 01       	movw	r30, r10
    29c2:	90 81       	ld	r25, Z
    29c4:	91 60       	ori	r25, 0x01	; 1
    29c6:	90 83       	st	Z, r25
    29c8:	8f bf       	out	0x3f, r24	; 63
    29ca:	c1 82       	std	Z+1, r12	; 0x01
    29cc:	d2 82       	std	Z+2, r13	; 0x02
    29ce:	e3 82       	std	Z+3, r14	; 0x03
    29d0:	f4 82       	std	Z+4, r15	; 0x04
    29d2:	15 82       	std	Z+5, r1	; 0x05
    29d4:	16 82       	std	Z+6, r1	; 0x06
    29d6:	07 83       	std	Z+7, r16	; 0x07
    29d8:	10 87       	std	Z+8, r17	; 0x08
    29da:	81 10       	cpse	r8, r1
    29dc:	06 c0       	rjmp	.+12     	; 0x29ea <udd_ep_run+0xc4>
    29de:	91 e0       	ldi	r25, 0x01	; 1
    29e0:	e1 14       	cp	r14, r1
    29e2:	f1 04       	cpc	r15, r1
    29e4:	19 f0       	breq	.+6      	; 0x29ec <udd_ep_run+0xc6>
    29e6:	90 e0       	ldi	r25, 0x00	; 0
    29e8:	01 c0       	rjmp	.+2      	; 0x29ec <udd_ep_run+0xc6>
    29ea:	91 e0       	ldi	r25, 0x01	; 1
    29ec:	f5 01       	movw	r30, r10
    29ee:	80 81       	ld	r24, Z
    29f0:	90 fb       	bst	r25, 0
    29f2:	81 f9       	bld	r24, 1
    29f4:	8b 7f       	andi	r24, 0xFB	; 251
    29f6:	80 83       	st	Z, r24
    29f8:	77 20       	and	r7, r7
    29fa:	59 f0       	breq	.+22     	; 0x2a12 <udd_ep_run+0xec>
    29fc:	cc 0f       	add	r28, r28
    29fe:	dd 1f       	adc	r29, r29
    2a00:	cc 0f       	add	r28, r28
    2a02:	dd 1f       	adc	r29, r29
    2a04:	cc 0f       	add	r28, r28
    2a06:	dd 1f       	adc	r29, r29
    2a08:	c4 5d       	subi	r28, 0xD4	; 212
    2a0a:	dc 4d       	sbci	r29, 0xDC	; 220
    2a0c:	1a a2       	std	Y+34, r1	; 0x22
    2a0e:	1b a2       	std	Y+35, r1	; 0x23
    2a10:	2d c0       	rjmp	.+90     	; 0x2a6c <udd_ep_run+0x146>
    2a12:	fe 01       	movw	r30, r28
    2a14:	ee 0f       	add	r30, r30
    2a16:	ff 1f       	adc	r31, r31
    2a18:	ee 0f       	add	r30, r30
    2a1a:	ff 1f       	adc	r31, r31
    2a1c:	ee 0f       	add	r30, r30
    2a1e:	ff 1f       	adc	r31, r31
    2a20:	e4 5d       	subi	r30, 0xD4	; 212
    2a22:	fc 4d       	sbci	r31, 0xDC	; 220
    2a24:	85 8d       	ldd	r24, Z+29	; 0x1d
    2a26:	80 7c       	andi	r24, 0xC0	; 192
    2a28:	80 3c       	cpi	r24, 0xC0	; 192
    2a2a:	a1 f4       	brne	.+40     	; 0x2a54 <udd_ep_run+0x12e>
    2a2c:	ce 01       	movw	r24, r28
    2a2e:	88 0f       	add	r24, r24
    2a30:	99 1f       	adc	r25, r25
    2a32:	88 0f       	add	r24, r24
    2a34:	99 1f       	adc	r25, r25
    2a36:	88 0f       	add	r24, r24
    2a38:	99 1f       	adc	r25, r25
    2a3a:	88 5b       	subi	r24, 0xB8	; 184
    2a3c:	9c 4d       	sbci	r25, 0xDC	; 220
    2a3e:	df db       	rcall	.-2114   	; 0x21fe <udd_ep_get_size>
    2a40:	bc 01       	movw	r22, r24
    2a42:	c7 01       	movw	r24, r14
    2a44:	65 d2       	rcall	.+1226   	; 0x2f10 <__udivmodhi4>
    2a46:	89 2b       	or	r24, r25
    2a48:	29 f0       	breq	.+10     	; 0x2a54 <udd_ep_run+0x12e>
    2a4a:	f5 01       	movw	r30, r10
    2a4c:	80 81       	ld	r24, Z
    2a4e:	8e 7f       	andi	r24, 0xFE	; 254
    2a50:	80 83       	st	Z, r24
    2a52:	14 c0       	rjmp	.+40     	; 0x2a7c <udd_ep_run+0x156>
    2a54:	cc 0f       	add	r28, r28
    2a56:	dd 1f       	adc	r29, r29
    2a58:	cc 0f       	add	r28, r28
    2a5a:	dd 1f       	adc	r29, r29
    2a5c:	cc 0f       	add	r28, r28
    2a5e:	dd 1f       	adc	r29, r29
    2a60:	c4 5d       	subi	r28, 0xD4	; 212
    2a62:	dc 4d       	sbci	r29, 0xDC	; 220
    2a64:	1e 8e       	std	Y+30, r1	; 0x1e
    2a66:	1f 8e       	std	Y+31, r1	; 0x1f
    2a68:	1a a2       	std	Y+34, r1	; 0x22
    2a6a:	1b a2       	std	Y+35, r1	; 0x23
    2a6c:	89 2d       	mov	r24, r9
    2a6e:	77 dc       	rcall	.-1810   	; 0x235e <udd_ep_trans_complet>
    2a70:	77 24       	eor	r7, r7
    2a72:	73 94       	inc	r7
    2a74:	03 c0       	rjmp	.+6      	; 0x2a7c <udd_ep_run+0x156>
    2a76:	71 2c       	mov	r7, r1
    2a78:	01 c0       	rjmp	.+2      	; 0x2a7c <udd_ep_run+0x156>
    2a7a:	71 2c       	mov	r7, r1
    2a7c:	87 2d       	mov	r24, r7
    2a7e:	df 91       	pop	r29
    2a80:	cf 91       	pop	r28
    2a82:	1f 91       	pop	r17
    2a84:	0f 91       	pop	r16
    2a86:	ff 90       	pop	r15
    2a88:	ef 90       	pop	r14
    2a8a:	df 90       	pop	r13
    2a8c:	cf 90       	pop	r12
    2a8e:	bf 90       	pop	r11
    2a90:	af 90       	pop	r10
    2a92:	9f 90       	pop	r9
    2a94:	8f 90       	pop	r8
    2a96:	7f 90       	pop	r7
    2a98:	08 95       	ret

00002a9a <udd_ep_abort>:
    2a9a:	ff 92       	push	r15
    2a9c:	0f 93       	push	r16
    2a9e:	1f 93       	push	r17
    2aa0:	cf 93       	push	r28
    2aa2:	df 93       	push	r29
    2aa4:	18 2f       	mov	r17, r24
    2aa6:	f8 2e       	mov	r15, r24
    2aa8:	ff 1c       	adc	r15, r15
    2aaa:	ff 24       	eor	r15, r15
    2aac:	ff 1c       	adc	r15, r15
    2aae:	c8 2f       	mov	r28, r24
    2ab0:	cf 70       	andi	r28, 0x0F	; 15
    2ab2:	d0 e0       	ldi	r29, 0x00	; 0
    2ab4:	cc 0f       	add	r28, r28
    2ab6:	dd 1f       	adc	r29, r29
    2ab8:	cf 0d       	add	r28, r15
    2aba:	d1 1d       	adc	r29, r1
    2abc:	c6 db       	rcall	.-2164   	; 0x224a <udd_ep_get_job>
    2abe:	dc 01       	movw	r26, r24
    2ac0:	fe 01       	movw	r30, r28
    2ac2:	ee 0f       	add	r30, r30
    2ac4:	ff 1f       	adc	r31, r31
    2ac6:	ee 0f       	add	r30, r30
    2ac8:	ff 1f       	adc	r31, r31
    2aca:	ee 0f       	add	r30, r30
    2acc:	ff 1f       	adc	r31, r31
    2ace:	e8 5b       	subi	r30, 0xB8	; 184
    2ad0:	fc 4d       	sbci	r31, 0xDC	; 220
    2ad2:	02 e0       	ldi	r16, 0x02	; 2
    2ad4:	05 93       	las	Z, r16
    2ad6:	8c 91       	ld	r24, X
    2ad8:	80 ff       	sbrs	r24, 0
    2ada:	22 c0       	rjmp	.+68     	; 0x2b20 <udd_ep_abort+0x86>
    2adc:	8e 7f       	andi	r24, 0xFE	; 254
    2ade:	8c 93       	st	X, r24
    2ae0:	17 96       	adiw	r26, 0x07	; 7
    2ae2:	ed 91       	ld	r30, X+
    2ae4:	fc 91       	ld	r31, X
    2ae6:	18 97       	sbiw	r26, 0x08	; 8
    2ae8:	30 97       	sbiw	r30, 0x00	; 0
    2aea:	d1 f0       	breq	.+52     	; 0x2b20 <udd_ep_abort+0x86>
    2aec:	ff 20       	and	r15, r15
    2aee:	59 f0       	breq	.+22     	; 0x2b06 <udd_ep_abort+0x6c>
    2af0:	cc 0f       	add	r28, r28
    2af2:	dd 1f       	adc	r29, r29
    2af4:	cc 0f       	add	r28, r28
    2af6:	dd 1f       	adc	r29, r29
    2af8:	cc 0f       	add	r28, r28
    2afa:	dd 1f       	adc	r29, r29
    2afc:	c4 5d       	subi	r28, 0xD4	; 212
    2afe:	dc 4d       	sbci	r29, 0xDC	; 220
    2b00:	6a a1       	ldd	r22, Y+34	; 0x22
    2b02:	7b a1       	ldd	r23, Y+35	; 0x23
    2b04:	0a c0       	rjmp	.+20     	; 0x2b1a <udd_ep_abort+0x80>
    2b06:	cc 0f       	add	r28, r28
    2b08:	dd 1f       	adc	r29, r29
    2b0a:	cc 0f       	add	r28, r28
    2b0c:	dd 1f       	adc	r29, r29
    2b0e:	cc 0f       	add	r28, r28
    2b10:	dd 1f       	adc	r29, r29
    2b12:	c4 5d       	subi	r28, 0xD4	; 212
    2b14:	dc 4d       	sbci	r29, 0xDC	; 220
    2b16:	6e 8d       	ldd	r22, Y+30	; 0x1e
    2b18:	7f 8d       	ldd	r23, Y+31	; 0x1f
    2b1a:	41 2f       	mov	r20, r17
    2b1c:	81 e0       	ldi	r24, 0x01	; 1
    2b1e:	09 95       	icall
    2b20:	df 91       	pop	r29
    2b22:	cf 91       	pop	r28
    2b24:	1f 91       	pop	r17
    2b26:	0f 91       	pop	r16
    2b28:	ff 90       	pop	r15
    2b2a:	08 95       	ret

00002b2c <udd_ep_free>:
    2b2c:	cf 93       	push	r28
    2b2e:	c8 2f       	mov	r28, r24
    2b30:	b4 df       	rcall	.-152    	; 0x2a9a <udd_ep_abort>
    2b32:	ec 2f       	mov	r30, r28
    2b34:	ef 70       	andi	r30, 0x0F	; 15
    2b36:	f0 e0       	ldi	r31, 0x00	; 0
    2b38:	ee 0f       	add	r30, r30
    2b3a:	ff 1f       	adc	r31, r31
    2b3c:	8c 2f       	mov	r24, r28
    2b3e:	cc 0f       	add	r28, r28
    2b40:	99 0b       	sbc	r25, r25
    2b42:	88 27       	eor	r24, r24
    2b44:	99 0f       	add	r25, r25
    2b46:	88 1f       	adc	r24, r24
    2b48:	99 27       	eor	r25, r25
    2b4a:	e8 0f       	add	r30, r24
    2b4c:	f9 1f       	adc	r31, r25
    2b4e:	ee 0f       	add	r30, r30
    2b50:	ff 1f       	adc	r31, r31
    2b52:	ee 0f       	add	r30, r30
    2b54:	ff 1f       	adc	r31, r31
    2b56:	ee 0f       	add	r30, r30
    2b58:	ff 1f       	adc	r31, r31
    2b5a:	e4 5d       	subi	r30, 0xD4	; 212
    2b5c:	fc 4d       	sbci	r31, 0xDC	; 220
    2b5e:	15 8e       	std	Z+29, r1	; 0x1d
    2b60:	cf 91       	pop	r28
    2b62:	08 95       	ret

00002b64 <udd_ep_set_halt>:
    2b64:	0f 93       	push	r16
    2b66:	e8 2f       	mov	r30, r24
    2b68:	ef 70       	andi	r30, 0x0F	; 15
    2b6a:	f0 e0       	ldi	r31, 0x00	; 0
    2b6c:	ee 0f       	add	r30, r30
    2b6e:	ff 1f       	adc	r31, r31
    2b70:	28 2f       	mov	r18, r24
    2b72:	08 2e       	mov	r0, r24
    2b74:	00 0c       	add	r0, r0
    2b76:	33 0b       	sbc	r19, r19
    2b78:	22 27       	eor	r18, r18
    2b7a:	33 0f       	add	r19, r19
    2b7c:	22 1f       	adc	r18, r18
    2b7e:	33 27       	eor	r19, r19
    2b80:	e2 0f       	add	r30, r18
    2b82:	f3 1f       	adc	r31, r19
    2b84:	ee 0f       	add	r30, r30
    2b86:	ff 1f       	adc	r31, r31
    2b88:	ee 0f       	add	r30, r30
    2b8a:	ff 1f       	adc	r31, r31
    2b8c:	ee 0f       	add	r30, r30
    2b8e:	ff 1f       	adc	r31, r31
    2b90:	df 01       	movw	r26, r30
    2b92:	a4 5d       	subi	r26, 0xD4	; 212
    2b94:	bc 4d       	sbci	r27, 0xDC	; 220
    2b96:	5d 96       	adiw	r26, 0x1d	; 29
    2b98:	9c 91       	ld	r25, X
    2b9a:	5d 97       	sbiw	r26, 0x1d	; 29
    2b9c:	94 60       	ori	r25, 0x04	; 4
    2b9e:	5d 96       	adiw	r26, 0x1d	; 29
    2ba0:	9c 93       	st	X, r25
    2ba2:	e8 5b       	subi	r30, 0xB8	; 184
    2ba4:	fc 4d       	sbci	r31, 0xDC	; 220
    2ba6:	01 e0       	ldi	r16, 0x01	; 1
    2ba8:	06 93       	lac	Z, r16
    2baa:	77 df       	rcall	.-274    	; 0x2a9a <udd_ep_abort>
    2bac:	81 e0       	ldi	r24, 0x01	; 1
    2bae:	0f 91       	pop	r16
    2bb0:	08 95       	ret

00002bb2 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    2bb2:	1f 92       	push	r1
    2bb4:	0f 92       	push	r0
    2bb6:	0f b6       	in	r0, 0x3f	; 63
    2bb8:	0f 92       	push	r0
    2bba:	11 24       	eor	r1, r1
    2bbc:	0f 93       	push	r16
    2bbe:	2f 93       	push	r18
    2bc0:	3f 93       	push	r19
    2bc2:	4f 93       	push	r20
    2bc4:	5f 93       	push	r21
    2bc6:	6f 93       	push	r22
    2bc8:	7f 93       	push	r23
    2bca:	8f 93       	push	r24
    2bcc:	9f 93       	push	r25
    2bce:	af 93       	push	r26
    2bd0:	bf 93       	push	r27
    2bd2:	cf 93       	push	r28
    2bd4:	ef 93       	push	r30
    2bd6:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    2bd8:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2bdc:	88 23       	and	r24, r24
    2bde:	44 f4       	brge	.+16     	; 0x2bf0 <__vector_125+0x3e>
		udd_ack_start_of_frame_event();
    2be0:	80 e8       	ldi	r24, 0x80	; 128
    2be2:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    2be6:	0e 94 3b 0c 	call	0x1876	; 0x1876 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
    2bea:	0e 94 2a 04 	call	0x854	; 0x854 <main_sof_action>
#endif
		goto udd_interrupt_bus_event_end;
    2bee:	8b c0       	rjmp	.+278    	; 0x2d06 <__vector_125+0x154>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    2bf0:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2bf4:	82 ff       	sbrs	r24, 2
    2bf6:	20 c0       	rjmp	.+64     	; 0x2c38 <__vector_125+0x86>
		udd_ack_underflow_event();
    2bf8:	84 e0       	ldi	r24, 0x04	; 4
    2bfa:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    2bfe:	80 91 50 23 	lds	r24, 0x2350	; 0x802350 <udd_sram+0x24>
    2c02:	86 ff       	sbrs	r24, 6
    2c04:	80 c0       	rjmp	.+256    	; 0x2d06 <__vector_125+0x154>
	udd_control_out_clear_NACK0();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2c06:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2c0a:	81 fd       	sbrc	r24, 1
    2c0c:	7c c0       	rjmp	.+248    	; 0x2d06 <__vector_125+0x154>
    2c0e:	38 db       	rcall	.-2448   	; 0x2280 <udd_ctrl_interrupt_tc_setup>
    2c10:	81 11       	cpse	r24, r1
    2c12:	79 c0       	rjmp	.+242    	; 0x2d06 <__vector_125+0x154>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    2c14:	80 91 2b 23 	lds	r24, 0x232B	; 0x80232b <udd_ep_control_state>
    2c18:	81 30       	cpi	r24, 0x01	; 1
    2c1a:	11 f4       	brne	.+4      	; 0x2c20 <__vector_125+0x6e>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    2c1c:	6e da       	rcall	.-2852   	; 0x20fa <udd_ctrl_send_zlp_in>
    2c1e:	73 c0       	rjmp	.+230    	; 0x2d06 <__vector_125+0x154>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2c20:	84 30       	cpi	r24, 0x04	; 4
    2c22:	09 f0       	breq	.+2      	; 0x2c26 <__vector_125+0x74>
    2c24:	70 c0       	rjmp	.+224    	; 0x2d06 <__vector_125+0x154>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    2c26:	e1 e5       	ldi	r30, 0x51	; 81
    2c28:	f3 e2       	ldi	r31, 0x23	; 35
    2c2a:	04 e0       	ldi	r16, 0x04	; 4
    2c2c:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2c2e:	e9 e4       	ldi	r30, 0x49	; 73
    2c30:	f3 e2       	ldi	r31, 0x23	; 35
    2c32:	04 e0       	ldi	r16, 0x04	; 4
    2c34:	05 93       	las	Z, r16
    2c36:	67 c0       	rjmp	.+206    	; 0x2d06 <__vector_125+0x154>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    2c38:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2c3c:	81 ff       	sbrs	r24, 1
    2c3e:	5e c0       	rjmp	.+188    	; 0x2cfc <__vector_125+0x14a>
		udd_ack_overflow_event();
    2c40:	82 e0       	ldi	r24, 0x02	; 2
    2c42:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    2c46:	80 91 48 23 	lds	r24, 0x2348	; 0x802348 <udd_sram+0x1c>
    2c4a:	86 ff       	sbrs	r24, 6
    2c4c:	5c c0       	rjmp	.+184    	; 0x2d06 <__vector_125+0x154>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2c4e:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2c52:	81 fd       	sbrc	r24, 1
    2c54:	58 c0       	rjmp	.+176    	; 0x2d06 <__vector_125+0x154>
    2c56:	14 db       	rcall	.-2520   	; 0x2280 <udd_ctrl_interrupt_tc_setup>
    2c58:	81 11       	cpse	r24, r1
    2c5a:	55 c0       	rjmp	.+170    	; 0x2d06 <__vector_125+0x154>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    2c5c:	80 91 2b 23 	lds	r24, 0x232B	; 0x80232b <udd_ep_control_state>
    2c60:	82 30       	cpi	r24, 0x02	; 2
    2c62:	41 f4       	brne	.+16     	; 0x2c74 <__vector_125+0xc2>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2c64:	84 e0       	ldi	r24, 0x04	; 4
    2c66:	80 93 2b 23 	sts	0x232B, r24	; 0x80232b <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    2c6a:	e8 e4       	ldi	r30, 0x48	; 72
    2c6c:	f3 e2       	ldi	r31, 0x23	; 35
    2c6e:	02 e0       	ldi	r16, 0x02	; 2
    2c70:	06 93       	lac	Z, r16
    2c72:	49 c0       	rjmp	.+146    	; 0x2d06 <__vector_125+0x154>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    2c74:	83 30       	cpi	r24, 0x03	; 3
    2c76:	09 f0       	breq	.+2      	; 0x2c7a <__vector_125+0xc8>
    2c78:	46 c0       	rjmp	.+140    	; 0x2d06 <__vector_125+0x154>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    2c7a:	e1 e5       	ldi	r30, 0x51	; 81
    2c7c:	f3 e2       	ldi	r31, 0x23	; 35
    2c7e:	04 e0       	ldi	r16, 0x04	; 4
    2c80:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2c82:	e9 e4       	ldi	r30, 0x49	; 73
    2c84:	f3 e2       	ldi	r31, 0x23	; 35
    2c86:	04 e0       	ldi	r16, 0x04	; 4
    2c88:	05 93       	las	Z, r16
    2c8a:	3d c0       	rjmp	.+122    	; 0x2d06 <__vector_125+0x154>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    2c8c:	80 e1       	ldi	r24, 0x10	; 16
    2c8e:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
    2c92:	c1 e0       	ldi	r28, 0x01	; 1
			udd_ep_abort(i);
    2c94:	8c 2f       	mov	r24, r28
    2c96:	01 df       	rcall	.-510    	; 0x2a9a <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    2c98:	8c 2f       	mov	r24, r28
    2c9a:	80 68       	ori	r24, 0x80	; 128
    2c9c:	fe de       	rcall	.-516    	; 0x2a9a <udd_ep_abort>
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
    2c9e:	cf 5f       	subi	r28, 0xFF	; 255
    2ca0:	c6 30       	cpi	r28, 0x06	; 6
    2ca2:	c1 f7       	brne	.-16     	; 0x2c94 <__vector_125+0xe2>
			udd_ep_abort(i);
			udd_ep_abort(i | USB_EP_DIR_IN);
		}
#endif
		udc_reset();
    2ca4:	0e 94 16 0c 	call	0x182c	; 0x182c <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    2ca8:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2cac:	ec e2       	ldi	r30, 0x2C	; 44
    2cae:	f3 e2       	ldi	r31, 0x23	; 35
    2cb0:	15 8e       	std	Z+29, r1	; 0x1d
	udd_endpoint_clear_status(ep_ctrl);
    2cb2:	96 e0       	ldi	r25, 0x06	; 6
    2cb4:	94 8f       	std	Z+28, r25	; 0x1c
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2cb6:	83 e4       	ldi	r24, 0x43	; 67
    2cb8:	85 8f       	std	Z+29, r24	; 0x1d
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2cba:	15 a2       	std	Z+37, r1	; 0x25
	udd_endpoint_clear_status(ep_ctrl);
    2cbc:	94 a3       	std	Z+36, r25	; 0x24
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2cbe:	85 a3       	std	Z+37, r24	; 0x25
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    2cc0:	87 ee       	ldi	r24, 0xE7	; 231
    2cc2:	92 e2       	ldi	r25, 0x22	; 34
    2cc4:	80 a3       	std	Z+32, r24	; 0x20
    2cc6:	91 a3       	std	Z+33, r25	; 0x21
		// Reset endpoint control management
		udd_ctrl_init();
    2cc8:	e3 d9       	rcall	.-3130   	; 0x2090 <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    2cca:	1d c0       	rjmp	.+58     	; 0x2d06 <__vector_125+0x154>
	}

	if (udd_is_suspend_event()) {
    2ccc:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2cd0:	86 ff       	sbrs	r24, 6
    2cd2:	08 c0       	rjmp	.+16     	; 0x2ce4 <__vector_125+0x132>
		udd_ack_suspend_event();
    2cd4:	80 e4       	ldi	r24, 0x40	; 64
    2cd6:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    2cda:	80 e0       	ldi	r24, 0x00	; 0
    2cdc:	b0 d9       	rcall	.-3232   	; 0x203e <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
    2cde:	0e 94 28 04 	call	0x850	; 0x850 <main_suspend_action>
#endif
		goto udd_interrupt_bus_event_end;
    2ce2:	11 c0       	rjmp	.+34     	; 0x2d06 <__vector_125+0x154>
	}

	if (udd_is_resume_event()) {
    2ce4:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2ce8:	85 ff       	sbrs	r24, 5
    2cea:	0d c0       	rjmp	.+26     	; 0x2d06 <__vector_125+0x154>
		udd_ack_resume_event();
    2cec:	80 e2       	ldi	r24, 0x20	; 32
    2cee:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(true); // Enter in power reduction mode
    2cf2:	81 e0       	ldi	r24, 0x01	; 1
    2cf4:	a4 d9       	rcall	.-3256   	; 0x203e <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    2cf6:	0e 94 29 04 	call	0x852	; 0x852 <main_resume_action>
#endif
		goto udd_interrupt_bus_event_end;
    2cfa:	05 c0       	rjmp	.+10     	; 0x2d06 <__vector_125+0x154>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    2cfc:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2d00:	84 fd       	sbrc	r24, 4
    2d02:	c4 cf       	rjmp	.-120    	; 0x2c8c <__vector_125+0xda>
    2d04:	e3 cf       	rjmp	.-58     	; 0x2ccc <__vector_125+0x11a>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    2d06:	ff 91       	pop	r31
    2d08:	ef 91       	pop	r30
    2d0a:	cf 91       	pop	r28
    2d0c:	bf 91       	pop	r27
    2d0e:	af 91       	pop	r26
    2d10:	9f 91       	pop	r25
    2d12:	8f 91       	pop	r24
    2d14:	7f 91       	pop	r23
    2d16:	6f 91       	pop	r22
    2d18:	5f 91       	pop	r21
    2d1a:	4f 91       	pop	r20
    2d1c:	3f 91       	pop	r19
    2d1e:	2f 91       	pop	r18
    2d20:	0f 91       	pop	r16
    2d22:	0f 90       	pop	r0
    2d24:	0f be       	out	0x3f, r0	; 63
    2d26:	0f 90       	pop	r0
    2d28:	1f 90       	pop	r1
    2d2a:	18 95       	reti

00002d2c <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    2d2c:	1f 92       	push	r1
    2d2e:	0f 92       	push	r0
    2d30:	0f b6       	in	r0, 0x3f	; 63
    2d32:	0f 92       	push	r0
    2d34:	11 24       	eor	r1, r1
    2d36:	0f 93       	push	r16
    2d38:	1f 93       	push	r17
    2d3a:	2f 93       	push	r18
    2d3c:	3f 93       	push	r19
    2d3e:	4f 93       	push	r20
    2d40:	5f 93       	push	r21
    2d42:	6f 93       	push	r22
    2d44:	7f 93       	push	r23
    2d46:	8f 93       	push	r24
    2d48:	9f 93       	push	r25
    2d4a:	af 93       	push	r26
    2d4c:	bf 93       	push	r27
    2d4e:	cf 93       	push	r28
    2d50:	df 93       	push	r29
    2d52:	ef 93       	push	r30
    2d54:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    2d56:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2d5a:	81 fd       	sbrc	r24, 1
    2d5c:	03 c0       	rjmp	.+6      	; 0x2d64 <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    2d5e:	90 da       	rcall	.-2784   	; 0x2280 <udd_ctrl_interrupt_tc_setup>
    2d60:	81 11       	cpse	r24, r1
    2d62:	c1 c0       	rjmp	.+386    	; 0x2ee6 <__vector_126+0x1ba>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    2d64:	82 e0       	ldi	r24, 0x02	; 2
    2d66:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    2d6a:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
    2d6e:	81 95       	neg	r24
    2d70:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    2d72:	e8 e4       	ldi	r30, 0x48	; 72
    2d74:	f3 e2       	ldi	r31, 0x23	; 35
    2d76:	e8 1b       	sub	r30, r24
    2d78:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    2d7a:	20 81       	ld	r18, Z
    2d7c:	31 81       	ldd	r19, Z+1	; 0x01
    2d7e:	28 54       	subi	r18, 0x48	; 72
    2d80:	33 42       	sbci	r19, 0x23	; 35
    2d82:	36 95       	lsr	r19
    2d84:	27 95       	ror	r18
    2d86:	36 95       	lsr	r19
    2d88:	27 95       	ror	r18
    2d8a:	36 95       	lsr	r19
    2d8c:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    2d8e:	82 2f       	mov	r24, r18
    2d90:	86 95       	lsr	r24
    2d92:	20 fd       	sbrc	r18, 0
    2d94:	02 c0       	rjmp	.+4      	; 0x2d9a <__vector_126+0x6e>
    2d96:	90 e0       	ldi	r25, 0x00	; 0
    2d98:	01 c0       	rjmp	.+2      	; 0x2d9c <__vector_126+0x70>
    2d9a:	90 e8       	ldi	r25, 0x80	; 128
    2d9c:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2d9e:	e8 2f       	mov	r30, r24
    2da0:	ef 70       	andi	r30, 0x0F	; 15
    2da2:	f0 e0       	ldi	r31, 0x00	; 0
    2da4:	ee 0f       	add	r30, r30
    2da6:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    2da8:	28 2f       	mov	r18, r24
    2daa:	08 2e       	mov	r0, r24
    2dac:	00 0c       	add	r0, r0
    2dae:	33 0b       	sbc	r19, r19
    2db0:	22 27       	eor	r18, r18
    2db2:	33 0f       	add	r19, r19
    2db4:	22 1f       	adc	r18, r18
    2db6:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2db8:	e2 0f       	add	r30, r18
    2dba:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    2dbc:	df 01       	movw	r26, r30
    2dbe:	aa 0f       	add	r26, r26
    2dc0:	bb 1f       	adc	r27, r27
    2dc2:	aa 0f       	add	r26, r26
    2dc4:	bb 1f       	adc	r27, r27
    2dc6:	aa 0f       	add	r26, r26
    2dc8:	bb 1f       	adc	r27, r27
    2dca:	a4 5d       	subi	r26, 0xD4	; 212
    2dcc:	bc 4d       	sbci	r27, 0xDC	; 220
    2dce:	5c 96       	adiw	r26, 0x1c	; 28
    2dd0:	9c 91       	ld	r25, X
    2dd2:	95 ff       	sbrs	r25, 5
    2dd4:	88 c0       	rjmp	.+272    	; 0x2ee6 <__vector_126+0x1ba>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    2dd6:	ee 0f       	add	r30, r30
    2dd8:	ff 1f       	adc	r31, r31
    2dda:	ee 0f       	add	r30, r30
    2ddc:	ff 1f       	adc	r31, r31
    2dde:	ee 0f       	add	r30, r30
    2de0:	ff 1f       	adc	r31, r31
    2de2:	e8 5b       	subi	r30, 0xB8	; 184
    2de4:	fc 4d       	sbci	r31, 0xDC	; 220
    2de6:	00 e2       	ldi	r16, 0x20	; 32
    2de8:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    2dea:	81 11       	cpse	r24, r1
    2dec:	77 c0       	rjmp	.+238    	; 0x2edc <__vector_126+0x1b0>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2dee:	80 91 2b 23 	lds	r24, 0x232B	; 0x80232b <udd_ep_control_state>
    2df2:	84 30       	cpi	r24, 0x04	; 4
    2df4:	19 f4       	brne	.+6      	; 0x2dfc <__vector_126+0xd0>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    2df6:	8f d9       	rcall	.-3298   	; 0x2116 <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    2df8:	4b d9       	rcall	.-3434   	; 0x2090 <udd_ctrl_init>
    2dfa:	75 c0       	rjmp	.+234    	; 0x2ee6 <__vector_126+0x1ba>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    2dfc:	00 91 4a 23 	lds	r16, 0x234A	; 0x80234a <udd_sram+0x1e>
    2e00:	10 91 4b 23 	lds	r17, 0x234B	; 0x80234b <udd_sram+0x1f>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    2e04:	80 91 f4 25 	lds	r24, 0x25F4	; 0x8025f4 <udd_g_ctrlreq+0xa>
    2e08:	90 91 f5 25 	lds	r25, 0x25F5	; 0x8025f5 <udd_g_ctrlreq+0xb>
    2e0c:	c0 91 27 23 	lds	r28, 0x2327	; 0x802327 <udd_ctrl_payload_nb_trans>
    2e10:	d0 91 28 23 	lds	r29, 0x2328	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    2e14:	9e 01       	movw	r18, r28
    2e16:	20 0f       	add	r18, r16
    2e18:	31 1f       	adc	r19, r17
    2e1a:	82 17       	cp	r24, r18
    2e1c:	93 07       	cpc	r25, r19
    2e1e:	18 f4       	brcc	.+6      	; 0x2e26 <__vector_126+0xfa>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    2e20:	8c 01       	movw	r16, r24
    2e22:	0c 1b       	sub	r16, r28
    2e24:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    2e26:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <udd_g_ctrlreq+0x8>
    2e2a:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <udd_g_ctrlreq+0x9>
    2e2e:	a8 01       	movw	r20, r16
    2e30:	67 ee       	ldi	r22, 0xE7	; 231
    2e32:	72 e2       	ldi	r23, 0x22	; 34
    2e34:	8c 0f       	add	r24, r28
    2e36:	9d 1f       	adc	r25, r29
    2e38:	a7 d0       	rcall	.+334    	; 0x2f88 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    2e3a:	c0 0f       	add	r28, r16
    2e3c:	d1 1f       	adc	r29, r17
    2e3e:	c0 93 27 23 	sts	0x2327, r28	; 0x802327 <udd_ctrl_payload_nb_trans>
    2e42:	d0 93 28 23 	sts	0x2328, r29	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2e46:	00 34       	cpi	r16, 0x40	; 64
    2e48:	11 05       	cpc	r17, r1
    2e4a:	69 f4       	brne	.+26     	; 0x2e66 <__vector_126+0x13a>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    2e4c:	80 91 29 23 	lds	r24, 0x2329	; 0x802329 <udd_ctrl_prev_payload_nb_trans>
    2e50:	90 91 2a 23 	lds	r25, 0x232A	; 0x80232a <udd_ctrl_prev_payload_nb_trans+0x1>
    2e54:	8c 0f       	add	r24, r28
    2e56:	9d 1f       	adc	r25, r29

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2e58:	20 91 f0 25 	lds	r18, 0x25F0	; 0x8025f0 <udd_g_ctrlreq+0x6>
    2e5c:	30 91 f1 25 	lds	r19, 0x25F1	; 0x8025f1 <udd_g_ctrlreq+0x7>
    2e60:	82 17       	cp	r24, r18
    2e62:	93 07       	cpc	r25, r19
    2e64:	80 f0       	brcs	.+32     	; 0x2e86 <__vector_126+0x15a>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    2e66:	ea ee       	ldi	r30, 0xEA	; 234
    2e68:	f5 e2       	ldi	r31, 0x25	; 37
    2e6a:	c2 87       	std	Z+10, r28	; 0x0a
    2e6c:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    2e6e:	06 84       	ldd	r0, Z+14	; 0x0e
    2e70:	f7 85       	ldd	r31, Z+15	; 0x0f
    2e72:	e0 2d       	mov	r30, r0
    2e74:	30 97       	sbiw	r30, 0x00	; 0
    2e76:	29 f0       	breq	.+10     	; 0x2e82 <__vector_126+0x156>
			if (!udd_g_ctrlreq.over_under_run()) {
    2e78:	09 95       	icall
    2e7a:	81 11       	cpse	r24, r1
    2e7c:	02 c0       	rjmp	.+4      	; 0x2e82 <__vector_126+0x156>
				// Stall ZLP
				udd_ctrl_stall_data();
    2e7e:	2f d9       	rcall	.-3490   	; 0x20de <udd_ctrl_stall_data>
    2e80:	32 c0       	rjmp	.+100    	; 0x2ee6 <__vector_126+0x1ba>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    2e82:	3b d9       	rcall	.-3466   	; 0x20fa <udd_ctrl_send_zlp_in>
    2e84:	30 c0       	rjmp	.+96     	; 0x2ee6 <__vector_126+0x1ba>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    2e86:	80 91 f4 25 	lds	r24, 0x25F4	; 0x8025f4 <udd_g_ctrlreq+0xa>
    2e8a:	90 91 f5 25 	lds	r25, 0x25F5	; 0x8025f5 <udd_g_ctrlreq+0xb>
    2e8e:	c8 17       	cp	r28, r24
    2e90:	d9 07       	cpc	r29, r25
    2e92:	f9 f4       	brne	.+62     	; 0x2ed2 <__vector_126+0x1a6>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    2e94:	e0 91 f8 25 	lds	r30, 0x25F8	; 0x8025f8 <udd_g_ctrlreq+0xe>
    2e98:	f0 91 f9 25 	lds	r31, 0x25F9	; 0x8025f9 <udd_g_ctrlreq+0xf>
    2e9c:	30 97       	sbiw	r30, 0x00	; 0
    2e9e:	11 f4       	brne	.+4      	; 0x2ea4 <__vector_126+0x178>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    2ea0:	1e d9       	rcall	.-3524   	; 0x20de <udd_ctrl_stall_data>
    2ea2:	21 c0       	rjmp	.+66     	; 0x2ee6 <__vector_126+0x1ba>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    2ea4:	09 95       	icall
    2ea6:	81 11       	cpse	r24, r1
    2ea8:	02 c0       	rjmp	.+4      	; 0x2eae <__vector_126+0x182>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    2eaa:	19 d9       	rcall	.-3534   	; 0x20de <udd_ctrl_stall_data>
    2eac:	1c c0       	rjmp	.+56     	; 0x2ee6 <__vector_126+0x1ba>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    2eae:	20 91 29 23 	lds	r18, 0x2329	; 0x802329 <udd_ctrl_prev_payload_nb_trans>
    2eb2:	30 91 2a 23 	lds	r19, 0x232A	; 0x80232a <udd_ctrl_prev_payload_nb_trans+0x1>
    2eb6:	80 91 27 23 	lds	r24, 0x2327	; 0x802327 <udd_ctrl_payload_nb_trans>
    2eba:	90 91 28 23 	lds	r25, 0x2328	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
    2ebe:	82 0f       	add	r24, r18
    2ec0:	93 1f       	adc	r25, r19
    2ec2:	80 93 29 23 	sts	0x2329, r24	; 0x802329 <udd_ctrl_prev_payload_nb_trans>
    2ec6:	90 93 2a 23 	sts	0x232A, r25	; 0x80232a <udd_ctrl_prev_payload_nb_trans+0x1>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    2eca:	10 92 27 23 	sts	0x2327, r1	; 0x802327 <udd_ctrl_payload_nb_trans>
    2ece:	10 92 28 23 	sts	0x2328, r1	; 0x802328 <udd_ctrl_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    2ed2:	e8 e4       	ldi	r30, 0x48	; 72
    2ed4:	f3 e2       	ldi	r31, 0x23	; 35
    2ed6:	02 e0       	ldi	r16, 0x02	; 2
    2ed8:	06 93       	lac	Z, r16
    2eda:	05 c0       	rjmp	.+10     	; 0x2ee6 <__vector_126+0x1ba>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    2edc:	80 38       	cpi	r24, 0x80	; 128
    2ede:	11 f4       	brne	.+4      	; 0x2ee4 <__vector_126+0x1b8>
		udd_ctrl_in_sent();
    2ee0:	22 d9       	rcall	.-3516   	; 0x2126 <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    2ee2:	01 c0       	rjmp	.+2      	; 0x2ee6 <__vector_126+0x1ba>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    2ee4:	3c da       	rcall	.-2952   	; 0x235e <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    2ee6:	ff 91       	pop	r31
    2ee8:	ef 91       	pop	r30
    2eea:	df 91       	pop	r29
    2eec:	cf 91       	pop	r28
    2eee:	bf 91       	pop	r27
    2ef0:	af 91       	pop	r26
    2ef2:	9f 91       	pop	r25
    2ef4:	8f 91       	pop	r24
    2ef6:	7f 91       	pop	r23
    2ef8:	6f 91       	pop	r22
    2efa:	5f 91       	pop	r21
    2efc:	4f 91       	pop	r20
    2efe:	3f 91       	pop	r19
    2f00:	2f 91       	pop	r18
    2f02:	1f 91       	pop	r17
    2f04:	0f 91       	pop	r16
    2f06:	0f 90       	pop	r0
    2f08:	0f be       	out	0x3f, r0	; 63
    2f0a:	0f 90       	pop	r0
    2f0c:	1f 90       	pop	r1
    2f0e:	18 95       	reti

00002f10 <__udivmodhi4>:
    2f10:	aa 1b       	sub	r26, r26
    2f12:	bb 1b       	sub	r27, r27
    2f14:	51 e1       	ldi	r21, 0x11	; 17
    2f16:	07 c0       	rjmp	.+14     	; 0x2f26 <__udivmodhi4_ep>

00002f18 <__udivmodhi4_loop>:
    2f18:	aa 1f       	adc	r26, r26
    2f1a:	bb 1f       	adc	r27, r27
    2f1c:	a6 17       	cp	r26, r22
    2f1e:	b7 07       	cpc	r27, r23
    2f20:	10 f0       	brcs	.+4      	; 0x2f26 <__udivmodhi4_ep>
    2f22:	a6 1b       	sub	r26, r22
    2f24:	b7 0b       	sbc	r27, r23

00002f26 <__udivmodhi4_ep>:
    2f26:	88 1f       	adc	r24, r24
    2f28:	99 1f       	adc	r25, r25
    2f2a:	5a 95       	dec	r21
    2f2c:	a9 f7       	brne	.-22     	; 0x2f18 <__udivmodhi4_loop>
    2f2e:	80 95       	com	r24
    2f30:	90 95       	com	r25
    2f32:	bc 01       	movw	r22, r24
    2f34:	cd 01       	movw	r24, r26
    2f36:	08 95       	ret

00002f38 <__divmodhi4>:
    2f38:	97 fb       	bst	r25, 7
    2f3a:	07 2e       	mov	r0, r23
    2f3c:	16 f4       	brtc	.+4      	; 0x2f42 <__divmodhi4+0xa>
    2f3e:	00 94       	com	r0
    2f40:	06 d0       	rcall	.+12     	; 0x2f4e <__divmodhi4_neg1>
    2f42:	77 fd       	sbrc	r23, 7
    2f44:	08 d0       	rcall	.+16     	; 0x2f56 <__divmodhi4_neg2>
    2f46:	e4 df       	rcall	.-56     	; 0x2f10 <__udivmodhi4>
    2f48:	07 fc       	sbrc	r0, 7
    2f4a:	05 d0       	rcall	.+10     	; 0x2f56 <__divmodhi4_neg2>
    2f4c:	3e f4       	brtc	.+14     	; 0x2f5c <__divmodhi4_exit>

00002f4e <__divmodhi4_neg1>:
    2f4e:	90 95       	com	r25
    2f50:	81 95       	neg	r24
    2f52:	9f 4f       	sbci	r25, 0xFF	; 255
    2f54:	08 95       	ret

00002f56 <__divmodhi4_neg2>:
    2f56:	70 95       	com	r23
    2f58:	61 95       	neg	r22
    2f5a:	7f 4f       	sbci	r23, 0xFF	; 255

00002f5c <__divmodhi4_exit>:
    2f5c:	08 95       	ret

00002f5e <__tablejump2__>:
    2f5e:	ee 0f       	add	r30, r30
    2f60:	ff 1f       	adc	r31, r31
    2f62:	05 90       	lpm	r0, Z+
    2f64:	f4 91       	lpm	r31, Z
    2f66:	e0 2d       	mov	r30, r0
    2f68:	09 94       	ijmp

00002f6a <__umulhisi3>:
    2f6a:	a2 9f       	mul	r26, r18
    2f6c:	b0 01       	movw	r22, r0
    2f6e:	b3 9f       	mul	r27, r19
    2f70:	c0 01       	movw	r24, r0
    2f72:	a3 9f       	mul	r26, r19
    2f74:	70 0d       	add	r23, r0
    2f76:	81 1d       	adc	r24, r1
    2f78:	11 24       	eor	r1, r1
    2f7a:	91 1d       	adc	r25, r1
    2f7c:	b2 9f       	mul	r27, r18
    2f7e:	70 0d       	add	r23, r0
    2f80:	81 1d       	adc	r24, r1
    2f82:	11 24       	eor	r1, r1
    2f84:	91 1d       	adc	r25, r1
    2f86:	08 95       	ret

00002f88 <memcpy>:
    2f88:	fb 01       	movw	r30, r22
    2f8a:	dc 01       	movw	r26, r24
    2f8c:	02 c0       	rjmp	.+4      	; 0x2f92 <memcpy+0xa>
    2f8e:	01 90       	ld	r0, Z+
    2f90:	0d 92       	st	X+, r0
    2f92:	41 50       	subi	r20, 0x01	; 1
    2f94:	50 40       	sbci	r21, 0x00	; 0
    2f96:	d8 f7       	brcc	.-10     	; 0x2f8e <memcpy+0x6>
    2f98:	08 95       	ret

00002f9a <_exit>:
    2f9a:	f8 94       	cli

00002f9c <__stop_program>:
    2f9c:	ff cf       	rjmp	.-2      	; 0x2f9c <__stop_program>
