{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503521253426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503521253426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 17:47:33 2017 " "Processing started: Wed Aug 23 17:47:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503521253426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503521253426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Atividade07 -c Atividade07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Atividade07 -c Atividade07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503521253426 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1503521253841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "botaosincrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file botaosincrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 botaosincrono-mde " "Found design unit 1: botaosincrono-mde" {  } { { "botaosincrono.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/botaosincrono.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254326 ""} { "Info" "ISGN_ENTITY_NAME" "1 botaosincrono " "Found entity 1: botaosincrono" {  } { { "botaosincrono.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/botaosincrono.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503521254326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-rtl " "Found design unit 1: clock_generator-rtl" {  } { { "clockdiv.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/clockdiv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254326 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clockdiv.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/clockdiv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503521254326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binto7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binto7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinTo7Segment-ckt " "Found design unit 1: BinTo7Segment-ckt" {  } { { "BinTo7Segment.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/BinTo7Segment.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254326 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinTo7Segment " "Found entity 1: BinTo7Segment" {  } { { "BinTo7Segment.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/BinTo7Segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503521254326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bindisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bindisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinDisplay-arrange " "Found design unit 1: BinDisplay-arrange" {  } { { "BinDisplay.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/BinDisplay.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254326 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinDisplay " "Found entity 1: BinDisplay" {  } { { "BinDisplay.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/BinDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503521254326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binbcdbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binbcdbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binbcdbox-ckt " "Found design unit 1: binbcdbox-ckt" {  } { { "binbcdbox.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/binbcdbox.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254326 ""} { "Info" "ISGN_ENTITY_NAME" "1 binbcdbox " "Found entity 1: binbcdbox" {  } { { "binbcdbox.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/binbcdbox.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503521254326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binbcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binbcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinBCD-arrange " "Found design unit 1: BinBCD-arrange" {  } { { "BinBCD.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/BinBCD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinBCD " "Found entity 1: BinBCD" {  } { { "BinBCD.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/BinBCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitreg-behaviour " "Found design unit 1: nbitreg-behaviour" {  } { { "nbitregister.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/nbitregister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitreg " "Found entity 1: nbitreg" {  } { { "nbitregister.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/nbitregister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitmux-circuit " "Found design unit 1: nbitmux-circuit" {  } { { "nbitmux.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/nbitmux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitmux " "Found entity 1: nbitmux" {  } { { "nbitmux.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/nbitmux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitcounter-behv " "Found design unit 1: nbitcounter-behv" {  } { { "nbitcounter.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/nbitcounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitcounter " "Found entity 1: nbitcounter" {  } { { "nbitcounter.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/nbitcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitcompmag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitcompmag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitcompmag-circuit " "Found design unit 1: nbitcompmag-circuit" {  } { { "nbitcompmag.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/nbitcompmag.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitcompmag " "Found entity 1: nbitcompmag" {  } { { "nbitcompmag.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/nbitcompmag.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_machine-behaviour " "Found design unit 1: FIFO_machine-behaviour" {  } { { "FIFO_machine.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/FIFO_machine.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_machine " "Found entity 1: FIFO_machine" {  } { { "FIFO_machine.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/FIFO_machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503521254341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_FIFO-arrange " "Found design unit 1: main_FIFO-arrange" {  } { { "main_FIFO.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/main_FIFO.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254357 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_FIFO " "Found entity 1: main_FIFO" {  } { { "main_FIFO.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/main_FIFO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503521254357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_rom-SYN " "Found design unit 1: data_rom-SYN" {  } { { "Data_ROM.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/Data_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254357 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_ROM " "Found entity 1: Data_ROM" {  } { { "Data_ROM.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/Data_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503521254357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_FIFO " "Elaborating entity \"main_FIFO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1503521254404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:clk_1 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:clk_1\"" {  } { { "main_FIFO.vhd" "clk_1" { Text "d:/햞ea de Trabalho/Atividade 07/main_FIFO.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:clk_2 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:clk_2\"" {  } { { "main_FIFO.vhd" "clk_2" { Text "d:/햞ea de Trabalho/Atividade 07/main_FIFO.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "botaosincrono botaosincrono:bsk2 " "Elaborating entity \"botaosincrono\" for hierarchy \"botaosincrono:bsk2\"" {  } { { "main_FIFO.vhd" "bsk2" { Text "d:/햞ea de Trabalho/Atividade 07/main_FIFO.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_machine FIFO_machine:mchn " "Elaborating entity \"FIFO_machine\" for hierarchy \"FIFO_machine:mchn\"" {  } { { "main_FIFO.vhd" "mchn" { Text "d:/햞ea de Trabalho/Atividade 07/main_FIFO.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitreg FIFO_machine:mchn\|nbitreg:reg00 " "Elaborating entity \"nbitreg\" for hierarchy \"FIFO_machine:mchn\|nbitreg:reg00\"" {  } { { "FIFO_machine.vhd" "reg00" { Text "d:/햞ea de Trabalho/Atividade 07/FIFO_machine.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitmux FIFO_machine:mchn\|nbitmux:mx00 " "Elaborating entity \"nbitmux\" for hierarchy \"FIFO_machine:mchn\|nbitmux:mx00\"" {  } { { "FIFO_machine.vhd" "mx00" { Text "d:/햞ea de Trabalho/Atividade 07/FIFO_machine.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitcounter FIFO_machine:mchn\|nbitcounter:cnt " "Elaborating entity \"nbitcounter\" for hierarchy \"FIFO_machine:mchn\|nbitcounter:cnt\"" {  } { { "FIFO_machine.vhd" "cnt" { Text "d:/햞ea de Trabalho/Atividade 07/FIFO_machine.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitcompmag FIFO_machine:mchn\|nbitcompmag:comp0 " "Elaborating entity \"nbitcompmag\" for hierarchy \"FIFO_machine:mchn\|nbitcompmag:comp0\"" {  } { { "FIFO_machine.vhd" "comp0" { Text "d:/햞ea de Trabalho/Atividade 07/FIFO_machine.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinTo7Segment BinTo7Segment:stateHex " "Elaborating entity \"BinTo7Segment\" for hierarchy \"BinTo7Segment:stateHex\"" {  } { { "main_FIFO.vhd" "stateHex" { Text "d:/햞ea de Trabalho/Atividade 07/main_FIFO.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitcounter nbitcounter:address_count " "Elaborating entity \"nbitcounter\" for hierarchy \"nbitcounter:address_count\"" {  } { { "main_FIFO.vhd" "address_count" { Text "d:/햞ea de Trabalho/Atividade 07/main_FIFO.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_ROM Data_ROM:ROM " "Elaborating entity \"Data_ROM\" for hierarchy \"Data_ROM:ROM\"" {  } { { "main_FIFO.vhd" "ROM" { Text "d:/햞ea de Trabalho/Atividade 07/main_FIFO.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Data_ROM:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Data_ROM:ROM\|altsyncram:altsyncram_component\"" {  } { { "Data_ROM.vhd" "altsyncram_component" { Text "d:/햞ea de Trabalho/Atividade 07/Data_ROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_ROM:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Data_ROM:ROM\|altsyncram:altsyncram_component\"" {  } { { "Data_ROM.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/Data_ROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503521254560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_ROM:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Data_ROM:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Data_ROM.mif " "Parameter \"init_file\" = \"Data_ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254560 ""}  } { { "Data_ROM.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/Data_ROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1503521254560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c081 " "Found entity 1: altsyncram_c081" {  } { { "db/altsyncram_c081.tdf" "" { Text "d:/햞ea de Trabalho/Atividade 07/db/altsyncram_c081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503521254670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503521254670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c081 Data_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_c081:auto_generated " "Elaborating entity \"altsyncram_c081\" for hierarchy \"Data_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_c081:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinDisplay BinDisplay:DSP4 " "Elaborating entity \"BinDisplay\" for hierarchy \"BinDisplay:DSP4\"" {  } { { "main_FIFO.vhd" "DSP4" { Text "d:/햞ea de Trabalho/Atividade 07/main_FIFO.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinBCD BinDisplay:DSP4\|BinBCD:BBCD " "Elaborating entity \"BinBCD\" for hierarchy \"BinDisplay:DSP4\|BinBCD:BBCD\"" {  } { { "BinDisplay.vhd" "BBCD" { Text "d:/햞ea de Trabalho/Atividade 07/BinDisplay.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binbcdbox BinDisplay:DSP4\|BinBCD:BBCD\|binbcdbox:Box00 " "Elaborating entity \"binbcdbox\" for hierarchy \"BinDisplay:DSP4\|BinBCD:BBCD\|binbcdbox:Box00\"" {  } { { "BinBCD.vhd" "Box00" { Text "d:/햞ea de Trabalho/Atividade 07/BinBCD.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503521254685 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[4\] GND " "Pin \"Hex6\[4\]\" is stuck at GND" {  } { { "main_FIFO.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/main_FIFO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503521256154 "|main_FIFO|Hex6[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1503521256154 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1503521257670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1503521257904 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503521257904 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "713 " "Implemented 713 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1503521257998 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1503521257998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "638 " "Implemented 638 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1503521257998 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1503521257998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1503521257998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503521258013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 17:47:38 2017 " "Processing ended: Wed Aug 23 17:47:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503521258013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503521258013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503521258013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503521258013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503521259091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503521259091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 17:47:38 2017 " "Processing started: Wed Aug 23 17:47:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503521259091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1503521259091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Atividade07 -c Atividade07 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Atividade07 -c Atividade07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1503521259091 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1503521259170 ""}
{ "Info" "0" "" "Project  = Atividade07" {  } {  } 0 0 "Project  = Atividade07" 0 0 "Fitter" 0 0 1503521259185 ""}
{ "Info" "0" "" "Revision = Atividade07" {  } {  } 0 0 "Revision = Atividade07" 0 0 "Fitter" 0 0 1503521259185 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1503521259279 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Atividade07 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Atividade07\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1503521259279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1503521259388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1503521259388 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1503521259466 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1503521259466 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1503521260013 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1503521260013 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1503521260013 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/햞ea de Trabalho/Atividade 07/" { { 0 { 0 ""} 0 1801 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1503521260029 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/햞ea de Trabalho/Atividade 07/" { { 0 { 0 ""} 0 1802 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1503521260029 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/햞ea de Trabalho/Atividade 07/" { { 0 { 0 ""} 0 1803 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1503521260029 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1503521260029 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1503521260029 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Atividade07.sdc " "Synopsys Design Constraints File file not found: 'Atividade07.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1503521260310 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1503521260310 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1503521260326 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clk_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503521260373 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_27 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_27" } } } } { "main_FIFO.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/main_FIFO.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/햞ea de Trabalho/Atividade 07/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1503521260373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:clk_1\|clock_signal  " "Automatically promoted node clock_generator:clk_1\|clock_signal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503521260373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:clk_1\|clock_signal~0 " "Destination node clock_generator:clk_1\|clock_signal~0" {  } { { "clockdiv.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/clockdiv.vhd" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:clk_1|clock_signal~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/햞ea de Trabalho/Atividade 07/" { { 0 { 0 ""} 0 1255 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1503521260373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[0\] " "Destination node LEDG\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "main_FIFO.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/main_FIFO.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/햞ea de Trabalho/Atividade 07/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1503521260373 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1503521260373 ""}  } { { "clockdiv.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/clockdiv.vhd" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:clk_1|clock_signal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/햞ea de Trabalho/Atividade 07/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1503521260373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:clk_2\|clock_signal  " "Automatically promoted node clock_generator:clk_2\|clock_signal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503521260373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:clk_2\|clock_signal~0 " "Destination node clock_generator:clk_2\|clock_signal~0" {  } { { "clockdiv.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/clockdiv.vhd" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:clk_2|clock_signal~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/햞ea de Trabalho/Atividade 07/" { { 0 { 0 ""} 0 1263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1503521260373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[1\] " "Destination node LEDG\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "main_FIFO.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/main_FIFO.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/햞ea de Trabalho/Atividade 07/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1503521260373 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1503521260373 ""}  } { { "clockdiv.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/clockdiv.vhd" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:clk_2|clock_signal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/햞ea de Trabalho/Atividade 07/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1503521260373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Key3 (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node Key3 (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503521260373 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Key3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Key3" } } } } { "main_FIFO.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/main_FIFO.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Key3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/햞ea de Trabalho/Atividade 07/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1503521260373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FIFO_machine:mchn\|state.zero  " "Automatically promoted node FIFO_machine:mchn\|state.zero " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503521260373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinTo7Segment:stateHex\|Mux5~0 " "Destination node BinTo7Segment:stateHex\|Mux5~0" {  } { { "BinTo7Segment.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/BinTo7Segment.vhd" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BinTo7Segment:stateHex|Mux5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/햞ea de Trabalho/Atividade 07/" { { 0 { 0 ""} 0 1228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1503521260373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_machine:mchn\|Selector0~0 " "Destination node FIFO_machine:mchn\|Selector0~0" {  } { { "FIFO_machine.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/FIFO_machine.vhd" 59 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_machine:mchn|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/햞ea de Trabalho/Atividade 07/" { { 0 { 0 ""} 0 1295 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1503521260373 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1503521260373 ""}  } { { "FIFO_machine.vhd" "" { Text "d:/햞ea de Trabalho/Atividade 07/FIFO_machine.vhd" 47 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_machine:mchn|state.zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/햞ea de Trabalho/Atividade 07/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1503521260373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1503521260498 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1503521260498 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1503521260498 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1503521260513 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1503521260513 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1503521260513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1503521260513 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1503521260513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1503521260529 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1503521260545 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1503521260545 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1503521260576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1503521262295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1503521262638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1503521262654 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1503521264138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1503521264138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1503521264279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X21_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23" {  } { { "loc" "" { Generic "d:/햞ea de Trabalho/Atividade 07/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} 11 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1503521265591 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1503521265591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1503521265982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1503521265982 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1503521265982 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1503521265998 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1503521265998 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "53 " "Found 53 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[0\] 0 " "Pin \"Hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[1\] 0 " "Pin \"Hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[2\] 0 " "Pin \"Hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[3\] 0 " "Pin \"Hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[4\] 0 " "Pin \"Hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[5\] 0 " "Pin \"Hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[6\] 0 " "Pin \"Hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[0\] 0 " "Pin \"Hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[1\] 0 " "Pin \"Hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[2\] 0 " "Pin \"Hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[3\] 0 " "Pin \"Hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[4\] 0 " "Pin \"Hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[5\] 0 " "Pin \"Hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[6\] 0 " "Pin \"Hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[0\] 0 " "Pin \"Hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[1\] 0 " "Pin \"Hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[2\] 0 " "Pin \"Hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[3\] 0 " "Pin \"Hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[4\] 0 " "Pin \"Hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[5\] 0 " "Pin \"Hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[6\] 0 " "Pin \"Hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[0\] 0 " "Pin \"Hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[1\] 0 " "Pin \"Hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[2\] 0 " "Pin \"Hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[3\] 0 " "Pin \"Hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[4\] 0 " "Pin \"Hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[5\] 0 " "Pin \"Hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[6\] 0 " "Pin \"Hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[0\] 0 " "Pin \"Hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[1\] 0 " "Pin \"Hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[2\] 0 " "Pin \"Hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[3\] 0 " "Pin \"Hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[4\] 0 " "Pin \"Hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[5\] 0 " "Pin \"Hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[6\] 0 " "Pin \"Hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[0\] 0 " "Pin \"Hex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[1\] 0 " "Pin \"Hex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[2\] 0 " "Pin \"Hex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[3\] 0 " "Pin \"Hex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[4\] 0 " "Pin \"Hex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[5\] 0 " "Pin \"Hex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[6\] 0 " "Pin \"Hex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[0\] 0 " "Pin \"Hex6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[1\] 0 " "Pin \"Hex6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[2\] 0 " "Pin \"Hex6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[3\] 0 " "Pin \"Hex6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[4\] 0 " "Pin \"Hex6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[5\] 0 " "Pin \"Hex6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[6\] 0 " "Pin \"Hex6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1503521266029 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1503521266029 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1503521266279 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1503521266326 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1503521266623 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1503521266966 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1503521266966 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "d:/햞ea de Trabalho/Atividade 07/output_files/Atividade07.fit.smsg " "Generated suppressed messages file d:/햞ea de Trabalho/Atividade 07/output_files/Atividade07.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1503521267217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "781 " "Peak virtual memory: 781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503521267466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 17:47:47 2017 " "Processing ended: Wed Aug 23 17:47:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503521267466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503521267466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503521267466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1503521267466 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1503521268373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503521268373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 17:47:48 2017 " "Processing started: Wed Aug 23 17:47:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503521268373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1503521268373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Atividade07 -c Atividade07 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Atividade07 -c Atividade07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1503521268373 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1503521269732 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1503521269779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503521270357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 17:47:50 2017 " "Processing ended: Wed Aug 23 17:47:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503521270357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503521270357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503521270357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1503521270357 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1503521270967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1503521271435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503521271435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 17:47:51 2017 " "Processing started: Wed Aug 23 17:47:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503521271435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503521271435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Atividade07 -c Atividade07 " "Command: quartus_sta Atividade07 -c Atividade07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503521271435 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1503521271513 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1503521271795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1503521271842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1503521271842 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Atividade07.sdc " "Synopsys Design Constraints File file not found: 'Atividade07.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1503521271967 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1503521271967 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:clk_1\|clock_signal clock_generator:clk_1\|clock_signal " "create_clock -period 1.000 -name clock_generator:clk_1\|clock_signal clock_generator:clk_1\|clock_signal" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1503521271967 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_27 clk_27 " "create_clock -period 1.000 -name clk_27 clk_27" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1503521271967 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:clk_2\|clock_signal clock_generator:clk_2\|clock_signal " "create_clock -period 1.000 -name clock_generator:clk_2\|clock_signal clock_generator:clk_2\|clock_signal" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1503521271967 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1503521271967 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1503521271967 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1503521271982 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1503521271998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.348 " "Worst-case setup slack is -3.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521271998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521271998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.348      -412.346 clock_generator:clk_1\|clock_signal  " "   -3.348      -412.346 clock_generator:clk_1\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521271998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.634       -80.864 clk_27  " "   -2.634       -80.864 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521271998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532        -1.525 clock_generator:clk_2\|clock_signal  " "   -0.532        -1.525 clock_generator:clk_2\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521271998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503521271998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.506 " "Worst-case hold slack is -2.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521271998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521271998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.506        -4.983 clk_27  " "   -2.506        -4.983 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521271998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock_generator:clk_1\|clock_signal  " "    0.391         0.000 clock_generator:clk_1\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521271998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708         0.000 clock_generator:clk_2\|clock_signal  " "    0.708         0.000 clock_generator:clk_2\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521271998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503521271998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.769 " "Worst-case recovery slack is -1.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.769      -467.000 clock_generator:clk_1\|clock_signal  " "   -1.769      -467.000 clock_generator:clk_1\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503521272092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.538 " "Worst-case removal slack is 2.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.538         0.000 clock_generator:clk_1\|clock_signal  " "    2.538         0.000 clock_generator:clk_1\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503521272092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -17.076 clock_generator:clk_2\|clock_signal  " "   -1.423       -17.076 clock_generator:clk_2\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -48.380 clk_27  " "   -1.380       -48.380 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -277.000 clock_generator:clk_1\|clock_signal  " "   -0.500      -277.000 clock_generator:clk_1\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503521272092 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1503521272217 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1503521272217 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1503521272248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.602 " "Worst-case setup slack is -1.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.602       -69.088 clock_generator:clk_1\|clock_signal  " "   -1.602       -69.088 clock_generator:clk_1\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -14.569 clk_27  " "   -0.742       -14.569 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326         0.000 clock_generator:clk_2\|clock_signal  " "    0.326         0.000 clock_generator:clk_2\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503521272248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.551 " "Worst-case hold slack is -1.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.551        -3.077 clk_27  " "   -1.551        -3.077 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock_generator:clk_1\|clock_signal  " "    0.215         0.000 clock_generator:clk_1\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272         0.000 clock_generator:clk_2\|clock_signal  " "    0.272         0.000 clock_generator:clk_2\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503521272263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.659 " "Worst-case recovery slack is -0.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659      -173.790 clock_generator:clk_1\|clock_signal  " "   -0.659      -173.790 clock_generator:clk_1\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503521272263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.538 " "Worst-case removal slack is 1.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538         0.000 clock_generator:clk_1\|clock_signal  " "    1.538         0.000 clock_generator:clk_1\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503521272263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -17.076 clock_generator:clk_2\|clock_signal  " "   -1.423       -17.076 clock_generator:clk_2\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -48.380 clk_27  " "   -1.380       -48.380 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -277.000 clock_generator:clk_1\|clock_signal  " "   -0.500      -277.000 clock_generator:clk_1\|clock_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503521272279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503521272279 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1503521272420 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1503521272451 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1503521272451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503521272560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 17:47:52 2017 " "Processing ended: Wed Aug 23 17:47:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503521272560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503521272560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503521272560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503521272560 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503521273263 ""}
