module wideexpr_00016(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s0;
  assign y1 = s4;
  assign y2 = $signed(((6'sb100011)+((ctrl[0]?(ctrl[5]?(s3)>>>(3'sb101):-(({~(5'b01101),6'b100101,{2{s6}}})<(($signed(s1))<<<((ctrl[3]?u1:u6))))):(ctrl[1]?$signed({$signed(^(s1)),(s2)>>((ctrl[5]?s5:s4)),3'sb000,s5}):(ctrl[6]?$signed((4'sb0010)+(+(s7))):$signed(({4{5'b10100}})|((s0)^(5'sb11110))))))))==(1'sb1));
  assign y3 = 3'sb011;
  assign y4 = -(((ctrl[4]?(ctrl[6]?3'b100:^(5'sb00110)):{3{(ctrl[0]?(5'sb01101)!=(6'b011000):+(6'b100100))}}))>>($signed((+((u1)<<<(s6)))<<((ctrl[5]?$signed(6'sb001111):s3)))));
  assign y5 = ((ctrl[1]?(((+({((ctrl[7]?5'sb10011:s4))&((s3)>>>(s0)),1'b0}))^~(+(s7)))<<<((ctrl[7]?2'sb10:(ctrl[6]?(ctrl[2]?3'b011:(-(s0))<((s1)<<<(u6))):u1))))>>>($unsigned((((2'sb11)<<<((s5)<<<(u3)))^~((s0)|(s0)))<<({4{(2'sb01)^~((ctrl[2]?(2'sb11)^(3'sb010):(ctrl[2]?s3:s4)))}}))):(ctrl[3]?($signed(-({1{((3'sb111)+(4'sb0111))&(s1)}})))^((ctrl[2]?s5:$signed((ctrl[5]?3'sb101:-(s3))))):(($signed({1{1'sb0}}))+($signed(((4'sb1010)!=((ctrl[2]?s1:1'sb1)))>((ctrl[2]?{4{5'sb10000}}:{1'sb0,s3,4'sb0000,s6})))))<<(+(^(s1))))))>>>(s7);
  assign y6 = ~^(4'sb0011);
  assign y7 = -((ctrl[2]?1'sb0:+(5'sb00000)));
endmodule
