

================================================================
== Vivado HLS Report for 'kernel5'
================================================================
* Date:           Sat May  8 03:55:36 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel5
* Solution:       split
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.717 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop1   |     1029|     1029|         7|          1|          1|  1024|    yes   |
        |- loop2   |        ?|        ?|         3|          2|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
  Pipeline-1 : II = 2, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 10 
10 --> 11 
11 --> 13 12 
12 --> 10 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %bound) nounwind, !map !7"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %a) nounwind, !map !13"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %b) nounwind, !map !19"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !23"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel5_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bound_read = call float @_ssdm_op_Read.ap_auto.float(float %bound) nounwind"   --->   Operation 19 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.66ns)   --->   "%tmp = alloca [1024 x float], align 16" [kernel5.cpp:7]   --->   Operation 20 'alloca' 'tmp' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 21 [1/1] (1.06ns)   --->   "br label %1" [kernel5.cpp:8]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %loop1 ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.32ns)   --->   "%icmp_ln8 = icmp eq i11 %i_0, -1024" [kernel5.cpp:8]   --->   Operation 23 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.42ns)   --->   "%i = add i11 %i_0, 1" [kernel5.cpp:8]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %.preheader.preheader, label %loop1" [kernel5.cpp:8]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i11 %i_0 to i64" [kernel5.cpp:10]   --->   Operation 27 'zext' 'zext_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x float]* %a, i64 0, i64 %zext_ln10" [kernel5.cpp:10]   --->   Operation 28 'getelementptr' 'a_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.66ns)   --->   "%a_load = load float* %a_addr, align 4" [kernel5.cpp:10]   --->   Operation 29 'load' 'a_load' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [1024 x float]* %b, i64 0, i64 %zext_ln10" [kernel5.cpp:10]   --->   Operation 30 'getelementptr' 'b_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.66ns)   --->   "%b_load = load float* %b_addr, align 4" [kernel5.cpp:10]   --->   Operation 31 'load' 'b_load' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 32 [1/2] (2.66ns)   --->   "%a_load = load float* %a_addr, align 4" [kernel5.cpp:10]   --->   Operation 32 'load' 'a_load' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 33 [1/2] (2.66ns)   --->   "%b_load = load float* %b_addr, align 4" [kernel5.cpp:10]   --->   Operation 33 'load' 'b_load' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.71>
ST_4 : Operation 34 [4/4] (7.71ns)   --->   "%tmp_1 = fadd float %a_load, %b_load" [kernel5.cpp:10]   --->   Operation 34 'fadd' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.71>
ST_5 : Operation 35 [3/4] (7.71ns)   --->   "%tmp_1 = fadd float %a_load, %b_load" [kernel5.cpp:10]   --->   Operation 35 'fadd' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.71>
ST_6 : Operation 36 [2/4] (7.71ns)   --->   "%tmp_1 = fadd float %a_load, %b_load" [kernel5.cpp:10]   --->   Operation 36 'fadd' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.71>
ST_7 : Operation 37 [1/4] (7.71ns)   --->   "%tmp_1 = fadd float %a_load, %b_load" [kernel5.cpp:10]   --->   Operation 37 'fadd' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.66>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind" [kernel5.cpp:9]   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [kernel5.cpp:9]   --->   Operation 39 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel5.cpp:10]   --->   Operation 40 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr inbounds [1024 x float]* %tmp, i64 0, i64 %zext_ln10" [kernel5.cpp:10]   --->   Operation 41 'getelementptr' 'tmp_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (2.66ns)   --->   "store float %tmp_1, float* %tmp_addr, align 4" [kernel5.cpp:10]   --->   Operation 42 'store' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_3) nounwind" [kernel5.cpp:11]   --->   Operation 43 'specregionend' 'empty_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [kernel5.cpp:8]   --->   Operation 44 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 2.13>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln13_1 = bitcast float %bound_read to i32" [kernel5.cpp:13]   --->   Operation 45 'bitcast' 'bitcast_ln13_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln13_1, i32 23, i32 30)" [kernel5.cpp:13]   --->   Operation 46 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i32 %bitcast_ln13_1 to i23" [kernel5.cpp:13]   --->   Operation 47 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (1.22ns)   --->   "%icmp_ln13 = icmp ne i8 %tmp_5, -1" [kernel5.cpp:13]   --->   Operation 48 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [1/1] (1.51ns)   --->   "%icmp_ln13_3 = icmp eq i23 %trunc_ln13, 0" [kernel5.cpp:13]   --->   Operation 49 'icmp' 'icmp_ln13_3' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.61ns)   --->   "%or_ln13_1 = or i1 %icmp_ln13_3, %icmp_ln13" [kernel5.cpp:13]   --->   Operation 50 'or' 'or_ln13_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/1] (1.06ns)   --->   "br label %.preheader" [kernel5.cpp:13]   --->   Operation 51 'br' <Predicate = true> <Delay = 1.06>

State 10 <SV = 3> <Delay = 3.34>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%sum_01 = phi float [ %sum, %loop2 ], [ undef, %.preheader.preheader ]"   --->   Operation 52 'phi' 'sum_01' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [2/2] (3.34ns)   --->   "%tmp_6 = fcmp olt float %sum_01, %bound_read" [kernel5.cpp:13]   --->   Operation 53 'fcmp' 'tmp_6' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 4> <Delay = 3.96>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%i_1 = phi i32 [ %i_2, %loop2 ], [ 0, %.preheader.preheader ]"   --->   Operation 54 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast float %sum_01 to i32" [kernel5.cpp:13]   --->   Operation 55 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln13, i32 23, i32 30)" [kernel5.cpp:13]   --->   Operation 56 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i32 %bitcast_ln13 to i23" [kernel5.cpp:13]   --->   Operation 57 'trunc' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (1.22ns)   --->   "%icmp_ln13_1 = icmp ne i8 %tmp_2, -1" [kernel5.cpp:13]   --->   Operation 58 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (1.51ns)   --->   "%icmp_ln13_2 = icmp eq i23 %trunc_ln13_1, 0" [kernel5.cpp:13]   --->   Operation 59 'icmp' 'icmp_ln13_2' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%or_ln13 = or i1 %icmp_ln13_2, %icmp_ln13_1" [kernel5.cpp:13]   --->   Operation 60 'or' 'or_ln13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%and_ln13_1 = and i1 %or_ln13, %or_ln13_1" [kernel5.cpp:13]   --->   Operation 61 'and' 'and_ln13_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/2] (3.34ns)   --->   "%tmp_6 = fcmp olt float %sum_01, %bound_read" [kernel5.cpp:13]   --->   Operation 62 'fcmp' 'tmp_6' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%and_ln13_2 = and i1 %and_ln13_1, %tmp_6" [kernel5.cpp:13]   --->   Operation 63 'and' 'and_ln13_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_7 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i_1, i32 10, i32 31)" [kernel5.cpp:13]   --->   Operation 64 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (1.51ns)   --->   "%icmp_ln13_4 = icmp slt i22 %tmp_7, 1" [kernel5.cpp:13]   --->   Operation 65 'icmp' 'icmp_ln13_4' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln13 = and i1 %and_ln13_2, %icmp_ln13_4" [kernel5.cpp:13]   --->   Operation 66 'and' 'and_ln13' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [1/1] (1.78ns)   --->   "%i_2 = add nsw i32 1, %i_1" [kernel5.cpp:16]   --->   Operation 67 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %and_ln13, label %loop2, label %2" [kernel5.cpp:13]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i32 %i_1 to i64" [kernel5.cpp:15]   --->   Operation 69 'sext' 'sext_ln15' <Predicate = (and_ln13)> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_addr_1 = getelementptr inbounds [1024 x float]* %tmp, i64 0, i64 %sext_ln15" [kernel5.cpp:15]   --->   Operation 70 'getelementptr' 'tmp_addr_1' <Predicate = (and_ln13)> <Delay = 0.00>
ST_11 : Operation 71 [2/2] (2.66ns)   --->   "%sum = load float* %tmp_addr_1, align 4" [kernel5.cpp:15]   --->   Operation 71 'load' 'sum' <Predicate = (and_ln13)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 5> <Delay = 6.01>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [kernel5.cpp:14]   --->   Operation 72 'specloopname' <Predicate = (and_ln13)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2) nounwind" [kernel5.cpp:14]   --->   Operation 73 'specregionbegin' 'tmp_4' <Predicate = (and_ln13)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel5.cpp:15]   --->   Operation 74 'specpipeline' <Predicate = (and_ln13)> <Delay = 0.00>
ST_12 : Operation 75 [1/2] (2.66ns)   --->   "%sum = load float* %tmp_addr_1, align 4" [kernel5.cpp:15]   --->   Operation 75 'load' 'sum' <Predicate = (and_ln13)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp_4) nounwind" [kernel5.cpp:17]   --->   Operation 76 'specregionend' 'empty_6' <Predicate = (and_ln13)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel5.cpp:17]   --->   Operation 77 'br' <Predicate = (and_ln13)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "ret float %sum_01" [kernel5.cpp:24]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000]
bound_read        (read             ) [ 00111111111110]
tmp               (alloca           ) [ 00111111111110]
br_ln8            (br               ) [ 01111111100000]
i_0               (phi              ) [ 00100000000000]
icmp_ln8          (icmp             ) [ 00111111100000]
empty             (speclooptripcount) [ 00000000000000]
i                 (add              ) [ 01111111100000]
br_ln8            (br               ) [ 00000000000000]
zext_ln10         (zext             ) [ 00111111100000]
a_addr            (getelementptr    ) [ 00110000000000]
b_addr            (getelementptr    ) [ 00110000000000]
a_load            (load             ) [ 00101111000000]
b_load            (load             ) [ 00101111000000]
tmp_1             (fadd             ) [ 00100000100000]
specloopname_ln9  (specloopname     ) [ 00000000000000]
tmp_3             (specregionbegin  ) [ 00000000000000]
specpipeline_ln10 (specpipeline     ) [ 00000000000000]
tmp_addr          (getelementptr    ) [ 00000000000000]
store_ln10        (store            ) [ 00000000000000]
empty_5           (specregionend    ) [ 00000000000000]
br_ln8            (br               ) [ 01111111100000]
bitcast_ln13_1    (bitcast          ) [ 00000000000000]
tmp_5             (partselect       ) [ 00000000000000]
trunc_ln13        (trunc            ) [ 00000000000000]
icmp_ln13         (icmp             ) [ 00000000000000]
icmp_ln13_3       (icmp             ) [ 00000000000000]
or_ln13_1         (or               ) [ 00000000001110]
br_ln13           (br               ) [ 00000000011110]
sum_01            (phi              ) [ 00000000001101]
i_1               (phi              ) [ 00000000001100]
bitcast_ln13      (bitcast          ) [ 00000000000000]
tmp_2             (partselect       ) [ 00000000000000]
trunc_ln13_1      (trunc            ) [ 00000000000000]
icmp_ln13_1       (icmp             ) [ 00000000000000]
icmp_ln13_2       (icmp             ) [ 00000000000000]
or_ln13           (or               ) [ 00000000000000]
and_ln13_1        (and              ) [ 00000000000000]
tmp_6             (fcmp             ) [ 00000000000000]
and_ln13_2        (and              ) [ 00000000000000]
tmp_7             (partselect       ) [ 00000000000000]
icmp_ln13_4       (icmp             ) [ 00000000000000]
and_ln13          (and              ) [ 00000000001110]
i_2               (add              ) [ 00000000011110]
br_ln13           (br               ) [ 00000000000000]
sext_ln15         (sext             ) [ 00000000000000]
tmp_addr_1        (getelementptr    ) [ 00000000001010]
specloopname_ln14 (specloopname     ) [ 00000000000000]
tmp_4             (specregionbegin  ) [ 00000000000000]
specpipeline_ln15 (specpipeline     ) [ 00000000000000]
sum               (load             ) [ 00000000011110]
empty_6           (specregionend    ) [ 00000000000000]
br_ln17           (br               ) [ 00000000011110]
ret_ln24          (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel5_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="bound_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="a_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="11" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="10" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="b_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="11" slack="0"/>
<pin id="97" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="11" slack="6"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="1"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln10/8 sum/11 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr_1/11 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_0_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="1"/>
<pin id="127" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_0_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="sum_01_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_01 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="sum_01_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="32" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_01/10 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_1_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2"/>
<pin id="150" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_1_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="2"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/11 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="3"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln8_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="11" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln10_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="bitcast_ln13_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_1/9 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_5_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="0" index="3" bw="6" slack="0"/>
<pin id="194" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln13_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/9 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln13_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/9 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln13_3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="23" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_3/9 "/>
</bind>
</comp>

<comp id="215" class="1004" name="or_ln13_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_1/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="bitcast_ln13_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13/11 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="0" index="3" bw="6" slack="0"/>
<pin id="230" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln13_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_1/11 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln13_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/11 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln13_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="23" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_2/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_ln13_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/11 "/>
</bind>
</comp>

<comp id="257" class="1004" name="and_ln13_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="2"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13_1/11 "/>
</bind>
</comp>

<comp id="262" class="1004" name="and_ln13_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13_2/11 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_7_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="22" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="0" index="3" bw="6" slack="0"/>
<pin id="273" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln13_4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="22" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_4/11 "/>
</bind>
</comp>

<comp id="284" class="1004" name="and_ln13_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13/11 "/>
</bind>
</comp>

<comp id="290" class="1004" name="i_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln15_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/11 "/>
</bind>
</comp>

<comp id="301" class="1005" name="bound_read_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2"/>
<pin id="303" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="icmp_ln8_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="0"/>
<pin id="313" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="316" class="1005" name="zext_ln10_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="6"/>
<pin id="318" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="321" class="1005" name="a_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="1"/>
<pin id="323" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="b_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="1"/>
<pin id="328" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="331" class="1005" name="a_load_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="336" class="1005" name="b_load_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="or_ln13_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="2"/>
<pin id="348" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln13_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="and_ln13_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln13 "/>
</bind>
</comp>

<comp id="355" class="1005" name="i_2_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_addr_1_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="1"/>
<pin id="362" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_1 "/>
</bind>
</comp>

<comp id="365" class="1005" name="sum_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="118" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="167"><net_src comp="140" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="129" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="129" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="129" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="50" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="52" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="202"><net_src comp="186" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="189" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="199" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="56" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="203" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="136" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="238"><net_src comp="221" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="225" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="235" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="239" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="163" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="152" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="64" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="282"><net_src comp="268" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="66" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="262" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="152" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="152" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="304"><net_src comp="74" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="310"><net_src comp="168" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="174" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="319"><net_src comp="180" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="324"><net_src comp="80" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="329"><net_src comp="93" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="334"><net_src comp="87" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="339"><net_src comp="100" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="344"><net_src comp="159" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="349"><net_src comp="215" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="354"><net_src comp="284" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="290" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="363"><net_src comp="118" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="368"><net_src comp="112" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="140" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: kernel5 : bound | {1 }
	Port: kernel5 : a | {2 3 }
	Port: kernel5 : b | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		i : 1
		br_ln8 : 2
		zext_ln10 : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		store_ln10 : 1
		empty_5 : 1
	State 9
		tmp_5 : 1
		trunc_ln13 : 1
		icmp_ln13 : 2
		icmp_ln13_3 : 2
		or_ln13_1 : 3
	State 10
		tmp_6 : 1
	State 11
		tmp_2 : 1
		trunc_ln13_1 : 1
		icmp_ln13_1 : 2
		icmp_ln13_2 : 2
		or_ln13 : 3
		and_ln13_1 : 3
		and_ln13_2 : 3
		tmp_7 : 1
		icmp_ln13_4 : 2
		and_ln13 : 3
		i_2 : 1
		br_ln13 : 3
		sext_ln15 : 1
		tmp_addr_1 : 2
		sum : 3
	State 12
		empty_6 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_159      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_163      |    0    |    66   |    66   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_168    |    0    |    0    |    13   |
|          |    icmp_ln13_fu_203   |    0    |    0    |    11   |
|   icmp   |   icmp_ln13_3_fu_209  |    0    |    0    |    18   |
|          |   icmp_ln13_1_fu_239  |    0    |    0    |    11   |
|          |   icmp_ln13_2_fu_245  |    0    |    0    |    18   |
|          |   icmp_ln13_4_fu_278  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|    add   |        i_fu_174       |    0    |    0    |    18   |
|          |       i_2_fu_290      |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |   and_ln13_1_fu_257   |    0    |    0    |    6    |
|    and   |   and_ln13_2_fu_262   |    0    |    0    |    6    |
|          |    and_ln13_fu_284    |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln13_1_fu_215   |    0    |    0    |    6    |
|          |     or_ln13_fu_251    |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|   read   | bound_read_read_fu_74 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln10_fu_180   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_5_fu_189     |    0    |    0    |    0    |
|partselect|      tmp_2_fu_225     |    0    |    0    |    0    |
|          |      tmp_7_fu_268     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln13_fu_199   |    0    |    0    |    0    |
|          |  trunc_ln13_1_fu_235  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |    sext_ln15_fu_296   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   293   |   456   |
|----------|-----------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| tmp|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_addr_reg_321  |   10   |
|  a_load_reg_331  |   32   |
| and_ln13_reg_351 |    1   |
|  b_addr_reg_326  |   10   |
|  b_load_reg_336  |   32   |
|bound_read_reg_301|   32   |
|    i_0_reg_125   |   11   |
|    i_1_reg_148   |   32   |
|    i_2_reg_355   |   32   |
|     i_reg_311    |   11   |
| icmp_ln8_reg_307 |    1   |
| or_ln13_1_reg_346|    1   |
|  sum_01_reg_136  |   32   |
|    sum_reg_365   |   32   |
|   tmp_1_reg_341  |   32   |
|tmp_addr_1_reg_360|   10   |
| zext_ln10_reg_316|   64   |
+------------------+--------+
|       Total      |   375  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_100 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_112 |  p0  |   3  |  10  |   30   ||    15   |
|   sum_01_reg_136  |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   134  ||  4.3125 ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |   293  |   456  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   42   |    -   |
|  Register |    -   |    -   |    -   |   375  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    2   |    4   |   668  |   498  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
