// Seed: 1424646038
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  always disable id_3;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input wire id_2,
    input uwire id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7
);
  reg id_9;
  always_comb id_9 <= 1 - 1 - id_4;
  uwire id_10 = 1 <-> 1;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
module module_2 (
    input supply1 id_0
);
  assign id_2 = 1 * 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
