Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
<<<<<<< HEAD
| Date         : Wed May 17 23:02:24 2023
=======
| Date         : Tue May 16 02:17:17 2023
>>>>>>> parent of 84af03e (LJJ)
| Host         : LAPTOP-7DFI8QQJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 623 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
     -1.362     -303.801                    524                 3181        0.049        0.000                      0                 3181        2.633        0.000                       0                  1362  
=======
     94.821        0.000                      0                  299        0.030        0.000                      0                  299        2.633        0.000                       0                   175  
>>>>>>> parent of 84af03e (LJJ)


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
cpu_clk_inst/inst/fpga_clk  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0        {0.000 25.000}       50.000          20.000          
  cpu_clk_clk_wiz_0         {0.000 21.739}       43.478          23.000          
  upg_clk_clk_wiz_0         {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpu_clk_inst/inst/fpga_clk                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                          2.633        0.000                       0                     3  
<<<<<<< HEAD
  cpu_clk_clk_wiz_0              -1.229      -87.624                    114                 2752        0.049        0.000                      0                 2752       21.239        0.000                       0                  1186  
  upg_clk_clk_wiz_0              95.024        0.000                      0                  301        0.122        0.000                      0                  301       49.020        0.000                       0                   172  
=======
  upg_clk_clk_wiz_0              94.821        0.000                      0                  299        0.030        0.000                      0                  299       49.020        0.000                       0                   171  
>>>>>>> parent of 84af03e (LJJ)


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
upg_clk_clk_wiz_0  cpu_clk_clk_wiz_0       -1.362     -249.978                    514                  656        0.148        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_inst/inst/fpga_clk
  To Clock:  cpu_clk_inst/inst/fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_inst/inst/fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpu_clk_inst/inst/fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   cpu_clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_wiz_0
  To Clock:  cpu_clk_clk_wiz_0

<<<<<<< HEAD
Setup :          114  Failing Endpoints,  Worst Slack       -1.229ns,  Total Violation      -87.624ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack       94.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
>>>>>>> parent of 84af03e (LJJ)
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (VIOLATED) :        -1.229ns  (required time - arrival time)
  Source:                 ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.587ns  (logic 5.254ns (25.521%)  route 15.333ns (74.479%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 19.972 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.257    -3.219    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.150    -3.069 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          2.195    -0.874    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     1.784 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.574     3.357    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.481 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.030     4.512    Decoder_inst/douta[10]
    SLICE_X50Y24         MUXF7 (Prop_muxf7_S_O)       0.292     4.804 r  Decoder_inst/PC_reg[8]_i_11/O
                         net (fo=1, routed)           1.035     5.839    Decoder_inst/PC_reg[8]_i_11_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.297     6.136 r  Decoder_inst/PC[8]_i_8/O
                         net (fo=6, routed)           1.014     7.150    Decoder_inst/read_data_1[8]
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  Decoder_inst/register[0][30]_i_32/O
                         net (fo=1, routed)           0.831     8.105    Decoder_inst/register[0][30]_i_32_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.229 r  Decoder_inst/register[0][30]_i_21/O
                         net (fo=59, routed)          0.859     9.087    Decoder_inst/register_reg[0][28]_2
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     9.211 r  Decoder_inst/register[0][16]_i_29/O
                         net (fo=4, routed)           0.658     9.869    Decoder_inst/register[0][16]_i_29_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.120     9.989 r  Decoder_inst/register[0][16]_i_24/O
                         net (fo=3, routed)           1.167    11.156    Decoder_inst/register[0][16]_i_24_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I0_O)        0.327    11.483 r  Decoder_inst/register[0][15]_i_18/O
                         net (fo=2, routed)           0.328    11.811    ProgramROM_inst/register_reg[27][1]_9
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.935 f  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.875    12.810    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.934 f  ProgramROM_inst/register[0][15]_i_3/O
                         net (fo=3, routed)           1.221    14.156    ProgramROM_inst/ALU_result[15]
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.280 f  ProgramROM_inst/register[0][31]_i_19/O
                         net (fo=35, routed)          0.680    14.960    ProgramROM_inst/register[0][31]_i_19_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.084 r  ProgramROM_inst/RAM_inst_i_50/O
                         net (fo=2, routed)           0.423    15.507    ProgramROM_inst/Controller_inst/MemRead0__2
    SLICE_X45Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.631 r  ProgramROM_inst/LED[15]_i_5/O
                         net (fo=32, routed)          0.700    16.330    Decoder_inst/register_reg[27][0]_1
    SLICE_X46Y35         LUT2 (Prop_lut2_I1_O)        0.116    16.446 r  Decoder_inst/RAM_inst_i_52/O
                         net (fo=1, routed)           0.298    16.744    Decoder_inst/write_data[30]
    SLICE_X47Y37         LUT4 (Prop_lut4_I3_O)        0.328    17.072 r  Decoder_inst/RAM_inst_i_18/O
                         net (fo=4, routed)           2.640    19.712    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y9          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996    18.836    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100    18.936 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          1.037    19.972    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    19.395    
                         clock uncertainty           -0.175    19.221    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    18.484    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.484    
                         arrival time                         -19.712    
  -------------------------------------------------------------------
                         slack                                 -1.229    

Slack (VIOLATED) :        -1.186ns  (required time - arrival time)
  Source:                 ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.096ns  (logic 5.058ns (23.976%)  route 16.038ns (76.024%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 20.525 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.257    -3.219    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.150    -3.069 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          2.195    -0.874    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     1.784 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.574     3.357    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.481 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.030     4.512    Decoder_inst/douta[10]
    SLICE_X50Y24         MUXF7 (Prop_muxf7_S_O)       0.292     4.804 r  Decoder_inst/PC_reg[8]_i_11/O
                         net (fo=1, routed)           1.035     5.839    Decoder_inst/PC_reg[8]_i_11_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.297     6.136 r  Decoder_inst/PC[8]_i_8/O
                         net (fo=6, routed)           1.014     7.150    Decoder_inst/read_data_1[8]
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  Decoder_inst/register[0][30]_i_32/O
                         net (fo=1, routed)           0.831     8.105    Decoder_inst/register[0][30]_i_32_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.229 r  Decoder_inst/register[0][30]_i_21/O
                         net (fo=59, routed)          0.859     9.087    Decoder_inst/register_reg[0][28]_2
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     9.211 r  Decoder_inst/register[0][16]_i_29/O
                         net (fo=4, routed)           0.658     9.869    Decoder_inst/register[0][16]_i_29_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.120     9.989 r  Decoder_inst/register[0][16]_i_24/O
                         net (fo=3, routed)           1.167    11.156    Decoder_inst/register[0][16]_i_24_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I0_O)        0.327    11.483 r  Decoder_inst/register[0][15]_i_18/O
                         net (fo=2, routed)           0.328    11.811    ProgramROM_inst/register_reg[27][1]_9
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.935 f  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.875    12.810    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.934 f  ProgramROM_inst/register[0][15]_i_3/O
                         net (fo=3, routed)           1.221    14.156    ProgramROM_inst/ALU_result[15]
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.280 f  ProgramROM_inst/register[0][31]_i_19/O
                         net (fo=35, routed)          0.680    14.960    ProgramROM_inst/register[0][31]_i_19_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.084 r  ProgramROM_inst/RAM_inst_i_50/O
                         net (fo=2, routed)           0.423    15.507    ProgramROM_inst/Controller_inst/MemRead0__2
    SLICE_X45Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.631 r  ProgramROM_inst/LED[15]_i_5/O
                         net (fo=32, routed)          0.911    16.542    Decoder_inst/register_reg[27][0]_1
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124    16.666 r  Decoder_inst/LED[4]_i_1/O
                         net (fo=2, routed)           0.623    17.289    Decoder_inst/LED_reg[15][4]
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.124    17.413 r  Decoder_inst/RAM_inst_i_44/O
                         net (fo=1, routed)           2.809    20.222    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y12         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996    18.836    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100    18.936 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          1.589    20.525    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    19.948    
                         clock uncertainty           -0.175    19.773    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    19.036    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                         -20.222    
  -------------------------------------------------------------------
                         slack                                 -1.186    

Slack (VIOLATED) :        -1.159ns  (required time - arrival time)
  Source:                 ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.429ns  (logic 5.257ns (25.733%)  route 15.172ns (74.267%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 19.885 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.257    -3.219    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.150    -3.069 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          2.195    -0.874    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     1.784 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.574     3.357    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.481 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.030     4.512    Decoder_inst/douta[10]
    SLICE_X50Y24         MUXF7 (Prop_muxf7_S_O)       0.292     4.804 r  Decoder_inst/PC_reg[8]_i_11/O
                         net (fo=1, routed)           1.035     5.839    Decoder_inst/PC_reg[8]_i_11_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.297     6.136 r  Decoder_inst/PC[8]_i_8/O
                         net (fo=6, routed)           1.014     7.150    Decoder_inst/read_data_1[8]
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  Decoder_inst/register[0][30]_i_32/O
                         net (fo=1, routed)           0.831     8.105    Decoder_inst/register[0][30]_i_32_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.229 r  Decoder_inst/register[0][30]_i_21/O
                         net (fo=59, routed)          0.859     9.087    Decoder_inst/register_reg[0][28]_2
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     9.211 r  Decoder_inst/register[0][16]_i_29/O
                         net (fo=4, routed)           0.658     9.869    Decoder_inst/register[0][16]_i_29_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.120     9.989 r  Decoder_inst/register[0][16]_i_24/O
                         net (fo=3, routed)           1.167    11.156    Decoder_inst/register[0][16]_i_24_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I0_O)        0.327    11.483 r  Decoder_inst/register[0][15]_i_18/O
                         net (fo=2, routed)           0.328    11.811    ProgramROM_inst/register_reg[27][1]_9
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.935 f  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.875    12.810    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.934 f  ProgramROM_inst/register[0][15]_i_3/O
                         net (fo=3, routed)           1.221    14.156    ProgramROM_inst/ALU_result[15]
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.280 f  ProgramROM_inst/register[0][31]_i_19/O
                         net (fo=35, routed)          0.680    14.960    ProgramROM_inst/register[0][31]_i_19_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.084 r  ProgramROM_inst/RAM_inst_i_50/O
                         net (fo=2, routed)           0.423    15.507    ProgramROM_inst/Controller_inst/MemRead0__2
    SLICE_X45Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.631 r  ProgramROM_inst/LED[15]_i_5/O
                         net (fo=32, routed)          0.645    16.275    Decoder_inst/register_reg[27][0]_1
    SLICE_X47Y36         LUT2 (Prop_lut2_I1_O)        0.120    16.395 r  Decoder_inst/RAM_inst_i_56/O
                         net (fo=1, routed)           0.407    16.802    Decoder_inst/write_data[26]
    SLICE_X47Y38         LUT4 (Prop_lut4_I3_O)        0.327    17.129 r  Decoder_inst/RAM_inst_i_22/O
                         net (fo=4, routed)           2.426    19.555    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y8          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996    18.836    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100    18.936 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          0.949    19.885    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    19.308    
                         clock uncertainty           -0.175    19.133    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    18.396    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.396    
                         arrival time                         -19.555    
  -------------------------------------------------------------------
                         slack                                 -1.159    

Slack (VIOLATED) :        -1.155ns  (required time - arrival time)
  Source:                 ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.066ns  (logic 5.058ns (24.011%)  route 16.008ns (75.989%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 20.525 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.257    -3.219    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.150    -3.069 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          2.195    -0.874    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     1.784 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.574     3.357    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.481 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.030     4.512    Decoder_inst/douta[10]
    SLICE_X50Y24         MUXF7 (Prop_muxf7_S_O)       0.292     4.804 r  Decoder_inst/PC_reg[8]_i_11/O
                         net (fo=1, routed)           1.035     5.839    Decoder_inst/PC_reg[8]_i_11_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.297     6.136 r  Decoder_inst/PC[8]_i_8/O
                         net (fo=6, routed)           1.014     7.150    Decoder_inst/read_data_1[8]
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  Decoder_inst/register[0][30]_i_32/O
                         net (fo=1, routed)           0.831     8.105    Decoder_inst/register[0][30]_i_32_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.229 r  Decoder_inst/register[0][30]_i_21/O
                         net (fo=59, routed)          0.859     9.087    Decoder_inst/register_reg[0][28]_2
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     9.211 r  Decoder_inst/register[0][16]_i_29/O
                         net (fo=4, routed)           0.658     9.869    Decoder_inst/register[0][16]_i_29_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.120     9.989 r  Decoder_inst/register[0][16]_i_24/O
                         net (fo=3, routed)           1.167    11.156    Decoder_inst/register[0][16]_i_24_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I0_O)        0.327    11.483 r  Decoder_inst/register[0][15]_i_18/O
                         net (fo=2, routed)           0.328    11.811    ProgramROM_inst/register_reg[27][1]_9
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.935 f  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.875    12.810    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.934 f  ProgramROM_inst/register[0][15]_i_3/O
                         net (fo=3, routed)           1.221    14.156    ProgramROM_inst/ALU_result[15]
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.280 f  ProgramROM_inst/register[0][31]_i_19/O
                         net (fo=35, routed)          0.680    14.960    ProgramROM_inst/register[0][31]_i_19_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.084 r  ProgramROM_inst/RAM_inst_i_50/O
                         net (fo=2, routed)           0.423    15.507    ProgramROM_inst/Controller_inst/MemRead0__2
    SLICE_X45Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.631 r  ProgramROM_inst/LED[15]_i_5/O
                         net (fo=32, routed)          0.659    16.290    Decoder_inst/register_reg[27][0]_1
    SLICE_X47Y36         LUT2 (Prop_lut2_I1_O)        0.124    16.414 r  Decoder_inst/LED[3]_i_1/O
                         net (fo=2, routed)           0.866    17.280    Decoder_inst/LED_reg[15][3]
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.124    17.404 r  Decoder_inst/RAM_inst_i_45/O
                         net (fo=1, routed)           2.787    20.191    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y12         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996    18.836    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100    18.936 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          1.589    20.525    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    19.948    
                         clock uncertainty           -0.175    19.773    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    19.036    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                         -20.191    
  -------------------------------------------------------------------
                         slack                                 -1.155    

Slack (VIOLATED) :        -1.151ns  (required time - arrival time)
  Source:                 ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.166ns  (logic 5.254ns (26.054%)  route 14.912ns (73.946%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 19.629 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.257    -3.219    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.150    -3.069 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          2.195    -0.874    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     1.784 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.574     3.357    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.481 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.030     4.512    Decoder_inst/douta[10]
    SLICE_X50Y24         MUXF7 (Prop_muxf7_S_O)       0.292     4.804 r  Decoder_inst/PC_reg[8]_i_11/O
                         net (fo=1, routed)           1.035     5.839    Decoder_inst/PC_reg[8]_i_11_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.297     6.136 r  Decoder_inst/PC[8]_i_8/O
                         net (fo=6, routed)           1.014     7.150    Decoder_inst/read_data_1[8]
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  Decoder_inst/register[0][30]_i_32/O
                         net (fo=1, routed)           0.831     8.105    Decoder_inst/register[0][30]_i_32_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.229 r  Decoder_inst/register[0][30]_i_21/O
                         net (fo=59, routed)          0.859     9.087    Decoder_inst/register_reg[0][28]_2
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     9.211 r  Decoder_inst/register[0][16]_i_29/O
                         net (fo=4, routed)           0.658     9.869    Decoder_inst/register[0][16]_i_29_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.120     9.989 r  Decoder_inst/register[0][16]_i_24/O
                         net (fo=3, routed)           1.167    11.156    Decoder_inst/register[0][16]_i_24_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I0_O)        0.327    11.483 r  Decoder_inst/register[0][15]_i_18/O
                         net (fo=2, routed)           0.328    11.811    ProgramROM_inst/register_reg[27][1]_9
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.935 f  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.875    12.810    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.934 f  ProgramROM_inst/register[0][15]_i_3/O
                         net (fo=3, routed)           1.221    14.156    ProgramROM_inst/ALU_result[15]
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.280 f  ProgramROM_inst/register[0][31]_i_19/O
                         net (fo=35, routed)          0.680    14.960    ProgramROM_inst/register[0][31]_i_19_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.084 r  ProgramROM_inst/RAM_inst_i_50/O
                         net (fo=2, routed)           0.423    15.507    ProgramROM_inst/Controller_inst/MemRead0__2
    SLICE_X45Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.631 r  ProgramROM_inst/LED[15]_i_5/O
                         net (fo=32, routed)          0.655    16.286    Decoder_inst/register_reg[27][0]_1
    SLICE_X47Y36         LUT2 (Prop_lut2_I1_O)        0.118    16.404 r  Decoder_inst/LED[15]_i_2/O
                         net (fo=2, routed)           0.667    17.071    Decoder_inst/LED_reg[15][15]
    SLICE_X49Y37         LUT4 (Prop_lut4_I3_O)        0.326    17.397 r  Decoder_inst/RAM_inst_i_33/O
                         net (fo=4, routed)           1.895    19.292    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y7          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996    18.836    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100    18.936 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          0.693    19.629    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    19.052    
                         clock uncertainty           -0.175    18.878    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    18.141    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.141    
                         arrival time                         -19.292    
  -------------------------------------------------------------------
                         slack                                 -1.151    

Slack (VIOLATED) :        -1.150ns  (required time - arrival time)
  Source:                 ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.310ns  (logic 5.254ns (25.869%)  route 15.056ns (74.131%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 19.774 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.257    -3.219    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.150    -3.069 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          2.195    -0.874    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     1.784 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.574     3.357    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.481 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.030     4.512    Decoder_inst/douta[10]
    SLICE_X50Y24         MUXF7 (Prop_muxf7_S_O)       0.292     4.804 r  Decoder_inst/PC_reg[8]_i_11/O
                         net (fo=1, routed)           1.035     5.839    Decoder_inst/PC_reg[8]_i_11_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.297     6.136 r  Decoder_inst/PC[8]_i_8/O
                         net (fo=6, routed)           1.014     7.150    Decoder_inst/read_data_1[8]
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  Decoder_inst/register[0][30]_i_32/O
                         net (fo=1, routed)           0.831     8.105    Decoder_inst/register[0][30]_i_32_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.229 r  Decoder_inst/register[0][30]_i_21/O
                         net (fo=59, routed)          0.859     9.087    Decoder_inst/register_reg[0][28]_2
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     9.211 r  Decoder_inst/register[0][16]_i_29/O
                         net (fo=4, routed)           0.658     9.869    Decoder_inst/register[0][16]_i_29_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.120     9.989 r  Decoder_inst/register[0][16]_i_24/O
                         net (fo=3, routed)           1.167    11.156    Decoder_inst/register[0][16]_i_24_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I0_O)        0.327    11.483 r  Decoder_inst/register[0][15]_i_18/O
                         net (fo=2, routed)           0.328    11.811    ProgramROM_inst/register_reg[27][1]_9
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.935 f  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.875    12.810    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.934 f  ProgramROM_inst/register[0][15]_i_3/O
                         net (fo=3, routed)           1.221    14.156    ProgramROM_inst/ALU_result[15]
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.280 f  ProgramROM_inst/register[0][31]_i_19/O
                         net (fo=35, routed)          0.680    14.960    ProgramROM_inst/register[0][31]_i_19_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.084 r  ProgramROM_inst/RAM_inst_i_50/O
                         net (fo=2, routed)           0.423    15.507    ProgramROM_inst/Controller_inst/MemRead0__2
    SLICE_X45Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.631 r  ProgramROM_inst/LED[15]_i_5/O
                         net (fo=32, routed)          0.655    16.286    Decoder_inst/register_reg[27][0]_1
    SLICE_X47Y36         LUT2 (Prop_lut2_I1_O)        0.118    16.404 r  Decoder_inst/LED[15]_i_2/O
                         net (fo=2, routed)           0.667    17.071    Decoder_inst/LED_reg[15][15]
    SLICE_X49Y37         LUT4 (Prop_lut4_I3_O)        0.326    17.397 r  Decoder_inst/RAM_inst_i_33/O
                         net (fo=4, routed)           2.039    19.436    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y6          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996    18.836    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100    18.936 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          0.839    19.774    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    19.198    
                         clock uncertainty           -0.175    19.023    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    18.286    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.286    
                         arrival time                         -19.436    
  -------------------------------------------------------------------
                         slack                                 -1.150    

Slack (VIOLATED) :        -1.144ns  (required time - arrival time)
  Source:                 ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.412ns  (logic 5.058ns (24.780%)  route 15.354ns (75.220%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 19.882 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
=======
Slack (MET) :             94.821ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.090ns (23.168%)  route 3.615ns (76.832%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
>>>>>>> parent of 84af03e (LJJ)
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
<<<<<<< HEAD
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.257    -3.219    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.150    -3.069 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          2.195    -0.874    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     1.784 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.574     3.357    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.481 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.030     4.512    Decoder_inst/douta[10]
    SLICE_X50Y24         MUXF7 (Prop_muxf7_S_O)       0.292     4.804 r  Decoder_inst/PC_reg[8]_i_11/O
                         net (fo=1, routed)           1.035     5.839    Decoder_inst/PC_reg[8]_i_11_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.297     6.136 r  Decoder_inst/PC[8]_i_8/O
                         net (fo=6, routed)           1.014     7.150    Decoder_inst/read_data_1[8]
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  Decoder_inst/register[0][30]_i_32/O
                         net (fo=1, routed)           0.831     8.105    Decoder_inst/register[0][30]_i_32_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.229 r  Decoder_inst/register[0][30]_i_21/O
                         net (fo=59, routed)          0.859     9.087    Decoder_inst/register_reg[0][28]_2
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     9.211 r  Decoder_inst/register[0][16]_i_29/O
                         net (fo=4, routed)           0.658     9.869    Decoder_inst/register[0][16]_i_29_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.120     9.989 r  Decoder_inst/register[0][16]_i_24/O
                         net (fo=3, routed)           1.167    11.156    Decoder_inst/register[0][16]_i_24_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I0_O)        0.327    11.483 r  Decoder_inst/register[0][15]_i_18/O
                         net (fo=2, routed)           0.328    11.811    ProgramROM_inst/register_reg[27][1]_9
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.935 f  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.875    12.810    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.934 f  ProgramROM_inst/register[0][15]_i_3/O
                         net (fo=3, routed)           1.221    14.156    ProgramROM_inst/ALU_result[15]
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.280 f  ProgramROM_inst/register[0][31]_i_19/O
                         net (fo=35, routed)          0.680    14.960    ProgramROM_inst/register[0][31]_i_19_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.084 r  ProgramROM_inst/RAM_inst_i_50/O
                         net (fo=2, routed)           0.423    15.507    ProgramROM_inst/Controller_inst/MemRead0__2
    SLICE_X45Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.631 r  ProgramROM_inst/LED[15]_i_5/O
                         net (fo=32, routed)          0.762    16.393    Decoder_inst/register_reg[27][0]_1
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124    16.517 r  Decoder_inst/LED[5]_i_1/O
                         net (fo=2, routed)           0.427    16.943    Decoder_inst/LED_reg[15][5]
    SLICE_X48Y36         LUT4 (Prop_lut4_I3_O)        0.124    17.067 r  Decoder_inst/RAM_inst_i_43/O
                         net (fo=4, routed)           2.470    19.538    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y5          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996    18.836    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100    18.936 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          0.946    19.882    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    19.305    
                         clock uncertainty           -0.175    19.130    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.393    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.393    
                         arrival time                         -19.538    
  -------------------------------------------------------------------
                         slack                                 -1.144    

Slack (VIOLATED) :        -1.142ns  (required time - arrival time)
  Source:                 ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.844ns  (logic 5.254ns (25.206%)  route 15.590ns (74.794%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 20.316 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
=======
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.604    -0.041    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.083 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.700     0.783    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X42Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448    96.549    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism             -0.577    95.972    
                         clock uncertainty           -0.199    95.773    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.169    95.604    uart_inst/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         95.604    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                 94.821    

Slack (MET) :             94.917ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.090ns (23.837%)  route 3.483ns (76.163%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
>>>>>>> parent of 84af03e (LJJ)
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
<<<<<<< HEAD
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.257    -3.219    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.150    -3.069 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          2.195    -0.874    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     1.784 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.574     3.357    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.481 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.030     4.512    Decoder_inst/douta[10]
    SLICE_X50Y24         MUXF7 (Prop_muxf7_S_O)       0.292     4.804 r  Decoder_inst/PC_reg[8]_i_11/O
                         net (fo=1, routed)           1.035     5.839    Decoder_inst/PC_reg[8]_i_11_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.297     6.136 r  Decoder_inst/PC[8]_i_8/O
                         net (fo=6, routed)           1.014     7.150    Decoder_inst/read_data_1[8]
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  Decoder_inst/register[0][30]_i_32/O
                         net (fo=1, routed)           0.831     8.105    Decoder_inst/register[0][30]_i_32_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.229 r  Decoder_inst/register[0][30]_i_21/O
                         net (fo=59, routed)          0.859     9.087    Decoder_inst/register_reg[0][28]_2
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     9.211 r  Decoder_inst/register[0][16]_i_29/O
                         net (fo=4, routed)           0.658     9.869    Decoder_inst/register[0][16]_i_29_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.120     9.989 r  Decoder_inst/register[0][16]_i_24/O
                         net (fo=3, routed)           1.167    11.156    Decoder_inst/register[0][16]_i_24_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I0_O)        0.327    11.483 r  Decoder_inst/register[0][15]_i_18/O
                         net (fo=2, routed)           0.328    11.811    ProgramROM_inst/register_reg[27][1]_9
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.935 f  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.875    12.810    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.934 f  ProgramROM_inst/register[0][15]_i_3/O
                         net (fo=3, routed)           1.221    14.156    ProgramROM_inst/ALU_result[15]
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.280 f  ProgramROM_inst/register[0][31]_i_19/O
                         net (fo=35, routed)          0.680    14.960    ProgramROM_inst/register[0][31]_i_19_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.084 r  ProgramROM_inst/RAM_inst_i_50/O
                         net (fo=2, routed)           0.423    15.507    ProgramROM_inst/Controller_inst/MemRead0__2
    SLICE_X45Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.631 r  ProgramROM_inst/LED[15]_i_5/O
                         net (fo=32, routed)          0.655    16.286    Decoder_inst/register_reg[27][0]_1
    SLICE_X47Y36         LUT2 (Prop_lut2_I1_O)        0.118    16.404 r  Decoder_inst/LED[15]_i_2/O
                         net (fo=2, routed)           0.667    17.071    Decoder_inst/LED_reg[15][15]
    SLICE_X49Y37         LUT4 (Prop_lut4_I3_O)        0.326    17.397 r  Decoder_inst/RAM_inst_i_33/O
                         net (fo=4, routed)           2.573    19.970    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y11         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996    18.836    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100    18.936 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          1.381    20.316    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    19.739    
                         clock uncertainty           -0.175    19.565    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    18.828    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.828    
                         arrival time                         -19.970    
  -------------------------------------------------------------------
                         slack                                 -1.142    

Slack (VIOLATED) :        -1.122ns  (required time - arrival time)
  Source:                 ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.196ns  (logic 5.058ns (25.044%)  route 15.138ns (74.956%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 19.689 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
=======
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.604    -0.041    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.083 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.568     0.651    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X41Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448    96.549    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism             -0.577    95.972    
                         clock uncertainty           -0.199    95.773    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.205    95.568    uart_inst/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         95.568    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                 94.917    

Slack (MET) :             95.018ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.090ns (23.937%)  route 3.464ns (76.063%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
>>>>>>> parent of 84af03e (LJJ)
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
<<<<<<< HEAD
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.257    -3.219    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.150    -3.069 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          2.195    -0.874    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     1.784 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.574     3.357    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.481 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.030     4.512    Decoder_inst/douta[10]
    SLICE_X50Y24         MUXF7 (Prop_muxf7_S_O)       0.292     4.804 r  Decoder_inst/PC_reg[8]_i_11/O
                         net (fo=1, routed)           1.035     5.839    Decoder_inst/PC_reg[8]_i_11_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.297     6.136 r  Decoder_inst/PC[8]_i_8/O
                         net (fo=6, routed)           1.014     7.150    Decoder_inst/read_data_1[8]
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  Decoder_inst/register[0][30]_i_32/O
                         net (fo=1, routed)           0.831     8.105    Decoder_inst/register[0][30]_i_32_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.229 r  Decoder_inst/register[0][30]_i_21/O
                         net (fo=59, routed)          0.859     9.087    Decoder_inst/register_reg[0][28]_2
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     9.211 r  Decoder_inst/register[0][16]_i_29/O
                         net (fo=4, routed)           0.658     9.869    Decoder_inst/register[0][16]_i_29_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.120     9.989 r  Decoder_inst/register[0][16]_i_24/O
                         net (fo=3, routed)           1.167    11.156    Decoder_inst/register[0][16]_i_24_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I0_O)        0.327    11.483 r  Decoder_inst/register[0][15]_i_18/O
                         net (fo=2, routed)           0.328    11.811    ProgramROM_inst/register_reg[27][1]_9
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.935 f  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.875    12.810    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.934 f  ProgramROM_inst/register[0][15]_i_3/O
                         net (fo=3, routed)           1.221    14.156    ProgramROM_inst/ALU_result[15]
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.280 f  ProgramROM_inst/register[0][31]_i_19/O
                         net (fo=35, routed)          0.680    14.960    ProgramROM_inst/register[0][31]_i_19_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.084 r  ProgramROM_inst/RAM_inst_i_50/O
                         net (fo=2, routed)           0.423    15.507    ProgramROM_inst/Controller_inst/MemRead0__2
    SLICE_X45Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.631 r  ProgramROM_inst/LED[15]_i_5/O
                         net (fo=32, routed)          0.747    16.378    Decoder_inst/register_reg[27][0]_1
    SLICE_X49Y35         LUT2 (Prop_lut2_I1_O)        0.124    16.502 r  Decoder_inst/RAM_inst_i_63/O
                         net (fo=1, routed)           0.403    16.905    Decoder_inst/write_data[19]
    SLICE_X49Y35         LUT4 (Prop_lut4_I3_O)        0.124    17.029 r  Decoder_inst/RAM_inst_i_29/O
                         net (fo=4, routed)           2.293    19.322    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y8          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996    18.836    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100    18.936 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          0.753    19.689    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    19.112    
                         clock uncertainty           -0.175    18.937    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    18.200    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.200    
                         arrival time                         -19.322    
  -------------------------------------------------------------------
                         slack                                 -1.122    

Slack (VIOLATED) :        -1.093ns  (required time - arrival time)
  Source:                 ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.167ns  (logic 5.254ns (26.052%)  route 14.913ns (73.948%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 19.689 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
=======
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.604    -0.041    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.083 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.549     0.632    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X40Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism             -0.485    96.054    
                         clock uncertainty           -0.199    95.855    
    SLICE_X40Y50         FDRE (Setup_fdre_C_CE)      -0.205    95.650    uart_inst/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         95.650    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 95.018    

Slack (MET) :             95.018ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.090ns (23.937%)  route 3.464ns (76.063%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
>>>>>>> parent of 84af03e (LJJ)
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
<<<<<<< HEAD
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.257    -3.219    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.150    -3.069 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          2.195    -0.874    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     1.784 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.574     3.357    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.481 r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.030     4.512    Decoder_inst/douta[10]
    SLICE_X50Y24         MUXF7 (Prop_muxf7_S_O)       0.292     4.804 r  Decoder_inst/PC_reg[8]_i_11/O
                         net (fo=1, routed)           1.035     5.839    Decoder_inst/PC_reg[8]_i_11_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.297     6.136 r  Decoder_inst/PC[8]_i_8/O
                         net (fo=6, routed)           1.014     7.150    Decoder_inst/read_data_1[8]
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  Decoder_inst/register[0][30]_i_32/O
                         net (fo=1, routed)           0.831     8.105    Decoder_inst/register[0][30]_i_32_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.229 r  Decoder_inst/register[0][30]_i_21/O
                         net (fo=59, routed)          0.859     9.087    Decoder_inst/register_reg[0][28]_2
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     9.211 r  Decoder_inst/register[0][16]_i_29/O
                         net (fo=4, routed)           0.658     9.869    Decoder_inst/register[0][16]_i_29_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.120     9.989 r  Decoder_inst/register[0][16]_i_24/O
                         net (fo=3, routed)           1.167    11.156    Decoder_inst/register[0][16]_i_24_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I0_O)        0.327    11.483 r  Decoder_inst/register[0][15]_i_18/O
                         net (fo=2, routed)           0.328    11.811    ProgramROM_inst/register_reg[27][1]_9
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.935 f  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.875    12.810    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.934 f  ProgramROM_inst/register[0][15]_i_3/O
                         net (fo=3, routed)           1.221    14.156    ProgramROM_inst/ALU_result[15]
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.280 f  ProgramROM_inst/register[0][31]_i_19/O
                         net (fo=35, routed)          0.680    14.960    ProgramROM_inst/register[0][31]_i_19_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.084 r  ProgramROM_inst/RAM_inst_i_50/O
                         net (fo=2, routed)           0.423    15.507    ProgramROM_inst/Controller_inst/MemRead0__2
    SLICE_X45Y34         LUT3 (Prop_lut3_I0_O)        0.124    15.631 r  ProgramROM_inst/LED[15]_i_5/O
                         net (fo=32, routed)          0.655    16.286    Decoder_inst/register_reg[27][0]_1
    SLICE_X47Y36         LUT2 (Prop_lut2_I1_O)        0.118    16.404 r  Decoder_inst/LED[15]_i_2/O
                         net (fo=2, routed)           0.667    17.071    Decoder_inst/LED_reg[15][15]
    SLICE_X49Y37         LUT4 (Prop_lut4_I3_O)        0.326    17.397 r  Decoder_inst/RAM_inst_i_33/O
                         net (fo=4, routed)           1.896    19.293    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y8          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996    18.836    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100    18.936 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          0.753    19.689    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    19.112    
                         clock uncertainty           -0.175    18.937    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    18.200    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.200    
                         arrival time                         -19.293    
  -------------------------------------------------------------------
                         slack                                 -1.093    
=======
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.604    -0.041    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.083 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.549     0.632    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X40Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.485    96.054    
                         clock uncertainty           -0.199    95.855    
    SLICE_X40Y50         FDRE (Setup_fdre_C_CE)      -0.205    95.650    uart_inst/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         95.650    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 95.018    

Slack (MET) :             95.106ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.090ns (24.867%)  route 3.293ns (75.133%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.604    -0.041    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.083 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.379     0.462    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X40Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448    96.549    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.577    95.972    
                         clock uncertainty           -0.199    95.773    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    95.568    uart_inst/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         95.568    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                 95.106    

Slack (MET) :             95.207ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.090ns (24.975%)  route 3.274ns (75.025%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.604    -0.041    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.083 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.360     0.443    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X41Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.485    96.054    
                         clock uncertainty           -0.199    95.855    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.205    95.650    uart_inst/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.650    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                 95.207    

Slack (MET) :             95.207ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.090ns (24.975%)  route 3.274ns (75.025%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.604    -0.041    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.083 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.360     0.443    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X41Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism             -0.485    96.054    
                         clock uncertainty           -0.199    95.855    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.205    95.650    uart_inst/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         95.650    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                 95.207    

Slack (MET) :             95.236ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.090ns (25.144%)  route 3.245ns (74.856%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.453    -0.193    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X40Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.069 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.482     0.414    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y51         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y51         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.485    96.054    
                         clock uncertainty           -0.199    95.855    
    SLICE_X41Y51         FDCE (Setup_fdce_C_CE)      -0.205    95.650    uart_inst/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.650    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 95.236    

Slack (MET) :             95.236ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.090ns (25.144%)  route 3.245ns (74.856%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.453    -0.193    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X40Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.069 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.482     0.414    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y51         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y51         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.485    96.054    
                         clock uncertainty           -0.199    95.855    
    SLICE_X41Y51         FDCE (Setup_fdce_C_CE)      -0.205    95.650    uart_inst/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.650    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 95.236    

Slack (MET) :             95.352ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.090ns (25.682%)  route 3.154ns (74.318%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -3.502 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.193    -2.310    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.011 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.536    -1.475    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    -1.351 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.582    -0.769    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.124    -0.645 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.453    -0.193    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X40Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.069 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.392     0.323    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.460    96.079    
                         clock uncertainty           -0.199    95.880    
    SLICE_X41Y52         FDCE (Setup_fdce_C_CE)      -0.205    95.675    uart_inst/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.675    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                 95.352    
>>>>>>> parent of 84af03e (LJJ)





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 IFetch_inst/PC_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch_inst/link_addr_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.418ns  (logic 0.257ns (61.412%)  route 0.161ns (38.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 20.978 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 20.939 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    19.854 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.358    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.384 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.556    20.939    IFetch_inst/cpu_clk
    SLICE_X37Y18         FDCE                                         r  IFetch_inst/PC_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.146    21.085 r  IFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.161    21.247    IFetch_inst/fetch_addr[5]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    21.358 r  IFetch_inst/branch_base_addr_carry__0/O[2]
                         net (fo=4, routed)           0.000    21.358    IFetch_inst/link_addr_reg[27]_0[6]
    SLICE_X35Y19         FDRE                                         r  IFetch_inst/link_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    19.579 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.129    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.158 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.821    20.978    IFetch_inst/cpu_clk
    SLICE_X35Y19         FDRE                                         r  IFetch_inst/link_addr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.221    21.199    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.109    21.308    IFetch_inst/link_addr_reg[7]
  -------------------------------------------------------------------
                         required time                        -21.308    
                         arrival time                          21.358    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 IFetch_inst/PC_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch_inst/link_addr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.451ns  (logic 0.290ns (64.232%)  route 0.161ns (35.767%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 20.978 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 20.939 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    19.854 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.358    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.384 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.556    20.939    IFetch_inst/cpu_clk
    SLICE_X37Y18         FDCE                                         r  IFetch_inst/PC_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.146    21.085 r  IFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.161    21.247    IFetch_inst/fetch_addr[5]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    21.391 r  IFetch_inst/branch_base_addr_carry__0/O[3]
                         net (fo=4, routed)           0.000    21.391    IFetch_inst/link_addr_reg[27]_0[7]
    SLICE_X35Y19         FDRE                                         r  IFetch_inst/link_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    19.579 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.129    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.158 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.821    20.978    IFetch_inst/cpu_clk
    SLICE_X35Y19         FDRE                                         r  IFetch_inst/link_addr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.221    21.199    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.109    21.308    IFetch_inst/link_addr_reg[8]
  -------------------------------------------------------------------
                         required time                        -21.308    
                         arrival time                          21.391    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 IFetch_inst/PC_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch_inst/link_addr_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.521ns  (logic 0.360ns (69.034%)  route 0.161ns (30.966%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 20.977 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 20.939 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    19.854 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.358    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.384 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.556    20.939    IFetch_inst/cpu_clk
    SLICE_X37Y18         FDCE                                         r  IFetch_inst/PC_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.146    21.085 r  IFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.161    21.247    IFetch_inst/fetch_addr[5]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    21.407 r  IFetch_inst/branch_base_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.407    IFetch_inst/branch_base_addr_carry__0_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    21.461 r  IFetch_inst/branch_base_addr_carry__1/O[0]
                         net (fo=4, routed)           0.000    21.461    IFetch_inst/link_addr_reg[27]_0[8]
    SLICE_X35Y20         FDRE                                         r  IFetch_inst/link_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    19.579 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.129    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.158 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.820    20.977    IFetch_inst/cpu_clk
    SLICE_X35Y20         FDRE                                         r  IFetch_inst/link_addr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.221    21.198    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.109    21.307    IFetch_inst/link_addr_reg[9]
  -------------------------------------------------------------------
                         required time                        -21.307    
                         arrival time                          21.461    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 IFetch_inst/PC_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch_inst/link_addr_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.532ns  (logic 0.371ns (69.673%)  route 0.161ns (30.327%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 20.977 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 20.939 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    19.854 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.358    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.384 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.556    20.939    IFetch_inst/cpu_clk
    SLICE_X37Y18         FDCE                                         r  IFetch_inst/PC_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.146    21.085 r  IFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.161    21.247    IFetch_inst/fetch_addr[5]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    21.407 r  IFetch_inst/branch_base_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.407    IFetch_inst/branch_base_addr_carry__0_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    21.472 r  IFetch_inst/branch_base_addr_carry__1/O[2]
                         net (fo=4, routed)           0.000    21.472    IFetch_inst/link_addr_reg[27]_0[10]
    SLICE_X35Y20         FDRE                                         r  IFetch_inst/link_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    19.579 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.129    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.158 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.820    20.977    IFetch_inst/cpu_clk
    SLICE_X35Y20         FDRE                                         r  IFetch_inst/link_addr_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.221    21.198    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.109    21.307    IFetch_inst/link_addr_reg[11]
  -------------------------------------------------------------------
                         required time                        -21.307    
                         arrival time                          21.472    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 IFetch_inst/PC_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch_inst/link_addr_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.557ns  (logic 0.396ns (71.033%)  route 0.161ns (28.967%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 20.977 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 20.939 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    19.854 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.358    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.384 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.556    20.939    IFetch_inst/cpu_clk
    SLICE_X37Y18         FDCE                                         r  IFetch_inst/PC_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.146    21.085 r  IFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.161    21.247    IFetch_inst/fetch_addr[5]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    21.407 r  IFetch_inst/branch_base_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.407    IFetch_inst/branch_base_addr_carry__0_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    21.497 r  IFetch_inst/branch_base_addr_carry__1/O[1]
                         net (fo=4, routed)           0.000    21.497    IFetch_inst/link_addr_reg[27]_0[9]
    SLICE_X35Y20         FDRE                                         r  IFetch_inst/link_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    19.579 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.129    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.158 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.820    20.977    IFetch_inst/cpu_clk
    SLICE_X35Y20         FDRE                                         r  IFetch_inst/link_addr_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.221    21.198    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.109    21.307    IFetch_inst/link_addr_reg[10]
  -------------------------------------------------------------------
                         required time                        -21.307    
                         arrival time                          21.497    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 IFetch_inst/PC_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch_inst/link_addr_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.557ns  (logic 0.396ns (71.033%)  route 0.161ns (28.967%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 20.977 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 20.939 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    19.854 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.358    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.384 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.556    20.939    IFetch_inst/cpu_clk
    SLICE_X37Y18         FDCE                                         r  IFetch_inst/PC_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.146    21.085 r  IFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.161    21.247    IFetch_inst/fetch_addr[5]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    21.407 r  IFetch_inst/branch_base_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.407    IFetch_inst/branch_base_addr_carry__0_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    21.497 r  IFetch_inst/branch_base_addr_carry__1/O[3]
                         net (fo=4, routed)           0.000    21.497    IFetch_inst/link_addr_reg[27]_0[11]
    SLICE_X35Y20         FDRE                                         r  IFetch_inst/link_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    19.579 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.129    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.158 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.820    20.977    IFetch_inst/cpu_clk
    SLICE_X35Y20         FDRE                                         r  IFetch_inst/link_addr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.221    21.198    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.109    21.307    IFetch_inst/link_addr_reg[12]
  -------------------------------------------------------------------
                         required time                        -21.307    
                         arrival time                          21.497    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 IFetch_inst/PC_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch_inst/link_addr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.560ns  (logic 0.399ns (71.188%)  route 0.161ns (28.812%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 20.976 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 20.939 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    19.854 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.358    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.384 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.556    20.939    IFetch_inst/cpu_clk
    SLICE_X37Y18         FDCE                                         r  IFetch_inst/PC_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.146    21.085 r  IFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.161    21.247    IFetch_inst/fetch_addr[5]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    21.407 r  IFetch_inst/branch_base_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.407    IFetch_inst/branch_base_addr_carry__0_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.446 r  IFetch_inst/branch_base_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.446    IFetch_inst/branch_base_addr_carry__1_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    21.500 r  IFetch_inst/branch_base_addr_carry__2/O[0]
                         net (fo=4, routed)           0.000    21.500    IFetch_inst/link_addr_reg[27]_0[12]
    SLICE_X35Y21         FDRE                                         r  IFetch_inst/link_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    19.579 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.129    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.158 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.819    20.976    IFetch_inst/cpu_clk
    SLICE_X35Y21         FDRE                                         r  IFetch_inst/link_addr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.221    21.197    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.109    21.306    IFetch_inst/link_addr_reg[13]
  -------------------------------------------------------------------
                         required time                        -21.306    
                         arrival time                          21.500    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 IFetch_inst/PC_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch_inst/link_addr_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.571ns  (logic 0.410ns (71.743%)  route 0.161ns (28.257%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 20.976 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 20.939 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    19.854 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.358    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.384 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.556    20.939    IFetch_inst/cpu_clk
    SLICE_X37Y18         FDCE                                         r  IFetch_inst/PC_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.146    21.085 r  IFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.161    21.247    IFetch_inst/fetch_addr[5]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    21.407 r  IFetch_inst/branch_base_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.407    IFetch_inst/branch_base_addr_carry__0_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.446 r  IFetch_inst/branch_base_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.446    IFetch_inst/branch_base_addr_carry__1_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    21.511 r  IFetch_inst/branch_base_addr_carry__2/O[2]
                         net (fo=4, routed)           0.000    21.511    IFetch_inst/link_addr_reg[27]_0[14]
    SLICE_X35Y21         FDRE                                         r  IFetch_inst/link_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    19.579 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.129    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.158 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.819    20.976    IFetch_inst/cpu_clk
    SLICE_X35Y21         FDRE                                         r  IFetch_inst/link_addr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.221    21.197    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.109    21.306    IFetch_inst/link_addr_reg[15]
  -------------------------------------------------------------------
                         required time                        -21.306    
                         arrival time                          21.511    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 IFetch_inst/PC_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch_inst/link_addr_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.582ns  (logic 0.261ns (44.864%)  route 0.321ns (55.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 20.979 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 20.941 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    19.854 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.358    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.384 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.558    20.941    IFetch_inst/cpu_clk
    SLICE_X36Y16         FDCE                                         r  IFetch_inst/PC_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.146    21.087 r  IFetch_inst/PC_reg[1]/Q
                         net (fo=1, routed)           0.321    21.408    IFetch_inst/PC[1]
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.523 r  IFetch_inst/branch_base_addr_carry/O[0]
                         net (fo=2, routed)           0.000    21.523    IFetch_inst/link_addr_reg[27]_0[0]
    SLICE_X35Y18         FDRE                                         r  IFetch_inst/link_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    19.579 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.129    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.158 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.822    20.979    IFetch_inst/cpu_clk
    SLICE_X35Y18         FDRE                                         r  IFetch_inst/link_addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.221    21.200    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.109    21.309    IFetch_inst/link_addr_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.309    
                         arrival time                          21.523    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 IFetch_inst/PC_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch_inst/link_addr_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 fall@21.739ns - cpu_clk_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.363ns  (logic 0.257ns (70.787%)  route 0.106ns (29.214%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 20.972 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.806ns = ( 20.933 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    19.854 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.358    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.384 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.550    20.933    IFetch_inst/cpu_clk
    SLICE_X33Y25         FDCE                                         r  IFetch_inst/PC_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDCE (Prop_fdce_C_Q)         0.146    21.079 r  IFetch_inst/PC_reg[31]/Q
                         net (fo=1, routed)           0.106    21.185    IFetch_inst/PC[31]
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    21.296 r  IFetch_inst/branch_base_addr_carry__6/O[2]
                         net (fo=4, routed)           0.000    21.296    IFetch_inst/branch_base_addr[31]
    SLICE_X35Y25         FDRE                                         r  IFetch_inst/link_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    19.579 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.129    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.158 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.815    20.972    IFetch_inst/cpu_clk
    SLICE_X35Y25         FDRE                                         r  IFetch_inst/link_addr_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.008    20.964    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.109    21.073    IFetch_inst/link_addr_reg[31]
  -------------------------------------------------------------------
                         required time                        -21.073    
                         arrival time                          21.296    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_wiz_0
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y9     DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y9     DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y12    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y12    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5     DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5     DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y8     DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y8     DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y3     ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y3     ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X46Y21    Decoder_inst/register_reg[18][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X44Y22    Decoder_inst/register_reg[18][10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X46Y23    Decoder_inst/register_reg[18][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X43Y29    Decoder_inst/register_reg[18][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X46Y23    Decoder_inst/register_reg[18][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X46Y23    Decoder_inst/register_reg[18][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X29Y20    Decoder_inst/register_reg[18][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X43Y31    Decoder_inst/register_reg[18][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X43Y31    Decoder_inst/register_reg[18][21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X31Y27    Decoder_inst/register_reg[18][26]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X29Y18    IFetch_inst/PC_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X28Y20    IFetch_inst/PC_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y20    IFetch_inst/link_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y20    IFetch_inst/link_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y20    IFetch_inst/link_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y20    IFetch_inst/link_addr_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X29Y18    IFetch_inst/PC_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X29Y18    IFetch_inst/PC_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X29Y18    IFetch_inst/PC_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X28Y20    IFetch_inst/PC_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_clk_wiz_0
  To Clock:  upg_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.024ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/wwait_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/WCS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.283ns (27.331%)  route 3.411ns (72.669%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.454ns = ( 96.546 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
=======
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
                            (rising edge-triggered cell FDSE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.187ns (45.778%)  route 0.221ns (54.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.221    -0.431    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X40Y48         LUT3 (Prop_lut3_I2_O)        0.046    -0.385 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_TX_FIFO_i_1/O
                         net (fo=1, routed)           0.000    -0.385    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO
    SLICE_X40Y48         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834    -0.748    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X40Y48         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                         clock pessimism              0.226    -0.522    
    SLICE_X40Y48         FDSE (Hold_fdse_C_D)         0.107    -0.415    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/RCS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_arvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.953%)  route 0.268ns (59.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.226ns
>>>>>>> parent of 84af03e (LJJ)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
<<<<<<< HEAD
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X31Y44         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.419    -3.492 r  uart_inst/inst/upg_inst/wwait_cnt_reg[9]/Q
                         net (fo=3, routed)           1.419    -2.072    uart_inst/inst/upg_inst/wwait_cnt_reg_n_0_[9]
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.296    -1.776 f  uart_inst/inst/upg_inst/WCS[2]_i_5/O
                         net (fo=1, routed)           0.713    -1.063    uart_inst/inst/upg_inst/WCS[2]_i_5_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I4_O)        0.118    -0.945 f  uart_inst/inst/upg_inst/WCS[2]_i_4/O
                         net (fo=1, routed)           0.162    -0.783    uart_inst/inst/upg_inst/WCS[2]_i_4_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I5_O)        0.326    -0.457 r  uart_inst/inst/upg_inst/WCS[2]_i_2/O
                         net (fo=3, routed)           1.117     0.659    uart_inst/inst/upg_inst/WCS[2]_i_2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124     0.783 r  uart_inst/inst/upg_inst/WCS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.783    uart_inst/inst/upg_inst/WCS[0]_i_1_n_0
    SLICE_X39Y43         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[0]/D
=======
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y50         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/RCS_reg[1]/Q
                         net (fo=9, routed)           0.268    -0.385    uart_inst/inst/upg_inst/RCS_reg_n_0_[1]
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.045    -0.340 r  uart_inst/inst/upg_inst/s_axi_arvalid_i_1/O
                         net (fo=1, routed)           0.000    -0.340    uart_inst/inst/upg_inst/s_axi_arvalid_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_arvalid_reg/D
>>>>>>> parent of 84af03e (LJJ)
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
<<<<<<< HEAD
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    96.546    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[0]/C
                         clock pessimism             -0.569    95.977    
                         clock uncertainty           -0.199    95.778    
    SLICE_X39Y43         FDCE (Setup_fdce_C_D)        0.029    95.807    uart_inst/inst/upg_inst/WCS_reg[0]
  -------------------------------------------------------------------
                         required time                         95.807    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                 95.024    

Slack (MET) :             95.091ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.087ns (23.129%)  route 3.613ns (76.871%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.454ns = ( 96.546 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
=======
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833    -0.749    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_arvalid_reg/C
                         clock pessimism              0.226    -0.523    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.092    -0.431    uart_inst/inst/upg_inst/s_axi_arvalid_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.303%)  route 0.341ns (64.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.226ns
>>>>>>> parent of 84af03e (LJJ)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
<<<<<<< HEAD
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419    -3.492 r  uart_inst/inst/upg_inst/msg_indx_reg[1]/Q
                         net (fo=34, routed)          1.636    -1.856    uart_inst/inst/upg_inst/msg_indx_reg__0[1]
    SLICE_X53Y40         LUT6 (Prop_lut6_I2_O)        0.296    -1.560 f  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_6/O
                         net (fo=1, routed)           0.649    -0.911    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_6_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.124    -0.787 f  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_5/O
                         net (fo=1, routed)           0.913     0.126    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_5_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.250 f  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_3/O
                         net (fo=1, routed)           0.415     0.665    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_3_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I3_O)        0.124     0.789 r  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.789    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/D
=======
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.341    -0.312    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.045    -0.267 r  uart_inst/inst/upg_inst/s_axi_wdata[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    uart_inst/inst/upg_inst/s_axi_wdata[6]_i_2_n_0
    SLICE_X42Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/D
>>>>>>> parent of 84af03e (LJJ)
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
<<<<<<< HEAD
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    96.546    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.497    96.049    
                         clock uncertainty           -0.199    95.850    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.029    95.879    uart_inst/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         95.879    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                 95.091    

Slack (MET) :             95.114ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
=======
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834    -0.748    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.226    -0.522    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.120    -0.402    uart_inst/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
>>>>>>> parent of 84af03e (LJJ)
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
<<<<<<< HEAD
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.324ns (29.697%)  route 3.134ns (70.303%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
=======
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.973%)  route 0.203ns (59.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.027ns
>>>>>>> parent of 84af03e (LJJ)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
<<<<<<< HEAD
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.722    -2.770    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X44Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.445 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.359    -2.086    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I5_O)        0.332    -1.754 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.803    -0.951    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    -0.827 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.433    -0.395    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.124    -0.271 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.818     0.547    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X45Y41         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
=======
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.563    -0.793    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X39Y44         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.203    -0.449    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X38Y45         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
>>>>>>> parent of 84af03e (LJJ)
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.447    96.548    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.483    96.065    
                         clock uncertainty           -0.199    95.866    
    SLICE_X45Y41         FDRE (Setup_fdre_C_CE)      -0.205    95.661    uart_inst/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.661    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                 95.114    

Slack (MET) :             95.114ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.324ns (29.697%)  route 3.134ns (70.303%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
<<<<<<< HEAD
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.722    -2.770    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X44Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.445 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.359    -2.086    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I5_O)        0.332    -1.754 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.803    -0.951    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    -0.827 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.433    -0.395    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.124    -0.271 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.818     0.547    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X45Y41         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.447    96.548    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism             -0.483    96.065    
                         clock uncertainty           -0.199    95.866    
    SLICE_X45Y41         FDRE (Setup_fdre_C_CE)      -0.205    95.661    uart_inst/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         95.661    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                 95.114    

Slack (MET) :             95.232ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.324ns (30.513%)  route 3.015ns (69.487%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
=======
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y45         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.027    -0.777    
    SLICE_X38Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.594    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/uart_rdat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.080%)  route 0.115ns (44.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.008ns
>>>>>>> parent of 84af03e (LJJ)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
<<<<<<< HEAD
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.722    -2.770    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X44Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.445 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.359    -2.086    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I5_O)        0.332    -1.754 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.803    -0.951    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    -0.827 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.433    -0.395    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.124    -0.271 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.699     0.428    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X45Y39         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    96.547    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism             -0.483    96.064    
                         clock uncertainty           -0.199    95.865    
    SLICE_X45Y39         FDRE (Setup_fdre_C_CE)      -0.205    95.660    uart_inst/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         95.660    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                 95.232    

Slack (MET) :             95.256ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.324ns (30.788%)  route 2.976ns (69.212%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.454ns = ( 96.546 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.722    -2.770    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X44Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.445 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.359    -2.086    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I5_O)        0.332    -1.754 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.803    -0.951    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    -0.827 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.433    -0.395    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.124    -0.271 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.660     0.389    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X43Y40         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    96.546    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.497    96.049    
                         clock uncertainty           -0.199    95.850    
    SLICE_X43Y40         FDRE (Setup_fdre_C_CE)      -0.205    95.645    uart_inst/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         95.645    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                 95.256    

Slack (MET) :             95.274ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/rwait_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/RCS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.090ns (24.501%)  route 3.359ns (75.499%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.454ns = ( 96.546 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.914ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.562    -3.914    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y37         FDCE                                         r  uart_inst/inst/upg_inst/rwait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDCE (Prop_fdce_C_Q)         0.419    -3.495 f  uart_inst/inst/upg_inst/rwait_cnt_reg[3]/Q
                         net (fo=2, routed)           1.145    -2.350    uart_inst/inst/upg_inst/rwait_cnt_reg_n_0_[3]
    SLICE_X34Y41         LUT4 (Prop_lut4_I2_O)        0.299    -2.051 r  uart_inst/inst/upg_inst/rwait_cnt[15]_i_7/O
                         net (fo=1, routed)           0.857    -1.194    uart_inst/inst/upg_inst/rwait_cnt[15]_i_7_n_0
    SLICE_X28Y38         LUT5 (Prop_lut5_I4_O)        0.124    -1.070 r  uart_inst/inst/upg_inst/rwait_cnt[15]_i_6/O
                         net (fo=1, routed)           0.280    -0.791    uart_inst/inst/upg_inst/rwait_cnt[15]_i_6_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    -0.667 f  uart_inst/inst/upg_inst/rwait_cnt[15]_i_4/O
                         net (fo=17, routed)          1.077     0.411    uart_inst/inst/upg_inst/rwait_cnt[15]_i_4_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I0_O)        0.124     0.535 r  uart_inst/inst/upg_inst/RCS[2]_i_1/O
                         net (fo=1, routed)           0.000     0.535    uart_inst/inst/upg_inst/RCS[2]_i_1_n_0
    SLICE_X36Y44         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    96.546    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[2]/C
                         clock pessimism             -0.569    95.977    
                         clock uncertainty           -0.199    95.778    
    SLICE_X36Y44         FDCE (Setup_fdce_C_D)        0.031    95.809    uart_inst/inst/upg_inst/RCS_reg[2]
  -------------------------------------------------------------------
                         required time                         95.809    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                 95.274    

Slack (MET) :             95.276ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/wwait_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/WCS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.283ns (28.572%)  route 3.207ns (71.428%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.454ns = ( 96.546 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X31Y44         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/wwait_cnt_reg[9]/Q
                         net (fo=3, routed)           1.419    -2.072    uart_inst/inst/upg_inst/wwait_cnt_reg_n_0_[9]
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.296    -1.776 r  uart_inst/inst/upg_inst/WCS[2]_i_5/O
                         net (fo=1, routed)           0.713    -1.063    uart_inst/inst/upg_inst/WCS[2]_i_5_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I4_O)        0.118    -0.945 r  uart_inst/inst/upg_inst/WCS[2]_i_4/O
                         net (fo=1, routed)           0.162    -0.783    uart_inst/inst/upg_inst/WCS[2]_i_4_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I5_O)        0.326    -0.457 f  uart_inst/inst/upg_inst/WCS[2]_i_2/O
                         net (fo=3, routed)           0.913     0.455    uart_inst/inst/upg_inst/WCS[2]_i_2_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124     0.579 r  uart_inst/inst/upg_inst/WCS[2]_i_1/O
                         net (fo=1, routed)           0.000     0.579    uart_inst/inst/upg_inst/WCS[2]_i_1_n_0
    SLICE_X38Y43         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    96.546    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y43         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[2]/C
                         clock pessimism             -0.569    95.977    
                         clock uncertainty           -0.199    95.778    
    SLICE_X38Y43         FDCE (Setup_fdce_C_D)        0.077    95.855    uart_inst/inst/upg_inst/WCS_reg[2]
  -------------------------------------------------------------------
                         required time                         95.855    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                 95.276    

Slack (MET) :             95.320ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.324ns (30.958%)  route 2.953ns (69.042%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.722    -2.770    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X44Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.445 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.359    -2.086    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I5_O)        0.332    -1.754 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.803    -0.951    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    -0.827 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.432    -0.396    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.124    -0.272 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.638     0.366    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X45Y40         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    96.547    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.458    96.089    
                         clock uncertainty           -0.199    95.890    
    SLICE_X45Y40         FDCE (Setup_fdce_C_CE)      -0.205    95.685    uart_inst/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         95.685    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                 95.320    

Slack (MET) :             95.320ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_clk_wiz_0 rise@100.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.324ns (30.958%)  route 2.953ns (69.042%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.722    -2.770    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X44Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.445 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.359    -2.086    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I5_O)        0.332    -1.754 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.803    -0.951    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    -0.827 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.432    -0.396    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.124    -0.272 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.638     0.366    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X45Y40         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    96.547    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.458    96.089    
                         clock uncertainty           -0.199    95.890    
    SLICE_X45Y40         FDCE (Setup_fdce_C_CE)      -0.205    95.685    uart_inst/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.685    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                 95.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
=======
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564    -0.792    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y47         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.651 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.536    uart_inst/inst/upg_inst/s_axi_rdata[3]
    SLICE_X40Y47         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834    -0.748    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[3]/C
                         clock pessimism             -0.008    -0.756    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.066    -0.690    uart_inst/inst/upg_inst/uart_rdat_reg[3]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
>>>>>>> parent of 84af03e (LJJ)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560    -0.796    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y37         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.655 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.599    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X33Y37         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828    -0.754    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y37         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.042    -0.796    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.075    -0.721    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/uart_rdat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.030ns
=======
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.044ns
>>>>>>> parent of 84af03e (LJJ)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
<<<<<<< HEAD
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.793    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y43         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.598    uart_inst/inst/upg_inst/s_axi_rdata[3]
    SLICE_X37Y43         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[3]/D
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.630 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.574    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X42Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
>>>>>>> parent of 84af03e (LJJ)
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
<<<<<<< HEAD
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.750    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[3]/C
                         clock pessimism             -0.030    -0.780    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.047    -0.733    uart_inst/inst/upg_inst/uart_rdat_reg[3]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/uart_rdat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.048%)  route 0.313ns (68.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.221ns
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.044    -0.794    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.060    -0.734    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564    -0.792    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.628 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.512    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X42Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834    -0.748    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.028    -0.776    
    SLICE_X42Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.674    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/RCS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.282%)  route 0.341ns (64.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.226ns
>>>>>>> parent of 84af03e (LJJ)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
<<<<<<< HEAD
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y43         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.313    -0.340    uart_inst/inst/upg_inst/s_axi_rdata[2]
    SLICE_X37Y43         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[2]/D
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y50         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/RCS_reg[1]/Q
                         net (fo=9, routed)           0.341    -0.312    uart_inst/inst/upg_inst/RCS_reg_n_0_[1]
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  uart_inst/inst/upg_inst/s_axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    uart_inst/inst/upg_inst/s_axi_araddr[3]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_araddr_reg[3]/D
>>>>>>> parent of 84af03e (LJJ)
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
<<<<<<< HEAD
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.750    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[2]/C
                         clock pessimism              0.221    -0.529    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.047    -0.482    uart_inst/inst/upg_inst/uart_rdat_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.876%)  route 0.069ns (27.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.793    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  uart_inst/inst/upg_inst/s_axi_araddr_reg[3]/Q
                         net (fo=2, routed)           0.069    -0.583    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[1]
    SLICE_X36Y45         LUT5 (Prop_lut5_I2_O)        0.045    -0.538 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.538    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y45         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism             -0.030    -0.780    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092    -0.688    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.507%)  route 0.138ns (49.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.795    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X35Y42         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.654 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.138    -0.516    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X34Y42         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.752    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y42         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.030    -0.782    
    SLICE_X34Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.667    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833    -0.749    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_araddr_reg[3]/C
                         clock pessimism              0.226    -0.523    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.091    -0.432    uart_inst/inst/upg_inst/s_axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
>>>>>>> parent of 84af03e (LJJ)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.310ns  (logic 0.141ns (45.428%)  route 0.169ns (54.572%))
=======
  Data Path Delay:        0.555ns  (logic 0.141ns (25.407%)  route 0.414ns (74.593%))
>>>>>>> parent of 84af03e (LJJ)
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
<<<<<<< HEAD
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.793    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.169    -0.482    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X42Y42         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.414    -0.239    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X42Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
>>>>>>> parent of 84af03e (LJJ)
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y42         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.008    -0.758    
    SLICE_X42Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.641    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
<<<<<<< HEAD
                         required time                          0.641    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/WCS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/WCS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.095%)  route 0.114ns (37.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.793    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.652 r  uart_inst/inst/upg_inst/WCS_reg[1]/Q
                         net (fo=13, routed)          0.114    -0.538    uart_inst/inst/upg_inst/WCS_reg_n_0_[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.045    -0.493 r  uart_inst/inst/upg_inst/WCS[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.493    uart_inst/inst/upg_inst/WCS[2]_i_1_n_0
    SLICE_X38Y43         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.750    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y43         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[2]/C
                         clock pessimism             -0.030    -0.780    
    SLICE_X38Y43         FDCE (Hold_fdce_C_D)         0.120    -0.660    uart_inst/inst/upg_inst/WCS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.817%)  route 0.136ns (42.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X33Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/Q
                         net (fo=4, routed)           0.136    -0.517    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write
    SLICE_X34Y40         LUT3 (Prop_lut3_I1_O)        0.045    -0.472 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_i_1/O
                         net (fo=1, routed)           0.000    -0.472    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_i_1_n_0
    SLICE_X34Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.752    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X34Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/C
                         clock pessimism             -0.008    -0.760    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.121    -0.639    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
=======
                         required time                          0.405    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
>>>>>>> parent of 84af03e (LJJ)
                            (rising edge-triggered cell SRL16E clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.300ns  (logic 0.164ns (54.746%)  route 0.136ns (45.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.027ns
=======
  Data Path Delay:        0.296ns  (logic 0.141ns (47.618%)  route 0.155ns (52.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.028ns
>>>>>>> parent of 84af03e (LJJ)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
<<<<<<< HEAD
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X34Y43         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.630 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.136    -0.494    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X34Y42         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564    -0.792    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.651 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.155    -0.496    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X42Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
>>>>>>> parent of 84af03e (LJJ)
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
<<<<<<< HEAD
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.752    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y42         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.027    -0.779    
    SLICE_X34Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.662    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.207%)  route 0.171ns (54.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.793    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.171    -0.481    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X42Y42         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y42         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.008    -0.758    
    SLICE_X42Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.650    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.169    
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834    -0.748    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.028    -0.776    
    SLICE_X42Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.667    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.171    
>>>>>>> parent of 84af03e (LJJ)





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         upg_clk_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
<<<<<<< HEAD
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y43    uart_inst/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X45Y40    uart_inst/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X45Y40    uart_inst/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X45Y40    uart_inst/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X45Y40    uart_inst/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X45Y40    uart_inst/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X45Y40    uart_inst/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X45Y40    uart_inst/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y41    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y41    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y41    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y41    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y42    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_clk_wiz_0
  To Clock:  cpu_clk_clk_wiz_0

Setup :          514  Failing Endpoints,  Worst Slack       -1.362ns,  Total Violation     -249.978ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.362ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 fall@804.348ns - upg_clk_clk_wiz_0 rise@800.000ns)
  Data Path Delay:        6.191ns  (logic 0.642ns (10.369%)  route 5.549ns (89.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.886ns = ( 802.462 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564   796.088    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518   796.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.381   798.987    ProgramROM_inst/upg_done_o
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.124   799.111 r  ProgramROM_inst/RAM_inst_i_6/O
                         net (fo=15, routed)          3.169   802.279    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y6          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996   801.444    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100   801.544 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          0.918   802.462    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   801.802    
                         clock uncertainty           -0.319   801.483    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   800.917    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        800.917    
                         arrival time                        -802.279    
  -------------------------------------------------------------------
                         slack                                 -1.362    

Slack (VIOLATED) :        -1.302ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 fall@804.348ns - upg_clk_clk_wiz_0 rise@800.000ns)
  Data Path Delay:        6.171ns  (logic 0.792ns (12.834%)  route 5.379ns (87.166%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 802.581 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564   796.088    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518   796.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.149   798.755    ProgramROM_inst/upg_done_o
    SLICE_X46Y36         LUT4 (Prop_lut4_I3_O)        0.124   798.879 f  ProgramROM_inst/RAM_inst_i_4/O
                         net (fo=8, routed)           1.407   800.286    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.150   800.436 r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.823   802.259    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y9          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996   801.444    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100   801.544 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          1.037   802.581    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   801.921    
                         clock uncertainty           -0.319   801.602    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645   800.957    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        800.957    
                         arrival time                        -802.259    
  -------------------------------------------------------------------
                         slack                                 -1.302    

Slack (VIOLATED) :        -1.263ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 fall@804.348ns - upg_clk_clk_wiz_0 rise@800.000ns)
  Data Path Delay:        6.386ns  (logic 0.642ns (10.053%)  route 5.744ns (89.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 802.756 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564   796.088    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518   796.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.365   798.971    ProgramROM_inst/upg_done_o
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.124   799.095 r  ProgramROM_inst/RAM_inst_i_15/O
                         net (fo=15, routed)          3.379   802.474    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y10         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996   801.444    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100   801.544 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          1.212   802.756    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   802.096    
                         clock uncertainty           -0.319   801.777    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   801.211    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.211    
                         arrival time                        -802.474    
  -------------------------------------------------------------------
                         slack                                 -1.263    

Slack (VIOLATED) :        -1.246ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 fall@804.348ns - upg_clk_clk_wiz_0 rise@800.000ns)
  Data Path Delay:        6.193ns  (logic 0.642ns (10.366%)  route 5.551ns (89.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 802.581 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564   796.088    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518   796.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.354   798.960    ProgramROM_inst/upg_done_o
    SLICE_X49Y33         LUT4 (Prop_lut4_I3_O)        0.124   799.084 r  ProgramROM_inst/RAM_inst_i_9/O
                         net (fo=15, routed)          3.198   802.282    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y9          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996   801.444    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100   801.544 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          1.037   802.581    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   801.921    
                         clock uncertainty           -0.319   801.602    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   801.036    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.036    
                         arrival time                        -802.282    
  -------------------------------------------------------------------
                         slack                                 -1.246    

Slack (VIOLATED) :        -1.242ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 fall@804.348ns - upg_clk_clk_wiz_0 rise@800.000ns)
  Data Path Delay:        6.065ns  (logic 0.642ns (10.586%)  route 5.423ns (89.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 802.456 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564   796.088    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518   796.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.365   798.971    ProgramROM_inst/upg_done_o
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.124   799.095 r  ProgramROM_inst/RAM_inst_i_15/O
                         net (fo=15, routed)          3.058   802.153    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y9          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996   801.444    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100   801.544 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          0.912   802.456    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   801.796    
                         clock uncertainty           -0.319   801.477    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   800.911    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        800.911    
                         arrival time                        -802.153    
  -------------------------------------------------------------------
                         slack                                 -1.242    

Slack (VIOLATED) :        -1.220ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 fall@804.348ns - upg_clk_clk_wiz_0 rise@800.000ns)
  Data Path Delay:        6.720ns  (logic 0.642ns (9.553%)  route 6.078ns (90.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 803.133 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564   796.088    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518   796.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.354   798.960    ProgramROM_inst/upg_done_o
    SLICE_X49Y33         LUT4 (Prop_lut4_I3_O)        0.124   799.084 r  ProgramROM_inst/RAM_inst_i_9/O
                         net (fo=15, routed)          3.724   802.808    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y12         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996   801.444    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100   801.544 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          1.589   803.133    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   802.473    
                         clock uncertainty           -0.319   802.154    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   801.589    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.589    
                         arrival time                        -802.808    
  -------------------------------------------------------------------
                         slack                                 -1.220    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 fall@804.348ns - upg_clk_clk_wiz_0 rise@800.000ns)
  Data Path Delay:        6.657ns  (logic 0.642ns (9.643%)  route 6.015ns (90.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 803.079 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564   796.088    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518   796.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.347   798.953    ProgramROM_inst/upg_done_o
    SLICE_X48Y34         LUT4 (Prop_lut4_I3_O)        0.124   799.077 r  ProgramROM_inst/RAM_inst_i_5/O
                         net (fo=15, routed)          3.668   802.745    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y11         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996   801.444    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100   801.544 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          1.535   803.079    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   802.419    
                         clock uncertainty           -0.319   802.100    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   801.534    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.534    
                         arrival time                        -802.745    
  -------------------------------------------------------------------
                         slack                                 -1.211    

Slack (VIOLATED) :        -1.206ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 fall@804.348ns - upg_clk_clk_wiz_0 rise@800.000ns)
  Data Path Delay:        6.706ns  (logic 0.642ns (9.574%)  route 6.064ns (90.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 803.133 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564   796.088    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518   796.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.392   798.998    ProgramROM_inst/upg_done_o
    SLICE_X50Y32         LUT4 (Prop_lut4_I3_O)        0.124   799.122 r  ProgramROM_inst/RAM_inst_i_12/O
                         net (fo=15, routed)          3.672   802.794    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y12         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996   801.444    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100   801.544 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          1.589   803.133    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   802.473    
                         clock uncertainty           -0.319   802.154    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   801.589    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.589    
                         arrival time                        -802.794    
  -------------------------------------------------------------------
                         slack                                 -1.206    

Slack (VIOLATED) :        -1.196ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 fall@804.348ns - upg_clk_clk_wiz_0 rise@800.000ns)
  Data Path Delay:        6.056ns  (logic 0.642ns (10.600%)  route 5.414ns (89.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 802.493 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564   796.088    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518   796.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.365   798.971    ProgramROM_inst/upg_done_o
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.124   799.095 r  ProgramROM_inst/RAM_inst_i_15/O
                         net (fo=15, routed)          3.049   802.144    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y8          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996   801.444    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100   801.544 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          0.949   802.493    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   801.833    
                         clock uncertainty           -0.319   801.514    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   800.948    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        800.948    
                         arrival time                        -802.144    
  -------------------------------------------------------------------
                         slack                                 -1.196    

Slack (VIOLATED) :        -1.192ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_clk_wiz_0 fall@804.348ns - upg_clk_clk_wiz_0 rise@800.000ns)
  Data Path Delay:        6.693ns  (logic 0.642ns (9.593%)  route 6.051ns (90.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 803.133 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564   796.088    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518   796.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.365   798.971    ProgramROM_inst/upg_done_o
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.124   799.095 r  ProgramROM_inst/RAM_inst_i_15/O
                         net (fo=15, routed)          3.686   802.781    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y12         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.996   801.444    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.100   801.544 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          1.589   803.133    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   802.473    
                         clock uncertainty           -0.319   802.154    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   801.589    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.589    
                         arrival time                        -802.781    
  -------------------------------------------------------------------
                         slack                                 -1.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.209ns (7.796%)  route 2.472ns (92.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.630 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.089     0.459    IFetch_inst/upg_done_o
    SLICE_X43Y31         LUT4 (Prop_lut4_I2_O)        0.045     0.504 r  IFetch_inst/ProgramROM_inst_i_13/O
                         net (fo=15, routed)          1.383     1.887    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.131    -0.450    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.055    -0.395 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          1.276     0.881    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     1.156    
                         clock uncertainty            0.319     1.474    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.265     1.739    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 fall@500.000ns - upg_clk_clk_wiz_0 rise@500.000ns)
  Data Path Delay:        2.326ns  (logic 0.209ns (8.985%)  route 2.117ns (91.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 500.492 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.645 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562   499.206    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164   499.370 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.007   500.377    Decoder_inst/upg_done_o
    SLICE_X50Y35         LUT4 (Prop_lut4_I2_O)        0.045   500.422 r  Decoder_inst/RAM_inst_i_28/O
                         net (fo=4, routed)           1.110   501.532    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y11         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.124   499.543    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.056   499.599 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          0.894   500.492    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.767    
                         clock uncertainty            0.319   501.086    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296   501.382    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.382    
                         arrival time                         501.532    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.209ns (7.466%)  route 2.590ns (92.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.630 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.138     0.509    ProgramROM_inst/upg_done_o
    SLICE_X46Y36         LUT3 (Prop_lut3_I1_O)        0.045     0.554 r  ProgramROM_inst/ProgramROM_inst_i_24/O
                         net (fo=4, routed)           1.452     2.006    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.131    -0.450    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.055    -0.395 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          1.276     0.881    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     1.156    
                         clock uncertainty            0.319     1.474    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.378     1.852    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 fall@500.000ns - upg_clk_clk_wiz_0 rise@500.000ns)
  Data Path Delay:        2.332ns  (logic 0.209ns (8.962%)  route 2.123ns (91.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 500.492 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.645 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562   499.206    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164   499.370 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.977   500.347    Decoder_inst/upg_done_o
    SLICE_X49Y35         LUT4 (Prop_lut4_I2_O)        0.045   500.392 r  Decoder_inst/RAM_inst_i_29/O
                         net (fo=4, routed)           1.146   501.538    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y11         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.124   499.543    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.056   499.599 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          0.894   500.492    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.767    
                         clock uncertainty            0.319   501.086    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.382    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.382    
                         arrival time                         501.538    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.211ns (7.699%)  route 2.530ns (92.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.630 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.138     0.509    ProgramROM_inst/upg_done_o
    SLICE_X46Y36         LUT3 (Prop_lut3_I1_O)        0.047     0.556 r  ProgramROM_inst/ProgramROM_inst_i_23/O
                         net (fo=4, routed)           1.391     1.947    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.131    -0.450    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.055    -0.395 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          1.276     0.881    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     1.156    
                         clock uncertainty            0.319     1.474    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.305     1.779    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.209ns (9.528%)  route 1.985ns (90.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.630 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.097     0.467    IFetch_inst/upg_done_o
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.045     0.512 r  IFetch_inst/ProgramROM_inst_i_7/O
                         net (fo=15, routed)          0.887     1.400    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X1Y21         RAMB18E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.131    -0.450    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.055    -0.395 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          0.763     0.368    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275     0.643    
                         clock uncertainty            0.319     0.962    
    RAMB18_X1Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.265     1.227    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 fall@500.000ns - upg_clk_clk_wiz_0 rise@500.000ns)
  Data Path Delay:        2.353ns  (logic 0.209ns (8.884%)  route 2.144ns (91.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 500.492 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.645 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562   499.206    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164   499.370 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.943   500.313    Decoder_inst/upg_done_o
    SLICE_X49Y37         LUT4 (Prop_lut4_I2_O)        0.045   500.358 r  Decoder_inst/RAM_inst_i_33/O
                         net (fo=4, routed)           1.201   501.559    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y11         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.124   499.543    DMemory_inst/CLK
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.056   499.599 r  DMemory_inst/RAM_inst_i_1/O
                         net (fo=32, routed)          0.894   500.492    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.767    
                         clock uncertainty            0.319   501.086    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.382    DMemory_inst/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.382    
                         arrival time                         501.559    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.207ns (7.492%)  route 2.556ns (92.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.630 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.130     0.500    ProgramROM_inst/upg_done_o
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.043     0.543 r  ProgramROM_inst/ProgramROM_inst_i_18/O
                         net (fo=4, routed)           1.426     1.969    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.131    -0.450    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.055    -0.395 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          1.276     0.881    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     1.156    
                         clock uncertainty            0.319     1.474    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.311     1.785    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.209ns (7.683%)  route 2.511ns (92.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.630 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.098     0.468    IFetch_inst/upg_done_o
    SLICE_X48Y32         LUT4 (Prop_lut4_I2_O)        0.045     0.513 r  IFetch_inst/ProgramROM_inst_i_10/O
                         net (fo=15, routed)          1.413     1.926    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.131    -0.450    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.055    -0.395 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          1.276     0.881    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     1.156    
                         clock uncertainty            0.319     1.474    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.265     1.739    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - upg_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.213ns (7.687%)  route 2.558ns (92.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.630 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.176     0.546    ProgramROM_inst/upg_done_o
    SLICE_X48Y35         LUT3 (Prop_lut3_I1_O)        0.049     0.595 r  ProgramROM_inst/ProgramROM_inst_i_21/O
                         net (fo=4, routed)           1.382     1.977    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.131    -0.450    ProgramROM_inst/cpu_clk
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.055    -0.395 r  ProgramROM_inst/ProgramROM_inst_i_1/O
                         net (fo=32, routed)          1.276     0.881    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     1.156    
                         clock uncertainty            0.319     1.474    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.311     1.785    ProgramROM_inst/ProgramROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.192    


=======
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y51    uart_inst/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y52    uart_inst/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y52    uart_inst/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y44    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y44    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y44    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y44    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y45    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
>>>>>>> parent of 84af03e (LJJ)



