C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Work\UMSATS\TSAT5\external_rtc_integration\cdh-tsat5\cdh-tsat5-libero\synthesis   -part M2S010  -package TQ144  -grade STD    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Work\UMSATS\TSAT5\external_rtc_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\synlog\report\cdh_tsat5_system_fpga_mapper.xml  -top_level_module  cdh_tsat5_system  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Work\UMSATS\TSAT5\external_rtc_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Work\UMSATS\TSAT5\external_rtc_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.edn   -freq 100.000   -tcl  C:\Work\UMSATS\TSAT5\external_rtc_integration\cdh-tsat5\cdh-tsat5-libero\designer\cdh_tsat5_system\synthesis.fdc  C:\Work\UMSATS\TSAT5\external_rtc_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\synwork\cdh_tsat5_system_prem.srd  -sap  C:\Work\UMSATS\TSAT5\external_rtc_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.sap  -otap  C:\Work\UMSATS\TSAT5\external_rtc_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.tap  -omap  C:\Work\UMSATS\TSAT5\external_rtc_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v  -sap  C:\Work\UMSATS\TSAT5\external_rtc_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.sap  -ologparam  C:\Work\UMSATS\TSAT5\external_rtc_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\syntmp\cdh_tsat5_system.plg  -osyn  C:\Work\UMSATS\TSAT5\external_rtc_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srm  -prjdir  C:\Work\UMSATS\TSAT5\external_rtc_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\  -prjname  cdh_tsat5_system_syn  -log  C:\Work\UMSATS\TSAT5\external_rtc_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\synlog\cdh_tsat5_system_fpga_mapper.srr 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package TQ144 -grade STD -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\cdh_tsat5_system_fpga_mapper.xml -top_level_module cdh_tsat5_system -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\cdh_tsat5_system.edn -freq 100.000 -tcl ..\..\designer\cdh_tsat5_system\synthesis.fdc ..\synwork\cdh_tsat5_system_prem.srd -sap ..\cdh_tsat5_system.sap -otap ..\cdh_tsat5_system.tap -omap ..\cdh_tsat5_system.map -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v -sap ..\cdh_tsat5_system.sap -ologparam cdh_tsat5_system.plg -osyn ..\cdh_tsat5_system.srm -prjdir ..\ -prjname cdh_tsat5_system_syn -log ..\synlog\cdh_tsat5_system_fpga_mapper.srr
rc:1 success:1 runtime:3
file:..\scratchproject.prs|io:o|time:1555622829|size:4764|exec:0|csum:
file:..\cdh_tsat5_system.edn|io:o|time:1555622835|size:305080|exec:0|csum:
file:..\..\designer\cdh_tsat5_system\synthesis.fdc|io:i|time:1555622828|size:54|exec:0|csum:C5772C0856675D6D2C1C9A04A9A30F7C
file:..\synwork\cdh_tsat5_system_prem.srd|io:i|time:1555622832|size:114411|exec:0|csum:988386C959CADE56D49165F9931E2359
file:..\cdh_tsat5_system.sap|io:o|time:1555622832|size:2754|exec:0|csum:
file:..\cdh_tsat5_system.tap|io:o|time:0|size:0|exec:0|csum:
file:..\cdh_tsat5_system.map|io:o|time:1555622835|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1509036198|size:16359|exec:0|csum:587C3C1194ED0BA18828F7023B991695
file:..\cdh_tsat5_system.sap|io:o|time:1555622832|size:2754|exec:0|csum:
file:cdh_tsat5_system.plg|io:o|time:1555622835|size:1355|exec:0|csum:
file:..\cdh_tsat5_system.srm|io:o|time:1555622834|size:6173|exec:0|csum:
file:..\synlog\cdh_tsat5_system_fpga_mapper.srr|io:o|time:1555622835|size:44302|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_generic.exe|io:i|time:1509381078|size:18200576|exec:1|csum:52A987FCAB41A5671D5E3B472F3B4626
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_generic.exe|io:i|time:1509382612|size:32918016|exec:1|csum:39651D4CAB7B7D4F35D4DD514D41AE95
