

================================================================
== Vivado HLS Report for 'fft_filter_wcfo_top_dummy_proc_be'
================================================================
* Date:           Wed Apr  4 14:19:49 2018

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fft_filter_hlsprj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      4.10|        0.62|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2070|  2070|  2070|  2070|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+------+------+----------+-----------+-----------+------+----------+
        |                    |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+------+------+----------+-----------+-----------+------+----------+
        |- for_of_the_multi  |  2061|  2061|        15|          1|          1|  2048|    yes   |
        +--------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 1
  Pipeline-0: II = 1, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	17  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	2  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: stg_25 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk2, [8 x i8]* @str94, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str94, [8 x i8]* @str94, [8 x i8]* @str94)

ST_1: stg_26 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk1, [8 x i8]* @str93, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str93, [8 x i8]* @str93, [8 x i8]* @str93)

ST_1: stg_27 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %output_xk1, [1 x i8]* @p_str1, [7 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_28 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecMemCore([2048 x i32]* %coefs_cfo_V, [1 x i8]* @p_str1, [7 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_29 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %coefs, [1 x i8]* @p_str1, [12 x i8]* @p_str6, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_30 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %output_xk1, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_31 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface([2048 x i32]* %coefs_cfo_V, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_32 [1/1] 0.89ns
:7  br label %1


 <State 2>: 2.39ns
ST_2: p_Val2_6 [1/1] 0.00ns
:0  %p_Val2_6 = phi i64 [ 0, %0 ], [ %summation_cfo_I_V, %3 ]

ST_2: i [1/1] 0.00ns
:1  %i = phi i12 [ 0, %0 ], [ %i_1, %3 ]

ST_2: exitcond [1/1] 1.30ns
:2  %exitcond = icmp eq i12 %i, -2048

ST_2: i_1 [1/1] 1.30ns
:3  %i_1 = add i12 %i, 1

ST_2: stg_37 [1/1] 0.00ns
:4  br i1 %exitcond, label %_ifconv, label %._crit_edge

ST_2: tmp_9 [1/1] 0.00ns
._crit_edge:4  %tmp_9 = zext i12 %i to i64

ST_2: coefs_addr [1/1] 0.00ns
._crit_edge:8  %coefs_addr = getelementptr [2048 x i64]* %coefs, i64 0, i64 %tmp_9

ST_2: coefs_load [2/2] 2.39ns
._crit_edge:9  %coefs_load = load i64* %coefs_addr, align 8

ST_2: tmp_14 [1/1] 0.00ns
._crit_edge:40  %tmp_14 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)

ST_2: icmp [1/1] 0.94ns
._crit_edge:41  %icmp = icmp eq i3 %tmp_14, 0

ST_2: stg_43 [1/1] 0.00ns
._crit_edge:43  br i1 %icmp, label %3, label %2


 <State 3>: 4.10ns
ST_3: input_xk1_read [1/1] 1.79ns
._crit_edge:5  %input_xk1_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk1)

ST_3: p_Val2_3 [1/1] 0.00ns
._crit_edge:6  %p_Val2_3 = trunc i64 %input_xk1_read to i32

ST_3: p_x_M_imag_V_read_assign [1/1] 0.00ns
._crit_edge:7  %p_x_M_imag_V_read_assign = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %input_xk1_read, i32 32, i32 63)

ST_3: coefs_load [1/2] 2.39ns
._crit_edge:9  %coefs_load = load i64* %coefs_addr, align 8

ST_3: tmp_11 [1/1] 0.00ns
._crit_edge:10  %tmp_11 = trunc i64 %coefs_load to i32

ST_3: p_y_M_imag_V_read_assign [1/1] 0.00ns
._crit_edge:11  %p_y_M_imag_V_read_assign = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %coefs_load, i32 32, i32 63)

ST_3: tmp_1 [1/1] 0.00ns
._crit_edge:12  %tmp_1 = sext i32 %tmp_11 to i63

ST_3: tmp_2 [1/1] 0.00ns
._crit_edge:13  %tmp_2 = sext i32 %p_Val2_3 to i63

ST_3: tmp_3 [1/1] 0.00ns
._crit_edge:14  %tmp_3 = sext i32 %p_y_M_imag_V_read_assign to i63

ST_3: tmp_5 [1/1] 0.00ns
._crit_edge:15  %tmp_5 = sext i32 %p_x_M_imag_V_read_assign to i63

ST_3: tmp1_i_cast [7/7] 1.54ns
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_3: tmp_2_i_cast [7/7] 1.54ns
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

ST_3: tmp_1_i_cast [7/7] 1.54ns
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

ST_3: tmp_3_i_cast [7/7] 1.54ns
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

ST_3: tmp_13 [1/1] 0.00ns
._crit_edge:27  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %input_xk1_read, i32 31)

ST_3: absI_V [1/1] 1.60ns
._crit_edge:28  %absI_V = sub i32 0, %p_Val2_3

ST_3: tmp_s [1/1] 0.71ns
._crit_edge:29  %tmp_s = select i1 %tmp_13, i32 %absI_V, i32 %p_Val2_3

ST_3: coefs_cfo_V_addr [1/1] 0.00ns
._crit_edge:31  %coefs_cfo_V_addr = getelementptr [2048 x i32]* %coefs_cfo_V, i64 0, i64 %tmp_9

ST_3: p_Val2_4 [2/2] 2.39ns
._crit_edge:32  %p_Val2_4 = load i32* %coefs_cfo_V_addr, align 4

ST_3: input_xk2_read [1/1] 1.79ns
._crit_edge:42  %input_xk2_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk2)

ST_3: stg_64 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i64P(i64* %out_r, i64 %input_xk2_read)


 <State 4>: 3.93ns
ST_4: tmp1_i_cast [6/7] 1.54ns
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_4: tmp_2_i_cast [6/7] 1.54ns
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

ST_4: tmp_1_i_cast [6/7] 1.54ns
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

ST_4: tmp_3_i_cast [6/7] 1.54ns
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

ST_4: tmp_4 [1/1] 0.00ns
._crit_edge:30  %tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i32.i21(i32 %tmp_s, i21 0)

ST_4: p_Val2_4 [1/2] 2.39ns
._crit_edge:32  %p_Val2_4 = load i32* %coefs_cfo_V_addr, align 4

ST_4: tmp_6 [1/1] 0.00ns
._crit_edge:33  %tmp_6 = call i53 @_ssdm_op_BitConcatenate.i53.i32.i21(i32 %p_Val2_4, i21 0)

ST_4: OP1_V_cast [1/1] 0.00ns
._crit_edge:34  %OP1_V_cast = sext i53 %tmp_4 to i106

ST_4: OP2_V_cast [1/1] 0.00ns
._crit_edge:35  %OP2_V_cast = sext i53 %tmp_6 to i106

ST_4: p_Val2_5 [13/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 5>: 1.54ns
ST_5: tmp1_i_cast [5/7] 1.54ns
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_5: tmp_2_i_cast [5/7] 1.54ns
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

ST_5: tmp_1_i_cast [5/7] 1.54ns
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

ST_5: tmp_3_i_cast [5/7] 1.54ns
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

ST_5: p_Val2_5 [12/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 6>: 1.54ns
ST_6: tmp1_i_cast [4/7] 1.54ns
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_6: tmp_2_i_cast [4/7] 1.54ns
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

ST_6: tmp_1_i_cast [4/7] 1.54ns
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

ST_6: tmp_3_i_cast [4/7] 1.54ns
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

ST_6: p_Val2_5 [11/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 7>: 1.54ns
ST_7: tmp1_i_cast [3/7] 1.54ns
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_7: tmp_2_i_cast [3/7] 1.54ns
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

ST_7: tmp_1_i_cast [3/7] 1.54ns
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

ST_7: tmp_3_i_cast [3/7] 1.54ns
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

ST_7: p_Val2_5 [10/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 8>: 1.54ns
ST_8: tmp1_i_cast [2/7] 1.54ns
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_8: tmp_2_i_cast [2/7] 1.54ns
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

ST_8: tmp_1_i_cast [2/7] 1.54ns
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

ST_8: tmp_3_i_cast [2/7] 1.54ns
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

ST_8: p_Val2_5 [9/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 9>: 3.62ns
ST_9: tmp1_i_cast [1/7] 1.54ns
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_9: tmp_2_i_cast [1/7] 1.54ns
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

ST_9: p_Val2_s [1/1] 2.08ns
._crit_edge:18  %p_Val2_s = sub i63 %tmp1_i_cast, %tmp_2_i_cast

ST_9: p_r_M_real_V [1/1] 0.00ns
._crit_edge:19  %p_r_M_real_V = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_s, i32 31, i32 62)

ST_9: tmp_1_i_cast [1/7] 1.54ns
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

ST_9: tmp_3_i_cast [1/7] 1.54ns
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

ST_9: p_Val2_2 [1/1] 2.08ns
._crit_edge:22  %p_Val2_2 = add i63 %tmp_1_i_cast, %tmp_3_i_cast

ST_9: p_r_M_imag_V [1/1] 0.00ns
._crit_edge:23  %p_r_M_imag_V = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_2, i32 31, i32 62)

ST_9: p_Val2_5 [8/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 10>: 2.39ns
ST_10: output_xk1_addr [1/1] 0.00ns
._crit_edge:24  %output_xk1_addr = getelementptr [2048 x i64]* %output_xk1, i64 0, i64 %tmp_9

ST_10: output_xk1_M_imag_V_addr [1/1] 0.00ns
._crit_edge:25  %output_xk1_M_imag_V_addr = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %p_r_M_imag_V, i32 %p_r_M_real_V)

ST_10: stg_106 [1/1] 2.39ns
._crit_edge:26  store i64 %output_xk1_M_imag_V_addr, i64* %output_xk1_addr, align 8

ST_10: p_Val2_5 [7/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 11>: 1.54ns
ST_11: p_Val2_5 [6/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 12>: 1.54ns
ST_12: p_Val2_5 [5/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 13>: 1.54ns
ST_13: p_Val2_5 [4/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 14>: 1.54ns
ST_14: p_Val2_5 [3/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 15>: 1.54ns
ST_15: p_Val2_5 [2/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 16>: 3.62ns
ST_16: empty [1/1] 0.00ns
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

ST_16: stg_114 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

ST_16: tmp [1/1] 0.00ns
._crit_edge:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str)

ST_16: stg_116 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_16: p_Val2_5 [1/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast

ST_16: tmp_7 [1/1] 0.00ns
._crit_edge:37  %tmp_7 = call i54 @_ssdm_op_PartSelect.i54.i106.i32.i32(i106 %p_Val2_5, i32 52, i32 105)

ST_16: p_Val2_7 [1/1] 0.00ns
._crit_edge:38  %p_Val2_7 = sext i54 %tmp_7 to i64

ST_16: summation_cfo_I_V [1/1] 2.08ns
._crit_edge:39  %summation_cfo_I_V = add i64 %p_Val2_7, %p_Val2_6

ST_16: stg_121 [1/1] 0.00ns
:1  br label %3

ST_16: empty_39 [1/1] 0.00ns
:0  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str, i32 %tmp)

ST_16: stg_123 [1/1] 0.00ns
:1  br label %1


 <State 17>: 1.52ns
ST_17: tmp_8 [1/1] 1.52ns
_ifconv:0  %tmp_8 = icmp eq i64 %p_Val2_6, 0


 <State 18>: 3.22ns
ST_18: dp_1 [6/6] 3.22ns
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float


 <State 19>: 3.22ns
ST_19: dp_1 [5/6] 3.22ns
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float


 <State 20>: 3.22ns
ST_20: dp_1 [4/6] 3.22ns
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float


 <State 21>: 3.22ns
ST_21: dp_1 [3/6] 3.22ns
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float


 <State 22>: 3.22ns
ST_22: dp_1 [2/6] 3.22ns
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float


 <State 23>: 3.22ns
ST_23: dp_1 [1/6] 3.22ns
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float


 <State 24>: 1.95ns
ST_24: res_V_1 [1/1] 0.00ns
_ifconv:2  %res_V_1 = bitcast float %dp_1 to i32

ST_24: exp_V [1/1] 0.00ns
_ifconv:3  %exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %res_V_1, i32 23, i32 30)

ST_24: exp_V_2 [1/1] 1.24ns
_ifconv:4  %exp_V_2 = add i8 %exp_V, -52

ST_24: p_Result_s [1/1] 0.00ns
_ifconv:5  %p_Result_s = call i32 @llvm.part.set.i32.i8(i32 %res_V_1, i8 %exp_V_2, i32 23, i32 30) nounwind

ST_24: dp [1/1] 0.00ns
_ifconv:6  %dp = bitcast i32 %p_Result_s to float

ST_24: p_0_i [1/1] 0.71ns
_ifconv:7  %p_0_i = select i1 %tmp_8, float 0.000000e+00, float %dp

ST_24: stg_137 [1/1] 0.00ns
_ifconv:8  call void @_ssdm_op_Write.ap_auto.volatile.floatP(float* %cfoIout, float %p_0_i)

ST_24: stg_138 [1/1] 0.00ns
_ifconv:9  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ coefs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x483d8f0; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ coefs_cfo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x48372e0; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_xk1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x4810040; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_xk2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x47b0e00; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_xk1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x47bd610; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x47e0c00; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ cfoIout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x47e5530; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_25                   (specinterface    ) [ 0000000000000000000000000]
stg_26                   (specinterface    ) [ 0000000000000000000000000]
stg_27                   (specmemcore      ) [ 0000000000000000000000000]
stg_28                   (specmemcore      ) [ 0000000000000000000000000]
stg_29                   (specmemcore      ) [ 0000000000000000000000000]
stg_30                   (specinterface    ) [ 0000000000000000000000000]
stg_31                   (specinterface    ) [ 0000000000000000000000000]
stg_32                   (br               ) [ 0111111111111111100000000]
p_Val2_6                 (phi              ) [ 0011111111111111111111110]
i                        (phi              ) [ 0010000000000000000000000]
exitcond                 (icmp             ) [ 0011111111111111100000000]
i_1                      (add              ) [ 0111111111111111100000000]
stg_37                   (br               ) [ 0000000000000000000000000]
tmp_9                    (zext             ) [ 0011111111100000000000000]
coefs_addr               (getelementptr    ) [ 0011000000000000000000000]
tmp_14                   (partselect       ) [ 0000000000000000000000000]
icmp                     (icmp             ) [ 0011111111111111100000000]
stg_43                   (br               ) [ 0000000000000000000000000]
input_xk1_read           (read             ) [ 0000000000000000000000000]
p_Val2_3                 (trunc            ) [ 0000000000000000000000000]
p_x_M_imag_V_read_assign (partselect       ) [ 0000000000000000000000000]
coefs_load               (load             ) [ 0000000000000000000000000]
tmp_11                   (trunc            ) [ 0000000000000000000000000]
p_y_M_imag_V_read_assign (partselect       ) [ 0000000000000000000000000]
tmp_1                    (sext             ) [ 0010111111000000000000000]
tmp_2                    (sext             ) [ 0010111111000000000000000]
tmp_3                    (sext             ) [ 0010111111000000000000000]
tmp_5                    (sext             ) [ 0010111111000000000000000]
tmp_13                   (bitselect        ) [ 0000000000000000000000000]
absI_V                   (sub              ) [ 0000000000000000000000000]
tmp_s                    (select           ) [ 0010100000000000000000000]
coefs_cfo_V_addr         (getelementptr    ) [ 0010100000000000000000000]
input_xk2_read           (read             ) [ 0000000000000000000000000]
stg_64                   (write            ) [ 0000000000000000000000000]
tmp_4                    (bitconcatenate   ) [ 0000000000000000000000000]
p_Val2_4                 (load             ) [ 0000000000000000000000000]
tmp_6                    (bitconcatenate   ) [ 0000000000000000000000000]
OP1_V_cast               (sext             ) [ 0010011111111111100000000]
OP2_V_cast               (sext             ) [ 0010011111111111100000000]
tmp1_i_cast              (mul              ) [ 0000000000000000000000000]
tmp_2_i_cast             (mul              ) [ 0000000000000000000000000]
p_Val2_s                 (sub              ) [ 0000000000000000000000000]
p_r_M_real_V             (partselect       ) [ 0010000000100000000000000]
tmp_1_i_cast             (mul              ) [ 0000000000000000000000000]
tmp_3_i_cast             (mul              ) [ 0000000000000000000000000]
p_Val2_2                 (add              ) [ 0000000000000000000000000]
p_r_M_imag_V             (partselect       ) [ 0010000000100000000000000]
output_xk1_addr          (getelementptr    ) [ 0000000000000000000000000]
output_xk1_M_imag_V_addr (bitconcatenate   ) [ 0000000000000000000000000]
stg_106                  (store            ) [ 0000000000000000000000000]
empty                    (speclooptripcount) [ 0000000000000000000000000]
stg_114                  (specloopname     ) [ 0000000000000000000000000]
tmp                      (specregionbegin  ) [ 0000000000000000000000000]
stg_116                  (specpipeline     ) [ 0000000000000000000000000]
p_Val2_5                 (mul              ) [ 0000000000000000000000000]
tmp_7                    (partselect       ) [ 0000000000000000000000000]
p_Val2_7                 (sext             ) [ 0000000000000000000000000]
summation_cfo_I_V        (add              ) [ 0111111111111111100000000]
stg_121                  (br               ) [ 0000000000000000000000000]
empty_39                 (specregionend    ) [ 0000000000000000000000000]
stg_123                  (br               ) [ 0111111111111111100000000]
tmp_8                    (icmp             ) [ 0000000000000000001111111]
dp_1                     (sitofp           ) [ 0000000000000000000000001]
res_V_1                  (bitcast          ) [ 0000000000000000000000000]
exp_V                    (partselect       ) [ 0000000000000000000000000]
exp_V_2                  (add              ) [ 0000000000000000000000000]
p_Result_s               (partset          ) [ 0000000000000000000000000]
dp                       (bitcast          ) [ 0000000000000000000000000]
p_0_i                    (select           ) [ 0000000000000000000000000]
stg_137                  (write            ) [ 0000000000000000000000000]
stg_138                  (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="coefs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="coefs_cfo_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs_cfo_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_xk1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_xk1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_xk2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_xk2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_xk1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_xk1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cfoIout">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cfoIout"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str94"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str93"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i32.i21"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i54.i106.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="input_xk1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_xk1_read/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_xk2_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_xk2_read/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="stg_64_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_64/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="stg_137_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_137/24 "/>
</bind>
</comp>

<comp id="139" class="1004" name="coefs_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="12" slack="0"/>
<pin id="143" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coefs_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coefs_load/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="coefs_cfo_V_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="12" slack="1"/>
<pin id="155" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coefs_cfo_V_addr/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_4/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="output_xk1_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="12" slack="8"/>
<pin id="167" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_xk1_addr/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="stg_106_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_106/10 "/>
</bind>
</comp>

<comp id="175" class="1005" name="p_Val2_6_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="1"/>
<pin id="177" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_Val2_6_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="64" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_6/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="i_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="12" slack="1"/>
<pin id="189" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="12" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="2"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="dp_1/18 "/>
</bind>
</comp>

<comp id="203" class="1004" name="exitcond_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="0"/>
<pin id="205" dir="0" index="1" bw="12" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_9_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_14_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="12" slack="0"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="0" index="3" bw="5" slack="0"/>
<pin id="225" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_Val2_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_3/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_x_M_imag_V_read_assign_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="0" index="2" bw="7" slack="0"/>
<pin id="244" dir="0" index="3" bw="7" slack="0"/>
<pin id="245" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_x_M_imag_V_read_assign/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_11_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_y_M_imag_V_read_assign_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="0" index="2" bw="7" slack="0"/>
<pin id="258" dir="0" index="3" bw="7" slack="0"/>
<pin id="259" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_y_M_imag_V_read_assign/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1_i_cast/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2_i_cast/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_i_cast/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_i_cast/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_13_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="absI_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="absI_V/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="32" slack="0"/>
<pin id="322" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="53" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="1"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_6_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="53" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="OP1_V_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="53" slack="0"/>
<pin id="343" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="OP2_V_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="53" slack="0"/>
<pin id="347" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="53" slack="0"/>
<pin id="351" dir="0" index="1" bw="53" slack="0"/>
<pin id="352" dir="1" index="2" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_5/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_Val2_s_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="63" slack="0"/>
<pin id="357" dir="0" index="1" bw="63" slack="0"/>
<pin id="358" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/9 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_r_M_real_V_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="63" slack="0"/>
<pin id="364" dir="0" index="2" bw="6" slack="0"/>
<pin id="365" dir="0" index="3" bw="7" slack="0"/>
<pin id="366" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_M_real_V/9 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_Val2_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="63" slack="0"/>
<pin id="373" dir="0" index="1" bw="63" slack="0"/>
<pin id="374" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/9 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_r_M_imag_V_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="63" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="0" index="3" bw="7" slack="0"/>
<pin id="382" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_M_imag_V/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="output_xk1_M_imag_V_addr_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="1"/>
<pin id="390" dir="0" index="2" bw="32" slack="1"/>
<pin id="391" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_xk1_M_imag_V_addr/10 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_7_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="54" slack="0"/>
<pin id="396" dir="0" index="1" bw="106" slack="0"/>
<pin id="397" dir="0" index="2" bw="7" slack="0"/>
<pin id="398" dir="0" index="3" bw="8" slack="0"/>
<pin id="399" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/16 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_Val2_7_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="54" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_7/16 "/>
</bind>
</comp>

<comp id="408" class="1004" name="summation_cfo_I_V_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="54" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="14"/>
<pin id="411" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="summation_cfo_I_V/16 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_8_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="1"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/17 "/>
</bind>
</comp>

<comp id="420" class="1004" name="res_V_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res_V_1/24 "/>
</bind>
</comp>

<comp id="423" class="1004" name="exp_V_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="0" index="2" bw="6" slack="0"/>
<pin id="427" dir="0" index="3" bw="6" slack="0"/>
<pin id="428" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_V/24 "/>
</bind>
</comp>

<comp id="433" class="1004" name="exp_V_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="7" slack="0"/>
<pin id="436" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_V_2/24 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_Result_s_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="8" slack="0"/>
<pin id="443" dir="0" index="3" bw="6" slack="0"/>
<pin id="444" dir="0" index="4" bw="6" slack="0"/>
<pin id="445" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/24 "/>
</bind>
</comp>

<comp id="451" class="1004" name="dp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dp/24 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_0_i_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="7"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="32" slack="0"/>
<pin id="459" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_i/24 "/>
</bind>
</comp>

<comp id="463" class="1005" name="exitcond_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="467" class="1005" name="i_1_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="12" slack="0"/>
<pin id="469" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_9_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="478" class="1005" name="coefs_addr_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="11" slack="1"/>
<pin id="480" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="coefs_addr "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="487" class="1005" name="tmp_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="63" slack="1"/>
<pin id="489" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_2_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="63" slack="1"/>
<pin id="495" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_3_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="63" slack="1"/>
<pin id="501" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_5_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="63" slack="1"/>
<pin id="507" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="511" class="1005" name="tmp_s_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="516" class="1005" name="coefs_cfo_V_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="11" slack="1"/>
<pin id="518" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="coefs_cfo_V_addr "/>
</bind>
</comp>

<comp id="521" class="1005" name="OP1_V_cast_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="106" slack="1"/>
<pin id="523" dir="1" index="1" bw="106" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="526" class="1005" name="OP2_V_cast_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="106" slack="1"/>
<pin id="528" dir="1" index="1" bw="106" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_cast "/>
</bind>
</comp>

<comp id="531" class="1005" name="p_r_M_real_V_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_V "/>
</bind>
</comp>

<comp id="536" class="1005" name="p_r_M_imag_V_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_V "/>
</bind>
</comp>

<comp id="541" class="1005" name="summation_cfo_I_V_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="1"/>
<pin id="543" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="summation_cfo_I_V "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp_8_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="551" class="1005" name="dp_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="52" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="52" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="64" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="118" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="110" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="175" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="191" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="191" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="191" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="191" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="234"><net_src comp="220" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="112" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="54" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="112" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="56" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="253"><net_src comp="146" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="146" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="267"><net_src comp="250" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="236" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="254" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="240" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="264" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="268" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="272" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="276" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="272" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="268" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="264" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="276" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="112" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="62" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="18" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="236" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="304" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="236" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="68" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="66" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="158" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="68" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="344"><net_src comp="326" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="333" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="341" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="280" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="286" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="70" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="62" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="72" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="375"><net_src comp="292" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="298" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="70" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="62" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="72" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="392"><net_src comp="74" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="387" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="400"><net_src comp="90" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="349" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="92" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="94" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="407"><net_src comp="394" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="175" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="175" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="36" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="429"><net_src comp="98" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="100" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="102" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="437"><net_src comp="423" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="104" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="446"><net_src comp="106" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="420" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="433" pin="2"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="100" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="450"><net_src comp="102" pin="0"/><net_sink comp="439" pin=4"/></net>

<net id="454"><net_src comp="439" pin="5"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="108" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="462"><net_src comp="455" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="466"><net_src comp="203" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="209" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="475"><net_src comp="215" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="481"><net_src comp="139" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="486"><net_src comp="230" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="264" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="496"><net_src comp="268" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="502"><net_src comp="272" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="508"><net_src comp="276" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="514"><net_src comp="318" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="519"><net_src comp="151" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="524"><net_src comp="341" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="529"><net_src comp="345" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="534"><net_src comp="361" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="539"><net_src comp="377" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="544"><net_src comp="408" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="549"><net_src comp="414" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="554"><net_src comp="199" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="420" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 }
	Port: cfoIout | {24 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		stg_37 : 2
		tmp_9 : 1
		coefs_addr : 2
		coefs_load : 3
		tmp_14 : 1
		icmp : 2
		stg_43 : 3
	State 3
		tmp_11 : 1
		p_y_M_imag_V_read_assign : 1
		tmp_1 : 2
		tmp_2 : 1
		tmp_3 : 2
		tmp_5 : 1
		tmp1_i_cast : 3
		tmp_2_i_cast : 3
		tmp_1_i_cast : 3
		tmp_3_i_cast : 3
		absI_V : 1
		tmp_s : 2
		p_Val2_4 : 1
	State 4
		tmp_6 : 1
		OP1_V_cast : 1
		OP2_V_cast : 2
		p_Val2_5 : 3
	State 5
	State 6
	State 7
	State 8
	State 9
		p_Val2_s : 1
		p_r_M_real_V : 2
		p_Val2_2 : 1
		p_r_M_imag_V : 2
	State 10
		stg_106 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		tmp_7 : 1
		p_Val2_7 : 2
		summation_cfo_I_V : 3
		empty_39 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		exp_V : 1
		exp_V_2 : 2
		p_Result_s : 3
		dp : 4
		p_0_i : 5
		stg_137 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|  sitofp  |            grp_fu_199           |    0    |   340   |   554   |
|----------|---------------------------------|---------|---------|---------|
|          |            i_1_fu_209           |    0    |    0    |    12   |
|    add   |         p_Val2_2_fu_371         |    0    |    0    |    63   |
|          |     summation_cfo_I_V_fu_408    |    0    |    0    |    64   |
|          |          exp_V_2_fu_433         |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|    sub   |          absI_V_fu_312          |    0    |    0    |    32   |
|          |         p_Val2_s_fu_355         |    0    |    0    |    63   |
|----------|---------------------------------|---------|---------|---------|
|          |         exitcond_fu_203         |    0    |    0    |    12   |
|   icmp   |           icmp_fu_230           |    0    |    0    |    2    |
|          |           tmp_8_fu_414          |    0    |    0    |    70   |
|----------|---------------------------------|---------|---------|---------|
|  select  |           tmp_s_fu_318          |    0    |    0    |    32   |
|          |           p_0_i_fu_455          |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_280           |    4    |    0    |    0    |
|          |            grp_fu_286           |    4    |    0    |    0    |
|    mul   |            grp_fu_292           |    4    |    0    |    0    |
|          |            grp_fu_298           |    4    |    0    |    0    |
|          |            grp_fu_349           |    10   |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   read   |    input_xk1_read_read_fu_112   |    0    |    0    |    0    |
|          |    input_xk2_read_read_fu_118   |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |       stg_64_write_fu_124       |    0    |    0    |    0    |
|          |       stg_137_write_fu_132      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |           tmp_9_fu_215          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_14_fu_220          |    0    |    0    |    0    |
|          | p_x_M_imag_V_read_assign_fu_240 |    0    |    0    |    0    |
|          | p_y_M_imag_V_read_assign_fu_254 |    0    |    0    |    0    |
|partselect|       p_r_M_real_V_fu_361       |    0    |    0    |    0    |
|          |       p_r_M_imag_V_fu_377       |    0    |    0    |    0    |
|          |           tmp_7_fu_394          |    0    |    0    |    0    |
|          |           exp_V_fu_423          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |         p_Val2_3_fu_236         |    0    |    0    |    0    |
|          |          tmp_11_fu_250          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_1_fu_264          |    0    |    0    |    0    |
|          |           tmp_2_fu_268          |    0    |    0    |    0    |
|          |           tmp_3_fu_272          |    0    |    0    |    0    |
|   sext   |           tmp_5_fu_276          |    0    |    0    |    0    |
|          |        OP1_V_cast_fu_341        |    0    |    0    |    0    |
|          |        OP2_V_cast_fu_345        |    0    |    0    |    0    |
|          |         p_Val2_7_fu_404         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|          tmp_13_fu_304          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_4_fu_326          |    0    |    0    |    0    |
|bitconcatenate|           tmp_6_fu_333          |    0    |    0    |    0    |
|          | output_xk1_M_imag_V_addr_fu_387 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  partset |        p_Result_s_fu_439        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    26   |   340   |   944   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    OP1_V_cast_reg_521   |   106  |
|    OP2_V_cast_reg_526   |   106  |
|    coefs_addr_reg_478   |   11   |
| coefs_cfo_V_addr_reg_516|   11   |
|       dp_1_reg_551      |   32   |
|     exitcond_reg_463    |    1   |
|       i_1_reg_467       |   12   |
|        i_reg_187        |   12   |
|       icmp_reg_483      |    1   |
|     p_Val2_6_reg_175    |   64   |
|   p_r_M_imag_V_reg_536  |   32   |
|   p_r_M_real_V_reg_531  |   32   |
|summation_cfo_I_V_reg_541|   64   |
|      tmp_1_reg_487      |   63   |
|      tmp_2_reg_493      |   63   |
|      tmp_3_reg_499      |   63   |
|      tmp_5_reg_505      |   63   |
|      tmp_8_reg_546      |    1   |
|      tmp_9_reg_472      |   64   |
|      tmp_s_reg_511      |   32   |
+-------------------------+--------+
|          Total          |   833  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_146 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_158 |  p0  |   2  |  11  |   22   ||    11   |
|  p_Val2_6_reg_175 |  p0  |   2  |  64  |   128  ||    64   |
|     grp_fu_280    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_280    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_286    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_286    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_292    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_292    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_298    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_298    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_349    |  p0  |   2  |  53  |   106  ||    53   |
|     grp_fu_349    |  p1  |   2  |  53  |   106  ||    53   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   896  ||  11.596 ||   448   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   26   |    -   |   340  |   944  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   448  |
|  Register |    -   |    -   |   833  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   26   |   11   |  1173  |  1392  |
+-----------+--------+--------+--------+--------+
