"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[9261],{4474:(t,e,n)=>{n.r(e),n.d(e,{assets:()=>i,contentTitle:()=>c,default:()=>d,frontMatter:()=>s,metadata:()=>o,toc:()=>u});const o=JSON.parse('{"id":"projects/project-mcu-datalogger/layout-outline-constraints","title":"Layout 2 - Outline and Constraints","description":"","source":"@site/docs/09_projects/02_project-mcu-datalogger/layout-outline-constraints.md","sourceDirName":"09_projects/02_project-mcu-datalogger","slug":"/projects/project-mcu-datalogger/layout-outline-constraints","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/layout-outline-constraints","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/tree/edit/main/webpage/docs/09_projects/02_project-mcu-datalogger/layout-outline-constraints.md","tags":[],"version":"current","frontMatter":{},"sidebar":"projectsSidebar","previous":{"title":"Git, setup in a 2-layer PCB branch","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/git-2layer-branch"},"next":{"title":"Layout 1 - Setup","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/layout-setup"}}');var r=n(4848),a=n(8453);const s={},c="Layout 2 - Outline and Constraints",i={},u=[];function l(t){const e={h1:"h1",header:"header",...(0,a.R)(),...t.components};return(0,r.jsx)(e.header,{children:(0,r.jsx)(e.h1,{id:"layout-2---outline-and-constraints",children:"Layout 2 - Outline and Constraints"})})}function d(t={}){const{wrapper:e}={...(0,a.R)(),...t.components};return e?(0,r.jsx)(e,{...t,children:(0,r.jsx)(l,{...t})}):l(t)}},8453:(t,e,n)=>{n.d(e,{R:()=>s,x:()=>c});var o=n(6540);const r={},a=o.createContext(r);function s(t){const e=o.useContext(a);return o.useMemo((function(){return"function"==typeof t?t(e):{...e,...t}}),[e,t])}function c(t){let e;return e=t.disableParentContext?"function"==typeof t.components?t.components(r):t.components||r:s(t.components),o.createElement(a.Provider,{value:e},t.children)}}}]);