$date
	Wed Oct 29 22:59:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module NextPCMux_tb $end
$var wire 32 ! next_pc [31:0] $end
$var reg 32 " branch_target [31:0] $end
$var reg 32 # pc_plus4 [31:0] $end
$var reg 1 $ sel $end
$var integer 32 % errors [31:0] $end
$var integer 32 & tests [31:0] $end
$scope module dut $end
$var wire 32 ' branch_target [31:0] $end
$var wire 32 ( pc_plus4 [31:0] $end
$var wire 1 $ sel $end
$var reg 32 ) next_pc [31:0] $end
$upscope $end
$scope task check_result $end
$var reg 32 * branch_val [31:0] $end
$var reg 32 + expected [31:0] $end
$var reg 32 , pc4_val [31:0] $end
$var reg 1 - sel_val $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x-
bx ,
bx +
bx *
b0 )
b0 (
b0 '
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#10
b100 !
b100 )
b1000000000000 "
b1000000000000 '
b100 #
b100 (
b1 &
b100 +
0-
b1000000000000 *
b100 ,
#20
b1000000000000 !
b1000000000000 )
1$
b1000 #
b1000 (
b10 &
b1000000000000 +
1-
b1000 ,
#30
b100000100 !
b100000100 )
0$
b10000000000000 "
b10000000000000 '
b100000100 #
b100000100 (
b11 &
b100000100 +
0-
b10000000000000 *
b100000100 ,
#40
b100000000 !
b100000000 )
1$
b100000000 "
b100000000 '
b1000000100 #
b1000000100 (
b100 &
b100000000 +
1-
b100000000 *
b1000000100 ,
#50
b1111111111111111111111110100 !
b1111111111111111111111110100 )
0$
b0 "
b0 '
b1111111111111111111111110100 #
b1111111111111111111111110100 (
b101 &
b1111111111111111111111110100 +
0-
b0 *
b1111111111111111111111110100 ,
#60
b10000000000000000000000000000 !
b10000000000000000000000000000 )
1$
b10000000000000000000000000000 "
b10000000000000000000000000000 '
b10100 #
b10100 (
b110 &
b10000000000000000000000000000 +
1-
b10000000000000000000000000000 *
b10100 ,
#70
b0 !
b0 )
0$
b10100000000 "
b10100000000 '
b0 #
b0 (
b111 &
b0 +
0-
b10100000000 *
b0 ,
#80
1$
b0 "
b0 '
b101010111100 #
b101010111100 (
b1000 &
1-
b0 *
b101010111100 ,
#90
