module Exp02Task04 (clk , clr , q);

input clk,clr;
output reg [3:0]q;
assign q = 4'b1000;
always @(posedge clk)
   if(clr)
		q = 4'b1000;
	else
		begin
			q[3]<=q[0];
			q[2]<=q[3];
			q[1]<=q[2];
			q[0]<=q[1];
		end
endmodule