Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Feb 21 19:38:49 2024
| Host         : d4m14n running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: div/clk_d_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.570        0.000                      0                  144        0.167        0.000                      0                  144        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             6.570        0.000                      0                  144        0.167        0.000                      0                  144        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.570ns  (required time - arrival time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.609ns (22.338%)  route 2.117ns (77.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.716     5.319    deb2/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  deb2/out_signal_enable_reg/Q
                         net (fo=38, routed)          1.149     6.924    deb2/deb_reset
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.153     7.077 r  deb2/number[31]_i_1/O
                         net (fo=32, routed)          0.968     8.045    deb2_n_31
    SLICE_X0Y87          FDRE                                         r  number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  number_reg[1]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.632    14.615    number_reg[1]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  6.570    

Slack (MET) :             6.570ns  (required time - arrival time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.609ns (22.338%)  route 2.117ns (77.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.716     5.319    deb2/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  deb2/out_signal_enable_reg/Q
                         net (fo=38, routed)          1.149     6.924    deb2/deb_reset
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.153     7.077 r  deb2/number[31]_i_1/O
                         net (fo=32, routed)          0.968     8.045    deb2_n_31
    SLICE_X0Y87          FDRE                                         r  number_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  number_reg[2]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.632    14.615    number_reg[2]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  6.570    

Slack (MET) :             6.570ns  (required time - arrival time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.609ns (22.338%)  route 2.117ns (77.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.716     5.319    deb2/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  deb2/out_signal_enable_reg/Q
                         net (fo=38, routed)          1.149     6.924    deb2/deb_reset
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.153     7.077 r  deb2/number[31]_i_1/O
                         net (fo=32, routed)          0.968     8.045    deb2_n_31
    SLICE_X0Y87          FDRE                                         r  number_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  number_reg[5]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.632    14.615    number_reg[5]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  6.570    

Slack (MET) :             6.570ns  (required time - arrival time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.609ns (22.338%)  route 2.117ns (77.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.716     5.319    deb2/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  deb2/out_signal_enable_reg/Q
                         net (fo=38, routed)          1.149     6.924    deb2/deb_reset
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.153     7.077 r  deb2/number[31]_i_1/O
                         net (fo=32, routed)          0.968     8.045    deb2_n_31
    SLICE_X0Y87          FDRE                                         r  number_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  number_reg[6]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.632    14.615    number_reg[6]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  6.570    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.609ns (22.374%)  route 2.113ns (77.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.716     5.319    deb2/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  deb2/out_signal_enable_reg/Q
                         net (fo=38, routed)          1.149     6.924    deb2/deb_reset
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.153     7.077 r  deb2/number[31]_i_1/O
                         net (fo=32, routed)          0.964     8.041    deb2_n_31
    SLICE_X1Y87          FDRE                                         r  number_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  number_reg[10]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.632    14.615    number_reg[10]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.609ns (22.374%)  route 2.113ns (77.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.716     5.319    deb2/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  deb2/out_signal_enable_reg/Q
                         net (fo=38, routed)          1.149     6.924    deb2/deb_reset
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.153     7.077 r  deb2/number[31]_i_1/O
                         net (fo=32, routed)          0.964     8.041    deb2_n_31
    SLICE_X1Y87          FDRE                                         r  number_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  number_reg[13]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.632    14.615    number_reg[13]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.609ns (22.374%)  route 2.113ns (77.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.716     5.319    deb2/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  deb2/out_signal_enable_reg/Q
                         net (fo=38, routed)          1.149     6.924    deb2/deb_reset
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.153     7.077 r  deb2/number[31]_i_1/O
                         net (fo=32, routed)          0.964     8.041    deb2_n_31
    SLICE_X1Y87          FDRE                                         r  number_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  number_reg[14]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.632    14.615    number_reg[14]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.609ns (22.374%)  route 2.113ns (77.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.716     5.319    deb2/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  deb2/out_signal_enable_reg/Q
                         net (fo=38, routed)          1.149     6.924    deb2/deb_reset
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.153     7.077 r  deb2/number[31]_i_1/O
                         net (fo=32, routed)          0.964     8.041    deb2_n_31
    SLICE_X1Y87          FDRE                                         r  number_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  number_reg[17]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.632    14.615    number_reg[17]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.609ns (22.374%)  route 2.113ns (77.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.716     5.319    deb2/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  deb2/out_signal_enable_reg/Q
                         net (fo=38, routed)          1.149     6.924    deb2/deb_reset
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.153     7.077 r  deb2/number[31]_i_1/O
                         net (fo=32, routed)          0.964     8.041    deb2_n_31
    SLICE_X1Y87          FDRE                                         r  number_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  number_reg[18]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.632    14.615    number_reg[18]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.609ns (22.374%)  route 2.113ns (77.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.716     5.319    deb2/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  deb2/out_signal_enable_reg/Q
                         net (fo=38, routed)          1.149     6.924    deb2/deb_reset
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.153     7.077 r  deb2/number[31]_i_1/O
                         net (fo=32, routed)          0.964     8.041    deb2_n_31
    SLICE_X1Y87          FDRE                                         r  number_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  number_reg[21]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.632    14.615    number_reg[21]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  6.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.882%)  route 0.098ns (34.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  number_reg[5]/Q
                         net (fo=2, routed)           0.098     1.759    deb2/number[5]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.048     1.807 r  deb2/number[9]_i_1/O
                         net (fo=1, routed)           0.000     1.807    deb2_n_24
    SLICE_X1Y87          FDRE                                         r  number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  number_reg[9]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.107     1.640    number_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 div/cntr/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cntr/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.599     1.518    div/cntr/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  div/cntr/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  div/cntr/cnt_reg[3]/Q
                         net (fo=5, routed)           0.086     1.745    div/cntr/cnt_reg[3]
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.045     1.790 r  div/cntr/cnt[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.790    div/cntr/cnt[5]
    SLICE_X5Y86          FDRE                                         r  div/cntr/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.869     2.034    div/cntr/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  div/cntr/cnt_reg[5]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.092     1.623    div/cntr/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 deb1/cntr/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/cntr/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.598     1.517    deb1/cntr/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  deb1/cntr/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  deb1/cntr/cnt_reg[0]/Q
                         net (fo=7, routed)           0.132     1.790    deb1/cntr/cnt_reg[0]
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.048     1.838 r  deb1/cntr/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    deb1/cntr/cnt__0[2]
    SLICE_X6Y83          FDRE                                         r  deb1/cntr/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.867     2.032    deb1/cntr/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  deb1/cntr/cnt_reg[2]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.131     1.661    deb1/cntr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 deb1/cntr/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/cntr/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.598     1.517    deb1/cntr/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  deb1/cntr/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  deb1/cntr/cnt_reg[0]/Q
                         net (fo=7, routed)           0.136     1.794    deb1/cntr/cnt_reg[0]
    SLICE_X6Y83          LUT5 (Prop_lut5_I2_O)        0.048     1.842 r  deb1/cntr/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.842    deb1/cntr/cnt__0[4]
    SLICE_X6Y83          FDRE                                         r  deb1/cntr/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.867     2.032    deb1/cntr/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  deb1/cntr/cnt_reg[4]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.131     1.661    deb1/cntr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 deb1/cntr/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/cntr/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.598     1.517    deb1/cntr/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  deb1/cntr/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  deb1/cntr/cnt_reg[0]/Q
                         net (fo=7, routed)           0.132     1.790    deb1/cntr/cnt_reg[0]
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.835 r  deb1/cntr/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.835    deb1/cntr/cnt__0[1]
    SLICE_X6Y83          FDRE                                         r  deb1/cntr/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.867     2.032    deb1/cntr/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  deb1/cntr/cnt_reg[1]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.120     1.650    deb1/cntr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 deb1/cntr/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/cntr/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.598     1.517    deb1/cntr/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  deb1/cntr/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  deb1/cntr/cnt_reg[0]/Q
                         net (fo=7, routed)           0.136     1.794    deb1/cntr/cnt_reg[0]
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.045     1.839 r  deb1/cntr/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    deb1/cntr/cnt__0[3]
    SLICE_X6Y83          FDRE                                         r  deb1/cntr/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.867     2.032    deb1/cntr/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  deb1/cntr/cnt_reg[3]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.121     1.651    deb1/cntr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.363%)  route 0.172ns (47.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.598     1.517    deb2/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  deb2/out_signal_enable_reg/Q
                         net (fo=38, routed)          0.172     1.830    deb2/deb_reset
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.048     1.878 r  deb2/number[24]_i_1/O
                         net (fo=1, routed)           0.000     1.878    deb2_n_9
    SLICE_X2Y84          FDRE                                         r  number_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  number_reg[24]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.131     1.687    number_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 deb1/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mask_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.428%)  route 0.179ns (48.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.599     1.518    deb1/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  deb1/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  deb1/out_signal_enable_reg/Q
                         net (fo=10, routed)          0.179     1.838    deb1/deb_en
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.048     1.886 r  deb1/mask[2]_i_1/O
                         net (fo=1, routed)           0.000     1.886    deb1_n_6
    SLICE_X2Y85          FDRE                                         r  mask_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  mask_reg[2]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.131     1.688    mask_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.964%)  route 0.172ns (48.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.598     1.517    deb2/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  deb2/out_signal_enable_reg/Q
                         net (fo=38, routed)          0.172     1.830    deb2/deb_reset
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.045     1.875 r  deb2/number[23]_i_1/O
                         net (fo=1, routed)           0.000     1.875    deb2_n_10
    SLICE_X2Y84          FDRE                                         r  number_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  number_reg[23]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120     1.676    number_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 deb1/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mask_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.875%)  route 0.183ns (49.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.599     1.518    deb1/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  deb1/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  deb1/out_signal_enable_reg/Q
                         net (fo=10, routed)          0.183     1.842    deb2/deb_en
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.048     1.890 r  deb2/mask[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    deb2_n_30
    SLICE_X2Y85          FDRE                                         r  mask_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  mask_reg[0]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.133     1.690    mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     mask_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     mask_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     mask_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     mask_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     mask_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     mask_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     mask_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     mask_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     number_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     mask_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     mask_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     mask_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     mask_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     mask_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     mask_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     mask_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     mask_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     mask_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     mask_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     mask_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     mask_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     mask_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     mask_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     mask_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     mask_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     mask_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     mask_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     mask_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     mask_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led/digit_pos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 4.735ns (48.458%)  route 5.036ns (51.542%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[1]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led/digit_pos_reg[1]/Q
                         net (fo=18, routed)          1.210     1.728    led/digit_pos[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.124     1.852 r  led/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.852    led/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     2.069 r  led/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.907     2.977    led/sel0[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.299     3.276 r  led/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.919     6.194    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.771 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.771    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.642ns  (logic 4.944ns (51.277%)  route 4.698ns (48.723%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[1]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led/digit_pos_reg[1]/Q
                         net (fo=18, routed)          1.210     1.728    led/digit_pos[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.124     1.852 r  led/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.852    led/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     2.069 r  led/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.900     2.969    led/sel0[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.327     3.296 r  led/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.588     5.884    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     9.642 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.642    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.591ns  (logic 4.713ns (49.147%)  route 4.877ns (50.853%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[1]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led/digit_pos_reg[1]/Q
                         net (fo=18, routed)          1.210     1.728    led/digit_pos[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.124     1.852 r  led/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.852    led/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     2.069 r  led/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.900     2.969    led/sel0[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.299     3.268 r  led/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.767     6.035    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.591 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.591    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.587ns  (logic 4.291ns (44.753%)  route 5.296ns (55.246%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[2]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  led/digit_pos_reg[2]/Q
                         net (fo=13, routed)          0.749     1.227    led/digit_pos[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I3_O)        0.295     1.522 r  led/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.548     6.069    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.587 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.587    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.582ns  (logic 4.949ns (51.648%)  route 4.633ns (48.352%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[1]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led/digit_pos_reg[1]/Q
                         net (fo=18, routed)          1.210     1.728    led/digit_pos[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.124     1.852 r  led/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.852    led/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     2.069 r  led/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.907     2.977    led/sel0[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.327     3.304 r  led/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.515     5.819    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763     9.582 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.582    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.920ns  (logic 4.928ns (55.252%)  route 3.991ns (44.748%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[1]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led/digit_pos_reg[1]/Q
                         net (fo=18, routed)          1.085     1.603    led/digit_pos[1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     1.727 r  led/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.727    led/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     1.944 r  led/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.038     2.982    led/sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.329     3.311 r  led/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.868     5.179    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740     8.920 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.920    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.907ns  (logic 4.692ns (52.673%)  route 4.215ns (47.327%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[1]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led/digit_pos_reg[1]/Q
                         net (fo=18, routed)          1.085     1.603    led/digit_pos[1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     1.727 r  led/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.727    led/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     1.944 r  led/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.040     2.984    led/sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.299     3.283 r  led/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.091     5.373    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.907 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.907    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.900ns  (logic 4.651ns (52.259%)  route 4.249ns (47.741%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[1]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led/digit_pos_reg[1]/Q
                         net (fo=18, routed)          1.085     1.603    led/digit_pos[1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     1.727 r  led/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.727    led/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     1.944 r  led/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.038     2.982    led/sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.299     3.281 r  led/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.126     5.407    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.900 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.900    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.227ns  (logic 4.562ns (55.459%)  route 3.664ns (44.541%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[2]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  led/digit_pos_reg[2]/Q
                         net (fo=13, routed)          0.749     1.227    led/digit_pos[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I3_O)        0.323     1.550 r  led/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.915     4.465    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761     8.227 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.227    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 4.347ns (54.374%)  route 3.648ns (45.626%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[2]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  led/digit_pos_reg[2]/Q
                         net (fo=13, routed)          0.849     1.327    led/digit_pos[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.295     1.622 r  led/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.799     4.421    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.995 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.995    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led/digit_pos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/digit_pos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.207ns (51.077%)  route 0.198ns (48.923%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[1]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led/digit_pos_reg[1]/Q
                         net (fo=18, routed)          0.198     0.362    led/digit_pos[1]
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.043     0.405 r  led/digit_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.405    led/digit_pos[2]_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  led/digit_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/digit_pos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.317%)  route 0.198ns (48.683%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[1]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led/digit_pos_reg[1]/Q
                         net (fo=18, routed)          0.198     0.362    led/digit_pos[1]
    SLICE_X2Y86          LUT2 (Prop_lut2_I1_O)        0.045     0.407 r  led/digit_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    led/p_0_in[1]
    SLICE_X2Y86          FDRE                                         r  led/digit_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/digit_pos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.209ns (43.848%)  route 0.268ns (56.152%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[0]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  led/digit_pos_reg[0]/Q
                         net (fo=19, routed)          0.268     0.432    led/digit_pos[0]
    SLICE_X2Y86          LUT1 (Prop_lut1_I0_O)        0.045     0.477 r  led/digit_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.477    led/p_0_in[0]
    SLICE_X2Y86          FDRE                                         r  led/digit_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.460ns (73.691%)  route 0.521ns (26.309%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[1]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led/digit_pos_reg[1]/Q
                         net (fo=18, routed)          0.171     0.335    led/digit_pos[1]
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.045     0.380 r  led/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.350     0.730    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     1.981 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.981    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.445ns (63.637%)  route 0.826ns (36.363%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[0]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  led/digit_pos_reg[0]/Q
                         net (fo=19, routed)          0.296     0.460    led/digit_pos[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.045     0.505 r  led/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.530     1.035    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.271 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.271    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.532ns (66.849%)  route 0.760ns (33.151%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[1]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led/digit_pos_reg[1]/Q
                         net (fo=18, routed)          0.171     0.335    led/digit_pos[1]
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.049     0.384 r  led/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.589     0.973    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     2.292 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.292    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.516ns (63.267%)  route 0.880ns (36.733%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[0]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led/digit_pos_reg[0]/Q
                         net (fo=19, routed)          0.296     0.460    led/digit_pos[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.051     0.511 r  led/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.584     1.095    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.301     2.397 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.397    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.688ns (67.130%)  route 0.827ns (32.870%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[0]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led/digit_pos_reg[0]/Q
                         net (fo=19, routed)          0.242     0.406    led/digit_pos[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.045     0.451 r  led/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     0.451    led/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.513 r  led/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.178     0.691    led/sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.114     0.805 r  led/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.406     1.212    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     2.515 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.515    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.573ns (62.469%)  route 0.945ns (37.531%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[0]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led/digit_pos_reg[0]/Q
                         net (fo=19, routed)          0.242     0.406    led/digit_pos[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.045     0.451 r  led/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     0.451    led/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.513 r  led/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.178     0.691    led/sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.108     0.799 r  led/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.525     1.324    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.519 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.519    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.613ns (63.050%)  route 0.946ns (36.950%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  led/digit_pos_reg[0]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led/digit_pos_reg[0]/Q
                         net (fo=19, routed)          0.242     0.406    led/digit_pos[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.045     0.451 f  led/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     0.451    led/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.513 f  led/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.175     0.688    led/sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.108     0.796 r  led/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.529     1.325    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.559 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.559    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 number_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.838ns  (logic 4.673ns (47.500%)  route 5.165ns (52.500%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  number_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  number_reg[17]/Q
                         net (fo=2, routed)           1.267     7.047    led/number[17]
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.171 r  led/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.171    led/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     7.388 r  led/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.979     8.367    led/sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.299     8.666 r  led/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.919    11.585    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.162 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.162    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.719ns  (logic 4.882ns (50.236%)  route 4.836ns (49.764%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  number_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  number_reg[17]/Q
                         net (fo=2, routed)           1.267     7.047    led/number[17]
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.171 r  led/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.171    led/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     7.388 r  led/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.981     8.369    led/sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.327     8.696 r  led/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.588    11.284    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    15.042 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.042    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.667ns  (logic 4.651ns (48.117%)  route 5.016ns (51.883%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  number_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  number_reg[17]/Q
                         net (fo=2, routed)           1.267     7.047    led/number[17]
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.171 r  led/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.171    led/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     7.388 r  led/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.981     8.369    led/sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.299     8.668 r  led/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.767    11.435    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.991 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.991    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.648ns  (logic 4.887ns (50.650%)  route 4.761ns (49.350%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  number_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  number_reg[17]/Q
                         net (fo=2, routed)           1.267     7.047    led/number[17]
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.171 r  led/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.171    led/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     7.388 r  led/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.979     8.367    led/sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.327     8.694 r  led/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.515    11.209    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    14.972 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.972    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.268ns  (logic 4.236ns (45.700%)  route 5.033ns (54.300%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  mask_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  mask_reg[6]/Q
                         net (fo=3, routed)           0.485     6.227    led/Q[6]
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.299     6.526 r  led/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.548    11.073    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.591 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.591    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.107ns  (logic 4.861ns (53.379%)  route 4.246ns (46.621%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  number_reg[2]/Q
                         net (fo=2, routed)           1.340     7.119    led/number[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.243 r  led/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.243    led/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.212     7.455 r  led/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.038     8.494    led/sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.329     8.823 r  led/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.868    10.691    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    14.431 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.431    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.094ns  (logic 4.625ns (50.850%)  route 4.470ns (49.150%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  number_reg[2]/Q
                         net (fo=2, routed)           1.340     7.119    led/number[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.243 r  led/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.243    led/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.212     7.455 r  led/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.040     8.495    led/sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.299     8.794 r  led/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.091    10.885    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.418 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.418    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.088ns  (logic 4.584ns (50.443%)  route 4.504ns (49.557%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  number_reg[2]/Q
                         net (fo=2, routed)           1.340     7.119    led/number[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.243 r  led/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.243    led/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.212     7.455 r  led/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.038     8.494    led/sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.299     8.793 r  led/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.126    10.918    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.411 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.411    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.153ns  (logic 4.369ns (53.594%)  route 3.783ns (46.406%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  mask_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  mask_reg[7]/Q
                         net (fo=2, routed)           0.868     6.647    led/Q[7]
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.152     6.799 r  led/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.915     9.714    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    13.475 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.475    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.743ns  (logic 4.347ns (56.143%)  route 3.396ns (43.857%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  mask_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.478     5.801 r  mask_reg[2]/Q
                         net (fo=3, routed)           0.597     6.398    led/Q[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.295     6.693 r  led/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.799     9.492    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.066 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.066    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.478ns (70.458%)  route 0.620ns (29.542%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  mask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  mask_reg[4]/Q
                         net (fo=3, routed)           0.270     1.917    led/Q[4]
    SLICE_X3Y85          LUT4 (Prop_lut4_I0_O)        0.099     2.016 r  led/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.350     2.366    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.617 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.617    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.445ns (64.114%)  route 0.809ns (35.886%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  mask_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  mask_reg[1]/Q
                         net (fo=3, routed)           0.279     1.963    led/Q[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.045     2.008 r  led/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.530     2.537    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.774 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.774    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.503ns (66.492%)  route 0.758ns (33.508%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  mask_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mask_reg[5]/Q
                         net (fo=3, routed)           0.169     1.829    led/Q[5]
    SLICE_X3Y85          LUT4 (Prop_lut4_I0_O)        0.043     1.872 r  led/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.589     2.461    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     3.780 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.780    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.668ns (71.836%)  route 0.654ns (28.164%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  number_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  number_reg[25]/Q
                         net (fo=2, routed)           0.070     1.730    led/number[25]
    SLICE_X0Y86          LUT6 (Prop_lut6_I1_O)        0.045     1.775 r  led/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.775    led/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.065     1.840 r  led/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.178     2.018    led/sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.114     2.132 r  led/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.538    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     3.841 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.841    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.553ns (66.781%)  route 0.773ns (33.219%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  number_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  number_reg[25]/Q
                         net (fo=2, routed)           0.070     1.730    led/number[25]
    SLICE_X0Y86          LUT6 (Prop_lut6_I1_O)        0.045     1.775 r  led/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.775    led/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.065     1.840 r  led/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.178     2.018    led/sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.108     2.126 r  led/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.525     2.651    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.845 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.845    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.593ns (67.336%)  route 0.773ns (32.664%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  number_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  number_reg[25]/Q
                         net (fo=2, routed)           0.070     1.730    led/number[25]
    SLICE_X0Y86          LUT6 (Prop_lut6_I1_O)        0.045     1.775 f  led/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.775    led/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.065     1.840 f  led/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.175     2.015    led/sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.108     2.123 r  led/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.529     2.651    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.886 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.886    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.510ns (63.059%)  route 0.884ns (36.941%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  mask_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mask_reg[3]/Q
                         net (fo=3, routed)           0.203     1.863    led/Q[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.049     1.912 r  led/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.681     2.594    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     3.914 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.914    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.521ns (59.202%)  route 1.048ns (40.798%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  mask_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.148     1.667 r  mask_reg[2]/Q
                         net (fo=3, routed)           0.196     1.863    led/Q[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.098     1.961 r  led/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.852     2.813    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.088 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.088    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.510ns (58.471%)  route 1.073ns (41.529%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  mask_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  mask_reg[0]/Q
                         net (fo=3, routed)           0.488     2.172    led/Q[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.045     2.217 r  led/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.584     2.801    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.301     4.102 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.102    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.678ns  (logic 1.672ns (62.424%)  route 1.006ns (37.576%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  number_reg[4]/Q
                         net (fo=2, routed)           0.064     1.724    led/number[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  led/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.769    led/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y84          MUXF7 (Prop_muxf7_I0_O)      0.062     1.831 r  led/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.241     2.072    led/sel0[0]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.106     2.178 r  led/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.702     2.880    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     4.198 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.198    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit[0]
                            (input port)
  Destination:            number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.842ns  (logic 1.478ns (51.990%)  route 1.364ns (48.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  digit[0] (IN)
                         net (fo=0)                   0.000     0.000    digit[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  digit_IBUF[0]_inst/O
                         net (fo=1, routed)           1.364     2.842    digit_IBUF[0]
    SLICE_X0Y84          FDRE                                         r  number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.599     5.022    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  number_reg[0]/C

Slack:                    inf
  Source:                 digit[3]
                            (input port)
  Destination:            number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.789ns  (logic 1.477ns (52.954%)  route 1.312ns (47.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  digit[3] (IN)
                         net (fo=0)                   0.000     0.000    digit[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  digit_IBUF[3]_inst/O
                         net (fo=1, routed)           1.312     2.789    digit_IBUF[3]
    SLICE_X1Y84          FDRE                                         r  number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.599     5.022    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  number_reg[3]/C

Slack:                    inf
  Source:                 digit[1]
                            (input port)
  Destination:            number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.599ns  (logic 1.480ns (56.932%)  route 1.119ns (43.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  digit[1] (IN)
                         net (fo=0)                   0.000     0.000    digit[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  digit_IBUF[1]_inst/O
                         net (fo=1, routed)           1.119     2.599    digit_IBUF[1]
    SLICE_X0Y87          FDRE                                         r  number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  number_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb2/sinc/a_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.529ns  (logic 1.467ns (58.024%)  route 1.062ns (41.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.062     2.529    deb2/sinc/reset_IBUF
    SLICE_X4Y81          FDRE                                         r  deb2/sinc/a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.593     5.016    deb2/sinc/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  deb2/sinc/a_reg/C

Slack:                    inf
  Source:                 en_button
                            (input port)
  Destination:            deb1/sinc/a_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.389ns  (logic 1.477ns (61.805%)  route 0.913ns (38.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en_button (IN)
                         net (fo=0)                   0.000     0.000    en_button
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_button_IBUF_inst/O
                         net (fo=1, routed)           0.913     2.389    deb1/sinc/en_button_IBUF
    SLICE_X2Y82          FDRE                                         r  deb1/sinc/a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.597     5.020    deb1/sinc/clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  deb1/sinc/a_reg/C

Slack:                    inf
  Source:                 digit[2]
                            (input port)
  Destination:            number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.373ns  (logic 1.485ns (62.587%)  route 0.888ns (37.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  digit[2] (IN)
                         net (fo=0)                   0.000     0.000    digit[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  digit_IBUF[2]_inst/O
                         net (fo=1, routed)           0.888     2.373    digit_IBUF[2]
    SLICE_X0Y87          FDRE                                         r  number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  number_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit[2]
                            (input port)
  Destination:            number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.253ns (42.459%)  route 0.343ns (57.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  digit[2] (IN)
                         net (fo=0)                   0.000     0.000    digit[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  digit_IBUF[2]_inst/O
                         net (fo=1, routed)           0.343     0.596    digit_IBUF[2]
    SLICE_X0Y87          FDRE                                         r  number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  number_reg[2]/C

Slack:                    inf
  Source:                 en_button
                            (input port)
  Destination:            deb1/sinc/a_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.244ns (40.340%)  route 0.362ns (59.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en_button (IN)
                         net (fo=0)                   0.000     0.000    en_button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  en_button_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.606    deb1/sinc/en_button_IBUF
    SLICE_X2Y82          FDRE                                         r  deb1/sinc/a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.869     2.034    deb1/sinc/clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  deb1/sinc/a_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb2/sinc/a_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.235ns (36.441%)  route 0.411ns (63.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.411     0.646    deb2/sinc/reset_IBUF
    SLICE_X4Y81          FDRE                                         r  deb2/sinc/a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.865     2.030    deb2/sinc/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  deb2/sinc/a_reg/C

Slack:                    inf
  Source:                 digit[1]
                            (input port)
  Destination:            number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.247ns (35.463%)  route 0.450ns (64.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  digit[1] (IN)
                         net (fo=0)                   0.000     0.000    digit[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  digit_IBUF[1]_inst/O
                         net (fo=1, routed)           0.450     0.698    digit_IBUF[1]
    SLICE_X0Y87          FDRE                                         r  number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  number_reg[1]/C

Slack:                    inf
  Source:                 digit[3]
                            (input port)
  Destination:            number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.245ns (31.199%)  route 0.540ns (68.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  digit[3] (IN)
                         net (fo=0)                   0.000     0.000    digit[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  digit_IBUF[3]_inst/O
                         net (fo=1, routed)           0.540     0.785    digit_IBUF[3]
    SLICE_X1Y84          FDRE                                         r  number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  number_reg[3]/C

Slack:                    inf
  Source:                 digit[0]
                            (input port)
  Destination:            number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.245ns (30.684%)  route 0.554ns (69.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  digit[0] (IN)
                         net (fo=0)                   0.000     0.000    digit[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  digit_IBUF[0]_inst/O
                         net (fo=1, routed)           0.554     0.800    digit_IBUF[0]
    SLICE_X0Y84          FDRE                                         r  number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  number_reg[0]/C





