#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec 10 17:01:40 2025
# Process ID: 25312
# Current directory: C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.runs/synth_1
# Command line: vivado.exe -log top_lcd_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_lcd_test.tcl
# Log file: C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.runs/synth_1/top_lcd_test.vds
# Journal file: C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_lcd_test.tcl -notrace
Command: synth_design -top top_lcd_test -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1099.605 ; gain = 236.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_lcd_test' [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:1]
	Parameter H_DISP bound to: 480 - type: integer 
	Parameter V_DISP bound to: 800 - type: integer 
	Parameter C_TRANSPARENT bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'nt35510_lcd_driver' [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/nt35510_lcd_driver.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter S_HARD_RESET bound to: 0 - type: integer 
	Parameter S_DELAY bound to: 1 - type: integer 
	Parameter S_INIT_ADDR bound to: 2 - type: integer 
	Parameter S_INIT_DATA bound to: 3 - type: integer 
	Parameter S_WR_PULSE bound to: 4 - type: integer 
	Parameter S_IDLE bound to: 5 - type: integer 
	Parameter S_PIXEL_SETUP bound to: 6 - type: integer 
	Parameter S_NEXT_INDEX bound to: 7 - type: integer 
	Parameter S_PIXEL_HIGH bound to: 6 - type: integer 
	Parameter S_PIXEL_LOW bound to: 8 - type: integer 
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000110 is unreachable [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/nt35510_lcd_driver.v:476]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/nt35510_lcd_driver.v:476]
WARNING: [Synth 8-5788] Register delay_target_reg in module nt35510_lcd_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/nt35510_lcd_driver.v:486]
INFO: [Synth 8-6155] done synthesizing module 'nt35510_lcd_driver' (1#1) [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/nt35510_lcd_driver.v:1]
INFO: [Synth 8-6157] synthesizing module 'lfsr_random' [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/lfsr_random.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lfsr_random' (2#1) [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/lfsr_random.v:1]
INFO: [Synth 8-6157] synthesizing module 'matrix_key' [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/matrix_key.v:1]
INFO: [Synth 8-6155] done synthesizing module 'matrix_key' (3#1) [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/matrix_key.v:1]
INFO: [Synth 8-6157] synthesizing module 'game_core' [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:1]
	Parameter H_DISP bound to: 480 - type: integer 
	Parameter V_DISP bound to: 800 - type: integer 
	Parameter P_SIZE bound to: 40 - type: integer 
	Parameter E_SIZE bound to: 40 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element found_slot_reg was removed.  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:71]
WARNING: [Synth 8-6014] Unused sequential element dx_reg was removed.  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:119]
WARNING: [Synth 8-6014] Unused sequential element dy_reg was removed.  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:120]
WARNING: [Synth 8-6014] Unused sequential element dist_sq_reg was removed.  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:121]
WARNING: [Synth 8-5788] Register b_x_reg[0] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:45]
WARNING: [Synth 8-5788] Register b_x_reg[1] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:45]
WARNING: [Synth 8-5788] Register b_x_reg[2] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:45]
WARNING: [Synth 8-5788] Register b_x_reg[3] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:45]
WARNING: [Synth 8-5788] Register b_x_reg[4] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:45]
WARNING: [Synth 8-5788] Register b_y_reg[0] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:46]
WARNING: [Synth 8-5788] Register b_y_reg[1] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:46]
WARNING: [Synth 8-5788] Register b_y_reg[2] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:46]
WARNING: [Synth 8-5788] Register b_y_reg[3] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:46]
WARNING: [Synth 8-5788] Register b_y_reg[4] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:46]
WARNING: [Synth 8-5788] Register e_y_reg[0] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:42]
WARNING: [Synth 8-5788] Register e_y_reg[1] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:42]
WARNING: [Synth 8-5788] Register e_y_reg[2] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:42]
WARNING: [Synth 8-5788] Register e_y_reg[3] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:42]
WARNING: [Synth 8-5788] Register e_y_reg[4] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:42]
WARNING: [Synth 8-5788] Register e_y_reg[5] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:42]
WARNING: [Synth 8-5788] Register e_y_reg[6] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:42]
WARNING: [Synth 8-5788] Register e_y_reg[7] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:42]
WARNING: [Synth 8-5788] Register e_y_reg[8] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:42]
WARNING: [Synth 8-5788] Register e_y_reg[9] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:42]
WARNING: [Synth 8-5788] Register e_x_reg[0] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:41]
WARNING: [Synth 8-5788] Register e_x_reg[1] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:41]
WARNING: [Synth 8-5788] Register e_x_reg[2] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:41]
WARNING: [Synth 8-5788] Register e_x_reg[3] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:41]
WARNING: [Synth 8-5788] Register e_x_reg[4] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:41]
WARNING: [Synth 8-5788] Register e_x_reg[5] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:41]
WARNING: [Synth 8-5788] Register e_x_reg[6] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:41]
WARNING: [Synth 8-5788] Register e_x_reg[7] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:41]
WARNING: [Synth 8-5788] Register e_x_reg[8] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:41]
WARNING: [Synth 8-5788] Register e_x_reg[9] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:41]
WARNING: [Synth 8-5788] Register e_spd_reg[0] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:99]
WARNING: [Synth 8-5788] Register e_spd_reg[1] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:99]
WARNING: [Synth 8-5788] Register e_spd_reg[2] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:99]
WARNING: [Synth 8-5788] Register e_spd_reg[3] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:99]
WARNING: [Synth 8-5788] Register e_spd_reg[4] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:99]
WARNING: [Synth 8-5788] Register e_spd_reg[5] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:99]
WARNING: [Synth 8-5788] Register e_spd_reg[6] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:99]
WARNING: [Synth 8-5788] Register e_spd_reg[7] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:99]
WARNING: [Synth 8-5788] Register e_spd_reg[8] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:99]
WARNING: [Synth 8-5788] Register e_spd_reg[9] in module game_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:99]
INFO: [Synth 8-6155] done synthesizing module 'game_core' (4#1) [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/game_core.v:1]
INFO: [Synth 8-6157] synthesizing module 'player_rom' [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/sprite_roms.v:2]
INFO: [Synth 8-3876] $readmem data file 'final.mem' is read successfully [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/sprite_roms.v:7]
INFO: [Synth 8-6155] done synthesizing module 'player_rom' (5#1) [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/sprite_roms.v:2]
INFO: [Synth 8-6157] synthesizing module 'enemy_rom' [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/sprite_roms.v:11]
INFO: [Synth 8-3876] $readmem data file 'enemy.mem' is read successfully [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/sprite_roms.v:16]
INFO: [Synth 8-6155] done synthesizing module 'enemy_rom' (6#1) [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/sprite_roms.v:11]
INFO: [Synth 8-6157] synthesizing module 'background_rom' [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/background_rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.runs/synth_1/.Xil/Vivado-25312-DESKTOP-NLQ3TAP/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (7#1) [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.runs/synth_1/.Xil/Vivado-25312-DESKTOP-NLQ3TAP/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'background_rom' (8#1) [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/background_rom.v:1]
WARNING: [Synth 8-689] width (20) of port connection 'addr' does not match port width (19) of module 'background_rom' [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:92]
INFO: [Synth 8-6157] synthesizing module 'gameover_rom' [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/gameover_rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.runs/synth_1/.Xil/Vivado-25312-DESKTOP-NLQ3TAP/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (9#1) [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.runs/synth_1/.Xil/Vivado-25312-DESKTOP-NLQ3TAP/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gameover_rom' (10#1) [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/gameover_rom.v:1]
WARNING: [Synth 8-689] width (20) of port connection 'addr' does not match port width (19) of module 'gameover_rom' [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:93]
INFO: [Synth 8-226] default block is never used [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:115]
INFO: [Synth 8-6157] synthesizing module 'LEDshow' [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/LEDshow.v:2]
INFO: [Synth 8-6155] done synthesizing module 'LEDshow' (11#1) [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/LEDshow.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_lcd_test' (12#1) [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:1]
WARNING: [Synth 8-3331] design matrix_key has unconnected port row_in[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.500 ; gain = 329.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.500 ; gain = 329.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.500 ; gain = 329.867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1192.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_rom_bg/u_bram_ip'
Finished Parsing XDC File [c:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_rom_bg/u_bram_ip'
Parsing XDC File [c:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'u_rom_go/u_gameover_ip'
Finished Parsing XDC File [c:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'u_rom_go/u_gameover_ip'
Parsing XDC File [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/constrs_1/new/xdcc.xdc]
Finished Parsing XDC File [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/constrs_1/new/xdcc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/constrs_1/new/xdcc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_lcd_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_lcd_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1305.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1305.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1305.945 ; gain = 443.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1305.945 ; gain = 443.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_rom_bg/u_bram_ip. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_rom_go/u_gameover_ip. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1305.945 ; gain = 443.312
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_data" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.945 ; gain = 443.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 52    
	   3 Input     11 Bit       Adders := 110   
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 20    
	   2 Input      9 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 22    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 36    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 14    
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 19    
	   2 Input     10 Bit        Muxes := 43    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 11    
	  13 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 658   
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_lcd_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 32    
	   3 Input     11 Bit       Adders := 10    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 22    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 19    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
Module nt35510_lcd_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 11    
	  13 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
Module lfsr_random 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module matrix_key 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module game_core 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 20    
	   3 Input     11 Bit       Adders := 100   
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 33    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 42    
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 613   
Module LEDshow 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score2, operation Mode is: A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: Generating DSP score1, operation Mode is: C+A*B.
DSP Report: operator score1 is absorbed into DSP score1.
DSP Report: operator score2 is absorbed into DSP score1.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP score3, operation Mode is: A*B.
DSP Report: operator score3 is absorbed into DSP score3.
DSP Report: Generating DSP score2, operation Mode is: C+A*B.
DSP Report: operator score2 is absorbed into DSP score2.
DSP Report: operator score3 is absorbed into DSP score2.
DSP Report: Generating DSP is_bullet3, operation Mode is: A*B.
DSP Report: operator is_bullet3 is absorbed into DSP is_bullet3.
DSP Report: Generating DSP is_bullet2, operation Mode is: PCIN+A*B.
DSP Report: operator is_bullet2 is absorbed into DSP is_bullet2.
DSP Report: operator is_bullet3 is absorbed into DSP is_bullet2.
DSP Report: Generating DSP is_bullet2, operation Mode is: A*B.
DSP Report: operator is_bullet2 is absorbed into DSP is_bullet2.
DSP Report: Generating DSP is_bullet1, operation Mode is: PCIN+A*B.
DSP Report: operator is_bullet1 is absorbed into DSP is_bullet1.
DSP Report: operator is_bullet2 is absorbed into DSP is_bullet1.
DSP Report: Generating DSP is_bullet3, operation Mode is: A*B.
DSP Report: operator is_bullet3 is absorbed into DSP is_bullet3.
DSP Report: Generating DSP is_bullet2, operation Mode is: PCIN+A*B.
DSP Report: operator is_bullet2 is absorbed into DSP is_bullet2.
DSP Report: operator is_bullet3 is absorbed into DSP is_bullet2.
DSP Report: Generating DSP is_bullet3, operation Mode is: A*B.
DSP Report: operator is_bullet3 is absorbed into DSP is_bullet3.
DSP Report: Generating DSP is_bullet2, operation Mode is: PCIN+A*B.
DSP Report: operator is_bullet2 is absorbed into DSP is_bullet2.
DSP Report: operator is_bullet3 is absorbed into DSP is_bullet2.
DSP Report: Generating DSP is_bullet3, operation Mode is: A*B.
DSP Report: operator is_bullet3 is absorbed into DSP is_bullet3.
DSP Report: Generating DSP is_bullet2, operation Mode is: PCIN+A*B.
DSP Report: operator is_bullet2 is absorbed into DSP is_bullet2.
DSP Report: operator is_bullet3 is absorbed into DSP is_bullet2.
WARNING: [Synth 8-3331] design enemy_rom has unconnected port addr[11]
WARNING: [Synth 8-3331] design player_rom has unconnected port addr[11]
WARNING: [Synth 8-3331] design game_core has unconnected port rand_val[15]
WARNING: [Synth 8-3331] design game_core has unconnected port rand_val[14]
WARNING: [Synth 8-3331] design game_core has unconnected port rand_val[13]
WARNING: [Synth 8-3331] design game_core has unconnected port rand_val[12]
WARNING: [Synth 8-3331] design matrix_key has unconnected port row_in[3]
INFO: [Synth 8-3886] merging instance 'u_game/e_spd_reg[9][3]' (FDE) to 'u_game/e_x_reg[9][9]'
INFO: [Synth 8-3886] merging instance 'u_game/e_spd_reg[8][3]' (FDE) to 'u_game/e_x_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'u_game/e_spd_reg[7][3]' (FDE) to 'u_game/e_x_reg[7][9]'
INFO: [Synth 8-3886] merging instance 'u_game/e_spd_reg[6][3]' (FDE) to 'u_game/e_x_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'u_game/e_spd_reg[5][3]' (FDE) to 'u_game/e_x_reg[5][9]'
INFO: [Synth 8-3886] merging instance 'u_game/e_spd_reg[4][3]' (FDE) to 'u_game/e_x_reg[4][9]'
INFO: [Synth 8-3886] merging instance 'u_game/e_spd_reg[3][3]' (FDE) to 'u_game/e_x_reg[3][9]'
INFO: [Synth 8-3886] merging instance 'u_game/e_spd_reg[2][3]' (FDE) to 'u_game/e_x_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'u_game/e_spd_reg[1][3]' (FDE) to 'u_game/e_x_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'u_game/e_spd_reg[0][3]' (FDE) to 'u_game/e_x_reg[0][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnt_x_reg[9] )
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/return_state_reg[2]' (FDCE) to 'u_lcd_driver/return_state_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_lcd_driver/\next_state_after_wr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_lcd_driver/\return_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/next_state_after_wr_reg[1]' (FDCE) to 'u_lcd_driver/next_state_after_wr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[0]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[1]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[2]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[3]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[4]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[5]' (FDE) to 'u_lcd_driver/delay_target_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[6]' (FDE) to 'u_lcd_driver/delay_target_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[7]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[8]' (FDE) to 'u_lcd_driver/delay_target_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[9]' (FDE) to 'u_lcd_driver/delay_target_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[11]' (FDE) to 'u_lcd_driver/delay_target_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[12]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[13]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_lcd_driver/\delay_target_reg[14] )
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[15]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[16]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[17]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[18]' (FDE) to 'u_lcd_driver/delay_target_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[19]' (FDE) to 'u_lcd_driver/delay_target_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[20]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[21]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[23]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[24]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[25]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[26]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[27]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[28]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[29]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_lcd_driver/delay_target_reg[30]' (FDE) to 'u_lcd_driver/delay_target_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_lcd_driver/\delay_target_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_game/\e_x_reg[9][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_game/\e_x_reg[8][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_game/\e_x_reg[7][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_game/\e_x_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_game/\e_x_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_game/\e_x_reg[4][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_game/\e_x_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_game/\e_x_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_game/\e_x_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_game/p_0_out_inferred__3/\player_y_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_game/p_0_out_inferred__0/\player_x_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_game/\e_x_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_game/\b_x_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_game/\b_x_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_game/\b_x_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_game/\b_x_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_game/\b_x_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_lcd_driver/\wr_pulse_cnt_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1359.582 ; gain = 496.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|player_rom  | p_0_out    | 2048x16       | LUT            | 
|enemy_rom   | p_0_out    | 2048x16       | LUT            | 
|player_rom  | p_0_out    | 2048x16       | LUT            | 
|enemy_rom   | p_0_out    | 2048x16       | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_core    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_core    | C+A*B       | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top_lcd_test | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_lcd_test | PCIN+A*B    | 11     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_lcd_test | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_lcd_test | PCIN+A*B    | 11     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_lcd_test | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_lcd_test | PCIN+A*B    | 11     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_lcd_test | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_lcd_test | PCIN+A*B    | 11     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_lcd_test | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_lcd_test | PCIN+A*B    | 11     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1359.582 ; gain = 496.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1359.582 ; gain = 496.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.srcs/sources_1/new/top_lcd_test.v:197]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1451.547 ; gain = 588.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1457.422 ; gain = 594.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1457.422 ; gain = 594.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1457.422 ; gain = 594.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1457.422 ; gain = 594.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1457.422 ; gain = 594.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1457.422 ; gain = 594.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |blk_mem_gen_1 |     1|
|3     |BUFG          |     1|
|4     |CARRY4        |   778|
|5     |DSP48E1       |    60|
|6     |DSP48E1_1     |    50|
|7     |LUT1          |   179|
|8     |LUT2          |  1948|
|9     |LUT3          |   461|
|10    |LUT4          |  1662|
|11    |LUT5          |   240|
|12    |LUT6          |  1497|
|13    |MUXF7         |   374|
|14    |MUXF8         |    57|
|15    |FDCE          |   228|
|16    |FDPE          |    32|
|17    |FDRE          |   340|
|18    |IBUF          |     5|
|19    |OBUF          |    42|
+------+--------------+------+

Report Instance Areas: 
+------+---------------+-------------------+------+
|      |Instance       |Module             |Cells |
+------+---------------+-------------------+------+
|1     |top            |                   |  7986|
|2     |  u_game       |game_core          |  6937|
|3     |  u_key        |matrix_key         |    45|
|4     |  u_lcd_driver |nt35510_lcd_driver |   540|
|5     |  u_rnd        |lfsr_random        |    41|
|6     |  u_rom_bg     |background_rom     |    16|
|7     |  u_rom_go     |gameover_rom       |    16|
|8     |  u_seg_show   |LEDshow            |    25|
+------+---------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1457.422 ; gain = 594.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 1457.422 ; gain = 481.344
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1457.422 ; gain = 594.789
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1457.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_lcd_test' is not ideal for floorplanning, since the cellview 'game_core' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1457.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 1457.422 ; gain = 915.551
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1457.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/liuxx/Downloads/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoyepromaxultrasu7zuizhongbansuper5090ti/FPGAdazuoye/FPGAdazuoye.runs/synth_1/top_lcd_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_lcd_test_utilization_synth.rpt -pb top_lcd_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 10 17:03:19 2025...
