<stg><name>store_output_buffer</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="4">
<condition id="48">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="2" to="3">
<condition id="50">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="3" to="2">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="4" to="5">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="8">
<condition id="51">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="5" to="6">
<condition id="54">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="6" to="7">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="7" to="5">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecIFCore(i32 %offset, [1 x i8]* @p_str19, [10 x i8]* @p_str816, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [23 x i8]* @p_str9)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %bus_r, [1 x i8]* @p_str19, [6 x i8]* @p_str614, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBus(i32* %bus_r, [7 x i8]* @p_str513, i32 0, i32 0, i32 0, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %address_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %address)

]]></node>
<StgValue><ssdm name="address_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %offset)

]]></node>
<StgValue><ssdm name="offset_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="64">
<![CDATA[
:5  %int_buffer = alloca [32 x i32], align 16

]]></node>
<StgValue><ssdm name="int_buffer"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 0, %0 ], [ %i_2, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond = icmp eq i5 %i, -16

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %i_2 = add i5 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp_16 = zext i5 %i to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer_min_idx_V_addr = getelementptr [16 x i8]* %buffer_min_idx_V, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="buffer_min_idx_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="4">
<![CDATA[
:5  %buffer_min_idx_V_load = load i8* %buffer_min_idx_V_addr, align 1

]]></node>
<StgValue><ssdm name="buffer_min_idx_V_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="4" op_0_bw="5">
<![CDATA[
:7  %tmp_22 = trunc i5 %i to i4

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %tmp_23 = shl i5 %i, 1

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %buffer_sum_sq_addr = getelementptr [16 x i32]* %buffer_sum_sq, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="buffer_sum_sq_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="4">
<![CDATA[
:13  %buffer_sum_sq_load = load i32* %buffer_sum_sq_addr, align 4

]]></node>
<StgValue><ssdm name="buffer_sum_sq_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str311)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="4">
<![CDATA[
:5  %buffer_min_idx_V_load = load i8* %buffer_min_idx_V_addr, align 1

]]></node>
<StgValue><ssdm name="buffer_min_idx_V_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="8">
<![CDATA[
:6  %tmp_17 = zext i8 %buffer_min_idx_V_load to i32

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="5">
<![CDATA[
:9  %tmp_s = zext i5 %tmp_23 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %int_buffer_addr = getelementptr inbounds [32 x i32]* %int_buffer, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="int_buffer_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:11  store i32 %tmp_17, i32* %int_buffer_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="4">
<![CDATA[
:13  %buffer_sum_sq_load = load i32* %buffer_sum_sq_addr, align 4

]]></node>
<StgValue><ssdm name="buffer_sum_sq_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:14  %tmp_18 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_22, i1 true)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="64" op_0_bw="5">
<![CDATA[
:15  %tmp_19 = zext i5 %tmp_18 to i64

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %int_buffer_addr_1 = getelementptr inbounds [32 x i32]* %int_buffer, i64 0, i64 %tmp_19

]]></node>
<StgValue><ssdm name="int_buffer_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:17  store i32 %buffer_sum_sq_load, i32* %int_buffer_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:18  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str311, i32 %tmp_15)

]]></node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp = add i32 %address_read, %offset_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_13 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="30">
<![CDATA[
:2  %tmp_13_cast = zext i30 %tmp_13 to i64

]]></node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:3  %bus_addr = getelementptr inbounds i32* %bus_r, i64 %tmp_13_cast

]]></node>
<StgValue><ssdm name="bus_addr"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar = phi i6 [ %indvar_next, %burst.wr.body3 ], [ 0, %3 ]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.wr.header:1  %exitcond5 = icmp eq i6 %indvar, -32

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.wr.header:2  %indvar_next = add i6 %indvar, 1

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:3  br i1 %exitcond5, label %burst.wr.end, label %burst.wr.body1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="6">
<![CDATA[
burst.wr.body1:3  %tmp_20 = zext i6 %indvar to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body1:4  %int_buffer_addr_4 = getelementptr [32 x i32]* %int_buffer, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="int_buffer_addr_4"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body1:5  %int_buffer_load = load i32* %int_buffer_addr_4, align 4

]]></node>
<StgValue><ssdm name="int_buffer_load"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.wr.body1:6  %isIter0 = icmp eq i6 %indvar, 0

]]></node>
<StgValue><ssdm name="isIter0"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.body1:7  br i1 %isIter0, label %burst.wr.body2, label %burst.wr.body3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body1:5  %int_buffer_load = load i32* %int_buffer_addr_4, align 4

]]></node>
<StgValue><ssdm name="int_buffer_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.body1:0  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body1:1  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str537)

]]></node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
burst.wr.body1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str536)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>AXI4M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="isIter0" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body2:0  %bus_addr_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %bus_addr, i32 32)

]]></node>
<StgValue><ssdm name="bus_addr_req"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="isIter0" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body2:1  br label %burst.wr.body3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>AXI4M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body3:0  call void @_ssdm_op_Write.ap_bus.i32P(i32* %bus_addr, i32 %int_buffer_load)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body3:1  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str537, i32 %burstwrite_rbegin)

]]></node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body3:2  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0">
<![CDATA[
burst.wr.end:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="86" name="offset" dir="0" iftype="0">
<core>AXI4LiteS</core><StgValue><ssdm name="offset"/></StgValue>
</port>
<port id="87" name="buffer_min_idx_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_min_idx_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="buffer_sum_sq" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_sum_sq"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="address" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="address"/></StgValue>
</port>
<port id="90" name="bus_r" dir="1" iftype="4">
<core>AXI4M</core><StgValue><ssdm name="bus_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="92" from="_ssdm_op_SpecIFCore" to="stg_9" fromId="91" toId="9">
</dataflow>
<dataflow id="93" from="offset" to="stg_9" fromId="86" toId="9">
</dataflow>
<dataflow id="95" from="p_str19" to="stg_9" fromId="94" toId="9">
</dataflow>
<dataflow id="97" from="p_str816" to="stg_9" fromId="96" toId="9">
</dataflow>
<dataflow id="98" from="p_str19" to="stg_9" fromId="94" toId="9">
</dataflow>
<dataflow id="99" from="p_str19" to="stg_9" fromId="94" toId="9">
</dataflow>
<dataflow id="100" from="p_str19" to="stg_9" fromId="94" toId="9">
</dataflow>
<dataflow id="102" from="p_str9" to="stg_9" fromId="101" toId="9">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecIFCore" to="stg_10" fromId="91" toId="10">
</dataflow>
<dataflow id="104" from="bus_r" to="stg_10" fromId="90" toId="10">
</dataflow>
<dataflow id="105" from="p_str19" to="stg_10" fromId="94" toId="10">
</dataflow>
<dataflow id="107" from="p_str614" to="stg_10" fromId="106" toId="10">
</dataflow>
<dataflow id="108" from="p_str19" to="stg_10" fromId="94" toId="10">
</dataflow>
<dataflow id="109" from="p_str19" to="stg_10" fromId="94" toId="10">
</dataflow>
<dataflow id="110" from="p_str19" to="stg_10" fromId="94" toId="10">
</dataflow>
<dataflow id="111" from="p_str19" to="stg_10" fromId="94" toId="10">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecBus" to="stg_11" fromId="112" toId="11">
</dataflow>
<dataflow id="114" from="bus_r" to="stg_11" fromId="90" toId="11">
</dataflow>
<dataflow id="116" from="p_str513" to="stg_11" fromId="115" toId="11">
</dataflow>
<dataflow id="118" from="stg_117" to="stg_11" fromId="117" toId="11">
</dataflow>
<dataflow id="119" from="stg_117" to="stg_11" fromId="117" toId="11">
</dataflow>
<dataflow id="120" from="stg_117" to="stg_11" fromId="117" toId="11">
</dataflow>
<dataflow id="121" from="p_str19" to="stg_11" fromId="94" toId="11">
</dataflow>
<dataflow id="123" from="_ssdm_op_Read.ap_auto.i32" to="address_read" fromId="122" toId="12">
</dataflow>
<dataflow id="124" from="address" to="address_read" fromId="89" toId="12">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.ap_auto.i32" to="offset_read" fromId="122" toId="13">
</dataflow>
<dataflow id="126" from="offset" to="offset_read" fromId="86" toId="13">
</dataflow>
<dataflow id="128" from="stg_127" to="int_buffer" fromId="127" toId="14">
</dataflow>
<dataflow id="130" from="stg_129" to="i" fromId="129" toId="16">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="stg_15" to="i" fromId="15" toId="16">
</dataflow>
<dataflow id="132" from="i_2" to="i" fromId="18" toId="16">
<BackEdge/>
<condition id="64">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="stg_41" to="i" fromId="41" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="134" from="i" to="exitcond" fromId="16" toId="17">
</dataflow>
<dataflow id="136" from="stg_135" to="exitcond" fromId="135" toId="17">
</dataflow>
<dataflow id="137" from="i" to="i_2" fromId="16" toId="18">
</dataflow>
<dataflow id="139" from="stg_138" to="i_2" fromId="138" toId="18">
</dataflow>
<dataflow id="140" from="exitcond" to="stg_19" fromId="17" toId="19">
</dataflow>
<dataflow id="141" from="i" to="tmp_16" fromId="16" toId="20">
</dataflow>
<dataflow id="142" from="buffer_min_idx_V" to="buffer_min_idx_V_addr" fromId="87" toId="21">
</dataflow>
<dataflow id="144" from="stg_143" to="buffer_min_idx_V_addr" fromId="143" toId="21">
</dataflow>
<dataflow id="145" from="tmp_16" to="buffer_min_idx_V_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="146" from="buffer_min_idx_V_addr" to="buffer_min_idx_V_load" fromId="21" toId="22">
</dataflow>
<dataflow id="147" from="i" to="tmp_22" fromId="16" toId="23">
</dataflow>
<dataflow id="148" from="i" to="tmp_23" fromId="16" toId="24">
</dataflow>
<dataflow id="149" from="stg_138" to="tmp_23" fromId="138" toId="24">
</dataflow>
<dataflow id="150" from="buffer_sum_sq" to="buffer_sum_sq_addr" fromId="88" toId="25">
</dataflow>
<dataflow id="151" from="stg_143" to="buffer_sum_sq_addr" fromId="143" toId="25">
</dataflow>
<dataflow id="152" from="tmp_16" to="buffer_sum_sq_addr" fromId="20" toId="25">
</dataflow>
<dataflow id="153" from="buffer_sum_sq_addr" to="buffer_sum_sq_load" fromId="25" toId="26">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="154" toId="27">
</dataflow>
<dataflow id="157" from="stg_156" to="empty" fromId="156" toId="27">
</dataflow>
<dataflow id="158" from="stg_156" to="empty" fromId="156" toId="27">
</dataflow>
<dataflow id="159" from="stg_156" to="empty" fromId="156" toId="27">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecRegionBegin" to="tmp_15" fromId="160" toId="28">
</dataflow>
<dataflow id="163" from="p_str311" to="tmp_15" fromId="162" toId="28">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecPipeline" to="stg_29" fromId="164" toId="29">
</dataflow>
<dataflow id="167" from="stg_166" to="stg_29" fromId="166" toId="29">
</dataflow>
<dataflow id="168" from="stg_166" to="stg_29" fromId="166" toId="29">
</dataflow>
<dataflow id="169" from="stg_166" to="stg_29" fromId="166" toId="29">
</dataflow>
<dataflow id="170" from="p_str19" to="stg_29" fromId="94" toId="29">
</dataflow>
<dataflow id="171" from="buffer_min_idx_V_addr" to="buffer_min_idx_V_load" fromId="21" toId="30">
</dataflow>
<dataflow id="172" from="buffer_min_idx_V_load" to="tmp_17" fromId="30" toId="31">
</dataflow>
<dataflow id="173" from="tmp_23" to="tmp_s" fromId="24" toId="32">
</dataflow>
<dataflow id="174" from="int_buffer" to="int_buffer_addr" fromId="14" toId="33">
</dataflow>
<dataflow id="175" from="stg_143" to="int_buffer_addr" fromId="143" toId="33">
</dataflow>
<dataflow id="176" from="tmp_s" to="int_buffer_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="177" from="tmp_17" to="stg_34" fromId="31" toId="34">
</dataflow>
<dataflow id="178" from="int_buffer_addr" to="stg_34" fromId="33" toId="34">
</dataflow>
<dataflow id="179" from="buffer_sum_sq_addr" to="buffer_sum_sq_load" fromId="25" toId="35">
</dataflow>
<dataflow id="181" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_18" fromId="180" toId="36">
</dataflow>
<dataflow id="182" from="tmp_22" to="tmp_18" fromId="23" toId="36">
</dataflow>
<dataflow id="184" from="stg_183" to="tmp_18" fromId="183" toId="36">
</dataflow>
<dataflow id="185" from="tmp_18" to="tmp_19" fromId="36" toId="37">
</dataflow>
<dataflow id="186" from="int_buffer" to="int_buffer_addr_1" fromId="14" toId="38">
</dataflow>
<dataflow id="187" from="stg_143" to="int_buffer_addr_1" fromId="143" toId="38">
</dataflow>
<dataflow id="188" from="tmp_19" to="int_buffer_addr_1" fromId="37" toId="38">
</dataflow>
<dataflow id="189" from="buffer_sum_sq_load" to="stg_39" fromId="35" toId="39">
</dataflow>
<dataflow id="190" from="int_buffer_addr_1" to="stg_39" fromId="38" toId="39">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecRegionEnd" to="empty_39" fromId="191" toId="40">
</dataflow>
<dataflow id="193" from="p_str311" to="empty_39" fromId="162" toId="40">
</dataflow>
<dataflow id="194" from="tmp_15" to="empty_39" fromId="28" toId="40">
</dataflow>
<dataflow id="195" from="address_read" to="tmp" fromId="12" toId="42">
</dataflow>
<dataflow id="196" from="offset_read" to="tmp" fromId="13" toId="42">
</dataflow>
<dataflow id="198" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="tmp_13" fromId="197" toId="43">
</dataflow>
<dataflow id="199" from="tmp" to="tmp_13" fromId="42" toId="43">
</dataflow>
<dataflow id="201" from="stg_200" to="tmp_13" fromId="200" toId="43">
</dataflow>
<dataflow id="203" from="stg_202" to="tmp_13" fromId="202" toId="43">
</dataflow>
<dataflow id="204" from="tmp_13" to="tmp_13_cast" fromId="43" toId="44">
</dataflow>
<dataflow id="205" from="bus_r" to="bus_addr" fromId="90" toId="45">
</dataflow>
<dataflow id="206" from="tmp_13_cast" to="bus_addr" fromId="44" toId="45">
</dataflow>
<dataflow id="207" from="indvar_next" to="indvar" fromId="49" toId="47">
<BackEdge/>
<condition id="65">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="stg_64" to="indvar" fromId="64" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="210" from="stg_209" to="indvar" fromId="209" toId="47">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="stg_46" to="indvar" fromId="46" toId="47">
</dataflow>
<dataflow id="212" from="indvar" to="exitcond5" fromId="47" toId="48">
</dataflow>
<dataflow id="214" from="stg_213" to="exitcond5" fromId="213" toId="48">
</dataflow>
<dataflow id="215" from="indvar" to="indvar_next" fromId="47" toId="49">
</dataflow>
<dataflow id="217" from="stg_216" to="indvar_next" fromId="216" toId="49">
</dataflow>
<dataflow id="218" from="exitcond5" to="stg_50" fromId="48" toId="50">
</dataflow>
<dataflow id="219" from="indvar" to="tmp_20" fromId="47" toId="51">
</dataflow>
<dataflow id="220" from="int_buffer" to="int_buffer_addr_4" fromId="14" toId="52">
</dataflow>
<dataflow id="221" from="stg_143" to="int_buffer_addr_4" fromId="143" toId="52">
</dataflow>
<dataflow id="222" from="tmp_20" to="int_buffer_addr_4" fromId="51" toId="52">
</dataflow>
<dataflow id="223" from="int_buffer_addr_4" to="int_buffer_load" fromId="52" toId="53">
</dataflow>
<dataflow id="224" from="indvar" to="isIter0" fromId="47" toId="54">
</dataflow>
<dataflow id="225" from="stg_209" to="isIter0" fromId="209" toId="54">
</dataflow>
<dataflow id="226" from="isIter0" to="stg_55" fromId="54" toId="55">
</dataflow>
<dataflow id="227" from="int_buffer_addr_4" to="int_buffer_load" fromId="52" toId="56">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecLoopTripCount" to="empty_40" fromId="154" toId="57">
</dataflow>
<dataflow id="230" from="stg_229" to="empty_40" fromId="229" toId="57">
</dataflow>
<dataflow id="231" from="stg_229" to="empty_40" fromId="229" toId="57">
</dataflow>
<dataflow id="232" from="stg_229" to="empty_40" fromId="229" toId="57">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecRegionBegin" to="burstwrite_rbegin" fromId="160" toId="58">
</dataflow>
<dataflow id="235" from="p_str537" to="burstwrite_rbegin" fromId="234" toId="58">
</dataflow>
<dataflow id="236" from="_ssdm_op_SpecPipeline" to="stg_59" fromId="164" toId="59">
</dataflow>
<dataflow id="237" from="stg_166" to="stg_59" fromId="166" toId="59">
</dataflow>
<dataflow id="238" from="stg_166" to="stg_59" fromId="166" toId="59">
</dataflow>
<dataflow id="239" from="stg_166" to="stg_59" fromId="166" toId="59">
</dataflow>
<dataflow id="241" from="str536" to="stg_59" fromId="240" toId="59">
</dataflow>
<dataflow id="243" from="_ssdm_op_WriteReq.ap_bus.i32P" to="bus_addr_req" fromId="242" toId="60">
</dataflow>
<dataflow id="244" from="bus_addr" to="bus_addr_req" fromId="45" toId="60">
</dataflow>
<dataflow id="246" from="stg_245" to="bus_addr_req" fromId="245" toId="60">
</dataflow>
<dataflow id="248" from="_ssdm_op_Write.ap_bus.i32P" to="stg_62" fromId="247" toId="62">
</dataflow>
<dataflow id="249" from="bus_addr" to="stg_62" fromId="45" toId="62">
</dataflow>
<dataflow id="250" from="int_buffer_load" to="stg_62" fromId="56" toId="62">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecRegionEnd" to="burstwrite_rend" fromId="191" toId="63">
</dataflow>
<dataflow id="252" from="p_str537" to="burstwrite_rend" fromId="234" toId="63">
</dataflow>
<dataflow id="253" from="burstwrite_rbegin" to="burstwrite_rend" fromId="58" toId="63">
</dataflow>
<dataflow id="254" from="exitcond" to="stg_2" fromId="17" toId="2">
</dataflow>
<dataflow id="255" from="exitcond" to="stg_3" fromId="17" toId="3">
</dataflow>
<dataflow id="256" from="exitcond5" to="stg_5" fromId="48" toId="5">
</dataflow>
<dataflow id="257" from="exitcond5" to="stg_6" fromId="48" toId="6">
</dataflow>
<dataflow id="258" from="exitcond5" to="stg_7" fromId="48" toId="7">
</dataflow>
<dataflow id="259" from="isIter0" to="stg_7" fromId="54" toId="7">
</dataflow>
</dataflows>


</stg>
