// Seed: 1761706003
module module_0 (
    input  wire id_0,
    output wire id_1,
    output wand id_2,
    input  tri0 id_3
);
  logic id_5;
  ;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input supply0 id_6
);
  wire id_8;
  wire id_9;
  assign id_4 = -1;
  assign id_0 = -1'd0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_3 = 0;
  wire id_10;
  ;
endmodule
module module_2 (
    input supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    inout wire id_3
);
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
