[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~test|test>io_out",
    "sources":[
      "~test|test>io_in3",
      "~test|test>io_in1",
      "~test|test>io_in2"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"."
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"test"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]