{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 03 00:25:17 2021 " "Info: Processing started: Sat Jul 03 00:25:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HDCPU.v(41) " "Warning (10268): Verilog HDL information at HDCPU.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdcpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hdcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDCPU " "Info: Found entity 1: HDCPU" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HDCPU " "Info: Elaborating entity \"HDCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "HDCPU.v(41) " "Error (10122): Verilog HDL Event Control error at HDCPU.v(41): mixed single- and double-edge expressions are not supported" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 41 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SST0 HDCPU.v(53) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(53): variable \"SST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SST0 HDCPU.v(54) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(54): variable \"SST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(56) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(56): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(61) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(61): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(62) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(62): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(63) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(63): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(72) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(72): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(73) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(73): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(74) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(74): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(75) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(75): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(76) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(76): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(96) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(96): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(97) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(97): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(99) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(99): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "HDCPU.v(58) " "Warning (10270): Verilog HDL Case Statement warning at HDCPU.v(58): incomplete case statement has no default case item" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ST0 HDCPU.v(41) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(41): inferring latch(es) for variable \"ST0\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SST0 HDCPU.v(41) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(41): inferring latch(es) for variable \"SST0\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ST0 HDCPU.v(41) " "Info (10041): Inferred latch for \"ST0\" at HDCPU.v(41)" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SST0 HDCPU.v(51) " "Info (10041): Inferred latch for \"SST0\" at HDCPU.v(51)" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.map.smsg " "Info: Generated suppressed messages file G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 17 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Error: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 03 00:25:18 2021 " "Error: Processing ended: Sat Jul 03 00:25:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 17 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 17 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
