============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 18 2025  12:10:24 pm
  Module:                 alu
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (13675 ps) Setup Check with Pin flag_zero_reg/CK->D
          Group: clk
     Startpoint: (F) A[0]
          Clock: (R) clk
       Endpoint: (R) flag_zero_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0           23     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000           23     
                                              
             Setup:-     209                  
     Required Time:=   19791                  
      Launch Clock:-      23                  
       Input Delay:-    3000                  
         Data Path:-    3093                  
             Slack:=   13675                  

Exceptions/Constraints:
  input_delay             3000            constraint_input.sdc_line_17_7_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[0]            -       -      F     (arrival)      7 23.3    23     0    3023    (-,-) 
  g6528/Y         -       AN->Y  F     NAND2BX1       3  8.3   120   184    3207    (-,-) 
  g6459__1705/Y   -       A0N->Y F     OAI2BB1X1      3 11.5   153   267    3474    (-,-) 
  g6433__8246/Y   -       A0->Y  R     AOI21X1        2 10.7   309   234    3708    (-,-) 
  g6422__5477/Y   -       B0->Y  F     AOI21X1        1  4.1   116    80    3788    (-,-) 
  g6416__6161/Y   -       B0->Y  R     AOI2BB1X1      3 10.3   274   205    3993    (-,-) 
  g6410__8428/Y   -       A0->Y  F     OAI21XL        2 10.1   206   165    4158    (-,-) 
  g6396__7410/Y   -       A0->Y  R     AOI21X1        3 10.3   302   237    4396    (-,-) 
  g6386__5115/Y   -       A0->Y  F     OAI21XL        2 10.1   206   169    4564    (-,-) 
  g6368__5526/Y   -       A0->Y  R     AOI21X1        2  8.0   260   213    4778    (-,-) 
  g6365/Y         -       A->Y   F     INVX1          2  7.6    99    82    4860    (-,-) 
  g6359__9315/Y   -       A->Y   R     NAND2X1        1  3.5   123    83    4942    (-,-) 
  g6346__8246/Y   -       B0->Y  F     OAI221XL       1  4.7   194   172    5115    (-,-) 
  g6335__6783/Y   -       C0->Y  R     AOI221X1       1  3.3   356   217    5332    (-,-) 
  g6331__8428/Y   -       C0->Y  F     OAI221XL       1  4.4   206   185    5516    (-,-) 
  g6328__6260/Y   -       B0->Y  R     AOI31X1        2  6.0   274   216    5732    (-,-) 
  g6525/Y         -       B->Y   F     NAND4BXL       1  4.9   198   160    5892    (-,-) 
  g6313__2398/Y   -       B->Y   R     NOR4BX1        1  2.2   265   224    6116    (-,-) 
  flag_zero_reg/D <<<     -      R     DFFTRX1        1    -     -     0    6116    (-,-) 
#-----------------------------------------------------------------------------------------

