# Hi there, I'm Soumyaditya Nandy ğŸ‘‹  

I'm an aspiring hardware engineer passionate about bridging the gap between hardware and software. I love working at the intersection of digital logic, embedded systems, and modern programming. 

---

ğŸ“ **Undergraduate Student | Electrical & Electronics Engineering (EEE) |** [**BITS Pilani**](https://www.bits-pilani.ac.in/goa/)  
ğŸ“Š Current **CGPA: 8.5 / 10**  

---

## ğŸš€ About Me  

- ğŸ›  **Skills**:  
  - Languages: Python, C, C++, JavaScript  
  - Hardware Description: Verilog, SystemVerilog, TL Verilog  
- ğŸ’¡ **Passion**: Building efficient, robust systems by integrating hardware and software solutions.  
- ğŸ§‘â€ğŸ’» **Project Highlight**:  
  - **32-bit Pipelined RISC-V Processor**  
    Designed and implemented a 32-bit 6-staged pipelined RISC-V processor (IF â†’ ID â†’ RF â†’ EX â†’ MEM â†’ WB) using TL-Verilog on the Makerchip simulator.
  - **AHB-to-APB Bridge (Verilog)**
    Implemented an AMBA AHB to APB bridge in Verilog for interfacing high-performance AHB peripherals with low-speed APB devices.

---

## ğŸ› ï¸ Technologies & Tools  

![Python](https://img.shields.io/badge/python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54)  
![C](https://img.shields.io/badge/c-00599C?style=for-the-badge&logo=c&logoColor=white)  
![C++](https://img.shields.io/badge/c++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white)  
![JavaScript](https://img.shields.io/badge/javascript-F7DF1E?style=for-the-badge&logo=javascript&logoColor=black)  
![Verilog](https://img.shields.io/badge/verilog-%231572B6.svg?style=for-the-badge&logoColor=white&color=orange)  
![SystemVerilog](https://img.shields.io/badge/systemverilog-%231572B6.svg?style=for-the-badge&logoColor=white&color=blue)  
![Makerchip](https://img.shields.io/badge/Makerchip-232F3E?style=for-the-badge&logo=amazonaws&logoColor=white)  
![EDA Playground](https://img.shields.io/badge/EDA%20Playground-0066CC?style=for-the-badge&logo=gnu&logoColor=white)  
<img width="150" height="70" alt="image" src="https://github.com/user-attachments/assets/2238d61f-a301-4ce7-a1ad-3f89b66a98e8" />

---
## ğŸ”§ FPGA & Open-Source EDA Experience

- Yosys â€“ Worked with open-source synthesis tool for digital hardware designs (Verilog/SystemVerilog).
- NPR â€“ Used for placement and routing in FPGA flows.
- Project IceStorm â€“ Explored bitstream generation and FPGA programming for Lattice iCE40 devices.
- Flow Integration â€“ Hands-on with the open-source FPGA toolchain to design, synthesize, and map hardware designs onto FPGAs.

---

## ğŸ“ˆ GitHub Stats  

![XcentricCoder's GitHub stats](https://github-readme-stats.vercel.app/api?username=XcentricCoder&show_icons=true&theme=radical)  
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=XcentricCoder&layout=compact)  

---

## âœ¨ Let's Connect!  

Feel free to check out my repositories to see what I'm working on, and connect if you share similar interests in hardware engineering and embedded systems!  

---

> â€œPassionate about bridging hardware and software.â€  
