
---------- Begin Simulation Statistics ----------
final_tick                                68471916000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 434726                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791700                       # Number of bytes of host memory used
host_op_rate                                   807510                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    23.00                       # Real time elapsed on the host
host_tick_rate                             2976630054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18575268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.068472                       # Number of seconds simulated
sim_ticks                                 68471916000                       # Number of ticks simulated
system.cpu.Branches                           2229911                       # Number of branches fetched
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      18575268                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     2348748                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          4118                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1452372                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           634                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    13546018                       # TLB accesses on write requests
system.cpu.itb.wrMisses                         16398                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         68471916                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   68471916                       # Number of busy cycles
system.cpu.num_cc_register_reads             11521904                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             6481186                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1755355                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 195752                       # Number of float alu accesses
system.cpu.num_fp_insts                        195752                       # number of float instructions
system.cpu.num_fp_register_reads               270570                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              111043                       # number of times the floating registers were written
system.cpu.num_func_calls                      260605                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              18412134                       # Number of integer alu accesses
system.cpu.num_int_insts                     18412134                       # number of integer instructions
system.cpu.num_int_register_reads            36170548                       # number of times the integer registers were read
system.cpu.num_int_register_writes           14853418                       # number of times the integer registers were written
system.cpu.num_load_insts                     2346184                       # Number of load instructions
system.cpu.num_mem_refs                       3798541                       # number of memory refs
system.cpu.num_store_insts                    1452357                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 61295      0.33%      0.33% # Class of executed instruction
system.cpu.op_class::IntAlu                  14560907     78.39%     78.72% # Class of executed instruction
system.cpu.op_class::IntMult                    13959      0.08%     78.79% # Class of executed instruction
system.cpu.op_class::IntDiv                     48735      0.26%     79.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5477      0.03%     79.08% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::SimdAdd                       44      0.00%     79.09% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.09% # Class of executed instruction
system.cpu.op_class::SimdAlu                    22153      0.12%     79.20% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::SimdCvt                    15806      0.09%     79.29% # Class of executed instruction
system.cpu.op_class::SimdMisc                   48433      0.26%     79.55% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShift                     15      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  44      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   2      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  6      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::MemRead                  2328316     12.53%     92.09% # Class of executed instruction
system.cpu.op_class::MemWrite                 1378072      7.42%     99.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead               17868      0.10%     99.60% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              74285      0.40%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   18575423                       # Class of executed instruction
system.cpu.workload.numSyscalls                   106                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       414655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        74540                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         826586                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            74540                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6924                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27478                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              11950                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1419                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5504                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8604                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8604                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11950                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        48032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        48032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      1406272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      1406272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1406272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20555                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20555    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20555                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy          109809000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         13248587                       # number of demand (read+write) hits
system.icache.demand_hits::total             13248587                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        13248587                       # number of overall hits
system.icache.overall_hits::total            13248587                       # number of overall hits
system.icache.demand_misses::.cpu.inst         297431                       # number of demand (read+write) misses
system.icache.demand_misses::total             297431                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst        297431                       # number of overall misses
system.icache.overall_misses::total            297431                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst  21987719000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total  21987719000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst  21987719000                       # number of overall miss cycles
system.icache.overall_miss_latency::total  21987719000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     13546018                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         13546018                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     13546018                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        13546018                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.021957                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.021957                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.021957                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.021957                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 73925.444893                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 73925.444893                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 73925.444893                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 73925.444893                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst       297431                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total        297431                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst       297431                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total       297431                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst  21392857000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total  21392857000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst  21392857000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total  21392857000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.021957                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.021957                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.021957                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.021957                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 71925.444893                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 71925.444893                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 71925.444893                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 71925.444893                       # average overall mshr miss latency
system.icache.replacements                     296919                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        13248587                       # number of ReadReq hits
system.icache.ReadReq_hits::total            13248587                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst        297431                       # number of ReadReq misses
system.icache.ReadReq_misses::total            297431                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst  21987719000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total  21987719000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     13546018                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        13546018                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.021957                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.021957                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 73925.444893                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 73925.444893                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst       297431                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total       297431                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst  21392857000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total  21392857000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021957                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.021957                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71925.444893                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 71925.444893                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.802074                       # Cycle average of tags in use
system.icache.tags.total_refs                13546018                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                297431                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 45.543397                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.802074                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.983988                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.983988                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              13843449                       # Number of tag accesses
system.icache.tags.data_accesses             13843449                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          609536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          705920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1315456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       609536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         609536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        90816                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            90816                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             9524                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            11030                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                20554                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1419                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1419                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            8901985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           10309628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               19211614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       8901985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           8901985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1326325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1326325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1326325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           8901985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          10309628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              20537939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      1415.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      9524.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     10988.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.033683200500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            78                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            78                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                60021                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                1319                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        20554                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1419                       # Number of write requests accepted
system.mem_ctrl.readBursts                      20554                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1419                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      42                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1424                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1259                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                903                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1068                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1305                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1883                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1590                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                974                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1184                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1157                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1272                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1293                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1588                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1234                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               884                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1494                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 98                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 77                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 15                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 68                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 91                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                148                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                154                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 53                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 74                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 49                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                74                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                90                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               123                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               121                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                22                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               139                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       22.83                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     280025000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   102560000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                664625000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      13651.76                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32401.76                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     12676                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      937                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  61.80                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 66.22                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  20554                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  1419                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    20443                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       60                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      79                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      79                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         8295                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     169.030983                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    120.290973                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    170.018742                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          4137     49.87%     49.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         2424     29.22%     79.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          715      8.62%     87.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          333      4.01%     91.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          169      2.04%     93.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          466      5.62%     99.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           10      0.12%     99.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            6      0.07%     99.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           35      0.42%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          8295                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      262.551282                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      95.836071                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     892.393624                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255             63     80.77%     80.77% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511           10     12.82%     93.59% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            2      2.56%     96.15% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1535            2      2.56%     98.72% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7680-7935            1      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             78                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.897436                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.891605                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.444000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 4      5.13%      5.13% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                74     94.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             78                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1312768                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     2688                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    89344                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1315456                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 90816                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         19.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          1.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      19.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       1.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.16                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.15                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    68442747000                       # Total gap between requests
system.mem_ctrl.avgGap                     3114856.73                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       609536                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       703232                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        89344                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 8901985.450502071530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 10270371.286236535758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 1304826.930795977823                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         9524                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        11030                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         1419                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    288467000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    376158000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1493364378750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30288.43                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34103.17                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1052406186.58                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     62.08                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              30202200                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              16052850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             72156840                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             3612240                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      5404529520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        7744686900                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       19771374240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         33042614790                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         482.571786                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  51325220000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2286180000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  14860516000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              29024100                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              15426675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             74298840                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             3674880                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      5404529520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        7712129640                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       19798790880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         33037874535                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         482.502557                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  51397726250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2286180000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  14788009750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst          235458                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           85041                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              320499                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst         235458                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          85041                       # number of overall hits
system.l2cache.overall_hits::total             320499                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         61973                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         29459                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             91432                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        61973                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        29459                       # number of overall misses
system.l2cache.overall_misses::total            91432                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst  15551876000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  10512659000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  26064535000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst  15551876000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  10512659000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  26064535000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       297431                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       114500                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          411931                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       297431                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       114500                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         411931                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.208361                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.257284                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.221960                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.208361                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.257284                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.221960                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 250945.992610                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 356857.293187                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 285070.161431                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 250945.992610                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 356857.293187                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 285070.161431                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          19388                       # number of writebacks
system.l2cache.writebacks::total                19388                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        61973                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        29459                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        91432                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        61973                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        29459                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        91432                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst  14312416000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   9923479000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  24235895000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst  14312416000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   9923479000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  24235895000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.208361                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.257284                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.221960                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.208361                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.257284                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.221960                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 230945.992610                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 336857.293187                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 265070.161431                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 230945.992610                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 336857.293187                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 265070.161431                       # average overall mshr miss latency
system.l2cache.replacements                    100560                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        85215                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        85215                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        85215                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        85215                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        37493                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        37493                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data         2769                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total            2769                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          979                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           979                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     56559000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     56559000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         3748                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         3748                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.261206                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.261206                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 57772.216547                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 57772.216547                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          979                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          979                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     80997000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     80997000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.261206                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.261206                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 82734.422880                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 82734.422880                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data        16982                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            16982                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        11851                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          11851                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   6687288000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   6687288000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        28833                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        28833                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.411022                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.411022                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 564280.482660                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 564280.482660                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        11851                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        11851                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   6450268000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   6450268000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.411022                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.411022                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 544280.482660                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 544280.482660                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst       235458                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        68059                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       303517                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        61973                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        17608                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        79581                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst  15551876000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   3825371000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  19377247000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       297431                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        85667                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       383098                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.208361                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.205540                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.207730                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 250945.992610                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 217251.874148                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 243490.870937                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        61973                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        17608                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        79581                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst  14312416000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   3473211000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  17785627000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.208361                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.205540                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.207730                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 230945.992610                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 197251.874148                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 223490.870937                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3856.059169                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 788651                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               104656                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.535650                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   223.896514                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1694.028154                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1938.134501                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.054662                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.413581                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.473177                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.941421                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          562                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1303                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               931241                       # Number of tag accesses
system.l2cache.tags.data_accesses              931241                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            31264                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data            14033                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                45297                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           31264                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data           14033                       # number of overall hits
system.l3Dram.overall_hits::total               45297                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst          30709                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          15413                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              46122                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst         30709                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         15413                       # number of overall misses
system.l3Dram.overall_misses::total             46122                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst  11416519000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   8587726000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  20004245000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst  11416519000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   8587726000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  20004245000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        61973                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        29446                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            91419                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        61973                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        29446                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           91419                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.495522                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.523433                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.504512                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.495522                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.523433                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.504512                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 371764.596698                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 557174.203594                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 433724.578292                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 371764.596698                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 557174.203594                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 433724.578292                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs          59913                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                   132                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs   453.886364                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            6305                       # number of writebacks
system.l3Dram.writebacks::total                  6305                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst        30709                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        15413                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         46122                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst        30709                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        15413                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        46122                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   9850360000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   7801663000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  17652023000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   9850360000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   7801663000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  17652023000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.495522                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.523433                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.504512                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.495522                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.523433                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.504512                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 320764.596698                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 506174.203594                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 382724.578292                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 320764.596698                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 506174.203594                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 382724.578292                       # average overall mshr miss latency
system.l3Dram.replacements                      46941                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        19388                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        19388                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        19388                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        19388                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks        27341                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total        27341                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          935                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              935                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data           57                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total             57                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data          992                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          992                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.057460                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.057460                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data           57                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total           57                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data     10459000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total     10459000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.057460                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.057460                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data 183491.228070                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total 183491.228070                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data          2557                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total              2557                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         9281                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            9281                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   6070047000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   6070047000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        11838                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         11838                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.784001                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.784001                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 654029.414934                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 654029.414934                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         9281                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         9281                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   5596716000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   5596716000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.784001                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.784001                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 603029.414934                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 603029.414934                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        31264                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data        11476                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         42740                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst        30709                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         6132                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        36841                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst  11416519000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   2517679000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  13934198000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        61973                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        17608                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        79581                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.495522                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.348251                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.462937                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 371764.596698                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 410580.397913                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 378225.292473                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst        30709                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         6132                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        36841                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   9850360000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   2204947000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  12055307000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.495522                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.348251                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.462937                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 320764.596698                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 359580.397913                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 327225.292473                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              6789.042080                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                  154277                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 54875                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.811426                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks  1125.975796                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst  1968.414934                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  3694.651350                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.137448                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.240285                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.451007                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.828740                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         7934                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         2400                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         5096                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.968506                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                236550                       # Number of tag accesses
system.l3Dram.tags.data_accesses               236550                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          3671912                       # number of demand (read+write) hits
system.dcache.demand_hits::total              3671912                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         3682512                       # number of overall hits
system.dcache.overall_hits::total             3682512                       # number of overall hits
system.dcache.demand_misses::.cpu.data         116975                       # number of demand (read+write) misses
system.dcache.demand_misses::total             116975                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        118453                       # number of overall misses
system.dcache.overall_misses::total            118453                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  12555931000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  12555931000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  12555931000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  12555931000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      3788887                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          3788887                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      3800965                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         3800965                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.030873                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.030873                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.031164                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.031164                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 107338.585168                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 107338.585168                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 105999.265531                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 105999.265531                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs          76794                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                   427                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs   179.845433                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           85215                       # number of writebacks
system.dcache.writebacks::total                 85215                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       116975                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        116975                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       118249                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       118249                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  12321983000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  12321983000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  12846064000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  12846064000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.030873                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.030873                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.031110                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.031110                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 105338.602265                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 105338.602265                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 108635.709393                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 108635.709393                       # average overall mshr miss latency
system.dcache.replacements                     113988                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         2252275                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             2252275                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         84394                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             84394                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   5181475000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   5181475000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      2336669                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         2336669                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.036117                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.036117                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 61396.248548                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 61396.248548                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        84394                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        84394                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   5012689000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   5012689000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.036117                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.036117                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59396.272247                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 59396.272247                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1419637                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1419637                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        32581                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            32581                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   7374456000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   7374456000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1452218                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1452218                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.022435                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.022435                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 226342.223996                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 226342.223996                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        32581                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        32581                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   7309294000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   7309294000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022435                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.022435                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 224342.223996                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 224342.223996                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data         10600                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total             10600                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data         1478                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total            1478                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data        12078                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total         12078                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.122371                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.122371                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data         1274                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total         1274                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    524081000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    524081000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.105481                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.105481                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 411366.562009                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 411366.562009                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               508.303863                       # Cycle average of tags in use
system.dcache.tags.total_refs                 3800760                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                114500                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 33.194410                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   508.303863                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.992781                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.992781                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          214                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               3915465                       # Number of tag accesses
system.dcache.tags.data_accesses              3915465                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst        21185                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         4383                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total          25568                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst        21185                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         4383                       # number of overall hits
system.DynamicCache.overall_hits::total         25568                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         9524                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        11030                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        20554                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         9524                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        11030                       # number of overall misses
system.DynamicCache.overall_misses::total        20554                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   5530151000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   6445810000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  11975961000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   5530151000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   6445810000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  11975961000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst        30709                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        15413                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        46122                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst        30709                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        15413                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        46122                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.310137                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.715630                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.445644                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.310137                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.715630                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.445644                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580654.241915                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 584388.939257                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 582658.411988                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580654.241915                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 584388.939257                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 582658.411988                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs        36021                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs             132                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs   272.886364                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks         1419                       # number of writebacks
system.DynamicCache.writebacks::total            1419                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         9524                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        11030                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        20554                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         9524                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        11030                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        20554                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   4292031000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   5011910000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   9303941000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   4292031000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   5011910000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   9303941000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.310137                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.715630                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.445644                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.310137                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.715630                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.445644                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450654.241915                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 454388.939257                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 452658.411988                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450654.241915                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 454388.939257                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 452658.411988                       # average overall mshr miss latency
system.DynamicCache.replacements                 9057                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         6305                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         6305                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         6305                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         6305                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks         3858                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total         3858                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data           56                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total           56                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_accesses::.cpu.data           57                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total           57                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_miss_rate::.cpu.data     0.017544                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_miss_rate::total     0.017544                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_miss_latency::.cpu.data       138000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_latency::total       138000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_rate::.cpu.data     0.017544                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_miss_rate::total     0.017544                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::.cpu.data       138000                       # average UpgradeReq mshr miss latency
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::total       138000                       # average UpgradeReq mshr miss latency
system.DynamicCache.ReadExReq_hits::.cpu.data          677                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total          677                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         8604                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         8604                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   5035375000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   5035375000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         9281                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         9281                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.927055                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.927055                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 585236.517899                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 585236.517899                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         8604                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         8604                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   3916855000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   3916855000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.927055                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.927055                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 455236.517899                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 455236.517899                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst        21185                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data         3706                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total        24891                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         9524                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         2426                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        11950                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   5530151000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   1410435000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   6940586000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst        30709                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         6132                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        36841                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.310137                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.395629                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.324367                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580654.241915                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 581382.934872                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 580802.175732                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         9524                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         2426                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        11950                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   4292031000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   1095055000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   5387086000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.310137                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.395629                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.324367                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450654.241915                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 451382.934872                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 450802.175732                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse       10167.236761                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             79901                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           22362                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            3.573070                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   328.667675                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  3906.124416                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  5932.444670                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.040121                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.476822                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.724175                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     1.241118                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024        13305                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1742                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4        11370                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     1.624146                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          106126                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         106126                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              383098                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        112327                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            455137                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              3748                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             3748                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              28833                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             28833                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         383098                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       350484                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       891781                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                 1242265                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     12781760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side     19035584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 31817344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            156557                       # Total snoops (count)
system.l2bar.snoopTraffic                     1735168                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             572236                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.130263                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.336593                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   497695     86.97%     86.97% # Request fanout histogram
system.l2bar.snoop_fanout::1                    74541     13.03%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               572236                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            997016000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           892293000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           347248000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68471916000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  68471916000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
