INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ref326/Desktop/lab projects/lab6/lab6.22/lab6.22.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Syn
INFO: [VRFC 10-311] analyzing module aSyn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ref326/Desktop/lab projects/lab6/lab6.22/lab6.22.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
