$date
	Mon Sep  8 19:02:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_div_mod $end
$var wire 1 ! smod_out $end
$var wire 1 " sdiv_out $end
$var wire 1 # mod_out $end
$var wire 1 $ div_out $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' sa $end
$var reg 1 ( sb $end
$scope module uut $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' sa $end
$var wire 1 ( sb $end
$var wire 1 ! smod_out $end
$var wire 1 " sdiv_out $end
$var wire 1 # mod_out $end
$var wire 1 $ div_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1(
0'
1&
0%
0$
0#
0"
0!
$end
#10000
x!
0(
x"
1'
x#
0&
x$
1%
#20000
0'
0$
0#
1&
0%
#30000
1"
0!
1(
1'
x#
0&
x$
1%
#40000
