module ddr3_s4_amphy (
	local_address,          
	local_write_req,        
	local_read_req,         
	local_burstbegin,       
	local_wdata,            
	local_be,               
	local_size,             
	oct_ctl_rs_value,       
	oct_ctl_rt_value,       
	global_reset_n,         
	pll_ref_clk,            
	soft_reset_n,           
	local_ready,            
	local_rdata,            
	local_rdata_valid,      
	local_refresh_ack,      
	local_init_done,        
	reset_phy_clk_n,        
	dll_reference_clk,      
	dqs_delay_ctrl_export,  
	aux_scan_clk_reset_n,   
	aux_scan_clk,           
	mem_odt,                
	mem_cs_n,               
	mem_cke,                
	mem_addr,               
	mem_ba,                 
	mem_ras_n,              
	mem_cas_n,              
	mem_we_n,               
	mem_dm,                 
	mem_reset_n,            
	phy_clk,                
	aux_full_rate_clk,      
	aux_half_rate_clk,      
	reset_request_n,        
	mem_clk,                
	mem_clk_n,              
	mem_dq,                 
	mem_dqs,                
	mem_dqsn                
);