
ADC-DMA-Test_N-U545RE-Q.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007404  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  0800763c  0800763c  0000863c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800770c  0800770c  0000870c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08007710  08007710  00008710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000009  20000000  08007714  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000368  2000000c  0800771d  0000900c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20000374  0800771d  00009374  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  00009009  2**0
                  CONTENTS, READONLY
  9 .debug_info   000111d1  00000000  00000000  0000903f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002348  00000000  00000000  0001a210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000f20  00000000  00000000  0001c558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000b8a  00000000  00000000  0001d478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0002eede  00000000  00000000  0001e002  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00012a87  00000000  00000000  0004cee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001313eb  00000000  00000000  0005f967  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00190d52  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003f78  00000000  00000000  00190d98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000073  00000000  00000000  00194d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000000c 	.word	0x2000000c
 8000254:	00000000 	.word	0x00000000
 8000258:	08007624 	.word	0x08007624

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000010 	.word	0x20000010
 8000274:	08007624 	.word	0x08007624

08000278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b082      	sub	sp, #8
 800027c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800027e:	f000 ffb1 	bl	80011e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8000282:	f000 fa30 	bl	80006e6 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8000286:	f000 f99f 	bl	80005c8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800028a:	f000 f9f9 	bl	8000680 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800028e:	f000 fb91 	bl	80009b4 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8000292:	f000 fb53 	bl	800093c <MX_GPDMA1_Init>
  MX_ICACHE_Init();
 8000296:	f000 fb79 	bl	800098c <MX_ICACHE_Init>
  MX_ADC1_Init();
 800029a:	f000 fa31 	bl	8000700 <MX_ADC1_Init>
  MX_ADC4_Init();
 800029e:	f000 fad1 	bl	8000844 <MX_ADC4_Init>
  /* USER CODE BEGIN 2 */
	HAL_Delay(2000);  // hopefully 2s is a long time in the MCU world for the ADC peripheral to power up and get ready for calibration
 80002a2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80002a6:	f001 f863 	bl	8001370 <HAL_Delay>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED); // this is optional and uses internal calibration values programmed by the factory
 80002aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80002ae:	2100      	movs	r1, #0
 80002b0:	48a8      	ldr	r0, [pc, #672]	@ (8000554 <main+0x2dc>)
 80002b2:	f002 fff1 	bl	8003298 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED);
 80002b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80002ba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80002be:	48a5      	ldr	r0, [pc, #660]	@ (8000554 <main+0x2dc>)
 80002c0:	f002 ffea 	bl	8003298 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc4, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 80002c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80002c8:	2100      	movs	r1, #0
 80002ca:	48a3      	ldr	r0, [pc, #652]	@ (8000558 <main+0x2e0>)
 80002cc:	f002 ffe4 	bl	8003298 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc4, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED);
 80002d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80002d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80002d8:	489f      	ldr	r0, [pc, #636]	@ (8000558 <main+0x2e0>)
 80002da:	f002 ffdd 	bl	8003298 <HAL_ADCEx_Calibration_Start>
	HAL_Delay(1000); // wait for things to settle down before starting the ADC process
 80002de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80002e2:	f001 f845 	bl	8001370 <HAL_Delay>

	HAL_ADC_Start_DMA(&hadc1, ADC1_res_buffer, ADC1ChannelCount*2); // this actually starts the process: DMA-transfer the data stream from &hadc1 into ADC1_res_buffer, which holds 2 conversions
 80002e6:	2208      	movs	r2, #8
 80002e8:	499c      	ldr	r1, [pc, #624]	@ (800055c <main+0x2e4>)
 80002ea:	489a      	ldr	r0, [pc, #616]	@ (8000554 <main+0x2dc>)
 80002ec:	f001 fe8e 	bl	800200c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc4, ADC4_res_buffer, ADC4ChannelCount*2);
 80002f0:	2204      	movs	r2, #4
 80002f2:	499b      	ldr	r1, [pc, #620]	@ (8000560 <main+0x2e8>)
 80002f4:	4898      	ldr	r0, [pc, #608]	@ (8000558 <main+0x2e0>)
 80002f6:	f001 fe89 	bl	800200c <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		if(ADC1AccValBufBatchCount>0)
 80002fa:	4b9a      	ldr	r3, [pc, #616]	@ (8000564 <main+0x2ec>)
 80002fc:	881b      	ldrh	r3, [r3, #0]
 80002fe:	2b00      	cmp	r3, #0
 8000300:	f000 80b0 	beq.w	8000464 <main+0x1ec>
		{
			for (int i=0; i<ADC1ChannelCount; i++)
 8000304:	2300      	movs	r3, #0
 8000306:	607b      	str	r3, [r7, #4]
 8000308:	e029      	b.n	800035e <main+0xe6>
			{
				ADC1_avg_val_buffer[i]=(ADC1_avg_val_buffer[i] + (((float)ADC1_acc_val_batch_buffer[i]/(float)ADC1AccValBufBatchCount)))/2.0;
 800030a:	4a97      	ldr	r2, [pc, #604]	@ (8000568 <main+0x2f0>)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	009b      	lsls	r3, r3, #2
 8000310:	4413      	add	r3, r2
 8000312:	ed93 7a00 	vldr	s14, [r3]
 8000316:	4a95      	ldr	r2, [pc, #596]	@ (800056c <main+0x2f4>)
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800031e:	ee07 3a90 	vmov	s15, r3
 8000322:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8000326:	4b8f      	ldr	r3, [pc, #572]	@ (8000564 <main+0x2ec>)
 8000328:	881b      	ldrh	r3, [r3, #0]
 800032a:	ee07 3a90 	vmov	s15, r3
 800032e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000332:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000336:	ee37 7a27 	vadd.f32	s14, s14, s15
 800033a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800033e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000342:	4a89      	ldr	r2, [pc, #548]	@ (8000568 <main+0x2f0>)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	009b      	lsls	r3, r3, #2
 8000348:	4413      	add	r3, r2
 800034a:	edc3 7a00 	vstr	s15, [r3]
				ADC1_acc_val_batch_buffer[i]=0;  // clear the accumulated value
 800034e:	4a87      	ldr	r2, [pc, #540]	@ (800056c <main+0x2f4>)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	2100      	movs	r1, #0
 8000354:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i=0; i<ADC1ChannelCount; i++)
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	3301      	adds	r3, #1
 800035c:	607b      	str	r3, [r7, #4]
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	2b03      	cmp	r3, #3
 8000362:	ddd2      	ble.n	800030a <main+0x92>
			}
			ADC1AccValBufBatchCount=0;   // clear the accumulated count
 8000364:	4b7f      	ldr	r3, [pc, #508]	@ (8000564 <main+0x2ec>)
 8000366:	2200      	movs	r2, #0
 8000368:	801a      	strh	r2, [r3, #0]

	          // Calculate the VREF using VREFINT
			if(ADC1_avg_val_buffer[0]<1) // protect from divide by zero
 800036a:	4b7f      	ldr	r3, [pc, #508]	@ (8000568 <main+0x2f0>)
 800036c:	edd3 7a00 	vldr	s15, [r3]
 8000370:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000374:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800037c:	d503      	bpl.n	8000386 <main+0x10e>
			{
				vref_voltage_mv=0; //adcbufAvgValue[0] will ramp-up and VREF calc will ramp-down slowly due to ADC averaging delays
 800037e:	4b7c      	ldr	r3, [pc, #496]	@ (8000570 <main+0x2f8>)
 8000380:	2200      	movs	r2, #0
 8000382:	601a      	str	r2, [r3, #0]
 8000384:	e06e      	b.n	8000464 <main+0x1ec>
			}
			else
			{
				// Read calibration data into RAM first if ICache is on
				cal_vref_data = *(__IO uint32_t *)VREFINT_CAL_ADDR; // Example address
 8000386:	4b7b      	ldr	r3, [pc, #492]	@ (8000574 <main+0x2fc>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	4a7b      	ldr	r2, [pc, #492]	@ (8000578 <main+0x300>)
 800038c:	6013      	str	r3, [r2, #0]

				vrefint_data = ADC1_avg_val_buffer[0];
 800038e:	4b76      	ldr	r3, [pc, #472]	@ (8000568 <main+0x2f0>)
 8000390:	edd3 7a00 	vldr	s15, [r3]
 8000394:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000398:	ee17 2a90 	vmov	r2, s15
 800039c:	4b77      	ldr	r3, [pc, #476]	@ (800057c <main+0x304>)
 800039e:	601a      	str	r2, [r3, #0]

				// Calculate voltage in mV
				vref_voltage_mv = __HAL_ADC_CALC_VREFANALOG_VOLTAGE(cal_vref_data, vrefint_data, ADC_RESOLUTION_14B);
 80003a0:	4b74      	ldr	r3, [pc, #464]	@ (8000574 <main+0x2fc>)
 80003a2:	881b      	ldrh	r3, [r3, #0]
 80003a4:	461a      	mov	r2, r3
 80003a6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80003aa:	fb03 f202 	mul.w	r2, r3, r2
 80003ae:	4b73      	ldr	r3, [pc, #460]	@ (800057c <main+0x304>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80003b6:	4a6e      	ldr	r2, [pc, #440]	@ (8000570 <main+0x2f8>)
 80003b8:	6013      	str	r3, [r2, #0]

				ADC1_ch1_raw =  ADC1_avg_val_buffer[1]; // Get raw ch1 reading
 80003ba:	4b6b      	ldr	r3, [pc, #428]	@ (8000568 <main+0x2f0>)
 80003bc:	edd3 7a01 	vldr	s15, [r3, #4]
 80003c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80003c4:	ee17 2a90 	vmov	r2, s15
 80003c8:	4b6d      	ldr	r3, [pc, #436]	@ (8000580 <main+0x308>)
 80003ca:	601a      	str	r2, [r3, #0]
				ADC1_ch1_mV = __HAL_ADC_CALC_DATA_TO_VOLTAGE(&hadc1, vref_voltage_mv, ADC1_ch1_raw, ADC_RESOLUTION_14B); // Example ch1 calculation
 80003cc:	4b6c      	ldr	r3, [pc, #432]	@ (8000580 <main+0x308>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	4a67      	ldr	r2, [pc, #412]	@ (8000570 <main+0x2f8>)
 80003d2:	6812      	ldr	r2, [r2, #0]
 80003d4:	fb03 f202 	mul.w	r2, r3, r2
 80003d8:	4b6a      	ldr	r3, [pc, #424]	@ (8000584 <main+0x30c>)
 80003da:	fba3 1302 	umull	r1, r3, r3, r2
 80003de:	1ad2      	subs	r2, r2, r3
 80003e0:	0852      	lsrs	r2, r2, #1
 80003e2:	4413      	add	r3, r2
 80003e4:	0b5b      	lsrs	r3, r3, #13
 80003e6:	4a68      	ldr	r2, [pc, #416]	@ (8000588 <main+0x310>)
 80003e8:	6013      	str	r3, [r2, #0]

				ADC1_ch2_raw =  ADC1_avg_val_buffer[2]; // Get raw ch1 reading
 80003ea:	4b5f      	ldr	r3, [pc, #380]	@ (8000568 <main+0x2f0>)
 80003ec:	edd3 7a02 	vldr	s15, [r3, #8]
 80003f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80003f4:	ee17 2a90 	vmov	r2, s15
 80003f8:	4b64      	ldr	r3, [pc, #400]	@ (800058c <main+0x314>)
 80003fa:	601a      	str	r2, [r3, #0]
				ADC1_ch2_mV = __HAL_ADC_CALC_DATA_TO_VOLTAGE(&hadc1, vref_voltage_mv, ADC1_ch2_raw, ADC_RESOLUTION_14B); // Example ch1 calculation
 80003fc:	4b63      	ldr	r3, [pc, #396]	@ (800058c <main+0x314>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	4a5b      	ldr	r2, [pc, #364]	@ (8000570 <main+0x2f8>)
 8000402:	6812      	ldr	r2, [r2, #0]
 8000404:	fb03 f202 	mul.w	r2, r3, r2
 8000408:	4b5e      	ldr	r3, [pc, #376]	@ (8000584 <main+0x30c>)
 800040a:	fba3 1302 	umull	r1, r3, r3, r2
 800040e:	1ad2      	subs	r2, r2, r3
 8000410:	0852      	lsrs	r2, r2, #1
 8000412:	4413      	add	r3, r2
 8000414:	0b5b      	lsrs	r3, r3, #13
 8000416:	4a5e      	ldr	r2, [pc, #376]	@ (8000590 <main+0x318>)
 8000418:	6013      	str	r3, [r2, #0]

				// Or for temperature:
				temp_raw = ADC1_avg_val_buffer[3]; // Get raw temp sensor reading
 800041a:	4b53      	ldr	r3, [pc, #332]	@ (8000568 <main+0x2f0>)
 800041c:	edd3 7a03 	vldr	s15, [r3, #12]
 8000420:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000424:	ee17 2a90 	vmov	r2, s15
 8000428:	4b5a      	ldr	r3, [pc, #360]	@ (8000594 <main+0x31c>)
 800042a:	601a      	str	r2, [r3, #0]
				temp_celsius = __HAL_ADC_CALC_TEMPERATURE(&hadc1, vref_voltage_mv, temp_raw, ADC_RESOLUTION_14B); // Example Temp calculation
 800042c:	4b59      	ldr	r3, [pc, #356]	@ (8000594 <main+0x31c>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	4a4f      	ldr	r2, [pc, #316]	@ (8000570 <main+0x2f8>)
 8000432:	6812      	ldr	r2, [r2, #0]
 8000434:	fb02 f303 	mul.w	r3, r2, r3
 8000438:	4a57      	ldr	r2, [pc, #348]	@ (8000598 <main+0x320>)
 800043a:	fba2 2303 	umull	r2, r3, r2, r3
 800043e:	099b      	lsrs	r3, r3, #6
 8000440:	461a      	mov	r2, r3
 8000442:	4b56      	ldr	r3, [pc, #344]	@ (800059c <main+0x324>)
 8000444:	881b      	ldrh	r3, [r3, #0]
 8000446:	1ad3      	subs	r3, r2, r3
 8000448:	2264      	movs	r2, #100	@ 0x64
 800044a:	fb03 f202 	mul.w	r2, r3, r2
 800044e:	4b54      	ldr	r3, [pc, #336]	@ (80005a0 <main+0x328>)
 8000450:	881b      	ldrh	r3, [r3, #0]
 8000452:	4619      	mov	r1, r3
 8000454:	4b51      	ldr	r3, [pc, #324]	@ (800059c <main+0x324>)
 8000456:	881b      	ldrh	r3, [r3, #0]
 8000458:	1acb      	subs	r3, r1, r3
 800045a:	fb92 f3f3 	sdiv	r3, r2, r3
 800045e:	331e      	adds	r3, #30
 8000460:	4a50      	ldr	r2, [pc, #320]	@ (80005a4 <main+0x32c>)
 8000462:	6013      	str	r3, [r2, #0]
			}

		}

		if(ADC4AccValBufBatchCount>0)
 8000464:	4b50      	ldr	r3, [pc, #320]	@ (80005a8 <main+0x330>)
 8000466:	881b      	ldrh	r3, [r3, #0]
 8000468:	2b00      	cmp	r3, #0
 800046a:	f43f af46 	beq.w	80002fa <main+0x82>
		{
			for (int i=0; i<ADC4ChannelCount; i++)
 800046e:	2300      	movs	r3, #0
 8000470:	603b      	str	r3, [r7, #0]
 8000472:	e029      	b.n	80004c8 <main+0x250>
			{
				ADC4_avg_val_buffer[i]=(ADC4_avg_val_buffer[i] + (((float)ADC4_acc_val_batch_buffer[i]/(float)ADC4AccValBufBatchCount)))/2.0;
 8000474:	4a4d      	ldr	r2, [pc, #308]	@ (80005ac <main+0x334>)
 8000476:	683b      	ldr	r3, [r7, #0]
 8000478:	009b      	lsls	r3, r3, #2
 800047a:	4413      	add	r3, r2
 800047c:	ed93 7a00 	vldr	s14, [r3]
 8000480:	4a4b      	ldr	r2, [pc, #300]	@ (80005b0 <main+0x338>)
 8000482:	683b      	ldr	r3, [r7, #0]
 8000484:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000488:	ee07 3a90 	vmov	s15, r3
 800048c:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8000490:	4b45      	ldr	r3, [pc, #276]	@ (80005a8 <main+0x330>)
 8000492:	881b      	ldrh	r3, [r3, #0]
 8000494:	ee07 3a90 	vmov	s15, r3
 8000498:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800049c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80004a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80004a4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80004a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80004ac:	4a3f      	ldr	r2, [pc, #252]	@ (80005ac <main+0x334>)
 80004ae:	683b      	ldr	r3, [r7, #0]
 80004b0:	009b      	lsls	r3, r3, #2
 80004b2:	4413      	add	r3, r2
 80004b4:	edc3 7a00 	vstr	s15, [r3]
				ADC4_acc_val_batch_buffer[i]=0;  // clear the accumulated value
 80004b8:	4a3d      	ldr	r2, [pc, #244]	@ (80005b0 <main+0x338>)
 80004ba:	683b      	ldr	r3, [r7, #0]
 80004bc:	2100      	movs	r1, #0
 80004be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i=0; i<ADC4ChannelCount; i++)
 80004c2:	683b      	ldr	r3, [r7, #0]
 80004c4:	3301      	adds	r3, #1
 80004c6:	603b      	str	r3, [r7, #0]
 80004c8:	683b      	ldr	r3, [r7, #0]
 80004ca:	2b01      	cmp	r3, #1
 80004cc:	ddd2      	ble.n	8000474 <main+0x1fc>
			}
			ADC4AccValBufBatchCount=0;   // clear the accumulated count
 80004ce:	4b36      	ldr	r3, [pc, #216]	@ (80005a8 <main+0x330>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	801a      	strh	r2, [r3, #0]

	          // Calculate the VREF using VREFINT
			if(ADC4_avg_val_buffer[0]<1) // protect from divide by zero
 80004d4:	4b35      	ldr	r3, [pc, #212]	@ (80005ac <main+0x334>)
 80004d6:	edd3 7a00 	vldr	s15, [r3]
 80004da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80004de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80004e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80004e6:	d503      	bpl.n	80004f0 <main+0x278>
			{
				vref_voltage_mv=0; //adcbufAvgValue[0] will ramp-up and VREF calc will ramp-down slowly due to ADC averaging delays
 80004e8:	4b21      	ldr	r3, [pc, #132]	@ (8000570 <main+0x2f8>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	601a      	str	r2, [r3, #0]
 80004ee:	e704      	b.n	80002fa <main+0x82>
			}
			else
			{
				ADC4_ch1_raw =  ADC4_avg_val_buffer[0]; // Get raw ch1 reading
 80004f0:	4b2e      	ldr	r3, [pc, #184]	@ (80005ac <main+0x334>)
 80004f2:	edd3 7a00 	vldr	s15, [r3]
 80004f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80004fa:	ee17 2a90 	vmov	r2, s15
 80004fe:	4b2d      	ldr	r3, [pc, #180]	@ (80005b4 <main+0x33c>)
 8000500:	601a      	str	r2, [r3, #0]
				ADC4_ch1_mV = __HAL_ADC_CALC_DATA_TO_VOLTAGE(&hADC4, vref_voltage_mv, ADC4_ch1_raw, ADC_RESOLUTION_12B); // Example ch1 calculation
 8000502:	4b2c      	ldr	r3, [pc, #176]	@ (80005b4 <main+0x33c>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4a1a      	ldr	r2, [pc, #104]	@ (8000570 <main+0x2f8>)
 8000508:	6812      	ldr	r2, [r2, #0]
 800050a:	fb03 f202 	mul.w	r2, r3, r2
 800050e:	4b2a      	ldr	r3, [pc, #168]	@ (80005b8 <main+0x340>)
 8000510:	fba3 1302 	umull	r1, r3, r3, r2
 8000514:	1ad2      	subs	r2, r2, r3
 8000516:	0852      	lsrs	r2, r2, #1
 8000518:	4413      	add	r3, r2
 800051a:	0adb      	lsrs	r3, r3, #11
 800051c:	4a27      	ldr	r2, [pc, #156]	@ (80005bc <main+0x344>)
 800051e:	6013      	str	r3, [r2, #0]

				ADC4_ch2_raw =  ADC4_avg_val_buffer[1]; // Get raw ch1 reading
 8000520:	4b22      	ldr	r3, [pc, #136]	@ (80005ac <main+0x334>)
 8000522:	edd3 7a01 	vldr	s15, [r3, #4]
 8000526:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800052a:	ee17 2a90 	vmov	r2, s15
 800052e:	4b24      	ldr	r3, [pc, #144]	@ (80005c0 <main+0x348>)
 8000530:	601a      	str	r2, [r3, #0]
				ADC4_ch2_mV = __HAL_ADC_CALC_DATA_TO_VOLTAGE(&hADC4, vref_voltage_mv, ADC4_ch2_raw, ADC_RESOLUTION_12B); // Example ch1 calculation
 8000532:	4b23      	ldr	r3, [pc, #140]	@ (80005c0 <main+0x348>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	4a0e      	ldr	r2, [pc, #56]	@ (8000570 <main+0x2f8>)
 8000538:	6812      	ldr	r2, [r2, #0]
 800053a:	fb03 f202 	mul.w	r2, r3, r2
 800053e:	4b1e      	ldr	r3, [pc, #120]	@ (80005b8 <main+0x340>)
 8000540:	fba3 1302 	umull	r1, r3, r3, r2
 8000544:	1ad2      	subs	r2, r2, r3
 8000546:	0852      	lsrs	r2, r2, #1
 8000548:	4413      	add	r3, r2
 800054a:	0adb      	lsrs	r3, r3, #11
 800054c:	4a1d      	ldr	r2, [pc, #116]	@ (80005c4 <main+0x34c>)
 800054e:	6013      	str	r3, [r2, #0]
		if(ADC1AccValBufBatchCount>0)
 8000550:	e6d3      	b.n	80002fa <main+0x82>
 8000552:	bf00      	nop
 8000554:	20000028 	.word	0x20000028
 8000558:	200000b4 	.word	0x200000b4
 800055c:	200002a8 	.word	0x200002a8
 8000560:	2000032c 	.word	0x2000032c
 8000564:	200002f4 	.word	0x200002f4
 8000568:	200002f8 	.word	0x200002f8
 800056c:	200002e4 	.word	0x200002e4
 8000570:	2000030c 	.word	0x2000030c
 8000574:	0bfa07a5 	.word	0x0bfa07a5
 8000578:	20000308 	.word	0x20000308
 800057c:	20000310 	.word	0x20000310
 8000580:	20000314 	.word	0x20000314
 8000584:	00040011 	.word	0x00040011
 8000588:	20000318 	.word	0x20000318
 800058c:	2000031c 	.word	0x2000031c
 8000590:	20000320 	.word	0x20000320
 8000594:	20000324 	.word	0x20000324
 8000598:	057619f1 	.word	0x057619f1
 800059c:	0bfa0710 	.word	0x0bfa0710
 80005a0:	0bfa0742 	.word	0x0bfa0742
 80005a4:	20000328 	.word	0x20000328
 80005a8:	20000354 	.word	0x20000354
 80005ac:	20000358 	.word	0x20000358
 80005b0:	2000034c 	.word	0x2000034c
 80005b4:	20000360 	.word	0x20000360
 80005b8:	00100101 	.word	0x00100101
 80005bc:	20000364 	.word	0x20000364
 80005c0:	20000368 	.word	0x20000368
 80005c4:	2000036c 	.word	0x2000036c

080005c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b09e      	sub	sp, #120	@ 0x78
 80005cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ce:	f107 0318 	add.w	r3, r7, #24
 80005d2:	2260      	movs	r2, #96	@ 0x60
 80005d4:	2100      	movs	r1, #0
 80005d6:	4618      	mov	r0, r3
 80005d8:	f006 fff8 	bl	80075cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005dc:	463b      	mov	r3, r7
 80005de:	2200      	movs	r2, #0
 80005e0:	601a      	str	r2, [r3, #0]
 80005e2:	605a      	str	r2, [r3, #4]
 80005e4:	609a      	str	r2, [r3, #8]
 80005e6:	60da      	str	r2, [r3, #12]
 80005e8:	611a      	str	r2, [r3, #16]
 80005ea:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 80005ec:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80005f0:	f004 fe22 	bl	8005238 <HAL_PWREx_ControlVoltageScaling>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <SystemClock_Config+0x36>
  {
    Error_Handler();
 80005fa:	f000 fbbb 	bl	8000d74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80005fe:	2310      	movs	r3, #16
 8000600:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000602:	2301      	movs	r3, #1
 8000604:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000606:	2310      	movs	r3, #16
 8000608:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 800060a:	2300      	movs	r3, #0
 800060c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800060e:	2302      	movs	r3, #2
 8000610:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000612:	2301      	movs	r3, #1
 8000614:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8000616:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800061a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 800061c:	2303      	movs	r3, #3
 800061e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000620:	230c      	movs	r3, #12
 8000622:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000624:	2302      	movs	r3, #2
 8000626:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000628:	2302      	movs	r3, #2
 800062a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 800062c:	2302      	movs	r3, #2
 800062e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8000630:	230c      	movs	r3, #12
 8000632:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000634:	2300      	movs	r3, #0
 8000636:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000638:	f107 0318 	add.w	r3, r7, #24
 800063c:	4618      	mov	r0, r3
 800063e:	f004 fee7 	bl	8005410 <HAL_RCC_OscConfig>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000648:	f000 fb94 	bl	8000d74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800064c:	231f      	movs	r3, #31
 800064e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000650:	2303      	movs	r3, #3
 8000652:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000654:	2308      	movs	r3, #8
 8000656:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000658:	2300      	movs	r3, #0
 800065a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800065c:	2300      	movs	r3, #0
 800065e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000660:	2300      	movs	r3, #0
 8000662:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000664:	463b      	mov	r3, r7
 8000666:	2101      	movs	r1, #1
 8000668:	4618      	mov	r0, r3
 800066a:	f005 fdad 	bl	80061c8 <HAL_RCC_ClockConfig>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000674:	f000 fb7e 	bl	8000d74 <Error_Handler>
  }
}
 8000678:	bf00      	nop
 800067a:	3778      	adds	r7, #120	@ 0x78
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b0b0      	sub	sp, #192	@ 0xc0
 8000684:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000686:	463b      	mov	r3, r7
 8000688:	22c0      	movs	r2, #192	@ 0xc0
 800068a:	2100      	movs	r1, #0
 800068c:	4618      	mov	r0, r3
 800068e:	f006 ff9d 	bl	80075cc <memset>

  /** Initializes the common periph clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8000692:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000696:	f04f 0300 	mov.w	r3, #0
 800069a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_PLL2;
 800069e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  PeriphClkInit.PLL2.PLL2Source = RCC_PLLSOURCE_MSI;
 80006a6:	2301      	movs	r3, #1
 80006a8:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLL2.PLL2M = 3;
 80006aa:	2303      	movs	r3, #3
 80006ac:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLL2.PLL2N = 8;
 80006ae:	2308      	movs	r3, #8
 80006b0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLL2.PLL2P = 2;
 80006b2:	2302      	movs	r3, #2
 80006b4:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLL2.PLL2Q = 2;
 80006b6:	2302      	movs	r3, #2
 80006b8:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLL2.PLL2R = 32;
 80006ba:	2320      	movs	r3, #32
 80006bc:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLL2.PLL2RGE = RCC_PLLVCIRANGE_1;
 80006be:	230c      	movs	r3, #12
 80006c0:	623b      	str	r3, [r7, #32]
  PeriphClkInit.PLL2.PLL2FRACN = 0;
 80006c2:	2300      	movs	r3, #0
 80006c4:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInit.PLL2.PLL2ClockOut = RCC_PLL2_DIVR;
 80006c6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80006ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006cc:	463b      	mov	r3, r7
 80006ce:	4618      	mov	r0, r3
 80006d0:	f006 f90e 	bl	80068f0 <HAL_RCCEx_PeriphCLKConfig>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <PeriphCommonClock_Config+0x5e>
  {
    Error_Handler();
 80006da:	f000 fb4b 	bl	8000d74 <Error_Handler>
  }
}
 80006de:	bf00      	nop
 80006e0:	37c0      	adds	r7, #192	@ 0xc0
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}

080006e6 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 80006e6:	b580      	push	{r7, lr}
 80006e8:	af00      	add	r7, sp, #0

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 80006ea:	2002      	movs	r0, #2
 80006ec:	f004 fe30 	bl	8005350 <HAL_PWREx_ConfigSupply>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <SystemPower_Config+0x14>
  {
    Error_Handler();
 80006f6:	f000 fb3d 	bl	8000d74 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 80006fa:	bf00      	nop
 80006fc:	bd80      	pop	{r7, pc}
	...

08000700 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b088      	sub	sp, #32
 8000704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000706:	463b      	mov	r3, r7
 8000708:	2220      	movs	r2, #32
 800070a:	2100      	movs	r1, #0
 800070c:	4618      	mov	r0, r3
 800070e:	f006 ff5d 	bl	80075cc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000712:	4b46      	ldr	r3, [pc, #280]	@ (800082c <MX_ADC1_Init+0x12c>)
 8000714:	4a46      	ldr	r2, [pc, #280]	@ (8000830 <MX_ADC1_Init+0x130>)
 8000716:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000718:	4b44      	ldr	r3, [pc, #272]	@ (800082c <MX_ADC1_Init+0x12c>)
 800071a:	2200      	movs	r2, #0
 800071c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 800071e:	4b43      	ldr	r3, [pc, #268]	@ (800082c <MX_ADC1_Init+0x12c>)
 8000720:	2200      	movs	r2, #0
 8000722:	609a      	str	r2, [r3, #8]
  hadc1.Init.GainCompensation = 0;
 8000724:	4b41      	ldr	r3, [pc, #260]	@ (800082c <MX_ADC1_Init+0x12c>)
 8000726:	2200      	movs	r2, #0
 8000728:	60da      	str	r2, [r3, #12]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800072a:	4b40      	ldr	r3, [pc, #256]	@ (800082c <MX_ADC1_Init+0x12c>)
 800072c:	2200      	movs	r2, #0
 800072e:	615a      	str	r2, [r3, #20]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000730:	4b3e      	ldr	r3, [pc, #248]	@ (800082c <MX_ADC1_Init+0x12c>)
 8000732:	2201      	movs	r2, #1
 8000734:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000736:	4b3d      	ldr	r3, [pc, #244]	@ (800082c <MX_ADC1_Init+0x12c>)
 8000738:	2204      	movs	r2, #4
 800073a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800073c:	4b3b      	ldr	r3, [pc, #236]	@ (800082c <MX_ADC1_Init+0x12c>)
 800073e:	2200      	movs	r2, #0
 8000740:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000742:	4b3a      	ldr	r3, [pc, #232]	@ (800082c <MX_ADC1_Init+0x12c>)
 8000744:	2201      	movs	r2, #1
 8000746:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.NbrOfConversion = 4;
 800074a:	4b38      	ldr	r3, [pc, #224]	@ (800082c <MX_ADC1_Init+0x12c>)
 800074c:	2204      	movs	r2, #4
 800074e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000750:	4b36      	ldr	r3, [pc, #216]	@ (800082c <MX_ADC1_Init+0x12c>)
 8000752:	2200      	movs	r2, #0
 8000754:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000758:	4b34      	ldr	r3, [pc, #208]	@ (800082c <MX_ADC1_Init+0x12c>)
 800075a:	2200      	movs	r2, #0
 800075c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800075e:	4b33      	ldr	r3, [pc, #204]	@ (800082c <MX_ADC1_Init+0x12c>)
 8000760:	2200      	movs	r2, #0
 8000762:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000764:	4b31      	ldr	r3, [pc, #196]	@ (800082c <MX_ADC1_Init+0x12c>)
 8000766:	2201      	movs	r2, #1
 8000768:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_LOW;
 800076c:	4b2f      	ldr	r3, [pc, #188]	@ (800082c <MX_ADC1_Init+0x12c>)
 800076e:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000772:	669a      	str	r2, [r3, #104]	@ 0x68
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000774:	4b2d      	ldr	r3, [pc, #180]	@ (800082c <MX_ADC1_Init+0x12c>)
 8000776:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800077a:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800077c:	4b2b      	ldr	r3, [pc, #172]	@ (800082c <MX_ADC1_Init+0x12c>)
 800077e:	2200      	movs	r2, #0
 8000780:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000782:	4b2a      	ldr	r3, [pc, #168]	@ (800082c <MX_ADC1_Init+0x12c>)
 8000784:	2203      	movs	r2, #3
 8000786:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000788:	4b28      	ldr	r3, [pc, #160]	@ (800082c <MX_ADC1_Init+0x12c>)
 800078a:	2200      	movs	r2, #0
 800078c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000790:	4826      	ldr	r0, [pc, #152]	@ (800082c <MX_ADC1_Init+0x12c>)
 8000792:	f001 f971 	bl	8001a78 <HAL_ADC_Init>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 800079c:	f000 faea 	bl	8000d74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80007a0:	4b24      	ldr	r3, [pc, #144]	@ (8000834 <MX_ADC1_Init+0x134>)
 80007a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007a4:	2306      	movs	r3, #6
 80007a6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_814CYCLES;
 80007a8:	2307      	movs	r3, #7
 80007aa:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007b0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007b2:	2304      	movs	r3, #4
 80007b4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007b6:	2300      	movs	r3, #0
 80007b8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ba:	463b      	mov	r3, r7
 80007bc:	4619      	mov	r1, r3
 80007be:	481b      	ldr	r0, [pc, #108]	@ (800082c <MX_ADC1_Init+0x12c>)
 80007c0:	f001 fd38 	bl	8002234 <HAL_ADC_ConfigChannel>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 80007ca:	f000 fad3 	bl	8000d74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000838 <MX_ADC1_Init+0x138>)
 80007d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80007d2:	230c      	movs	r3, #12
 80007d4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007d6:	463b      	mov	r3, r7
 80007d8:	4619      	mov	r1, r3
 80007da:	4814      	ldr	r0, [pc, #80]	@ (800082c <MX_ADC1_Init+0x12c>)
 80007dc:	f001 fd2a 	bl	8002234 <HAL_ADC_ConfigChannel>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 80007e6:	f000 fac5 	bl	8000d74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80007ea:	4b14      	ldr	r3, [pc, #80]	@ (800083c <MX_ADC1_Init+0x13c>)
 80007ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80007ee:	2312      	movs	r3, #18
 80007f0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007f2:	463b      	mov	r3, r7
 80007f4:	4619      	mov	r1, r3
 80007f6:	480d      	ldr	r0, [pc, #52]	@ (800082c <MX_ADC1_Init+0x12c>)
 80007f8:	f001 fd1c 	bl	8002234 <HAL_ADC_ConfigChannel>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 8000802:	f000 fab7 	bl	8000d74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000806:	4b0e      	ldr	r3, [pc, #56]	@ (8000840 <MX_ADC1_Init+0x140>)
 8000808:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800080a:	2318      	movs	r3, #24
 800080c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800080e:	463b      	mov	r3, r7
 8000810:	4619      	mov	r1, r3
 8000812:	4806      	ldr	r0, [pc, #24]	@ (800082c <MX_ADC1_Init+0x12c>)
 8000814:	f001 fd0e 	bl	8002234 <HAL_ADC_ConfigChannel>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_ADC1_Init+0x122>
  {
    Error_Handler();
 800081e:	f000 faa9 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000822:	bf00      	nop
 8000824:	3720      	adds	r7, #32
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	20000028 	.word	0x20000028
 8000830:	42028000 	.word	0x42028000
 8000834:	80000001 	.word	0x80000001
 8000838:	04000002 	.word	0x04000002
 800083c:	08000004 	.word	0x08000004
 8000840:	ce080000 	.word	0xce080000

08000844 <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b088      	sub	sp, #32
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800084a:	463b      	mov	r3, r7
 800084c:	2220      	movs	r2, #32
 800084e:	2100      	movs	r1, #0
 8000850:	4618      	mov	r0, r3
 8000852:	f006 febb 	bl	80075cc <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8000856:	4b35      	ldr	r3, [pc, #212]	@ (800092c <MX_ADC4_Init+0xe8>)
 8000858:	4a35      	ldr	r2, [pc, #212]	@ (8000930 <MX_ADC4_Init+0xec>)
 800085a:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800085c:	4b33      	ldr	r3, [pc, #204]	@ (800092c <MX_ADC4_Init+0xe8>)
 800085e:	2200      	movs	r2, #0
 8000860:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8000862:	4b32      	ldr	r3, [pc, #200]	@ (800092c <MX_ADC4_Init+0xe8>)
 8000864:	2204      	movs	r2, #4
 8000866:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000868:	4b30      	ldr	r3, [pc, #192]	@ (800092c <MX_ADC4_Init+0xe8>)
 800086a:	2200      	movs	r2, #0
 800086c:	615a      	str	r2, [r3, #20]
  hadc4.Init.ScanConvMode = ADC4_SCAN_ENABLE;
 800086e:	4b2f      	ldr	r3, [pc, #188]	@ (800092c <MX_ADC4_Init+0xe8>)
 8000870:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000874:	611a      	str	r2, [r3, #16]
  hadc4.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000876:	4b2d      	ldr	r3, [pc, #180]	@ (800092c <MX_ADC4_Init+0xe8>)
 8000878:	2208      	movs	r2, #8
 800087a:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoPowerOff = ADC_LOW_POWER_NONE;
 800087c:	4b2b      	ldr	r3, [pc, #172]	@ (800092c <MX_ADC4_Init+0xe8>)
 800087e:	2200      	movs	r2, #0
 8000880:	621a      	str	r2, [r3, #32]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8000882:	4b2a      	ldr	r3, [pc, #168]	@ (800092c <MX_ADC4_Init+0xe8>)
 8000884:	2200      	movs	r2, #0
 8000886:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = ENABLE;
 8000888:	4b28      	ldr	r3, [pc, #160]	@ (800092c <MX_ADC4_Init+0xe8>)
 800088a:	2201      	movs	r2, #1
 800088c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc4.Init.NbrOfConversion = 2;
 8000890:	4b26      	ldr	r3, [pc, #152]	@ (800092c <MX_ADC4_Init+0xe8>)
 8000892:	2202      	movs	r2, #2
 8000894:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000896:	4b25      	ldr	r3, [pc, #148]	@ (800092c <MX_ADC4_Init+0xe8>)
 8000898:	2200      	movs	r2, #0
 800089a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800089c:	4b23      	ldr	r3, [pc, #140]	@ (800092c <MX_ADC4_Init+0xe8>)
 800089e:	2200      	movs	r2, #0
 80008a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc4.Init.DMAContinuousRequests = ENABLE;
 80008a2:	4b22      	ldr	r3, [pc, #136]	@ (800092c <MX_ADC4_Init+0xe8>)
 80008a4:	2201      	movs	r2, #1
 80008a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc4.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_LOW;
 80008aa:	4b20      	ldr	r3, [pc, #128]	@ (800092c <MX_ADC4_Init+0xe8>)
 80008ac:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80008b0:	669a      	str	r2, [r3, #104]	@ 0x68
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80008b2:	4b1e      	ldr	r3, [pc, #120]	@ (800092c <MX_ADC4_Init+0xe8>)
 80008b4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80008b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc4.Init.SamplingTimeCommon1 = ADC4_SAMPLETIME_814CYCLES_5;
 80008ba:	4b1c      	ldr	r3, [pc, #112]	@ (800092c <MX_ADC4_Init+0xe8>)
 80008bc:	2207      	movs	r2, #7
 80008be:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc4.Init.SamplingTimeCommon2 = ADC4_SAMPLETIME_1CYCLE_5;
 80008c0:	4b1a      	ldr	r3, [pc, #104]	@ (800092c <MX_ADC4_Init+0xe8>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc4.Init.OversamplingMode = DISABLE;
 80008c6:	4b19      	ldr	r3, [pc, #100]	@ (800092c <MX_ADC4_Init+0xe8>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 80008ce:	4817      	ldr	r0, [pc, #92]	@ (800092c <MX_ADC4_Init+0xe8>)
 80008d0:	f001 f8d2 	bl	8001a78 <HAL_ADC_Init>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_ADC4_Init+0x9a>
  {
    Error_Handler();
 80008da:	f000 fa4b 	bl	8000d74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80008de:	4b15      	ldr	r3, [pc, #84]	@ (8000934 <MX_ADC4_Init+0xf0>)
 80008e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC4_REGULAR_RANK_1;
 80008e2:	2300      	movs	r3, #0
 80008e4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC4_SAMPLINGTIME_COMMON_1;
 80008e6:	2300      	movs	r3, #0
 80008e8:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008ea:	2304      	movs	r3, #4
 80008ec:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80008f2:	463b      	mov	r3, r7
 80008f4:	4619      	mov	r1, r3
 80008f6:	480d      	ldr	r0, [pc, #52]	@ (800092c <MX_ADC4_Init+0xe8>)
 80008f8:	f001 fc9c 	bl	8002234 <HAL_ADC_ConfigChannel>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_ADC4_Init+0xc2>
  {
    Error_Handler();
 8000902:	f000 fa37 	bl	8000d74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000906:	4b0c      	ldr	r3, [pc, #48]	@ (8000938 <MX_ADC4_Init+0xf4>)
 8000908:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC4_REGULAR_RANK_2;
 800090a:	2304      	movs	r3, #4
 800090c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800090e:	463b      	mov	r3, r7
 8000910:	4619      	mov	r1, r3
 8000912:	4806      	ldr	r0, [pc, #24]	@ (800092c <MX_ADC4_Init+0xe8>)
 8000914:	f001 fc8e 	bl	8002234 <HAL_ADC_ConfigChannel>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_ADC4_Init+0xde>
  {
    Error_Handler();
 800091e:	f000 fa29 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8000922:	bf00      	nop
 8000924:	3720      	adds	r7, #32
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	200000b4 	.word	0x200000b4
 8000930:	46021000 	.word	0x46021000
 8000934:	0c000008 	.word	0x0c000008
 8000938:	10000010 	.word	0x10000010

0800093c <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8000942:	4b11      	ldr	r3, [pc, #68]	@ (8000988 <MX_GPDMA1_Init+0x4c>)
 8000944:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000948:	4a0f      	ldr	r2, [pc, #60]	@ (8000988 <MX_GPDMA1_Init+0x4c>)
 800094a:	f043 0301 	orr.w	r3, r3, #1
 800094e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8000952:	4b0d      	ldr	r3, [pc, #52]	@ (8000988 <MX_GPDMA1_Init+0x4c>)
 8000954:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000958:	f003 0301 	and.w	r3, r3, #1
 800095c:	607b      	str	r3, [r7, #4]
 800095e:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8000960:	2200      	movs	r2, #0
 8000962:	2100      	movs	r1, #0
 8000964:	201d      	movs	r0, #29
 8000966:	f002 fea5 	bl	80036b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 800096a:	201d      	movs	r0, #29
 800096c:	f002 febc 	bl	80036e8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPDMA1_Channel1_IRQn, 0, 0);
 8000970:	2200      	movs	r2, #0
 8000972:	2100      	movs	r1, #0
 8000974:	201e      	movs	r0, #30
 8000976:	f002 fe9d 	bl	80036b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel1_IRQn);
 800097a:	201e      	movs	r0, #30
 800097c:	f002 feb4 	bl	80036e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8000980:	bf00      	nop
 8000982:	3708      	adds	r7, #8
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	46020c00 	.word	0x46020c00

0800098c <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000990:	2000      	movs	r0, #0
 8000992:	f004 fc21 	bl	80051d8 <HAL_ICACHE_ConfigAssociativityMode>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 800099c:	f000 f9ea 	bl	8000d74 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80009a0:	f004 fc3a 	bl	8005218 <HAL_ICACHE_Enable>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80009aa:	f000 f9e3 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80009ae:	bf00      	nop
 80009b0:	bd80      	pop	{r7, pc}
	...

080009b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b088      	sub	sp, #32
 80009b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ba:	f107 030c 	add.w	r3, r7, #12
 80009be:	2200      	movs	r2, #0
 80009c0:	601a      	str	r2, [r3, #0]
 80009c2:	605a      	str	r2, [r3, #4]
 80009c4:	609a      	str	r2, [r3, #8]
 80009c6:	60da      	str	r2, [r3, #12]
 80009c8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ca:	4b28      	ldr	r3, [pc, #160]	@ (8000a6c <MX_GPIO_Init+0xb8>)
 80009cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009d0:	4a26      	ldr	r2, [pc, #152]	@ (8000a6c <MX_GPIO_Init+0xb8>)
 80009d2:	f043 0304 	orr.w	r3, r3, #4
 80009d6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009da:	4b24      	ldr	r3, [pc, #144]	@ (8000a6c <MX_GPIO_Init+0xb8>)
 80009dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009e0:	f003 0304 	and.w	r3, r3, #4
 80009e4:	60bb      	str	r3, [r7, #8]
 80009e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e8:	4b20      	ldr	r3, [pc, #128]	@ (8000a6c <MX_GPIO_Init+0xb8>)
 80009ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009ee:	4a1f      	ldr	r2, [pc, #124]	@ (8000a6c <MX_GPIO_Init+0xb8>)
 80009f0:	f043 0301 	orr.w	r3, r3, #1
 80009f4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009f8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a6c <MX_GPIO_Init+0xb8>)
 80009fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a06:	4b19      	ldr	r3, [pc, #100]	@ (8000a6c <MX_GPIO_Init+0xb8>)
 8000a08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a0c:	4a17      	ldr	r2, [pc, #92]	@ (8000a6c <MX_GPIO_Init+0xb8>)
 8000a0e:	f043 0302 	orr.w	r3, r3, #2
 8000a12:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000a16:	4b15      	ldr	r3, [pc, #84]	@ (8000a6c <MX_GPIO_Init+0xb8>)
 8000a18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a1c:	f003 0302 	and.w	r3, r3, #2
 8000a20:	603b      	str	r3, [r7, #0]
 8000a22:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000a24:	2200      	movs	r2, #0
 8000a26:	2120      	movs	r1, #32
 8000a28:	4811      	ldr	r0, [pc, #68]	@ (8000a70 <MX_GPIO_Init+0xbc>)
 8000a2a:	f004 fbbd 	bl	80051a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8000a2e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a34:	4b0f      	ldr	r3, [pc, #60]	@ (8000a74 <MX_GPIO_Init+0xc0>)
 8000a36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000a3c:	f107 030c 	add.w	r3, r7, #12
 8000a40:	4619      	mov	r1, r3
 8000a42:	480d      	ldr	r0, [pc, #52]	@ (8000a78 <MX_GPIO_Init+0xc4>)
 8000a44:	f004 f9d0 	bl	8004de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000a48:	2320      	movs	r3, #32
 8000a4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a50:	2301      	movs	r3, #1
 8000a52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a54:	2302      	movs	r3, #2
 8000a56:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000a58:	f107 030c 	add.w	r3, r7, #12
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	4804      	ldr	r0, [pc, #16]	@ (8000a70 <MX_GPIO_Init+0xbc>)
 8000a60:	f004 f9c2 	bl	8004de8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a64:	bf00      	nop
 8000a66:	3720      	adds	r7, #32
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	46020c00 	.word	0x46020c00
 8000a70:	42020000 	.word	0x42020000
 8000a74:	10210000 	.word	0x10210000
 8000a78:	42020800 	.word	0x42020800

08000a7c <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */

// Called when first half of adc buffer is filled
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b087      	sub	sp, #28
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]

	if(hadc->Instance == ADC1)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a4c      	ldr	r2, [pc, #304]	@ (8000bbc <HAL_ADC_ConvHalfCpltCallback+0x140>)
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d145      	bne.n	8000b1a <HAL_ADC_ConvHalfCpltCallback+0x9e>
	{
			for (int i=0; i<ADC1ChannelCount ; i++)
 8000a8e:	2300      	movs	r3, #0
 8000a90:	617b      	str	r3, [r7, #20]
 8000a92:	e018      	b.n	8000ac6 <HAL_ADC_ConvHalfCpltCallback+0x4a>
			{
			  ADC1_acc_val_buffer[i]=ADC1_acc_val_buffer[i]+ADC1_res_buffer[i]; // moved all heavy lifting to 100ms timer loop
 8000a94:	4a4a      	ldr	r2, [pc, #296]	@ (8000bc0 <HAL_ADC_ConvHalfCpltCallback+0x144>)
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a9c:	4949      	ldr	r1, [pc, #292]	@ (8000bc4 <HAL_ADC_ConvHalfCpltCallback+0x148>)
 8000a9e:	697b      	ldr	r3, [r7, #20]
 8000aa0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000aa4:	441a      	add	r2, r3
 8000aa6:	4946      	ldr	r1, [pc, #280]	@ (8000bc0 <HAL_ADC_ConvHalfCpltCallback+0x144>)
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			  ADC1_res_bkp_buffer[i]=(uint16_t)ADC1_res_buffer[i];  // for viewing the instantaneous value only
 8000aae:	4a45      	ldr	r2, [pc, #276]	@ (8000bc4 <HAL_ADC_ConvHalfCpltCallback+0x148>)
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ab6:	b299      	uxth	r1, r3
 8000ab8:	4a43      	ldr	r2, [pc, #268]	@ (8000bc8 <HAL_ADC_ConvHalfCpltCallback+0x14c>)
 8000aba:	697b      	ldr	r3, [r7, #20]
 8000abc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (int i=0; i<ADC1ChannelCount ; i++)
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	617b      	str	r3, [r7, #20]
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	2b03      	cmp	r3, #3
 8000aca:	dde3      	ble.n	8000a94 <HAL_ADC_ConvHalfCpltCallback+0x18>
			}

			ADC1AccValBufCount++;
 8000acc:	4b3f      	ldr	r3, [pc, #252]	@ (8000bcc <HAL_ADC_ConvHalfCpltCallback+0x150>)
 8000ace:	881b      	ldrh	r3, [r3, #0]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	b29a      	uxth	r2, r3
 8000ad4:	4b3d      	ldr	r3, [pc, #244]	@ (8000bcc <HAL_ADC_ConvHalfCpltCallback+0x150>)
 8000ad6:	801a      	strh	r2, [r3, #0]
			if(ADC1AccValBufCount>=AccValBufLen)
 8000ad8:	4b3c      	ldr	r3, [pc, #240]	@ (8000bcc <HAL_ADC_ConvHalfCpltCallback+0x150>)
 8000ada:	881b      	ldrh	r3, [r3, #0]
 8000adc:	2b63      	cmp	r3, #99	@ 0x63
 8000ade:	d91c      	bls.n	8000b1a <HAL_ADC_ConvHalfCpltCallback+0x9e>
			{
				for (int i=0; i<ADC1ChannelCount; i++)
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	613b      	str	r3, [r7, #16]
 8000ae4:	e00f      	b.n	8000b06 <HAL_ADC_ConvHalfCpltCallback+0x8a>
				{
					ADC1_acc_val_batch_buffer[i]=ADC1_acc_val_buffer[i]; // hand-over for processing in less critical threads
 8000ae6:	4a36      	ldr	r2, [pc, #216]	@ (8000bc0 <HAL_ADC_ConvHalfCpltCallback+0x144>)
 8000ae8:	693b      	ldr	r3, [r7, #16]
 8000aea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000aee:	4938      	ldr	r1, [pc, #224]	@ (8000bd0 <HAL_ADC_ConvHalfCpltCallback+0x154>)
 8000af0:	693b      	ldr	r3, [r7, #16]
 8000af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					ADC1_acc_val_buffer[i]=0;  // clear the accumulated value
 8000af6:	4a32      	ldr	r2, [pc, #200]	@ (8000bc0 <HAL_ADC_ConvHalfCpltCallback+0x144>)
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	2100      	movs	r1, #0
 8000afc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int i=0; i<ADC1ChannelCount; i++)
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	3301      	adds	r3, #1
 8000b04:	613b      	str	r3, [r7, #16]
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	2b03      	cmp	r3, #3
 8000b0a:	ddec      	ble.n	8000ae6 <HAL_ADC_ConvHalfCpltCallback+0x6a>
				}
				ADC1AccValBufBatchCount=ADC1AccValBufCount; // hand-over for processing  in less critical threads
 8000b0c:	4b2f      	ldr	r3, [pc, #188]	@ (8000bcc <HAL_ADC_ConvHalfCpltCallback+0x150>)
 8000b0e:	881a      	ldrh	r2, [r3, #0]
 8000b10:	4b30      	ldr	r3, [pc, #192]	@ (8000bd4 <HAL_ADC_ConvHalfCpltCallback+0x158>)
 8000b12:	801a      	strh	r2, [r3, #0]
				ADC1AccValBufCount=0;   // clear the accumulated count
 8000b14:	4b2d      	ldr	r3, [pc, #180]	@ (8000bcc <HAL_ADC_ConvHalfCpltCallback+0x150>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	801a      	strh	r2, [r3, #0]
			}
	}

	if(hadc->Instance == ADC4)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4a2e      	ldr	r2, [pc, #184]	@ (8000bd8 <HAL_ADC_ConvHalfCpltCallback+0x15c>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d145      	bne.n	8000bb0 <HAL_ADC_ConvHalfCpltCallback+0x134>
	{
			for (int i=0; i<ADC4ChannelCount ; i++)
 8000b24:	2300      	movs	r3, #0
 8000b26:	60fb      	str	r3, [r7, #12]
 8000b28:	e018      	b.n	8000b5c <HAL_ADC_ConvHalfCpltCallback+0xe0>
			{
			  ADC4_acc_val_buffer[i]=ADC4_acc_val_buffer[i]+ADC4_res_buffer[i]; // moved all heavy lifting to 100ms timer loop
 8000b2a:	4a2c      	ldr	r2, [pc, #176]	@ (8000bdc <HAL_ADC_ConvHalfCpltCallback+0x160>)
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b32:	492b      	ldr	r1, [pc, #172]	@ (8000be0 <HAL_ADC_ConvHalfCpltCallback+0x164>)
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b3a:	441a      	add	r2, r3
 8000b3c:	4927      	ldr	r1, [pc, #156]	@ (8000bdc <HAL_ADC_ConvHalfCpltCallback+0x160>)
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			  ADC4_res_bkp_buffer[i]=(uint16_t)ADC4_res_buffer[i];  // for viewing the instantaneous value only
 8000b44:	4a26      	ldr	r2, [pc, #152]	@ (8000be0 <HAL_ADC_ConvHalfCpltCallback+0x164>)
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b4c:	b299      	uxth	r1, r3
 8000b4e:	4a25      	ldr	r2, [pc, #148]	@ (8000be4 <HAL_ADC_ConvHalfCpltCallback+0x168>)
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (int i=0; i<ADC4ChannelCount ; i++)
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	dde3      	ble.n	8000b2a <HAL_ADC_ConvHalfCpltCallback+0xae>
			}

			ADC4AccValBufCount++;
 8000b62:	4b21      	ldr	r3, [pc, #132]	@ (8000be8 <HAL_ADC_ConvHalfCpltCallback+0x16c>)
 8000b64:	881b      	ldrh	r3, [r3, #0]
 8000b66:	3301      	adds	r3, #1
 8000b68:	b29a      	uxth	r2, r3
 8000b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8000be8 <HAL_ADC_ConvHalfCpltCallback+0x16c>)
 8000b6c:	801a      	strh	r2, [r3, #0]
			if(ADC4AccValBufCount>=AccValBufLen)
 8000b6e:	4b1e      	ldr	r3, [pc, #120]	@ (8000be8 <HAL_ADC_ConvHalfCpltCallback+0x16c>)
 8000b70:	881b      	ldrh	r3, [r3, #0]
 8000b72:	2b63      	cmp	r3, #99	@ 0x63
 8000b74:	d91c      	bls.n	8000bb0 <HAL_ADC_ConvHalfCpltCallback+0x134>
			{
				for (int i=0; i<ADC4ChannelCount; i++)
 8000b76:	2300      	movs	r3, #0
 8000b78:	60bb      	str	r3, [r7, #8]
 8000b7a:	e00f      	b.n	8000b9c <HAL_ADC_ConvHalfCpltCallback+0x120>
				{
					ADC4_acc_val_batch_buffer[i]=ADC4_acc_val_buffer[i]; // hand-over for processing in less critical threads
 8000b7c:	4a17      	ldr	r2, [pc, #92]	@ (8000bdc <HAL_ADC_ConvHalfCpltCallback+0x160>)
 8000b7e:	68bb      	ldr	r3, [r7, #8]
 8000b80:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b84:	4919      	ldr	r1, [pc, #100]	@ (8000bec <HAL_ADC_ConvHalfCpltCallback+0x170>)
 8000b86:	68bb      	ldr	r3, [r7, #8]
 8000b88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					ADC4_acc_val_buffer[i]=0;  // clear the accumulated value
 8000b8c:	4a13      	ldr	r2, [pc, #76]	@ (8000bdc <HAL_ADC_ConvHalfCpltCallback+0x160>)
 8000b8e:	68bb      	ldr	r3, [r7, #8]
 8000b90:	2100      	movs	r1, #0
 8000b92:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int i=0; i<ADC4ChannelCount; i++)
 8000b96:	68bb      	ldr	r3, [r7, #8]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	60bb      	str	r3, [r7, #8]
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	2b01      	cmp	r3, #1
 8000ba0:	ddec      	ble.n	8000b7c <HAL_ADC_ConvHalfCpltCallback+0x100>
				}
				ADC4AccValBufBatchCount=ADC4AccValBufCount; // hand-over for processing  in less critical threads
 8000ba2:	4b11      	ldr	r3, [pc, #68]	@ (8000be8 <HAL_ADC_ConvHalfCpltCallback+0x16c>)
 8000ba4:	881a      	ldrh	r2, [r3, #0]
 8000ba6:	4b12      	ldr	r3, [pc, #72]	@ (8000bf0 <HAL_ADC_ConvHalfCpltCallback+0x174>)
 8000ba8:	801a      	strh	r2, [r3, #0]
				ADC4AccValBufCount=0;   // clear the accumulated count
 8000baa:	4b0f      	ldr	r3, [pc, #60]	@ (8000be8 <HAL_ADC_ConvHalfCpltCallback+0x16c>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	801a      	strh	r2, [r3, #0]
			}
	}

}
 8000bb0:	bf00      	nop
 8000bb2:	371c      	adds	r7, #28
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr
 8000bbc:	42028000 	.word	0x42028000
 8000bc0:	200002d0 	.word	0x200002d0
 8000bc4:	200002a8 	.word	0x200002a8
 8000bc8:	200002c8 	.word	0x200002c8
 8000bcc:	200002e0 	.word	0x200002e0
 8000bd0:	200002e4 	.word	0x200002e4
 8000bd4:	200002f4 	.word	0x200002f4
 8000bd8:	46021000 	.word	0x46021000
 8000bdc:	20000340 	.word	0x20000340
 8000be0:	2000032c 	.word	0x2000032c
 8000be4:	2000033c 	.word	0x2000033c
 8000be8:	20000348 	.word	0x20000348
 8000bec:	2000034c 	.word	0x2000034c
 8000bf0:	20000354 	.word	0x20000354

08000bf4 <HAL_ADC_ConvCpltCallback>:

// Called when adc buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b087      	sub	sp, #28
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]

	if(hadc->Instance == ADC1)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a4e      	ldr	r2, [pc, #312]	@ (8000d3c <HAL_ADC_ConvCpltCallback+0x148>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d147      	bne.n	8000c96 <HAL_ADC_ConvCpltCallback+0xa2>
	{
		for (int i=0; i<ADC1ChannelCount; i++)
 8000c06:	2300      	movs	r3, #0
 8000c08:	617b      	str	r3, [r7, #20]
 8000c0a:	e01a      	b.n	8000c42 <HAL_ADC_ConvCpltCallback+0x4e>
		{
		  ADC1_acc_val_buffer[i]=ADC1_acc_val_buffer[i]+ADC1_res_buffer[ADC1ChannelCount+i]; // moved all heavy lifting to 100ms timer loop
 8000c0c:	4a4c      	ldr	r2, [pc, #304]	@ (8000d40 <HAL_ADC_ConvCpltCallback+0x14c>)
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	3304      	adds	r3, #4
 8000c18:	494a      	ldr	r1, [pc, #296]	@ (8000d44 <HAL_ADC_ConvCpltCallback+0x150>)
 8000c1a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c1e:	441a      	add	r2, r3
 8000c20:	4947      	ldr	r1, [pc, #284]	@ (8000d40 <HAL_ADC_ConvCpltCallback+0x14c>)
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		  ADC1_res_bkp_buffer[i]=(uint16_t)ADC1_res_buffer[ADC1ChannelCount+i];  // for viewing the instantaneous value only
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	3304      	adds	r3, #4
 8000c2c:	4a45      	ldr	r2, [pc, #276]	@ (8000d44 <HAL_ADC_ConvCpltCallback+0x150>)
 8000c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c32:	b299      	uxth	r1, r3
 8000c34:	4a44      	ldr	r2, [pc, #272]	@ (8000d48 <HAL_ADC_ConvCpltCallback+0x154>)
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i=0; i<ADC1ChannelCount; i++)
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	617b      	str	r3, [r7, #20]
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	2b03      	cmp	r3, #3
 8000c46:	dde1      	ble.n	8000c0c <HAL_ADC_ConvCpltCallback+0x18>
		}

		ADC1AccValBufCount++;
 8000c48:	4b40      	ldr	r3, [pc, #256]	@ (8000d4c <HAL_ADC_ConvCpltCallback+0x158>)
 8000c4a:	881b      	ldrh	r3, [r3, #0]
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	b29a      	uxth	r2, r3
 8000c50:	4b3e      	ldr	r3, [pc, #248]	@ (8000d4c <HAL_ADC_ConvCpltCallback+0x158>)
 8000c52:	801a      	strh	r2, [r3, #0]
		if(ADC1AccValBufCount>=AccValBufLen)
 8000c54:	4b3d      	ldr	r3, [pc, #244]	@ (8000d4c <HAL_ADC_ConvCpltCallback+0x158>)
 8000c56:	881b      	ldrh	r3, [r3, #0]
 8000c58:	2b63      	cmp	r3, #99	@ 0x63
 8000c5a:	d91c      	bls.n	8000c96 <HAL_ADC_ConvCpltCallback+0xa2>
		{
			for (int i=0; i<ADC1ChannelCount; i++)
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	613b      	str	r3, [r7, #16]
 8000c60:	e00f      	b.n	8000c82 <HAL_ADC_ConvCpltCallback+0x8e>
			{
				ADC1_acc_val_batch_buffer[i]=ADC1_acc_val_buffer[i]; // hand-over for processing  in less critical threads
 8000c62:	4a37      	ldr	r2, [pc, #220]	@ (8000d40 <HAL_ADC_ConvCpltCallback+0x14c>)
 8000c64:	693b      	ldr	r3, [r7, #16]
 8000c66:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c6a:	4939      	ldr	r1, [pc, #228]	@ (8000d50 <HAL_ADC_ConvCpltCallback+0x15c>)
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				ADC1_acc_val_buffer[i]=0;  // clear the accumulated value
 8000c72:	4a33      	ldr	r2, [pc, #204]	@ (8000d40 <HAL_ADC_ConvCpltCallback+0x14c>)
 8000c74:	693b      	ldr	r3, [r7, #16]
 8000c76:	2100      	movs	r1, #0
 8000c78:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i=0; i<ADC1ChannelCount; i++)
 8000c7c:	693b      	ldr	r3, [r7, #16]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	613b      	str	r3, [r7, #16]
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	2b03      	cmp	r3, #3
 8000c86:	ddec      	ble.n	8000c62 <HAL_ADC_ConvCpltCallback+0x6e>
			}
			ADC1AccValBufBatchCount=ADC1AccValBufCount; // hand-over for processing  in less critical threads
 8000c88:	4b30      	ldr	r3, [pc, #192]	@ (8000d4c <HAL_ADC_ConvCpltCallback+0x158>)
 8000c8a:	881a      	ldrh	r2, [r3, #0]
 8000c8c:	4b31      	ldr	r3, [pc, #196]	@ (8000d54 <HAL_ADC_ConvCpltCallback+0x160>)
 8000c8e:	801a      	strh	r2, [r3, #0]
			ADC1AccValBufCount=0;   // clear the accumulated count
 8000c90:	4b2e      	ldr	r3, [pc, #184]	@ (8000d4c <HAL_ADC_ConvCpltCallback+0x158>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	801a      	strh	r2, [r3, #0]
		}
	}

	if(hadc->Instance == ADC4)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a2f      	ldr	r2, [pc, #188]	@ (8000d58 <HAL_ADC_ConvCpltCallback+0x164>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d147      	bne.n	8000d30 <HAL_ADC_ConvCpltCallback+0x13c>
	{
		for (int i=0; i<ADC4ChannelCount; i++)
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	e01a      	b.n	8000cdc <HAL_ADC_ConvCpltCallback+0xe8>
		{
		  ADC4_acc_val_buffer[i]=ADC4_acc_val_buffer[i]+ADC4_res_buffer[ADC4ChannelCount+i]; // moved all heavy lifting to 100ms timer loop
 8000ca6:	4a2d      	ldr	r2, [pc, #180]	@ (8000d5c <HAL_ADC_ConvCpltCallback+0x168>)
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	3302      	adds	r3, #2
 8000cb2:	492b      	ldr	r1, [pc, #172]	@ (8000d60 <HAL_ADC_ConvCpltCallback+0x16c>)
 8000cb4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000cb8:	441a      	add	r2, r3
 8000cba:	4928      	ldr	r1, [pc, #160]	@ (8000d5c <HAL_ADC_ConvCpltCallback+0x168>)
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		  ADC4_res_bkp_buffer[i]=(uint16_t)ADC4_res_buffer[ADC4ChannelCount+i];  // for viewing the instantaneous value only
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	3302      	adds	r3, #2
 8000cc6:	4a26      	ldr	r2, [pc, #152]	@ (8000d60 <HAL_ADC_ConvCpltCallback+0x16c>)
 8000cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ccc:	b299      	uxth	r1, r3
 8000cce:	4a25      	ldr	r2, [pc, #148]	@ (8000d64 <HAL_ADC_ConvCpltCallback+0x170>)
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i=0; i<ADC4ChannelCount; i++)
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	60fb      	str	r3, [r7, #12]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	dde1      	ble.n	8000ca6 <HAL_ADC_ConvCpltCallback+0xb2>
		}

		ADC4AccValBufCount++;
 8000ce2:	4b21      	ldr	r3, [pc, #132]	@ (8000d68 <HAL_ADC_ConvCpltCallback+0x174>)
 8000ce4:	881b      	ldrh	r3, [r3, #0]
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	b29a      	uxth	r2, r3
 8000cea:	4b1f      	ldr	r3, [pc, #124]	@ (8000d68 <HAL_ADC_ConvCpltCallback+0x174>)
 8000cec:	801a      	strh	r2, [r3, #0]
		if(ADC4AccValBufCount>=AccValBufLen)
 8000cee:	4b1e      	ldr	r3, [pc, #120]	@ (8000d68 <HAL_ADC_ConvCpltCallback+0x174>)
 8000cf0:	881b      	ldrh	r3, [r3, #0]
 8000cf2:	2b63      	cmp	r3, #99	@ 0x63
 8000cf4:	d91c      	bls.n	8000d30 <HAL_ADC_ConvCpltCallback+0x13c>
		{
			for (int i=0; i<ADC4ChannelCount; i++)
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60bb      	str	r3, [r7, #8]
 8000cfa:	e00f      	b.n	8000d1c <HAL_ADC_ConvCpltCallback+0x128>
			{
				ADC4_acc_val_batch_buffer[i]=ADC4_acc_val_buffer[i]; // hand-over for processing  in less critical threads
 8000cfc:	4a17      	ldr	r2, [pc, #92]	@ (8000d5c <HAL_ADC_ConvCpltCallback+0x168>)
 8000cfe:	68bb      	ldr	r3, [r7, #8]
 8000d00:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d04:	4919      	ldr	r1, [pc, #100]	@ (8000d6c <HAL_ADC_ConvCpltCallback+0x178>)
 8000d06:	68bb      	ldr	r3, [r7, #8]
 8000d08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				ADC4_acc_val_buffer[i]=0;  // clear the accumulated value
 8000d0c:	4a13      	ldr	r2, [pc, #76]	@ (8000d5c <HAL_ADC_ConvCpltCallback+0x168>)
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	2100      	movs	r1, #0
 8000d12:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i=0; i<ADC4ChannelCount; i++)
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	3301      	adds	r3, #1
 8000d1a:	60bb      	str	r3, [r7, #8]
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	2b01      	cmp	r3, #1
 8000d20:	ddec      	ble.n	8000cfc <HAL_ADC_ConvCpltCallback+0x108>
			}
			ADC4AccValBufBatchCount=ADC4AccValBufCount; // hand-over for processing  in less critical threads
 8000d22:	4b11      	ldr	r3, [pc, #68]	@ (8000d68 <HAL_ADC_ConvCpltCallback+0x174>)
 8000d24:	881a      	ldrh	r2, [r3, #0]
 8000d26:	4b12      	ldr	r3, [pc, #72]	@ (8000d70 <HAL_ADC_ConvCpltCallback+0x17c>)
 8000d28:	801a      	strh	r2, [r3, #0]
			ADC4AccValBufCount=0;   // clear the accumulated count
 8000d2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d68 <HAL_ADC_ConvCpltCallback+0x174>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	801a      	strh	r2, [r3, #0]
		}
	}
}
 8000d30:	bf00      	nop
 8000d32:	371c      	adds	r7, #28
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr
 8000d3c:	42028000 	.word	0x42028000
 8000d40:	200002d0 	.word	0x200002d0
 8000d44:	200002a8 	.word	0x200002a8
 8000d48:	200002c8 	.word	0x200002c8
 8000d4c:	200002e0 	.word	0x200002e0
 8000d50:	200002e4 	.word	0x200002e4
 8000d54:	200002f4 	.word	0x200002f4
 8000d58:	46021000 	.word	0x46021000
 8000d5c:	20000340 	.word	0x20000340
 8000d60:	2000032c 	.word	0x2000032c
 8000d64:	2000033c 	.word	0x2000033c
 8000d68:	20000348 	.word	0x20000348
 8000d6c:	2000034c 	.word	0x2000034c
 8000d70:	20000354 	.word	0x20000354

08000d74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d78:	b672      	cpsid	i
}
 8000d7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d7c:	bf00      	nop
 8000d7e:	e7fd      	b.n	8000d7c <Error_Handler+0x8>

08000d80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d86:	4b0a      	ldr	r3, [pc, #40]	@ (8000db0 <HAL_MspInit+0x30>)
 8000d88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d8c:	4a08      	ldr	r2, [pc, #32]	@ (8000db0 <HAL_MspInit+0x30>)
 8000d8e:	f043 0304 	orr.w	r3, r3, #4
 8000d92:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000d96:	4b06      	ldr	r3, [pc, #24]	@ (8000db0 <HAL_MspInit+0x30>)
 8000d98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d9c:	f003 0304 	and.w	r3, r3, #4
 8000da0:	607b      	str	r3, [r7, #4]
 8000da2:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddA();
 8000da4:	f004 fb24 	bl	80053f0 <HAL_PWREx_EnableVddA>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000da8:	bf00      	nop
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	46020c00 	.word	0x46020c00

08000db4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b0a6      	sub	sp, #152	@ 0x98
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbc:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
  DMA_NodeConfTypeDef NodeConfig;
  if(hadc->Instance==ADC1)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4aa5      	ldr	r2, [pc, #660]	@ (8001068 <HAL_ADC_MspInit+0x2b4>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	f040 80a0 	bne.w	8000f18 <HAL_ADC_MspInit+0x164>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000dd8:	4ba4      	ldr	r3, [pc, #656]	@ (800106c <HAL_ADC_MspInit+0x2b8>)
 8000dda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000dde:	4aa3      	ldr	r2, [pc, #652]	@ (800106c <HAL_ADC_MspInit+0x2b8>)
 8000de0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000de4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000de8:	4ba0      	ldr	r3, [pc, #640]	@ (800106c <HAL_ADC_MspInit+0x2b8>)
 8000dea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000dee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000df2:	617b      	str	r3, [r7, #20]
 8000df4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df6:	4b9d      	ldr	r3, [pc, #628]	@ (800106c <HAL_ADC_MspInit+0x2b8>)
 8000df8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000dfc:	4a9b      	ldr	r2, [pc, #620]	@ (800106c <HAL_ADC_MspInit+0x2b8>)
 8000dfe:	f043 0304 	orr.w	r3, r3, #4
 8000e02:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000e06:	4b99      	ldr	r3, [pc, #612]	@ (800106c <HAL_ADC_MspInit+0x2b8>)
 8000e08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e0c:	f003 0304 	and.w	r3, r3, #4
 8000e10:	613b      	str	r3, [r7, #16]
 8000e12:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e14:	2303      	movs	r3, #3
 8000e16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e20:	2300      	movs	r3, #0
 8000e22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e26:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4890      	ldr	r0, [pc, #576]	@ (8001070 <HAL_ADC_MspInit+0x2bc>)
 8000e2e:	f003 ffdb 	bl	8004de8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* GPDMA1_REQUEST_ADC1 Init */
    NodeConfig.NodeType = DMA_GPDMA_LINEAR_NODE;
 8000e32:	2321      	movs	r3, #33	@ 0x21
 8000e34:	61bb      	str	r3, [r7, #24]
    NodeConfig.Init.Request = GPDMA1_REQUEST_ADC1;
 8000e36:	2300      	movs	r3, #0
 8000e38:	61fb      	str	r3, [r7, #28]
    NodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	623b      	str	r3, [r7, #32]
    NodeConfig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	627b      	str	r3, [r7, #36]	@ 0x24
    NodeConfig.Init.SrcInc = DMA_SINC_FIXED;
 8000e42:	2300      	movs	r3, #0
 8000e44:	62bb      	str	r3, [r7, #40]	@ 0x28
    NodeConfig.Init.DestInc = DMA_DINC_INCREMENTED;
 8000e46:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    NodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	633b      	str	r3, [r7, #48]	@ 0x30
    NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
 8000e50:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e54:	637b      	str	r3, [r7, #52]	@ 0x34
    NodeConfig.Init.SrcBurstLength = 1;
 8000e56:	2301      	movs	r3, #1
 8000e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
    NodeConfig.Init.DestBurstLength = 1;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	643b      	str	r3, [r7, #64]	@ 0x40
    NodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	647b      	str	r3, [r7, #68]	@ 0x44
    NodeConfig.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000e62:	2300      	movs	r3, #0
 8000e64:	64bb      	str	r3, [r7, #72]	@ 0x48
    NodeConfig.Init.Mode = DMA_NORMAL;
 8000e66:	2300      	movs	r3, #0
 8000e68:	64fb      	str	r3, [r7, #76]	@ 0x4c
    NodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    NodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	653b      	str	r3, [r7, #80]	@ 0x50
    NodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 8000e72:	2300      	movs	r3, #0
 8000e74:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_DMAEx_List_BuildNode(&NodeConfig, &Node_GPDMA1_Channel1) != HAL_OK)
 8000e76:	f107 0318 	add.w	r3, r7, #24
 8000e7a:	497e      	ldr	r1, [pc, #504]	@ (8001074 <HAL_ADC_MspInit+0x2c0>)
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f003 f8d7 	bl	8004030 <HAL_DMAEx_List_BuildNode>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <HAL_ADC_MspInit+0xd8>
    {
      Error_Handler();
 8000e88:	f7ff ff74 	bl	8000d74 <Error_Handler>
    }

    if (HAL_DMAEx_List_InsertNode(&List_GPDMA1_Channel1, NULL, &Node_GPDMA1_Channel1) != HAL_OK)
 8000e8c:	4a79      	ldr	r2, [pc, #484]	@ (8001074 <HAL_ADC_MspInit+0x2c0>)
 8000e8e:	2100      	movs	r1, #0
 8000e90:	4879      	ldr	r0, [pc, #484]	@ (8001078 <HAL_ADC_MspInit+0x2c4>)
 8000e92:	f003 f8f9 	bl	8004088 <HAL_DMAEx_List_InsertNode>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <HAL_ADC_MspInit+0xec>
    {
      Error_Handler();
 8000e9c:	f7ff ff6a 	bl	8000d74 <Error_Handler>
    }

    if (HAL_DMAEx_List_SetCircularMode(&List_GPDMA1_Channel1) != HAL_OK)
 8000ea0:	4875      	ldr	r0, [pc, #468]	@ (8001078 <HAL_ADC_MspInit+0x2c4>)
 8000ea2:	f003 f9ba 	bl	800421a <HAL_DMAEx_List_SetCircularMode>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <HAL_ADC_MspInit+0xfc>
    {
      Error_Handler();
 8000eac:	f7ff ff62 	bl	8000d74 <Error_Handler>
    }

    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 8000eb0:	4b72      	ldr	r3, [pc, #456]	@ (800107c <HAL_ADC_MspInit+0x2c8>)
 8000eb2:	4a73      	ldr	r2, [pc, #460]	@ (8001080 <HAL_ADC_MspInit+0x2cc>)
 8000eb4:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel1.InitLinkedList.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8000eb6:	4b71      	ldr	r3, [pc, #452]	@ (800107c <HAL_ADC_MspInit+0x2c8>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	639a      	str	r2, [r3, #56]	@ 0x38
    handle_GPDMA1_Channel1.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 8000ebc:	4b6f      	ldr	r3, [pc, #444]	@ (800107c <HAL_ADC_MspInit+0x2c8>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	63da      	str	r2, [r3, #60]	@ 0x3c
    handle_GPDMA1_Channel1.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT0;
 8000ec2:	4b6e      	ldr	r3, [pc, #440]	@ (800107c <HAL_ADC_MspInit+0x2c8>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	641a      	str	r2, [r3, #64]	@ 0x40
    handle_GPDMA1_Channel1.InitLinkedList.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000ec8:	4b6c      	ldr	r3, [pc, #432]	@ (800107c <HAL_ADC_MspInit+0x2c8>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	645a      	str	r2, [r3, #68]	@ 0x44
    handle_GPDMA1_Channel1.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 8000ece:	4b6b      	ldr	r3, [pc, #428]	@ (800107c <HAL_ADC_MspInit+0x2c8>)
 8000ed0:	2281      	movs	r2, #129	@ 0x81
 8000ed2:	649a      	str	r2, [r3, #72]	@ 0x48
    if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel1) != HAL_OK)
 8000ed4:	4869      	ldr	r0, [pc, #420]	@ (800107c <HAL_ADC_MspInit+0x2c8>)
 8000ed6:	f002 feeb 	bl	8003cb0 <HAL_DMAEx_List_Init>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8000ee0:	f7ff ff48 	bl	8000d74 <Error_Handler>
    }

    if (HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel1, &List_GPDMA1_Channel1) != HAL_OK)
 8000ee4:	4964      	ldr	r1, [pc, #400]	@ (8001078 <HAL_ADC_MspInit+0x2c4>)
 8000ee6:	4865      	ldr	r0, [pc, #404]	@ (800107c <HAL_ADC_MspInit+0x2c8>)
 8000ee8:	f003 f9f8 	bl	80042dc <HAL_DMAEx_List_LinkQ>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <HAL_ADC_MspInit+0x142>
    {
      Error_Handler();
 8000ef2:	f7ff ff3f 	bl	8000d74 <Error_Handler>
    }

    __HAL_LINKDMA(hadc, DMA_Handle, handle_GPDMA1_Channel1);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4a60      	ldr	r2, [pc, #384]	@ (800107c <HAL_ADC_MspInit+0x2c8>)
 8000efa:	671a      	str	r2, [r3, #112]	@ 0x70
 8000efc:	4a5f      	ldr	r2, [pc, #380]	@ (800107c <HAL_ADC_MspInit+0x2c8>)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel1, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000f02:	2110      	movs	r1, #16
 8000f04:	485d      	ldr	r0, [pc, #372]	@ (800107c <HAL_ADC_MspInit+0x2c8>)
 8000f06:	f002 fe72 	bl	8003bee <HAL_DMA_ConfigChannelAttributes>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	f000 80a7 	beq.w	8001060 <HAL_ADC_MspInit+0x2ac>
    {
      Error_Handler();
 8000f12:	f7ff ff2f 	bl	8000d74 <Error_Handler>
    /* USER CODE BEGIN ADC4_MspInit 1 */

    /* USER CODE END ADC4_MspInit 1 */
  }

}
 8000f16:	e0a3      	b.n	8001060 <HAL_ADC_MspInit+0x2ac>
  else if(hadc->Instance==ADC4)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a59      	ldr	r2, [pc, #356]	@ (8001084 <HAL_ADC_MspInit+0x2d0>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	f040 809e 	bne.w	8001060 <HAL_ADC_MspInit+0x2ac>
    __HAL_RCC_ADC4_CLK_ENABLE();
 8000f24:	4b51      	ldr	r3, [pc, #324]	@ (800106c <HAL_ADC_MspInit+0x2b8>)
 8000f26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f2a:	4a50      	ldr	r2, [pc, #320]	@ (800106c <HAL_ADC_MspInit+0x2b8>)
 8000f2c:	f043 0320 	orr.w	r3, r3, #32
 8000f30:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000f34:	4b4d      	ldr	r3, [pc, #308]	@ (800106c <HAL_ADC_MspInit+0x2b8>)
 8000f36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f3a:	f003 0320 	and.w	r3, r3, #32
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f42:	4b4a      	ldr	r3, [pc, #296]	@ (800106c <HAL_ADC_MspInit+0x2b8>)
 8000f44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f48:	4a48      	ldr	r2, [pc, #288]	@ (800106c <HAL_ADC_MspInit+0x2b8>)
 8000f4a:	f043 0304 	orr.w	r3, r3, #4
 8000f4e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f52:	4b46      	ldr	r3, [pc, #280]	@ (800106c <HAL_ADC_MspInit+0x2b8>)
 8000f54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f58:	f003 0304 	and.w	r3, r3, #4
 8000f5c:	60bb      	str	r3, [r7, #8]
 8000f5e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f60:	230c      	movs	r3, #12
 8000f62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f66:	2303      	movs	r3, #3
 8000f68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f72:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000f76:	4619      	mov	r1, r3
 8000f78:	483d      	ldr	r0, [pc, #244]	@ (8001070 <HAL_ADC_MspInit+0x2bc>)
 8000f7a:	f003 ff35 	bl	8004de8 <HAL_GPIO_Init>
    NodeConfig.NodeType = DMA_GPDMA_LINEAR_NODE;
 8000f7e:	2321      	movs	r3, #33	@ 0x21
 8000f80:	61bb      	str	r3, [r7, #24]
    NodeConfig.Init.Request = GPDMA1_REQUEST_ADC4;
 8000f82:	2301      	movs	r3, #1
 8000f84:	61fb      	str	r3, [r7, #28]
    NodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000f86:	2300      	movs	r3, #0
 8000f88:	623b      	str	r3, [r7, #32]
    NodeConfig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	627b      	str	r3, [r7, #36]	@ 0x24
    NodeConfig.Init.SrcInc = DMA_SINC_FIXED;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	62bb      	str	r3, [r7, #40]	@ 0x28
    NodeConfig.Init.DestInc = DMA_DINC_INCREMENTED;
 8000f92:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    NodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 8000f98:	2302      	movs	r3, #2
 8000f9a:	633b      	str	r3, [r7, #48]	@ 0x30
    NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
 8000f9c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000fa0:	637b      	str	r3, [r7, #52]	@ 0x34
    NodeConfig.Init.SrcBurstLength = 1;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    NodeConfig.Init.DestBurstLength = 1;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	643b      	str	r3, [r7, #64]	@ 0x40
    NodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8000faa:	2300      	movs	r3, #0
 8000fac:	647b      	str	r3, [r7, #68]	@ 0x44
    NodeConfig.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	64bb      	str	r3, [r7, #72]	@ 0x48
    NodeConfig.Init.Mode = DMA_NORMAL;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    NodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    NodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	653b      	str	r3, [r7, #80]	@ 0x50
    NodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_DMAEx_List_BuildNode(&NodeConfig, &Node_GPDMA1_Channel0) != HAL_OK)
 8000fc2:	f107 0318 	add.w	r3, r7, #24
 8000fc6:	4930      	ldr	r1, [pc, #192]	@ (8001088 <HAL_ADC_MspInit+0x2d4>)
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f003 f831 	bl	8004030 <HAL_DMAEx_List_BuildNode>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <HAL_ADC_MspInit+0x224>
      Error_Handler();
 8000fd4:	f7ff fece 	bl	8000d74 <Error_Handler>
    if (HAL_DMAEx_List_InsertNode(&List_GPDMA1_Channel0, NULL, &Node_GPDMA1_Channel0) != HAL_OK)
 8000fd8:	4a2b      	ldr	r2, [pc, #172]	@ (8001088 <HAL_ADC_MspInit+0x2d4>)
 8000fda:	2100      	movs	r1, #0
 8000fdc:	482b      	ldr	r0, [pc, #172]	@ (800108c <HAL_ADC_MspInit+0x2d8>)
 8000fde:	f003 f853 	bl	8004088 <HAL_DMAEx_List_InsertNode>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <HAL_ADC_MspInit+0x238>
      Error_Handler();
 8000fe8:	f7ff fec4 	bl	8000d74 <Error_Handler>
    if (HAL_DMAEx_List_SetCircularMode(&List_GPDMA1_Channel0) != HAL_OK)
 8000fec:	4827      	ldr	r0, [pc, #156]	@ (800108c <HAL_ADC_MspInit+0x2d8>)
 8000fee:	f003 f914 	bl	800421a <HAL_DMAEx_List_SetCircularMode>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <HAL_ADC_MspInit+0x248>
      Error_Handler();
 8000ff8:	f7ff febc 	bl	8000d74 <Error_Handler>
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8000ffc:	4b24      	ldr	r3, [pc, #144]	@ (8001090 <HAL_ADC_MspInit+0x2dc>)
 8000ffe:	4a25      	ldr	r2, [pc, #148]	@ (8001094 <HAL_ADC_MspInit+0x2e0>)
 8001000:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.InitLinkedList.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8001002:	4b23      	ldr	r3, [pc, #140]	@ (8001090 <HAL_ADC_MspInit+0x2dc>)
 8001004:	2200      	movs	r2, #0
 8001006:	639a      	str	r2, [r3, #56]	@ 0x38
    handle_GPDMA1_Channel0.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 8001008:	4b21      	ldr	r3, [pc, #132]	@ (8001090 <HAL_ADC_MspInit+0x2dc>)
 800100a:	2200      	movs	r2, #0
 800100c:	63da      	str	r2, [r3, #60]	@ 0x3c
    handle_GPDMA1_Channel0.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT0;
 800100e:	4b20      	ldr	r3, [pc, #128]	@ (8001090 <HAL_ADC_MspInit+0x2dc>)
 8001010:	2200      	movs	r2, #0
 8001012:	641a      	str	r2, [r3, #64]	@ 0x40
    handle_GPDMA1_Channel0.InitLinkedList.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001014:	4b1e      	ldr	r3, [pc, #120]	@ (8001090 <HAL_ADC_MspInit+0x2dc>)
 8001016:	2200      	movs	r2, #0
 8001018:	645a      	str	r2, [r3, #68]	@ 0x44
    handle_GPDMA1_Channel0.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 800101a:	4b1d      	ldr	r3, [pc, #116]	@ (8001090 <HAL_ADC_MspInit+0x2dc>)
 800101c:	2281      	movs	r2, #129	@ 0x81
 800101e:	649a      	str	r2, [r3, #72]	@ 0x48
    if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8001020:	481b      	ldr	r0, [pc, #108]	@ (8001090 <HAL_ADC_MspInit+0x2dc>)
 8001022:	f002 fe45 	bl	8003cb0 <HAL_DMAEx_List_Init>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <HAL_ADC_MspInit+0x27c>
      Error_Handler();
 800102c:	f7ff fea2 	bl	8000d74 <Error_Handler>
    if (HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel0, &List_GPDMA1_Channel0) != HAL_OK)
 8001030:	4916      	ldr	r1, [pc, #88]	@ (800108c <HAL_ADC_MspInit+0x2d8>)
 8001032:	4817      	ldr	r0, [pc, #92]	@ (8001090 <HAL_ADC_MspInit+0x2dc>)
 8001034:	f003 f952 	bl	80042dc <HAL_DMAEx_List_LinkQ>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <HAL_ADC_MspInit+0x28e>
      Error_Handler();
 800103e:	f7ff fe99 	bl	8000d74 <Error_Handler>
    __HAL_LINKDMA(hadc, DMA_Handle, handle_GPDMA1_Channel0);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4a12      	ldr	r2, [pc, #72]	@ (8001090 <HAL_ADC_MspInit+0x2dc>)
 8001046:	671a      	str	r2, [r3, #112]	@ 0x70
 8001048:	4a11      	ldr	r2, [pc, #68]	@ (8001090 <HAL_ADC_MspInit+0x2dc>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	65d3      	str	r3, [r2, #92]	@ 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 800104e:	2110      	movs	r1, #16
 8001050:	480f      	ldr	r0, [pc, #60]	@ (8001090 <HAL_ADC_MspInit+0x2dc>)
 8001052:	f002 fdcc 	bl	8003bee <HAL_DMA_ConfigChannelAttributes>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <HAL_ADC_MspInit+0x2ac>
      Error_Handler();
 800105c:	f7ff fe8a 	bl	8000d74 <Error_Handler>
}
 8001060:	bf00      	nop
 8001062:	3798      	adds	r7, #152	@ 0x98
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	42028000 	.word	0x42028000
 800106c:	46020c00 	.word	0x46020c00
 8001070:	42020800 	.word	0x42020800
 8001074:	20000140 	.word	0x20000140
 8001078:	20000164 	.word	0x20000164
 800107c:	2000017c 	.word	0x2000017c
 8001080:	400200d0 	.word	0x400200d0
 8001084:	46021000 	.word	0x46021000
 8001088:	200001f4 	.word	0x200001f4
 800108c:	20000218 	.word	0x20000218
 8001090:	20000230 	.word	0x20000230
 8001094:	40020050 	.word	0x40020050

08001098 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800109c:	bf00      	nop
 800109e:	e7fd      	b.n	800109c <NMI_Handler+0x4>

080010a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010a4:	bf00      	nop
 80010a6:	e7fd      	b.n	80010a4 <HardFault_Handler+0x4>

080010a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <MemManage_Handler+0x4>

080010b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <BusFault_Handler+0x4>

080010b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <UsageFault_Handler+0x4>

080010c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010ce:	b480      	push	{r7}
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010ee:	f000 f91f 	bl	8001330 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 80010fc:	4802      	ldr	r0, [pc, #8]	@ (8001108 <GPDMA1_Channel0_IRQHandler+0x10>)
 80010fe:	f002 fc15 	bl	800392c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	20000230 	.word	0x20000230

0800110c <GPDMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 1 global interrupt.
  */
void GPDMA1_Channel1_IRQHandler(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel1_IRQn 0 */

  /* USER CODE END GPDMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel1);
 8001110:	4802      	ldr	r0, [pc, #8]	@ (800111c <GPDMA1_Channel1_IRQHandler+0x10>)
 8001112:	f002 fc0b 	bl	800392c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel1_IRQn 1 */

  /* USER CODE END GPDMA1_Channel1_IRQn 1 */
}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	2000017c 	.word	0x2000017c

08001120 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001124:	4b18      	ldr	r3, [pc, #96]	@ (8001188 <SystemInit+0x68>)
 8001126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800112a:	4a17      	ldr	r2, [pc, #92]	@ (8001188 <SystemInit+0x68>)
 800112c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001130:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8001134:	4b15      	ldr	r3, [pc, #84]	@ (800118c <SystemInit+0x6c>)
 8001136:	2201      	movs	r2, #1
 8001138:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800113a:	4b14      	ldr	r3, [pc, #80]	@ (800118c <SystemInit+0x6c>)
 800113c:	2200      	movs	r2, #0
 800113e:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001140:	4b12      	ldr	r3, [pc, #72]	@ (800118c <SystemInit+0x6c>)
 8001142:	2200      	movs	r2, #0
 8001144:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8001146:	4b11      	ldr	r3, [pc, #68]	@ (800118c <SystemInit+0x6c>)
 8001148:	2200      	movs	r2, #0
 800114a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 800114c:	4b0f      	ldr	r3, [pc, #60]	@ (800118c <SystemInit+0x6c>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a0e      	ldr	r2, [pc, #56]	@ (800118c <SystemInit+0x6c>)
 8001152:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001156:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 800115a:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 800115c:	4b0b      	ldr	r3, [pc, #44]	@ (800118c <SystemInit+0x6c>)
 800115e:	2200      	movs	r2, #0
 8001160:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001162:	4b0a      	ldr	r3, [pc, #40]	@ (800118c <SystemInit+0x6c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a09      	ldr	r2, [pc, #36]	@ (800118c <SystemInit+0x6c>)
 8001168:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800116c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800116e:	4b07      	ldr	r3, [pc, #28]	@ (800118c <SystemInit+0x6c>)
 8001170:	2200      	movs	r2, #0
 8001172:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001174:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <SystemInit+0x68>)
 8001176:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800117a:	609a      	str	r2, [r3, #8]
  #endif
}
 800117c:	bf00      	nop
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	e000ed00 	.word	0xe000ed00
 800118c:	46020c00 	.word	0x46020c00

08001190 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001190:	480d      	ldr	r0, [pc, #52]	@ (80011c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001192:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001194:	f7ff ffc4 	bl	8001120 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001198:	480c      	ldr	r0, [pc, #48]	@ (80011cc <LoopForever+0x6>)
  ldr r1, =_edata
 800119a:	490d      	ldr	r1, [pc, #52]	@ (80011d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800119c:	4a0d      	ldr	r2, [pc, #52]	@ (80011d4 <LoopForever+0xe>)
  movs r3, #0
 800119e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011a0:	e002      	b.n	80011a8 <LoopCopyDataInit>

080011a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011a6:	3304      	adds	r3, #4

080011a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011ac:	d3f9      	bcc.n	80011a2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ae:	4a0a      	ldr	r2, [pc, #40]	@ (80011d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80011b0:	4c0a      	ldr	r4, [pc, #40]	@ (80011dc <LoopForever+0x16>)
  movs r3, #0
 80011b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011b4:	e001      	b.n	80011ba <LoopFillZerobss>

080011b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011b8:	3204      	adds	r2, #4

080011ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011bc:	d3fb      	bcc.n	80011b6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80011be:	f006 fa0d 	bl	80075dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011c2:	f7ff f859 	bl	8000278 <main>

080011c6 <LoopForever>:

LoopForever:
    b LoopForever
 80011c6:	e7fe      	b.n	80011c6 <LoopForever>
  ldr   r0, =_estack
 80011c8:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80011cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011d0:	20000009 	.word	0x20000009
  ldr r2, =_sidata
 80011d4:	08007714 	.word	0x08007714
  ldr r2, =_sbss
 80011d8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80011dc:	20000374 	.word	0x20000374

080011e0 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011e0:	e7fe      	b.n	80011e0 <ADC1_IRQHandler>
	...

080011e4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011e8:	4b12      	ldr	r3, [pc, #72]	@ (8001234 <HAL_Init+0x50>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a11      	ldr	r2, [pc, #68]	@ (8001234 <HAL_Init+0x50>)
 80011ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011f4:	2003      	movs	r0, #3
 80011f6:	f002 fa52 	bl	800369e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80011fa:	f005 f9d7 	bl	80065ac <HAL_RCC_GetSysClockFreq>
 80011fe:	4602      	mov	r2, r0
 8001200:	4b0d      	ldr	r3, [pc, #52]	@ (8001238 <HAL_Init+0x54>)
 8001202:	6a1b      	ldr	r3, [r3, #32]
 8001204:	f003 030f 	and.w	r3, r3, #15
 8001208:	490c      	ldr	r1, [pc, #48]	@ (800123c <HAL_Init+0x58>)
 800120a:	5ccb      	ldrb	r3, [r1, r3]
 800120c:	fa22 f303 	lsr.w	r3, r2, r3
 8001210:	4a0b      	ldr	r2, [pc, #44]	@ (8001240 <HAL_Init+0x5c>)
 8001212:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001214:	2004      	movs	r0, #4
 8001216:	f002 fa97 	bl	8003748 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800121a:	200f      	movs	r0, #15
 800121c:	f000 f812 	bl	8001244 <HAL_InitTick>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e002      	b.n	8001230 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800122a:	f7ff fda9 	bl	8000d80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800122e:	2300      	movs	r3, #0
}
 8001230:	4618      	mov	r0, r3
 8001232:	bd80      	pop	{r7, pc}
 8001234:	40022000 	.word	0x40022000
 8001238:	46020c00 	.word	0x46020c00
 800123c:	0800763c 	.word	0x0800763c
 8001240:	20000000 	.word	0x20000000

08001244 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 800124c:	2300      	movs	r3, #0
 800124e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001250:	4b33      	ldr	r3, [pc, #204]	@ (8001320 <HAL_InitTick+0xdc>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d101      	bne.n	800125c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001258:	2301      	movs	r3, #1
 800125a:	e05c      	b.n	8001316 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 800125c:	4b31      	ldr	r3, [pc, #196]	@ (8001324 <HAL_InitTick+0xe0>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 0304 	and.w	r3, r3, #4
 8001264:	2b04      	cmp	r3, #4
 8001266:	d10c      	bne.n	8001282 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001268:	4b2f      	ldr	r3, [pc, #188]	@ (8001328 <HAL_InitTick+0xe4>)
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	4b2c      	ldr	r3, [pc, #176]	@ (8001320 <HAL_InitTick+0xdc>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	4619      	mov	r1, r3
 8001272:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001276:	fbb3 f3f1 	udiv	r3, r3, r1
 800127a:	fbb2 f3f3 	udiv	r3, r2, r3
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	e037      	b.n	80012f2 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001282:	f002 fab9 	bl	80037f8 <HAL_SYSTICK_GetCLKSourceConfig>
 8001286:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	2b02      	cmp	r3, #2
 800128c:	d023      	beq.n	80012d6 <HAL_InitTick+0x92>
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	2b02      	cmp	r3, #2
 8001292:	d82d      	bhi.n	80012f0 <HAL_InitTick+0xac>
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d003      	beq.n	80012a2 <HAL_InitTick+0x5e>
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	2b01      	cmp	r3, #1
 800129e:	d00d      	beq.n	80012bc <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80012a0:	e026      	b.n	80012f0 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80012a2:	4b21      	ldr	r3, [pc, #132]	@ (8001328 <HAL_InitTick+0xe4>)
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001320 <HAL_InitTick+0xdc>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	4619      	mov	r1, r3
 80012ac:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80012b0:	fbb3 f3f1 	udiv	r3, r3, r1
 80012b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012b8:	60fb      	str	r3, [r7, #12]
        break;
 80012ba:	e01a      	b.n	80012f2 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80012bc:	4b18      	ldr	r3, [pc, #96]	@ (8001320 <HAL_InitTick+0xdc>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	461a      	mov	r2, r3
 80012c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80012ca:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80012ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80012d2:	60fb      	str	r3, [r7, #12]
        break;
 80012d4:	e00d      	b.n	80012f2 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80012d6:	4b12      	ldr	r3, [pc, #72]	@ (8001320 <HAL_InitTick+0xdc>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	461a      	mov	r2, r3
 80012dc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80012e4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80012e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ec:	60fb      	str	r3, [r7, #12]
        break;
 80012ee:	e000      	b.n	80012f2 <HAL_InitTick+0xae>
        break;
 80012f0:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80012f2:	68f8      	ldr	r0, [r7, #12]
 80012f4:	f002 fa06 	bl	8003704 <HAL_SYSTICK_Config>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e009      	b.n	8001316 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001302:	2200      	movs	r2, #0
 8001304:	6879      	ldr	r1, [r7, #4]
 8001306:	f04f 30ff 	mov.w	r0, #4294967295
 800130a:	f002 f9d3 	bl	80036b4 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800130e:	4a07      	ldr	r2, [pc, #28]	@ (800132c <HAL_InitTick+0xe8>)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000008 	.word	0x20000008
 8001324:	e000e010 	.word	0xe000e010
 8001328:	20000000 	.word	0x20000000
 800132c:	20000004 	.word	0x20000004

08001330 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001334:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <HAL_IncTick+0x20>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	461a      	mov	r2, r3
 800133a:	4b06      	ldr	r3, [pc, #24]	@ (8001354 <HAL_IncTick+0x24>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4413      	add	r3, r2
 8001340:	4a04      	ldr	r2, [pc, #16]	@ (8001354 <HAL_IncTick+0x24>)
 8001342:	6013      	str	r3, [r2, #0]
}
 8001344:	bf00      	nop
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	20000008 	.word	0x20000008
 8001354:	20000370 	.word	0x20000370

08001358 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  return uwTick;
 800135c:	4b03      	ldr	r3, [pc, #12]	@ (800136c <HAL_GetTick+0x14>)
 800135e:	681b      	ldr	r3, [r3, #0]
}
 8001360:	4618      	mov	r0, r3
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	20000370 	.word	0x20000370

08001370 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001378:	f7ff ffee 	bl	8001358 <HAL_GetTick>
 800137c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001388:	d005      	beq.n	8001396 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800138a:	4b0a      	ldr	r3, [pc, #40]	@ (80013b4 <HAL_Delay+0x44>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	461a      	mov	r2, r3
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	4413      	add	r3, r2
 8001394:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001396:	bf00      	nop
 8001398:	f7ff ffde 	bl	8001358 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	68fa      	ldr	r2, [r7, #12]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d8f7      	bhi.n	8001398 <HAL_Delay+0x28>
  {
  }
}
 80013a8:	bf00      	nop
 80013aa:	bf00      	nop
 80013ac:	3710      	adds	r7, #16
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000008 	.word	0x20000008

080013b8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  return ((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> 16);
 80013bc:	4b04      	ldr	r3, [pc, #16]	@ (80013d0 <HAL_GetREVID+0x18>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	0c1b      	lsrs	r3, r3, #16
 80013c2:	b29b      	uxth	r3, r3
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	e0044000 	.word	0xe0044000

080013d4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	431a      	orrs	r2, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	601a      	str	r2, [r3, #0]
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr

080013fa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80013fa:	b480      	push	{r7}
 80013fc:	b083      	sub	sp, #12
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
 8001402:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	431a      	orrs	r2, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	601a      	str	r2, [r3, #0]
}
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr

08001420 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001430:	4618      	mov	r0, r3
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr

0800143c <LL_ADC_SetResolution>:
  *         (1): Specific to ADC instance: ADC1, ADC2
  *         (2): Specific to ADC instance: ADC4
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
  uint32_t tmp_resolution = Resolution;
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	60fb      	str	r3, [r7, #12]
  if (ADCx == ADC4)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a0a      	ldr	r2, [pc, #40]	@ (8001478 <LL_ADC_SetResolution+0x3c>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d104      	bne.n	800145c <LL_ADC_SetResolution+0x20>
  {
    tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	3b01      	subs	r3, #1
 8001456:	f003 030c 	and.w	r3, r3, #12
 800145a:	60fb      	str	r3, [r7, #12]
  }

  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	f023 020c 	bic.w	r2, r3, #12
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	431a      	orrs	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	60da      	str	r2, [r3, #12]
}
 800146c:	bf00      	nop
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	46021000 	.word	0x46021000

0800147c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800147c:	b480      	push	{r7}
 800147e:	b087      	sub	sp, #28
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
 8001488:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	3360      	adds	r3, #96	@ 0x60
 800148e:	461a      	mov	r2, r3
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	4413      	add	r3, r2
 8001496:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	f003 4178 	and.w	r1, r3, #4160749568	@ 0xf8000000
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	430b      	orrs	r3, r1
 80014ac:	431a      	orrs	r2, r3
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) << 1UL) | OffsetLevel);
}
 80014b2:	bf00      	nop
 80014b4:	371c      	adds	r7, #28
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr

080014be <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80014be:	b480      	push	{r7}
 80014c0:	b085      	sub	sp, #20
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
 80014c6:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	3360      	adds	r3, #96	@ 0x60
 80014cc:	461a      	mov	r2, r3
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	60fb      	str	r3, [r7, #12]

  /* Note: Value shift +1 for correspondence with channel definition using ADC_CHANNEL_ID_NUMBER_MASK */
  uint32_t ch_decimal = (READ_BIT(*preg, ADC_OFR1_OFFSET1_CH) >> (ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS + 1UL));
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	0edb      	lsrs	r3, r3, #27
 80014dc:	f003 031f 	and.w	r3, r3, #31
 80014e0:	60bb      	str	r3, [r7, #8]
  return (uint32_t)__LL_ADC_DECIMAL_NB_TO_CHANNEL(ch_decimal);
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	2b09      	cmp	r3, #9
 80014e6:	d807      	bhi.n	80014f8 <LL_ADC_GetOffsetChannel+0x3a>
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	069a      	lsls	r2, r3, #26
 80014ec:	2101      	movs	r1, #1
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	fa01 f303 	lsl.w	r3, r1, r3
 80014f4:	4313      	orrs	r3, r2
 80014f6:	e008      	b.n	800150a <LL_ADC_GetOffsetChannel+0x4c>
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	069a      	lsls	r2, r3, #26
 80014fc:	2101      	movs	r1, #1
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	fa01 f303 	lsl.w	r3, r1, r3
 8001504:	4313      	orrs	r3, r2
 8001506:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
}
 800150a:	4618      	mov	r0, r3
 800150c:	3714      	adds	r7, #20
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001516:	b480      	push	{r7}
 8001518:	b087      	sub	sp, #28
 800151a:	af00      	add	r7, sp, #0
 800151c:	60f8      	str	r0, [r7, #12]
 800151e:	60b9      	str	r1, [r7, #8]
 8001520:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	3360      	adds	r3, #96	@ 0x60
 8001526:	461a      	mov	r2, r3
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	4413      	add	r3, r2
 800152e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg, ADC_OFR1_OFFSETPOS, OffsetSign);
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	431a      	orrs	r2, r3
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	601a      	str	r2, [r3, #0]
}
 8001540:	bf00      	nop
 8001542:	371c      	adds	r7, #28
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                      uint32_t OffsetSignedSaturation)
{
 800154c:	b480      	push	{r7}
 800154e:	b087      	sub	sp, #28
 8001550:	af00      	add	r7, sp, #0
 8001552:	60f8      	str	r0, [r7, #12]
 8001554:	60b9      	str	r1, [r7, #8]
 8001556:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	3360      	adds	r3, #96	@ 0x60
 800155c:	461a      	mov	r2, r3
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	4413      	add	r3, r2
 8001564:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	431a      	orrs	r2, r3
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	601a      	str	r2, [r3, #0]
}
 8001576:	bf00      	nop
 8001578:	371c      	adds	r7, #28
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr

08001582 <LL_ADC_SetOffsetUnsignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetUnsignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                        uint32_t OffsetUnsignedSaturation)
{
 8001582:	b480      	push	{r7}
 8001584:	b087      	sub	sp, #28
 8001586:	af00      	add	r7, sp, #0
 8001588:	60f8      	str	r0, [r7, #12]
 800158a:	60b9      	str	r1, [r7, #8]
 800158c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	3360      	adds	r3, #96	@ 0x60
 8001592:	461a      	mov	r2, r3
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	4413      	add	r3, r2
 800159a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	431a      	orrs	r2, r3
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	601a      	str	r2, [r3, #0]
}
 80015ac:	bf00      	nop
 80015ae:	371c      	adds	r7, #28
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015c6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80015ca:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80015ce:	683a      	ldr	r2, [r7, #0]
 80015d0:	431a      	orrs	r2, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	671a      	str	r2, [r3, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80015de:	683a      	ldr	r2, [r7, #0]
 80015e0:	2a00      	cmp	r2, #0
 80015e2:	d002      	beq.n	80015ea <LL_ADC_SetGainCompensation+0x32>
 80015e4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80015e8:	e000      	b.n	80015ec <LL_ADC_SetGainCompensation+0x34>
 80015ea:	2200      	movs	r2, #0
 80015ec:	431a      	orrs	r2, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	671a      	str	r2, [r3, #112]	@ 0x70
}
 80015f2:	bf00      	nop
 80015f4:	370c      	adds	r7, #12
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr

080015fe <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC4_SAMPLINGTIME_814CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80015fe:	b480      	push	{r7}
 8001600:	b085      	sub	sp, #20
 8001602:	af00      	add	r7, sp, #0
 8001604:	60f8      	str	r0, [r7, #12]
 8001606:	60b9      	str	r1, [r7, #8]
 8001608:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR1,
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	695a      	ldr	r2, [r3, #20]
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	f003 0304 	and.w	r3, r3, #4
 8001614:	2107      	movs	r1, #7
 8001616:	fa01 f303 	lsl.w	r3, r1, r3
 800161a:	43db      	mvns	r3, r3
 800161c:	401a      	ands	r2, r3
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	f003 0304 	and.w	r3, r3, #4
 8001624:	6879      	ldr	r1, [r7, #4]
 8001626:	fa01 f303 	lsl.w	r3, r1, r3
 800162a:	431a      	orrs	r2, r3
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	615a      	str	r2, [r3, #20]
             ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001630:	bf00      	nop
 8001632:	3714      	adds	r7, #20
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800164c:	2b00      	cmp	r3, #0
 800164e:	d101      	bne.n	8001654 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001650:	2301      	movs	r3, #1
 8001652:	e000      	b.n	8001656 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001654:	2300      	movs	r3, #0
}
 8001656:	4618      	mov	r0, r3
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
	...

08001664 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001664:	b480      	push	{r7}
 8001666:	b089      	sub	sp, #36	@ 0x24
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	4a2b      	ldr	r2, [pc, #172]	@ (8001720 <LL_ADC_REG_SetSequencerRanks+0xbc>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d020      	beq.n	80016ba <LL_ADC_REG_SetSequencerRanks+0x56>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK)     \
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	3330      	adds	r3, #48	@ 0x30
 800167c:	461a      	mov	r2, r3
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	0a1b      	lsrs	r3, r3, #8
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	f003 030c 	and.w	r3, r3, #12
 8001688:	4413      	add	r3, r2
 800168a:	61fb      	str	r3, [r7, #28]
                                                            >> ADC_SQRX_REGOFFSET_POS));

    MODIFY_REG(*preg,
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	f003 031f 	and.w	r3, r3, #31
 8001696:	211f      	movs	r1, #31
 8001698:	fa01 f303 	lsl.w	r3, r1, r3
 800169c:	43db      	mvns	r3, r3
 800169e:	401a      	ands	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	0e9b      	lsrs	r3, r3, #26
 80016a4:	f003 011f 	and.w	r1, r3, #31
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	f003 031f 	and.w	r3, r3, #31
 80016ae:	fa01 f303 	lsl.w	r3, r1, r3
 80016b2:	431a      	orrs	r2, r3
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(ADCx->CHSELR,
               ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
               (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) << (Rank & ADC_REG_RANK_ID_SQRX_MASK)));
  }
}
 80016b8:	e02b      	b.n	8001712 <LL_ADC_REG_SetSequencerRanks+0xae>
    MODIFY_REG(ADCx->CHSELR,
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	f003 031f 	and.w	r3, r3, #31
 80016c4:	210f      	movs	r1, #15
 80016c6:	fa01 f303 	lsl.w	r3, r1, r3
 80016ca:	43db      	mvns	r3, r3
 80016cc:	401a      	ands	r2, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d104      	bne.n	80016e2 <LL_ADC_REG_SetSequencerRanks+0x7e>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	0e9b      	lsrs	r3, r3, #26
 80016dc:	f003 031f 	and.w	r3, r3, #31
 80016e0:	e010      	b.n	8001704 <LL_ADC_REG_SetSequencerRanks+0xa0>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	fa93 f3a3 	rbit	r3, r3
 80016ec:	613b      	str	r3, [r7, #16]
  return result;
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d101      	bne.n	80016fc <LL_ADC_REG_SetSequencerRanks+0x98>
    return 32U;
 80016f8:	2320      	movs	r3, #32
 80016fa:	e003      	b.n	8001704 <LL_ADC_REG_SetSequencerRanks+0xa0>
  return __builtin_clz(value);
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	fab3 f383 	clz	r3, r3
 8001702:	b2db      	uxtb	r3, r3
 8001704:	68b9      	ldr	r1, [r7, #8]
 8001706:	f001 011f 	and.w	r1, r1, #31
 800170a:	408b      	lsls	r3, r1
 800170c:	431a      	orrs	r2, r3
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001712:	bf00      	nop
 8001714:	3724      	adds	r7, #36	@ 0x24
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	46021000 	.word	0x46021000

08001724 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001724:	b480      	push	{r7}
 8001726:	b087      	sub	sp, #28
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (1UL << ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & ADC_CHSELR_CHSEL) & 0x1FUL)));
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d107      	bne.n	8001748 <LL_ADC_REG_SetSequencerChAdd+0x24>
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	0e9b      	lsrs	r3, r3, #26
 800173c:	f003 031f 	and.w	r3, r3, #31
 8001740:	2201      	movs	r2, #1
 8001742:	fa02 f303 	lsl.w	r3, r2, r3
 8001746:	e015      	b.n	8001774 <LL_ADC_REG_SetSequencerChAdd+0x50>
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	fa93 f3a3 	rbit	r3, r3
 8001752:	60fb      	str	r3, [r7, #12]
  return result;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d101      	bne.n	8001762 <LL_ADC_REG_SetSequencerChAdd+0x3e>
    return 32U;
 800175e:	2320      	movs	r3, #32
 8001760:	e003      	b.n	800176a <LL_ADC_REG_SetSequencerChAdd+0x46>
  return __builtin_clz(value);
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	fab3 f383 	clz	r3, r3
 8001768:	b2db      	uxtb	r3, r3
 800176a:	f003 031f 	and.w	r3, r3, #31
 800176e:	2201      	movs	r2, #1
 8001770:	fa02 f303 	lsl.w	r3, r2, r3
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001778:	431a      	orrs	r2, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800177e:	bf00      	nop
 8001780:	371c      	adds	r7, #28
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800178a:	b480      	push	{r7}
 800178c:	b083      	sub	sp, #12
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
 8001792:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (1UL << ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)));
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	0e9b      	lsrs	r3, r3, #26
 800179c:	f003 031f 	and.w	r3, r3, #31
 80017a0:	2101      	movs	r1, #1
 80017a2:	fa01 f303 	lsl.w	r3, r1, r3
 80017a6:	43db      	mvns	r3, r3
 80017a8:	401a      	ands	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80017ae:	bf00      	nop
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
	...

080017bc <LL_ADC_SetChannelSamplingTime>:
  *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
  *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80017bc:	b480      	push	{r7}
 80017be:	b08b      	sub	sp, #44	@ 0x2c
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	4a2d      	ldr	r2, [pc, #180]	@ (8001880 <LL_ADC_SetChannelSamplingTime+0xc4>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d042      	beq.n	8001856 <LL_ADC_SetChannelSamplingTime+0x9a>
  {
    /* Set bits with content of parameter "SamplingTime" with bits position     */
    /* in register and register position depending on parameter "Channel".      */
    /* Parameter "Channel" is used with masks because containing                */
    /* other bits reserved for other purpose.                                   */
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d104      	bne.n	80017e4 <LL_ADC_SetChannelSamplingTime+0x28>
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	0e9b      	lsrs	r3, r3, #26
 80017de:	f003 021f 	and.w	r2, r3, #31
 80017e2:	e011      	b.n	8001808 <LL_ADC_SetChannelSamplingTime+0x4c>
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	fa93 f3a3 	rbit	r3, r3
 80017ee:	617b      	str	r3, [r7, #20]
  return result;
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d101      	bne.n	80017fe <LL_ADC_SetChannelSamplingTime+0x42>
    return 32U;
 80017fa:	2320      	movs	r3, #32
 80017fc:	e003      	b.n	8001806 <LL_ADC_SetChannelSamplingTime+0x4a>
  return __builtin_clz(value);
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	fab3 f383 	clz	r3, r3
 8001804:	b2db      	uxtb	r3, r3
 8001806:	461a      	mov	r2, r3
                                                                                 & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) \
                                                                                >> ADC_SMPRX_REGOFFSET_POS))) * 3UL);
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	0e5b      	lsrs	r3, r3, #25
 800180c:	f003 0101 	and.w	r1, r3, #1
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 8001810:	460b      	mov	r3, r1
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	440b      	add	r3, r1
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	1ad2      	subs	r2, r2, r3
 800181a:	4613      	mov	r3, r2
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	4413      	add	r3, r2
 8001820:	627b      	str	r3, [r7, #36]	@ 0x24
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK)            \
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	3314      	adds	r3, #20
 8001826:	461a      	mov	r2, r3
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	0e5b      	lsrs	r3, r3, #25
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	f003 0304 	and.w	r3, r3, #4
 8001832:	4413      	add	r3, r2
 8001834:	623b      	str	r3, [r7, #32]
                                                             >> ADC_SMPRX_REGOFFSET_POS));

    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 8001836:	6a3b      	ldr	r3, [r7, #32]
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	2107      	movs	r1, #7
 800183c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183e:	fa01 f303 	lsl.w	r3, r1, r3
 8001842:	43db      	mvns	r3, r3
 8001844:	401a      	ands	r2, r3
 8001846:	6879      	ldr	r1, [r7, #4]
 8001848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184a:	fa01 f303 	lsl.w	r3, r1, r3
 800184e:	431a      	orrs	r2, r3
 8001850:	6a3b      	ldr	r3, [r7, #32]
 8001852:	601a      	str	r2, [r3, #0]
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS)
               & (SamplingTime & ADC4_SAMPLING_TIME_CH_MASK)
              );
  }
}
 8001854:	e00e      	b.n	8001874 <LL_ADC_SetChannelSamplingTime+0xb8>
    MODIFY_REG(ADCx->SMPR1,
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	695a      	ldr	r2, [r3, #20]
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	021b      	lsls	r3, r3, #8
 800185e:	43db      	mvns	r3, r3
 8001860:	401a      	ands	r2, r3
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	0219      	lsls	r1, r3, #8
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	400b      	ands	r3, r1
 800186a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800186e:	431a      	orrs	r2, r3
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	615a      	str	r2, [r3, #20]
}
 8001874:	bf00      	nop
 8001876:	372c      	adds	r7, #44	@ 0x2c
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	46021000 	.word	0x46021000

08001884 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800189c:	43db      	mvns	r3, r3
 800189e:	401a      	ands	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f003 0318 	and.w	r3, r3, #24
 80018a6:	4908      	ldr	r1, [pc, #32]	@ (80018c8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80018a8:	40d9      	lsrs	r1, r3
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	400b      	ands	r3, r1
 80018ae:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80018b2:	431a      	orrs	r2, r3
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff                              \
                                                                              & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80018ba:	bf00      	nop
 80018bc:	3714      	adds	r7, #20
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	000fffff 	.word	0x000fffff

080018cc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80018dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	6093      	str	r3, [r2, #8]
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001900:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001904:	d101      	bne.n	800190a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001906:	2301      	movs	r3, #1
 8001908:	e000      	b.n	800190c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800190a:	2300      	movs	r3, #0
}
 800190c:	4618      	mov	r0, r3
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001928:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800192c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	609a      	str	r2, [r3, #8]
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr

08001940 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001950:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001954:	d101      	bne.n	800195a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001956:	2301      	movs	r3, #1
 8001958:	e000      	b.n	800195c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800195a:	2300      	movs	r3, #0
}
 800195c:	4618      	mov	r0, r3
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADEN);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001978:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800197c:	f043 0201 	orr.w	r2, r3, #1
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	609a      	str	r2, [r3, #8]
}
 8001984:	bf00      	nop
 8001986:	370c      	adds	r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr

08001990 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADDIS);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80019a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80019a4:	f043 0202 	orr.w	r2, r3, #2
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	609a      	str	r2, [r3, #8]
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	f003 0301 	and.w	r3, r3, #1
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d101      	bne.n	80019d0 <LL_ADC_IsEnabled+0x18>
 80019cc:	2301      	movs	r3, #1
 80019ce:	e000      	b.n	80019d2 <LL_ADC_IsEnabled+0x1a>
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr

080019de <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80019de:	b480      	push	{r7}
 80019e0:	b083      	sub	sp, #12
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d101      	bne.n	80019f6 <LL_ADC_IsDisableOngoing+0x18>
 80019f2:	2301      	movs	r3, #1
 80019f4:	e000      	b.n	80019f8 <LL_ADC_IsDisableOngoing+0x1a>
 80019f6:	2300      	movs	r3, #0
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADSTART);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001a14:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a18:	f043 0204 	orr.w	r2, r3, #4
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	609a      	str	r2, [r3, #8]
}
 8001a20:	bf00      	nop
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f003 0304 	and.w	r3, r3, #4
 8001a3c:	2b04      	cmp	r3, #4
 8001a3e:	d101      	bne.n	8001a44 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001a40:	2301      	movs	r3, #1
 8001a42:	e000      	b.n	8001a46 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001a52:	b480      	push	{r7}
 8001a54:	b083      	sub	sp, #12
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	f003 0308 	and.w	r3, r3, #8
 8001a62:	2b08      	cmp	r3, #8
 8001a64:	d101      	bne.n	8001a6a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a66:	2301      	movs	r3, #1
 8001a68:	e000      	b.n	8001a6c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a6a:	2300      	movs	r3, #0
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08a      	sub	sp, #40	@ 0x28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a80:	2300      	movs	r3, #0
 8001a82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t tmpCFGR1 = 0UL;
 8001a86:	2300      	movs	r3, #0
 8001a88:	623b      	str	r3, [r7, #32]
  uint32_t tmpCFGR2 = 0UL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61fb      	str	r3, [r7, #28]
  __IO uint32_t wait_loop_index;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d101      	bne.n	8001a98 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
 8001a96:	e2b3      	b.n	8002000 <HAL_ADC_Init+0x588>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	691b      	ldr	r3, [r3, #16]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d003      	beq.n	8001aa8 <HAL_ADC_Init+0x30>
  {
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a8b      	ldr	r2, [pc, #556]	@ (8001cd4 <HAL_ADC_Init+0x25c>)
 8001aa6:	4293      	cmp	r3, r2
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d109      	bne.n	8001ac4 <HAL_ADC_Init+0x4c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f7ff f97f 	bl	8000db4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2200      	movs	r2, #0
 8001aba:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff ff11 	bl	80018f0 <LL_ADC_IsDeepPowerDownEnabled>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d004      	beq.n	8001ade <HAL_ADC_Init+0x66>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff fef7 	bl	80018cc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff ff2c 	bl	8001940 <LL_ADC_IsInternalRegulatorEnabled>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d115      	bne.n	8001b1a <HAL_ADC_Init+0xa2>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff ff10 	bl	8001918 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001af8:	4b77      	ldr	r3, [pc, #476]	@ (8001cd8 <HAL_ADC_Init+0x260>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	099b      	lsrs	r3, r3, #6
 8001afe:	4a77      	ldr	r2, [pc, #476]	@ (8001cdc <HAL_ADC_Init+0x264>)
 8001b00:	fba2 2303 	umull	r2, r3, r2, r3
 8001b04:	099b      	lsrs	r3, r3, #6
 8001b06:	3301      	adds	r3, #1
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001b0c:	e002      	b.n	8001b14 <HAL_ADC_Init+0x9c>
    {
      wait_loop_index--;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	3b01      	subs	r3, #1
 8001b12:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1f9      	bne.n	8001b0e <HAL_ADC_Init+0x96>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff ff0e 	bl	8001940 <LL_ADC_IsInternalRegulatorEnabled>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d10e      	bne.n	8001b48 <HAL_ADC_Init+0xd0>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001b2e:	f043 0210 	orr.w	r2, r3, #16
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001b3a:	f043 0201 	orr.w	r2, r3, #1
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	67da      	str	r2, [r3, #124]	@ 0x7c

    tmp_hal_status = HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff ff6d 	bl	8001a2c <LL_ADC_REG_IsConversionOngoing>
 8001b52:	61b8      	str	r0, [r7, #24]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001b58:	f003 0310 	and.w	r3, r3, #16
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	f040 8244 	bne.w	8001fea <HAL_ADC_Init+0x572>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	f040 8240 	bne.w	8001fea <HAL_ADC_Init+0x572>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001b6e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001b72:	f043 0202 	orr.w	r2, r3, #2
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	679a      	str	r2, [r3, #120]	@ 0x78
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff ff1a 	bl	80019b8 <LL_ADC_IsEnabled>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d140      	bne.n	8001c0c <HAL_ADC_Init+0x194>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a51      	ldr	r2, [pc, #324]	@ (8001cd4 <HAL_ADC_Init+0x25c>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d028      	beq.n	8001be6 <HAL_ADC_Init+0x16e>
      {
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a51      	ldr	r2, [pc, #324]	@ (8001ce0 <HAL_ADC_Init+0x268>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d109      	bne.n	8001bb2 <HAL_ADC_Init+0x13a>
 8001b9e:	4850      	ldr	r0, [pc, #320]	@ (8001ce0 <HAL_ADC_Init+0x268>)
 8001ba0:	f7ff ff0a 	bl	80019b8 <LL_ADC_IsEnabled>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	bf0c      	ite	eq
 8001baa:	2301      	moveq	r3, #1
 8001bac:	2300      	movne	r3, #0
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	e008      	b.n	8001bc4 <HAL_ADC_Init+0x14c>
 8001bb2:	4848      	ldr	r0, [pc, #288]	@ (8001cd4 <HAL_ADC_Init+0x25c>)
 8001bb4:	f7ff ff00 	bl	80019b8 <LL_ADC_IsEnabled>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	bf0c      	ite	eq
 8001bbe:	2301      	moveq	r3, #1
 8001bc0:	2300      	movne	r3, #0
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d021      	beq.n	8001c0c <HAL_ADC_Init+0x194>
          /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
          /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
          /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
          /*     (set into HAL_ADC_ConfigChannel() or                             */
          /*     HAL_ADCEx_InjectedConfigChannel() )                              */
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a44      	ldr	r2, [pc, #272]	@ (8001ce0 <HAL_ADC_Init+0x268>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d101      	bne.n	8001bd6 <HAL_ADC_Init+0x15e>
 8001bd2:	4a44      	ldr	r2, [pc, #272]	@ (8001ce4 <HAL_ADC_Init+0x26c>)
 8001bd4:	e000      	b.n	8001bd8 <HAL_ADC_Init+0x160>
 8001bd6:	4a44      	ldr	r2, [pc, #272]	@ (8001ce8 <HAL_ADC_Init+0x270>)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4610      	mov	r0, r2
 8001be0:	f7ff fbf8 	bl	80013d4 <LL_ADC_SetCommonClock>
 8001be4:	e012      	b.n	8001c0c <HAL_ADC_Init+0x194>
        /* parameters):                                                         */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() )                              */

        /* Configuration of ADC resolution                                      */
        LL_ADC_SetResolution(hadc->Instance, hadc->Init.Resolution);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4610      	mov	r0, r2
 8001bf2:	f7ff fc23 	bl	800143c <LL_ADC_SetResolution>

        /* Configuration of ADC clock mode: clock source AHB or HSI with        */
        /* selectable prescaler.                                                */
        MODIFY_REG(ADC4_COMMON->CCR,
 8001bf6:	4b3c      	ldr	r3, [pc, #240]	@ (8001ce8 <HAL_ADC_Init+0x270>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8001c06:	4938      	ldr	r1, [pc, #224]	@ (8001ce8 <HAL_ADC_Init+0x270>)
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	600b      	str	r3, [r1, #0]
                   ADC_CCR_PRESC,
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a30      	ldr	r2, [pc, #192]	@ (8001cd4 <HAL_ADC_Init+0x25c>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d010      	beq.n	8001c38 <HAL_ADC_Init+0x1c0>
      /*  - overrun                                  Init.Overrun               */
      /*  - discontinuous mode                       Init.DiscontinuousConvMode */
      /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c1c:	035a      	lsls	r2, r3, #13
                    hadc->Init.Overrun                                                    |
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001c22:	431a      	orrs	r2, r3
                    hadc->Init.Resolution                                                 |
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689b      	ldr	r3, [r3, #8]
                    hadc->Init.Overrun                                                    |
 8001c28:	431a      	orrs	r2, r3
                    ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001c30:	041b      	lsls	r3, r3, #16
      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
 8001c32:	4313      	orrs	r3, r2
 8001c34:	623b      	str	r3, [r7, #32]
 8001c36:	e030      	b.n	8001c9a <HAL_ADC_Init+0x222>
      /*  - external trigger polarity                                           */
      /*  - data alignment                                                      */
      /*  - resolution                                                          */
      /*  - scan direction                                                      */
      /*  - DMA continuous request                                              */
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	7f1b      	ldrb	r3, [r3, #28]
 8001c3c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c44:	035b      	lsls	r3, r3, #13
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c46:	4313      	orrs	r3, r2
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d002      	beq.n	8001c56 <HAL_ADC_Init+0x1de>
 8001c50:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c54:	e000      	b.n	8001c58 <HAL_ADC_Init+0x1e0>
 8001c56:	2200      	movs	r2, #0
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001c58:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                            |
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	695b      	ldr	r3, [r3, #20]
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8001c5e:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	691b      	ldr	r3, [r3, #16]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	da04      	bge.n	8001c72 <HAL_ADC_Init+0x1fa>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	691b      	ldr	r3, [r3, #16]
 8001c6c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c70:	e001      	b.n	8001c76 <HAL_ADC_Init+0x1fe>
 8001c72:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                            |
 8001c76:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.DMAContinuousRequests));
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4918      	ldr	r1, [pc, #96]	@ (8001ce0 <HAL_ADC_Init+0x268>)
 8001c7e:	428b      	cmp	r3, r1
 8001c80:	d103      	bne.n	8001c8a <HAL_ADC_Init+0x212>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c88:	e003      	b.n	8001c92 <HAL_ADC_Init+0x21a>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c90:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8001c92:	4313      	orrs	r3, r2
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c94:	6a3a      	ldr	r2, [r7, #32]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	623b      	str	r3, [r7, #32]
    }

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d12f      	bne.n	8001d04 <HAL_ADC_Init+0x28c>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd4 <HAL_ADC_Init+0x25c>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d007      	beq.n	8001cbe <HAL_ADC_Init+0x246>
      {
        tmpCFGR1 |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb2:	3b01      	subs	r3, #1
 8001cb4:	045b      	lsls	r3, r3, #17
 8001cb6:	6a3a      	ldr	r2, [r7, #32]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	623b      	str	r3, [r7, #32]
 8001cbc:	e022      	b.n	8001d04 <HAL_ADC_Init+0x28c>
      }
      else
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d111      	bne.n	8001cec <HAL_ADC_Init+0x274>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001cc8:	6a3b      	ldr	r3, [r7, #32]
 8001cca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cce:	623b      	str	r3, [r7, #32]
 8001cd0:	e018      	b.n	8001d04 <HAL_ADC_Init+0x28c>
 8001cd2:	bf00      	nop
 8001cd4:	46021000 	.word	0x46021000
 8001cd8:	20000000 	.word	0x20000000
 8001cdc:	053e2d63 	.word	0x053e2d63
 8001ce0:	42028000 	.word	0x42028000
 8001ce4:	42028308 	.word	0x42028308
 8001ce8:	46021308 	.word	0x46021308
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001cf0:	f043 0220 	orr.w	r2, r3, #32
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001cfc:	f043 0201 	orr.w	r2, r3, #1
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	67da      	str	r2, [r3, #124]	@ 0x7c
        }
      }
    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a92      	ldr	r2, [pc, #584]	@ (8001f54 <HAL_ADC_Init+0x4dc>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d018      	beq.n	8001d40 <HAL_ADC_Init+0x2c8>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d009      	beq.n	8001d2a <HAL_ADC_Init+0x2b2>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d1a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d22:	4313      	orrs	r3, r2
 8001d24:	6a3a      	ldr	r2, [r7, #32]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	623b      	str	r3, [r7, #32]
      }
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR_FIELDS_1, tmpCFGR1);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	68da      	ldr	r2, [r3, #12]
 8001d30:	4b89      	ldr	r3, [pc, #548]	@ (8001f58 <HAL_ADC_Init+0x4e0>)
 8001d32:	4013      	ands	r3, r2
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	6812      	ldr	r2, [r2, #0]
 8001d38:	6a39      	ldr	r1, [r7, #32]
 8001d3a:	430b      	orrs	r3, r1
 8001d3c:	60d3      	str	r3, [r2, #12]
 8001d3e:	e031      	b.n	8001da4 <HAL_ADC_Init+0x32c>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d009      	beq.n	8001d5c <HAL_ADC_Init+0x2e4>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC4_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d4c:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d54:	4313      	orrs	r3, r2
 8001d56:	6a3a      	ldr	r2, [r7, #32]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	623b      	str	r3, [r7, #32]
      }
      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	68da      	ldr	r2, [r3, #12]
 8001d62:	4b7e      	ldr	r3, [pc, #504]	@ (8001f5c <HAL_ADC_Init+0x4e4>)
 8001d64:	4013      	ands	r3, r2
 8001d66:	687a      	ldr	r2, [r7, #4]
 8001d68:	6812      	ldr	r2, [r2, #0]
 8001d6a:	6a39      	ldr	r1, [r7, #32]
 8001d6c:	430b      	orrs	r3, r1
 8001d6e:	60d3      	str	r3, [r2, #12]
                 ADC4_CFGR1_ALIGN     |
                 ADC4_CFGR1_SCANDIR   |
                 ADC4_CFGR1_DMACFG,
                 tmpCFGR1);

      if (hadc->Init.LowPowerAutoPowerOff != ADC_LOW_POWER_NONE)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a1b      	ldr	r3, [r3, #32]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d008      	beq.n	8001d8a <HAL_ADC_Init+0x312>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.LowPowerAutoPowerOff);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6a1a      	ldr	r2, [r3, #32]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	430a      	orrs	r2, r1
 8001d88:	645a      	str	r2, [r3, #68]	@ 0x44
      }

      if (hadc->Init.VrefProtection != ADC_VREF_PPROT_NONE)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d008      	beq.n	8001da4 <HAL_ADC_Init+0x32c>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.VrefProtection);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	645a      	str	r2, [r3, #68]	@ 0x44
      }

    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a6a      	ldr	r2, [pc, #424]	@ (8001f54 <HAL_ADC_Init+0x4dc>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	f000 8093 	beq.w	8001ed6 <HAL_ADC_Init+0x45e>
      /* Parameters that can be updated when ADC is disabled or enabled without */
      /* conversion on going on regular and injected groups:                    */
      /*  - Conversion data management      Init.ConversionDataManagement       */
      /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
      /*  - Oversampling parameters         Init.Oversampling                   */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7ff fe39 	bl	8001a2c <LL_ADC_REG_IsConversionOngoing>
 8001dba:	6178      	str	r0, [r7, #20]
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff fe46 	bl	8001a52 <LL_ADC_INJ_IsConversionOngoing>
 8001dc6:	6138      	str	r0, [r7, #16]
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d161      	bne.n	8001e92 <HAL_ADC_Init+0x41a>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d15e      	bne.n	8001e92 <HAL_ADC_Init+0x41a>
         )
      {
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	7f1b      	ldrb	r3, [r3, #28]
 8001dd8:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4960      	ldr	r1, [pc, #384]	@ (8001f60 <HAL_ADC_Init+0x4e8>)
 8001de0:	428b      	cmp	r3, r1
 8001de2:	d102      	bne.n	8001dea <HAL_ADC_Init+0x372>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001de8:	e002      	b.n	8001df0 <HAL_ADC_Init+0x378>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dee:	005b      	lsls	r3, r3, #1
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001df0:	4313      	orrs	r3, r2
 8001df2:	623b      	str	r3, [r7, #32]

        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	68db      	ldr	r3, [r3, #12]
 8001dfa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001dfe:	f023 0303 	bic.w	r3, r3, #3
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	6812      	ldr	r2, [r2, #0]
 8001e06:	6a39      	ldr	r1, [r7, #32]
 8001e08:	430b      	orrs	r3, r1
 8001e0a:	60d3      	str	r3, [r2, #12]
        if (hadc->Init.GainCompensation != 0UL)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d007      	beq.n	8001e24 <HAL_ADC_Init+0x3ac>
        {
          LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4610      	mov	r0, r2
 8001e20:	f7ff fbca 	bl	80015b8 <LL_ADC_SetGainCompensation>
        }

        if (hadc->Init.OversamplingMode == ENABLE)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d11e      	bne.n	8001e6c <HAL_ADC_Init+0x3f4>
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
          assert_param(IS_ADC12_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
          assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
          assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

          if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e32:	2b00      	cmp	r3, #0
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          /*  - trigger frequency mode                                           */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	691a      	ldr	r2, [r3, #16]
 8001e3a:	4b4a      	ldr	r3, [pc, #296]	@ (8001f64 <HAL_ADC_Init+0x4ec>)
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001e42:	0411      	lsls	r1, r2, #16
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001e48:	4311      	orrs	r1, r2
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8001e4e:	4311      	orrs	r1, r2
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8001e54:	4311      	orrs	r1, r2
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001e5a:	0892      	lsrs	r2, r2, #2
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	431a      	orrs	r2, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f042 0201 	orr.w	r2, r2, #1
 8001e68:	611a      	str	r2, [r3, #16]
 8001e6a:	e007      	b.n	8001e7c <HAL_ADC_Init+0x404>
                     (hadc->Init.TriggerFrequencyMode >> 2UL));
        }
        else
        {
          /* Disable ADC oversampling scope on ADC group regular */
          CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	691a      	ldr	r2, [r3, #16]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f022 0201 	bic.w	r2, r2, #1
 8001e7a:	611a      	str	r2, [r3, #16]
        }

        /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	691b      	ldr	r3, [r3, #16]
 8001e82:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	611a      	str	r2, [r3, #16]
      /*   Parameter "NbrOfConversion" is discarded.                            */
      /*   Note: Scan mode is not present by hardware on this device, but       */
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d10c      	bne.n	8001eb4 <HAL_ADC_Init+0x43c>
      {
        /* Set number of ranks in regular group sequencer */
        MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea0:	f023 010f 	bic.w	r1, r3, #15
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea8:	1e5a      	subs	r2, r3, #1
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	430a      	orrs	r2, r1
 8001eb0:	631a      	str	r2, [r3, #48]	@ 0x30
 8001eb2:	e007      	b.n	8001ec4 <HAL_ADC_Init+0x44c>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f022 020f 	bic.w	r2, r2, #15
 8001ec2:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* Initialize the ADC state */
      /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001ec8:	f023 0303 	bic.w	r3, r3, #3
 8001ecc:	f043 0201 	orr.w	r2, r3, #1
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001ed4:	e092      	b.n	8001ffc <HAL_ADC_Init+0x584>

    }
    else
    {
      if (hadc->Init.OversamplingMode == ENABLE)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d111      	bne.n	8001f04 <HAL_ADC_Init+0x48c>
        /*  - oversampling enable                                                 */
        /*  - oversampling ratio                                                  */
        /*  - oversampling shift                                                  */
        /*  - oversampling discontinuous mode (triggered mode)                    */
        /*  - trigger frequency mode                                              */
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
                     hadc->Init.Oversampling.RightBitShift |
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8001ee8:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode |
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                     hadc->Init.Oversampling.RightBitShift |
 8001eee:	431a      	orrs	r2, r3
                     hadc->Init.TriggerFrequencyMode
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                     hadc->Init.Oversampling.TriggeredMode |
 8001ef4:	4313      	orrs	r3, r2
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8001ef6:	69fa      	ldr	r2, [r7, #28]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	61fb      	str	r3, [r7, #28]
                    );

        SET_BIT(tmpCFGR2, ADC_CFGR2_ROVSE);
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	f043 0301 	orr.w	r3, r3, #1
 8001f02:	61fb      	str	r3, [r7, #28]
      }
      MODIFY_REG(hadc->Instance->CFGR2,
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	691a      	ldr	r2, [r3, #16]
 8001f0a:	4b17      	ldr	r3, [pc, #92]	@ (8001f68 <HAL_ADC_Init+0x4f0>)
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	6812      	ldr	r2, [r2, #0]
 8001f12:	69f9      	ldr	r1, [r7, #28]
 8001f14:	430b      	orrs	r3, r1
 8001f16:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_LFTRIG | ADC_CFGR2_ROVSE | ADC4_CFGR2_OVSR | ADC_CFGR2_OVSS | ADC_CFGR2_TROVS,
                 tmpCFGR2);


      /* Channel sampling time configuration */
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1,                   \
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6818      	ldr	r0, [r3, #0]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f20:	461a      	mov	r2, r3
 8001f22:	2100      	movs	r1, #0
 8001f24:	f7ff fb6b 	bl	80015fe <LL_ADC_SetSamplingTimeCommonChannels>
                                           hadc->Init.SamplingTimeCommon1);
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2,                   \
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6818      	ldr	r0, [r3, #0]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f30:	461a      	mov	r2, r3
 8001f32:	f06f 01fb 	mvn.w	r1, #251	@ 0xfb
 8001f36:	f7ff fb62 	bl	80015fe <LL_ADC_SetSamplingTimeCommonChannels>
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      /*   Channels must be configured into each rank using function            */
      /*   "HAL_ADC_ConfigChannel()".                                           */
      if (hadc->Init.ScanConvMode == ADC4_SCAN_DISABLE)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	691b      	ldr	r3, [r3, #16]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d114      	bne.n	8001f6c <HAL_ADC_Init+0x4f4>
      {
        /* Set sequencer scan length by clearing ranks above rank 1             */
        /* and do not modify rank 1 value.                                      */
        SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f062 020f 	orn	r2, r2, #15
 8001f50:	629a      	str	r2, [r3, #40]	@ 0x28
 8001f52:	e024      	b.n	8001f9e <HAL_ADC_Init+0x526>
 8001f54:	46021000 	.word	0x46021000
 8001f58:	fff0c013 	.word	0xfff0c013
 8001f5c:	ffde800d 	.word	0xffde800d
 8001f60:	42028000 	.word	0x42028000
 8001f64:	fc00f81e 	.word	0xfc00f81e
 8001f68:	f7fffc02 	.word	0xf7fffc02

      }
      else if (hadc->Init.ScanConvMode == ADC4_SCAN_ENABLE)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	691b      	ldr	r3, [r3, #16]
 8001f70:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001f74:	d113      	bne.n	8001f9e <HAL_ADC_Init+0x526>
        /*          therefore after the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f80:	3b01      	subs	r3, #1
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	f003 031c 	and.w	r3, r3, #28
 8001f88:	f06f 020f 	mvn.w	r2, #15
 8001f8c:	fa02 f103 	lsl.w	r1, r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Check back that ADC registers have effectively been configured to      */
      /* ensure of no potential problem of ADC core IP clocking.                */
      /* Check through register CFGR1 (excluding analog watchdog configuration: */
      /* set into separate dedicated function, and bits of ADC resolution set   */
      /* out of temporary variable 'tmpCFGR1').                                 */
      if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	68da      	ldr	r2, [r3, #12]
 8001fa4:	4b18      	ldr	r3, [pc, #96]	@ (8002008 <HAL_ADC_Init+0x590>)
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	6a3a      	ldr	r2, [r7, #32]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d10b      	bne.n	8001fc6 <HAL_ADC_Init+0x54e>
          == tmpCFGR1)
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	67da      	str	r2, [r3, #124]	@ 0x7c

        /* Set the ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001fb8:	f023 0303 	bic.w	r3, r3, #3
 8001fbc:	f043 0201 	orr.w	r2, r3, #1
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001fc4:	e01a      	b.n	8001ffc <HAL_ADC_Init+0x584>
      }
      else
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001fca:	f023 0312 	bic.w	r3, r3, #18
 8001fce:	f043 0210 	orr.w	r2, r3, #16
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	679a      	str	r2, [r3, #120]	@ 0x78

        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001fda:	f043 0201 	orr.w	r2, r3, #1
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	67da      	str	r2, [r3, #124]	@ 0x7c

        tmp_hal_status = HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001fe8:	e008      	b.n	8001ffc <HAL_ADC_Init+0x584>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001fee:	f043 0210 	orr.w	r2, r3, #16
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	679a      	str	r2, [r3, #120]	@ 0x78

    tmp_hal_status = HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return tmp_hal_status;
 8001ffc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002000:	4618      	mov	r0, r3
 8002002:	3728      	adds	r7, #40	@ 0x28
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	833ffff3 	.word	0x833ffff3

0800200c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, const uint32_t *pData, uint32_t Length)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b0a2      	sub	sp, #136	@ 0x88
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4618      	mov	r0, r3
 800201e:	f7ff fd05 	bl	8001a2c <LL_ADC_REG_IsConversionOngoing>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	f040 80e9 	bne.w	80021fc <HAL_ADC_Start_DMA+0x1f0>
  {
    __HAL_LOCK(hadc);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8002030:	2b01      	cmp	r3, #1
 8002032:	d101      	bne.n	8002038 <HAL_ADC_Start_DMA+0x2c>
 8002034:	2302      	movs	r3, #2
 8002036:	e0e6      	b.n	8002206 <HAL_ADC_Start_DMA+0x1fa>
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2201      	movs	r2, #1
 800203c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      tmp_hal_status = ADC_Enable(hadc);
 8002040:	68f8      	ldr	r0, [r7, #12]
 8002042:	f000 ff87 	bl	8002f54 <ADC_Enable>
 8002046:	4603      	mov	r3, r0
 8002048:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800204c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002050:	2b00      	cmp	r3, #0
 8002052:	f040 80ce 	bne.w	80021f2 <HAL_ADC_Start_DMA+0x1e6>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800205a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800205e:	f023 0301 	bic.w	r3, r3, #1
 8002062:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	679a      	str	r2, [r3, #120]	@ 0x78
                          HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                          HAL_ADC_STATE_REG_BUSY);

        if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a68      	ldr	r2, [pc, #416]	@ (8002210 <HAL_ADC_Start_DMA+0x204>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d010      	beq.n	8002096 <HAL_ADC_Start_DMA+0x8a>
          {
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
          }
#endif /* ADC_MULTIMODE_SUPPORT */
          /* Check if a conversion is on going on ADC group injected */
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002078:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d006      	beq.n	800208e <HAL_ADC_Start_DMA+0x82>
          {
            /* Reset ADC error code fields related to regular conversions only */
            CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002084:	f023 0206 	bic.w	r2, r3, #6
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800208c:	e006      	b.n	800209c <HAL_ADC_Start_DMA+0x90>
          }
          else
          {
            /* Reset all ADC error code fields */
            ADC_CLEAR_ERRORCODE(hadc);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2200      	movs	r2, #0
 8002092:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002094:	e002      	b.n	800209c <HAL_ADC_Start_DMA+0x90>
          }
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2200      	movs	r2, #0
 800209a:	67da      	str	r2, [r3, #124]	@ 0x7c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020a0:	4a5c      	ldr	r2, [pc, #368]	@ (8002214 <HAL_ADC_Start_DMA+0x208>)
 80020a2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020a8:	4a5b      	ldr	r2, [pc, #364]	@ (8002218 <HAL_ADC_Start_DMA+0x20c>)
 80020aa:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020b0:	4a5a      	ldr	r2, [pc, #360]	@ (800221c <HAL_ADC_Start_DMA+0x210>)
 80020b2:	669a      	str	r2, [r3, #104]	@ 0x68
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	221c      	movs	r2, #28
 80020ba:	601a      	str	r2, [r3, #0]

        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	685a      	ldr	r2, [r3, #4]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f042 0210 	orr.w	r2, r2, #16
 80020d2:	605a      	str	r2, [r3, #4]

        if (hadc->Instance == ADC4)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a4d      	ldr	r2, [pc, #308]	@ (8002210 <HAL_ADC_Start_DMA+0x204>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d107      	bne.n	80020ee <HAL_ADC_Start_DMA+0xe2>
        {
          /* Enable ADC DMA mode */
          hadc->Instance->CFGR1 |= ADC4_CFGR1_DMAEN;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	68da      	ldr	r2, [r3, #12]
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f042 0201 	orr.w	r2, r2, #1
 80020ec:	60da      	str	r2, [r3, #12]
        }

        /* Start the DMA channel */
        /* Check linkedlist mode */
        if ((hadc->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d04f      	beq.n	800219c <HAL_ADC_Start_DMA+0x190>
        {
          if ((hadc->DMA_Handle->LinkedListQueue != NULL) && (hadc->DMA_Handle->LinkedListQueue->Head != NULL))
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002100:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002102:	2b00      	cmp	r3, #0
 8002104:	d046      	beq.n	8002194 <HAL_ADC_Start_DMA+0x188>
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800210a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d040      	beq.n	8002194 <HAL_ADC_Start_DMA+0x188>
          {
            /* Length should be converted to number of bytes */
            if (HAL_DMAEx_List_GetNodeConfig(&node_conf, hadc->DMA_Handle->LinkedListQueue->Head) != HAL_OK)
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002116:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	f107 0314 	add.w	r3, r7, #20
 800211e:	4611      	mov	r1, r2
 8002120:	4618      	mov	r0, r3
 8002122:	f001 ff9b 	bl	800405c <HAL_DMAEx_List_GetNodeConfig>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <HAL_ADC_Start_DMA+0x124>
            {
              return HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e06a      	b.n	8002206 <HAL_ADC_Start_DMA+0x1fa>
            }

            /* Length should be converted to number of bytes */
            if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8002130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002132:	2b02      	cmp	r3, #2
 8002134:	d104      	bne.n	8002140 <HAL_ADC_Start_DMA+0x134>
            {
              /* Word -> Bytes */
              LengthInBytes = Length * 4U;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800213e:	e00a      	b.n	8002156 <HAL_ADC_Start_DMA+0x14a>
            }
            else if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8002140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002142:	2b01      	cmp	r3, #1
 8002144:	d104      	bne.n	8002150 <HAL_ADC_Start_DMA+0x144>
            {
              /* Halfword -> Bytes */
              LengthInBytes = Length * 2U;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800214e:	e002      	b.n	8002156 <HAL_ADC_Start_DMA+0x14a>
            }
            else /* Bytes */
            {
              /* Same size already expressed in Bytes */
              LengthInBytes = Length;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            }

            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (uint32_t)LengthInBytes;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800215a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002162:	609a      	str	r2, [r3, #8]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
                (uint32_t)&hadc->Instance->DR;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f103 0240 	add.w	r2, r3, #64	@ 0x40
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002170:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	60da      	str	r2, [r3, #12]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800217a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	68ba      	ldr	r2, [r7, #8]
 8002180:	611a      	str	r2, [r3, #16]
            tmp_hal_status = HAL_DMAEx_List_Start_IT(hadc->DMA_Handle);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002186:	4618      	mov	r0, r3
 8002188:	f001 febe 	bl	8003f08 <HAL_DMAEx_List_Start_IT>
 800218c:	4603      	mov	r3, r0
 800218e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8002192:	e028      	b.n	80021e6 <HAL_ADC_Start_DMA+0x1da>
          }
          else
          {
            tmp_hal_status = HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800219a:	e024      	b.n	80021e6 <HAL_ADC_Start_DMA+0x1da>
          }
        }
        else
        {
          /* Length should be converted to number of bytes */
          if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d104      	bne.n	80021b0 <HAL_ADC_Start_DMA+0x1a4>
          {
            /* Word -> Bytes */
            LengthInBytes = Length * 4U;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80021ae:	e00c      	b.n	80021ca <HAL_ADC_Start_DMA+0x1be>
          }
          else if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d104      	bne.n	80021c4 <HAL_ADC_Start_DMA+0x1b8>
          {
            /* Halfword -> Bytes */
            LengthInBytes = Length * 2U;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80021c2:	e002      	b.n	80021ca <HAL_ADC_Start_DMA+0x1be>
          }
          else /* Bytes */
          {
            /* Same size already expressed in Bytes */
            LengthInBytes = Length;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
          }

          tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData,        \
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	3340      	adds	r3, #64	@ 0x40
 80021d4:	4619      	mov	r1, r3
 80021d6:	68ba      	ldr	r2, [r7, #8]
 80021d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80021dc:	f001 fb46 	bl	800386c <HAL_DMA_Start_IT>
 80021e0:	4603      	mov	r3, r0
 80021e2:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7ff fc0a 	bl	8001a04 <LL_ADC_REG_StartConversion>
 80021f0:	e007      	b.n	8002202 <HAL_ADC_Start_DMA+0x1f6>
      }
      else
      {
        __HAL_UNLOCK(hadc);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 80021fa:	e002      	b.n	8002202 <HAL_ADC_Start_DMA+0x1f6>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80021fc:	2302      	movs	r3, #2
 80021fe:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  }

  return tmp_hal_status;
 8002202:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8002206:	4618      	mov	r0, r3
 8002208:	3788      	adds	r7, #136	@ 0x88
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	46021000 	.word	0x46021000
 8002214:	080030f3 	.word	0x080030f3
 8002218:	080031cb 	.word	0x080031cb
 800221c:	080031e7 	.word	0x080031e7

08002220 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b0bc      	sub	sp, #240	@ 0xf0
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800223e:	2300      	movs	r3, #0
 8002240:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002244:	2300      	movs	r3, #0
 8002246:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_channel;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4aa8      	ldr	r2, [pc, #672]	@ (80024f0 <HAL_ADC_ConfigChannel+0x2bc>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d103      	bne.n	800225a <HAL_ADC_ConfigChannel+0x26>
  }
  else
  {
    assert_param(IS_ADC4_SAMPLE_TIME_COMMON(pConfig->SamplingTime));

    if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)          ||
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000

      assert_param(IS_ADC4_REGULAR_RANK(pConfig->Rank));
    }
  }

  __HAL_LOCK(hadc);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8002260:	2b01      	cmp	r3, #1
 8002262:	d102      	bne.n	800226a <HAL_ADC_ConfigChannel+0x36>
 8002264:	2302      	movs	r3, #2
 8002266:	f000 be6d 	b.w	8002f44 <HAL_ADC_ConfigChannel+0xd10>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2201      	movs	r2, #1
 800226e:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4618      	mov	r0, r3
 8002278:	f7ff fbd8 	bl	8001a2c <LL_ADC_REG_IsConversionOngoing>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	f040 864d 	bne.w	8002f1e <HAL_ADC_ConfigChannel+0xcea>
  {
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a99      	ldr	r2, [pc, #612]	@ (80024f0 <HAL_ADC_ConfigChannel+0x2bc>)
 800228a:	4293      	cmp	r3, r2
 800228c:	f000 83ea 	beq.w	8002a64 <HAL_ADC_ConfigChannel+0x830>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) & 0x1FUL));
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002298:	2b00      	cmp	r3, #0
 800229a:	d108      	bne.n	80022ae <HAL_ADC_ConfigChannel+0x7a>
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	0e9b      	lsrs	r3, r3, #26
 80022a2:	f003 031f 	and.w	r3, r3, #31
 80022a6:	2201      	movs	r2, #1
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	e01d      	b.n	80022ea <HAL_ADC_ConfigChannel+0xb6>
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80022ba:	fa93 f3a3 	rbit	r3, r3
 80022be:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  return result;
 80022c2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80022c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  if (value == 0U)
 80022ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <HAL_ADC_ConfigChannel+0xa2>
    return 32U;
 80022d2:	2320      	movs	r3, #32
 80022d4:	e004      	b.n	80022e0 <HAL_ADC_ConfigChannel+0xac>
  return __builtin_clz(value);
 80022d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80022da:	fab3 f383 	clz	r3, r3
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	f003 031f 	and.w	r3, r3, #31
 80022e4:	2201      	movs	r2, #1
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	6812      	ldr	r2, [r2, #0]
 80022ee:	69d1      	ldr	r1, [r2, #28]
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	6812      	ldr	r2, [r2, #0]
 80022f4:	430b      	orrs	r3, r1
 80022f6:	61d3      	str	r3, [r2, #28]

      /* Set ADC group regular sequence: channel on the selected scan sequence rank */
      LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6818      	ldr	r0, [r3, #0]
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	6859      	ldr	r1, [r3, #4]
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	461a      	mov	r2, r3
 8002306:	f7ff f9ad 	bl	8001664 <LL_ADC_REG_SetSequencerRanks>
      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated when ADC is disabled or enabled without   */
      /* conversion on going on regular group:                                    */
      /*  - Channel sampling time                                                 */
      /*  - Channel offset                                                        */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4618      	mov	r0, r3
 8002310:	f7ff fb8c 	bl	8001a2c <LL_ADC_REG_IsConversionOngoing>
 8002314:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff fb98 	bl	8001a52 <LL_ADC_INJ_IsConversionOngoing>
 8002322:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002326:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800232a:	2b00      	cmp	r3, #0
 800232c:	f040 81ed 	bne.w	800270a <HAL_ADC_ConfigChannel+0x4d6>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002330:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002334:	2b00      	cmp	r3, #0
 8002336:	f040 81e8 	bne.w	800270a <HAL_ADC_ConfigChannel+0x4d6>
         )
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6818      	ldr	r0, [r3, #0]
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	6819      	ldr	r1, [r3, #0]
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	461a      	mov	r2, r3
 8002348:	f7ff fa38 	bl	80017bc <LL_ADC_SetChannelSamplingTime>

        /* Configure the offset: offset enable/disable, channel, offset value */

        /* Shift the offset with respect to the selected ADC resolution. */
        /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
        tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	695a      	ldr	r2, [r3, #20]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	089b      	lsrs	r3, r3, #2
 8002358:	f003 0303 	and.w	r3, r3, #3
 800235c:	005b      	lsls	r3, r3, #1
 800235e:	fa02 f303 	lsl.w	r3, r2, r3
 8002362:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

        if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	2b04      	cmp	r3, #4
 800236c:	d046      	beq.n	80023fc <HAL_ADC_ConfigChannel+0x1c8>
        {
          /* Set ADC selected offset number */
          LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmp_offset_shifted);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6818      	ldr	r0, [r3, #0]
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	6919      	ldr	r1, [r3, #16]
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800237e:	f7ff f87d 	bl	800147c <LL_ADC_SetOffset>
          assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSignedSaturation));
          /* Set ADC selected offset sign */
          LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6818      	ldr	r0, [r3, #0]
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	6919      	ldr	r1, [r3, #16]
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	69db      	ldr	r3, [r3, #28]
 800238e:	461a      	mov	r2, r3
 8002390:	f7ff f8c1 	bl	8001516 <LL_ADC_SetOffsetSign>

          /* Configure offset saturation */
          if (pConfig->OffsetSaturation == ENABLE)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	7e9b      	ldrb	r3, [r3, #26]
 8002398:	2b01      	cmp	r3, #1
 800239a:	d11e      	bne.n	80023da <HAL_ADC_ConfigChannel+0x1a6>
          {
            /* Set ADC selected offset unsigned/signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6818      	ldr	r0, [r3, #0]
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	6919      	ldr	r1, [r3, #16]
                                               (pConfig->OffsetSignedSaturation == DISABLE)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d102      	bne.n	80023b2 <HAL_ADC_ConfigChannel+0x17e>
 80023ac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80023b0:	e000      	b.n	80023b4 <HAL_ADC_ConfigChannel+0x180>
 80023b2:	2300      	movs	r3, #0
 80023b4:	461a      	mov	r2, r3
 80023b6:	f7ff f8e4 	bl	8001582 <LL_ADC_SetOffsetUnsignedSaturation>
                                               ? LL_ADC_OFFSET_UNSIGNED_SATURATION_ENABLE    \
                                               : LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);

            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6818      	ldr	r0, [r3, #0]
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	6919      	ldr	r1, [r3, #16]
                                             (pConfig->OffsetSignedSaturation == ENABLE)
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d102      	bne.n	80023d0 <HAL_ADC_ConfigChannel+0x19c>
 80023ca:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80023ce:	e000      	b.n	80023d2 <HAL_ADC_ConfigChannel+0x19e>
 80023d0:	2300      	movs	r3, #0
 80023d2:	461a      	mov	r2, r3
 80023d4:	f7ff f8ba 	bl	800154c <LL_ADC_SetOffsetSignedSaturation>
 80023d8:	e197      	b.n	800270a <HAL_ADC_ConfigChannel+0x4d6>
                                             : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
          }
          else
          {
            /* Disable ADC offset signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6818      	ldr	r0, [r3, #0]
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	2200      	movs	r2, #0
 80023e4:	4619      	mov	r1, r3
 80023e6:	f7ff f8cc 	bl	8001582 <LL_ADC_SetOffsetUnsignedSaturation>
                                               LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6818      	ldr	r0, [r3, #0]
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	691b      	ldr	r3, [r3, #16]
 80023f2:	2200      	movs	r2, #0
 80023f4:	4619      	mov	r1, r3
 80023f6:	f7ff f8a9 	bl	800154c <LL_ADC_SetOffsetSignedSaturation>
 80023fa:	e186      	b.n	800270a <HAL_ADC_ConfigChannel+0x4d6>
        }
        else
        {
          /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
             If this is the case, the corresponding offset is disabled since pConfig->OffsetNumber = ADC_OFFSET_NONE. */
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2100      	movs	r1, #0
 8002402:	4618      	mov	r0, r3
 8002404:	f7ff f85b 	bl	80014be <LL_ADC_GetOffsetChannel>
 8002408:	4603      	mov	r3, r0
 800240a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d10a      	bne.n	8002428 <HAL_ADC_ConfigChannel+0x1f4>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2100      	movs	r1, #0
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff f850 	bl	80014be <LL_ADC_GetOffsetChannel>
 800241e:	4603      	mov	r3, r0
 8002420:	0e9b      	lsrs	r3, r3, #26
 8002422:	f003 021f 	and.w	r2, r3, #31
 8002426:	e01e      	b.n	8002466 <HAL_ADC_ConfigChannel+0x232>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2100      	movs	r1, #0
 800242e:	4618      	mov	r0, r3
 8002430:	f7ff f845 	bl	80014be <LL_ADC_GetOffsetChannel>
 8002434:	4603      	mov	r3, r0
 8002436:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800243e:	fa93 f3a3 	rbit	r3, r3
 8002442:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8002446:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800244a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (value == 0U)
 800244e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002452:	2b00      	cmp	r3, #0
 8002454:	d101      	bne.n	800245a <HAL_ADC_ConfigChannel+0x226>
    return 32U;
 8002456:	2320      	movs	r3, #32
 8002458:	e004      	b.n	8002464 <HAL_ADC_ConfigChannel+0x230>
  return __builtin_clz(value);
 800245a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800245e:	fab3 f383 	clz	r3, r3
 8002462:	b2db      	uxtb	r3, r3
 8002464:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d105      	bne.n	800247e <HAL_ADC_ConfigChannel+0x24a>
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	0e9b      	lsrs	r3, r3, #26
 8002478:	f003 031f 	and.w	r3, r3, #31
 800247c:	e018      	b.n	80024b0 <HAL_ADC_ConfigChannel+0x27c>
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002486:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800248a:	fa93 f3a3 	rbit	r3, r3
 800248e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8002492:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002496:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 800249a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <HAL_ADC_ConfigChannel+0x272>
    return 32U;
 80024a2:	2320      	movs	r3, #32
 80024a4:	e004      	b.n	80024b0 <HAL_ADC_ConfigChannel+0x27c>
  return __builtin_clz(value);
 80024a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80024aa:	fab3 f383 	clz	r3, r3
 80024ae:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d107      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x290>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_1, pConfig->Channel, 0x0);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6818      	ldr	r0, [r3, #0]
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	2300      	movs	r3, #0
 80024be:	2100      	movs	r1, #0
 80024c0:	f7fe ffdc 	bl	800147c <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2101      	movs	r1, #1
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe fff7 	bl	80014be <LL_ADC_GetOffsetChannel>
 80024d0:	4603      	mov	r3, r0
 80024d2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d10c      	bne.n	80024f4 <HAL_ADC_ConfigChannel+0x2c0>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2101      	movs	r1, #1
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7fe ffec 	bl	80014be <LL_ADC_GetOffsetChannel>
 80024e6:	4603      	mov	r3, r0
 80024e8:	0e9b      	lsrs	r3, r3, #26
 80024ea:	f003 021f 	and.w	r2, r3, #31
 80024ee:	e020      	b.n	8002532 <HAL_ADC_ConfigChannel+0x2fe>
 80024f0:	46021000 	.word	0x46021000
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2101      	movs	r1, #1
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7fe ffdf 	bl	80014be <LL_ADC_GetOffsetChannel>
 8002500:	4603      	mov	r3, r0
 8002502:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002506:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800250a:	fa93 f3a3 	rbit	r3, r3
 800250e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002512:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002516:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800251a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d101      	bne.n	8002526 <HAL_ADC_ConfigChannel+0x2f2>
    return 32U;
 8002522:	2320      	movs	r3, #32
 8002524:	e004      	b.n	8002530 <HAL_ADC_ConfigChannel+0x2fc>
  return __builtin_clz(value);
 8002526:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800252a:	fab3 f383 	clz	r3, r3
 800252e:	b2db      	uxtb	r3, r3
 8002530:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d105      	bne.n	800254a <HAL_ADC_ConfigChannel+0x316>
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	0e9b      	lsrs	r3, r3, #26
 8002544:	f003 031f 	and.w	r3, r3, #31
 8002548:	e018      	b.n	800257c <HAL_ADC_ConfigChannel+0x348>
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002552:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002556:	fa93 f3a3 	rbit	r3, r3
 800255a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800255e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002562:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002566:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800256a:	2b00      	cmp	r3, #0
 800256c:	d101      	bne.n	8002572 <HAL_ADC_ConfigChannel+0x33e>
    return 32U;
 800256e:	2320      	movs	r3, #32
 8002570:	e004      	b.n	800257c <HAL_ADC_ConfigChannel+0x348>
  return __builtin_clz(value);
 8002572:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002576:	fab3 f383 	clz	r3, r3
 800257a:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800257c:	429a      	cmp	r2, r3
 800257e:	d107      	bne.n	8002590 <HAL_ADC_ConfigChannel+0x35c>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_2, pConfig->Channel, 0x0);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6818      	ldr	r0, [r3, #0]
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	2300      	movs	r3, #0
 800258a:	2101      	movs	r1, #1
 800258c:	f7fe ff76 	bl	800147c <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2102      	movs	r1, #2
 8002596:	4618      	mov	r0, r3
 8002598:	f7fe ff91 	bl	80014be <LL_ADC_GetOffsetChannel>
 800259c:	4603      	mov	r3, r0
 800259e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d10a      	bne.n	80025bc <HAL_ADC_ConfigChannel+0x388>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2102      	movs	r1, #2
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7fe ff86 	bl	80014be <LL_ADC_GetOffsetChannel>
 80025b2:	4603      	mov	r3, r0
 80025b4:	0e9b      	lsrs	r3, r3, #26
 80025b6:	f003 021f 	and.w	r2, r3, #31
 80025ba:	e01e      	b.n	80025fa <HAL_ADC_ConfigChannel+0x3c6>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2102      	movs	r1, #2
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fe ff7b 	bl	80014be <LL_ADC_GetOffsetChannel>
 80025c8:	4603      	mov	r3, r0
 80025ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80025d2:	fa93 f3a3 	rbit	r3, r3
 80025d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80025da:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80025de:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80025e2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_ADC_ConfigChannel+0x3ba>
    return 32U;
 80025ea:	2320      	movs	r3, #32
 80025ec:	e004      	b.n	80025f8 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 80025ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80025f2:	fab3 f383 	clz	r3, r3
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d105      	bne.n	8002612 <HAL_ADC_ConfigChannel+0x3de>
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	0e9b      	lsrs	r3, r3, #26
 800260c:	f003 031f 	and.w	r3, r3, #31
 8002610:	e018      	b.n	8002644 <HAL_ADC_ConfigChannel+0x410>
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800261e:	fa93 f3a3 	rbit	r3, r3
 8002622:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002626:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800262a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800262e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002632:	2b00      	cmp	r3, #0
 8002634:	d101      	bne.n	800263a <HAL_ADC_ConfigChannel+0x406>
    return 32U;
 8002636:	2320      	movs	r3, #32
 8002638:	e004      	b.n	8002644 <HAL_ADC_ConfigChannel+0x410>
  return __builtin_clz(value);
 800263a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800263e:	fab3 f383 	clz	r3, r3
 8002642:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002644:	429a      	cmp	r2, r3
 8002646:	d107      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x424>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_3, pConfig->Channel, 0x0);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6818      	ldr	r0, [r3, #0]
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	2300      	movs	r3, #0
 8002652:	2102      	movs	r1, #2
 8002654:	f7fe ff12 	bl	800147c <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2103      	movs	r1, #3
 800265e:	4618      	mov	r0, r3
 8002660:	f7fe ff2d 	bl	80014be <LL_ADC_GetOffsetChannel>
 8002664:	4603      	mov	r3, r0
 8002666:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d10a      	bne.n	8002684 <HAL_ADC_ConfigChannel+0x450>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	2103      	movs	r1, #3
 8002674:	4618      	mov	r0, r3
 8002676:	f7fe ff22 	bl	80014be <LL_ADC_GetOffsetChannel>
 800267a:	4603      	mov	r3, r0
 800267c:	0e9b      	lsrs	r3, r3, #26
 800267e:	f003 021f 	and.w	r2, r3, #31
 8002682:	e01a      	b.n	80026ba <HAL_ADC_ConfigChannel+0x486>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2103      	movs	r1, #3
 800268a:	4618      	mov	r0, r3
 800268c:	f7fe ff17 	bl	80014be <LL_ADC_GetOffsetChannel>
 8002690:	4603      	mov	r3, r0
 8002692:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002694:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002696:	fa93 f3a3 	rbit	r3, r3
 800269a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800269c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800269e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80026a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d101      	bne.n	80026ae <HAL_ADC_ConfigChannel+0x47a>
    return 32U;
 80026aa:	2320      	movs	r3, #32
 80026ac:	e004      	b.n	80026b8 <HAL_ADC_ConfigChannel+0x484>
  return __builtin_clz(value);
 80026ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80026b2:	fab3 f383 	clz	r3, r3
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d105      	bne.n	80026d2 <HAL_ADC_ConfigChannel+0x49e>
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	0e9b      	lsrs	r3, r3, #26
 80026cc:	f003 031f 	and.w	r3, r3, #31
 80026d0:	e011      	b.n	80026f6 <HAL_ADC_ConfigChannel+0x4c2>
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80026da:	fa93 f3a3 	rbit	r3, r3
 80026de:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80026e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80026e2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80026e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d101      	bne.n	80026ee <HAL_ADC_ConfigChannel+0x4ba>
    return 32U;
 80026ea:	2320      	movs	r3, #32
 80026ec:	e003      	b.n	80026f6 <HAL_ADC_ConfigChannel+0x4c2>
  return __builtin_clz(value);
 80026ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80026f0:	fab3 f383 	clz	r3, r3
 80026f4:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d107      	bne.n	800270a <HAL_ADC_ConfigChannel+0x4d6>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_4, pConfig->Channel, 0x0);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6818      	ldr	r0, [r3, #0]
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	2300      	movs	r3, #0
 8002704:	2103      	movs	r1, #3
 8002706:	f7fe feb9 	bl	800147c <LL_ADC_SetOffset>

      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Single or differential mode                                           */
      /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4618      	mov	r0, r3
 8002710:	f7ff f952 	bl	80019b8 <LL_ADC_IsEnabled>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	f040 840e 	bne.w	8002f38 <HAL_ADC_ConfigChannel+0xd04>
      {
        /* Set mode single-ended or differential input of the selected ADC channel */
        LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6818      	ldr	r0, [r3, #0]
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	6819      	ldr	r1, [r3, #0]
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	461a      	mov	r2, r3
 800272a:	f7ff f8ab 	bl	8001884 <LL_ADC_SetChannelSingleDiff>

        /* Configuration of differential mode */
        if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002736:	f040 80d6 	bne.w	80028e6 <HAL_ADC_ConfigChannel+0x6b2>
        {
          /* Set sampling time of the selected ADC channel */
          /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
          tmp_channel = __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel) \
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d10b      	bne.n	800275e <HAL_ADC_ConfigChannel+0x52a>
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	0e9b      	lsrs	r3, r3, #26
 800274c:	3301      	adds	r3, #1
 800274e:	f003 031f 	and.w	r3, r3, #31
 8002752:	2b09      	cmp	r3, #9
 8002754:	bf94      	ite	ls
 8002756:	2301      	movls	r3, #1
 8002758:	2300      	movhi	r3, #0
 800275a:	b2db      	uxtb	r3, r3
 800275c:	e019      	b.n	8002792 <HAL_ADC_ConfigChannel+0x55e>
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002764:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002766:	fa93 f3a3 	rbit	r3, r3
 800276a:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800276c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800276e:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002770:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <HAL_ADC_ConfigChannel+0x546>
    return 32U;
 8002776:	2320      	movs	r3, #32
 8002778:	e003      	b.n	8002782 <HAL_ADC_ConfigChannel+0x54e>
  return __builtin_clz(value);
 800277a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800277c:	fab3 f383 	clz	r3, r3
 8002780:	b2db      	uxtb	r3, r3
 8002782:	3301      	adds	r3, #1
 8002784:	f003 031f 	and.w	r3, r3, #31
 8002788:	2b09      	cmp	r3, #9
 800278a:	bf94      	ite	ls
 800278c:	2301      	movls	r3, #1
 800278e:	2300      	movhi	r3, #0
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b00      	cmp	r3, #0
 8002794:	d04d      	beq.n	8002832 <HAL_ADC_ConfigChannel+0x5fe>
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d107      	bne.n	80027b2 <HAL_ADC_ConfigChannel+0x57e>
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	0e9b      	lsrs	r3, r3, #26
 80027a8:	3301      	adds	r3, #1
 80027aa:	069b      	lsls	r3, r3, #26
 80027ac:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027b0:	e015      	b.n	80027de <HAL_ADC_ConfigChannel+0x5aa>
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80027ba:	fa93 f3a3 	rbit	r3, r3
 80027be:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80027c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80027c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <HAL_ADC_ConfigChannel+0x59a>
    return 32U;
 80027ca:	2320      	movs	r3, #32
 80027cc:	e003      	b.n	80027d6 <HAL_ADC_ConfigChannel+0x5a2>
  return __builtin_clz(value);
 80027ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027d0:	fab3 f383 	clz	r3, r3
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	3301      	adds	r3, #1
 80027d8:	069b      	lsls	r3, r3, #26
 80027da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d109      	bne.n	80027fe <HAL_ADC_ConfigChannel+0x5ca>
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	0e9b      	lsrs	r3, r3, #26
 80027f0:	3301      	adds	r3, #1
 80027f2:	f003 031f 	and.w	r3, r3, #31
 80027f6:	2101      	movs	r1, #1
 80027f8:	fa01 f303 	lsl.w	r3, r1, r3
 80027fc:	e017      	b.n	800282e <HAL_ADC_ConfigChannel+0x5fa>
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002804:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002806:	fa93 f3a3 	rbit	r3, r3
 800280a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800280c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800280e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002810:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002812:	2b00      	cmp	r3, #0
 8002814:	d101      	bne.n	800281a <HAL_ADC_ConfigChannel+0x5e6>
    return 32U;
 8002816:	2320      	movs	r3, #32
 8002818:	e003      	b.n	8002822 <HAL_ADC_ConfigChannel+0x5ee>
  return __builtin_clz(value);
 800281a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800281c:	fab3 f383 	clz	r3, r3
 8002820:	b2db      	uxtb	r3, r3
 8002822:	3301      	adds	r3, #1
 8002824:	f003 031f 	and.w	r3, r3, #31
 8002828:	2101      	movs	r1, #1
 800282a:	fa01 f303 	lsl.w	r3, r1, r3
 800282e:	4313      	orrs	r3, r2
 8002830:	e04e      	b.n	80028d0 <HAL_ADC_ConfigChannel+0x69c>
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d107      	bne.n	800284e <HAL_ADC_ConfigChannel+0x61a>
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	0e9b      	lsrs	r3, r3, #26
 8002844:	3301      	adds	r3, #1
 8002846:	069b      	lsls	r3, r3, #26
 8002848:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800284c:	e015      	b.n	800287a <HAL_ADC_ConfigChannel+0x646>
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002854:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002856:	fa93 f3a3 	rbit	r3, r3
 800285a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800285c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800285e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002860:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002862:	2b00      	cmp	r3, #0
 8002864:	d101      	bne.n	800286a <HAL_ADC_ConfigChannel+0x636>
    return 32U;
 8002866:	2320      	movs	r3, #32
 8002868:	e003      	b.n	8002872 <HAL_ADC_ConfigChannel+0x63e>
  return __builtin_clz(value);
 800286a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800286c:	fab3 f383 	clz	r3, r3
 8002870:	b2db      	uxtb	r3, r3
 8002872:	3301      	adds	r3, #1
 8002874:	069b      	lsls	r3, r3, #26
 8002876:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d109      	bne.n	800289a <HAL_ADC_ConfigChannel+0x666>
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	0e9b      	lsrs	r3, r3, #26
 800288c:	3301      	adds	r3, #1
 800288e:	f003 031f 	and.w	r3, r3, #31
 8002892:	2101      	movs	r1, #1
 8002894:	fa01 f303 	lsl.w	r3, r1, r3
 8002898:	e017      	b.n	80028ca <HAL_ADC_ConfigChannel+0x696>
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028a2:	fa93 f3a3 	rbit	r3, r3
 80028a6:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80028a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80028ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x682>
    return 32U;
 80028b2:	2320      	movs	r3, #32
 80028b4:	e003      	b.n	80028be <HAL_ADC_ConfigChannel+0x68a>
  return __builtin_clz(value);
 80028b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028b8:	fab3 f383 	clz	r3, r3
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	3301      	adds	r3, #1
 80028c0:	f003 031f 	and.w	r3, r3, #31
 80028c4:	2101      	movs	r1, #1
 80028c6:	fa01 f303 	lsl.w	r3, r1, r3
 80028ca:	4313      	orrs	r3, r2
 80028cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80028d0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
                                                        + 1UL) & 0x1FUL);
          LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6818      	ldr	r0, [r3, #0]
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	461a      	mov	r2, r3
 80028de:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 80028e2:	f7fe ff6b 	bl	80017bc <LL_ADC_SetChannelSamplingTime>
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        /* Note: these internal measurement paths can be disabled using           */
        /* HAL_ADC_DeInit().                                                      */

        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	f280 8324 	bge.w	8002f38 <HAL_ADC_ConfigChannel+0xd04>
        {
          /* Configuration of common ADC parameters                                 */

          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a99      	ldr	r2, [pc, #612]	@ (8002b5c <HAL_ADC_ConfigChannel+0x928>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d101      	bne.n	80028fe <HAL_ADC_ConfigChannel+0x6ca>
 80028fa:	4b99      	ldr	r3, [pc, #612]	@ (8002b60 <HAL_ADC_ConfigChannel+0x92c>)
 80028fc:	e000      	b.n	8002900 <HAL_ADC_ConfigChannel+0x6cc>
 80028fe:	4b99      	ldr	r3, [pc, #612]	@ (8002b64 <HAL_ADC_ConfigChannel+0x930>)
 8002900:	4618      	mov	r0, r3
 8002902:	f7fe fd8d 	bl	8001420 <LL_ADC_GetCommonPathInternalCh>
 8002906:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          /* Software is allowed to change common parameters only when all ADCs   */
          /* of the common group are disabled.                                    */
          if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a93      	ldr	r2, [pc, #588]	@ (8002b5c <HAL_ADC_ConfigChannel+0x928>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d109      	bne.n	8002928 <HAL_ADC_ConfigChannel+0x6f4>
 8002914:	4891      	ldr	r0, [pc, #580]	@ (8002b5c <HAL_ADC_ConfigChannel+0x928>)
 8002916:	f7ff f84f 	bl	80019b8 <LL_ADC_IsEnabled>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	bf0c      	ite	eq
 8002920:	2301      	moveq	r3, #1
 8002922:	2300      	movne	r3, #0
 8002924:	b2db      	uxtb	r3, r3
 8002926:	e008      	b.n	800293a <HAL_ADC_ConfigChannel+0x706>
 8002928:	488f      	ldr	r0, [pc, #572]	@ (8002b68 <HAL_ADC_ConfigChannel+0x934>)
 800292a:	f7ff f845 	bl	80019b8 <LL_ADC_IsEnabled>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	bf0c      	ite	eq
 8002934:	2301      	moveq	r3, #1
 8002936:	2300      	movne	r3, #0
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b00      	cmp	r3, #0
 800293c:	f000 8088 	beq.w	8002a50 <HAL_ADC_ConfigChannel+0x81c>
          {
            /* If the requested internal measurement path has already been enabled, */
            /* bypass the configuration processing.                                 */
            if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a89      	ldr	r2, [pc, #548]	@ (8002b6c <HAL_ADC_ConfigChannel+0x938>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d132      	bne.n	80029b0 <HAL_ADC_ConfigChannel+0x77c>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800294a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800294e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d12c      	bne.n	80029b0 <HAL_ADC_ConfigChannel+0x77c>
            {
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a80      	ldr	r2, [pc, #512]	@ (8002b5c <HAL_ADC_ConfigChannel+0x928>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d005      	beq.n	800296c <HAL_ADC_ConfigChannel+0x738>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a80      	ldr	r2, [pc, #512]	@ (8002b68 <HAL_ADC_ConfigChannel+0x934>)
 8002966:	4293      	cmp	r3, r2
 8002968:	f040 82e3 	bne.w	8002f32 <HAL_ADC_ConfigChannel+0xcfe>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a7a      	ldr	r2, [pc, #488]	@ (8002b5c <HAL_ADC_ConfigChannel+0x928>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d101      	bne.n	800297a <HAL_ADC_ConfigChannel+0x746>
 8002976:	4a7a      	ldr	r2, [pc, #488]	@ (8002b60 <HAL_ADC_ConfigChannel+0x92c>)
 8002978:	e000      	b.n	800297c <HAL_ADC_ConfigChannel+0x748>
 800297a:	4a7a      	ldr	r2, [pc, #488]	@ (8002b64 <HAL_ADC_ConfigChannel+0x930>)
 800297c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002980:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002984:	4619      	mov	r1, r3
 8002986:	4610      	mov	r0, r2
 8002988:	f7fe fd37 	bl	80013fa <LL_ADC_SetCommonPathInternalCh>
                /* Wait loop initialization and execution */
                /* Note: Variable divided by 2 to compensate partially              */
                /*       CPU processing cycles, scaling in us split to not          */
                /*       exceed 32 bits register capacity and handle low frequency. */
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
                                   * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800298c:	4b78      	ldr	r3, [pc, #480]	@ (8002b70 <HAL_ADC_ConfigChannel+0x93c>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	099b      	lsrs	r3, r3, #6
 8002992:	4a78      	ldr	r2, [pc, #480]	@ (8002b74 <HAL_ADC_ConfigChannel+0x940>)
 8002994:	fba2 2303 	umull	r2, r3, r2, r3
 8002998:	099b      	lsrs	r3, r3, #6
 800299a:	3301      	adds	r3, #1
 800299c:	005b      	lsls	r3, r3, #1
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
 800299e:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 80029a0:	e002      	b.n	80029a8 <HAL_ADC_ConfigChannel+0x774>
                {
                  wait_loop_index--;
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	3b01      	subs	r3, #1
 80029a6:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d1f9      	bne.n	80029a2 <HAL_ADC_ConfigChannel+0x76e>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80029ae:	e2c0      	b.n	8002f32 <HAL_ADC_ConfigChannel+0xcfe>
                }
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a70      	ldr	r2, [pc, #448]	@ (8002b78 <HAL_ADC_ConfigChannel+0x944>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d121      	bne.n	80029fe <HAL_ADC_ConfigChannel+0x7ca>
                                                                 & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80029ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d11b      	bne.n	80029fe <HAL_ADC_ConfigChannel+0x7ca>
            {
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a64      	ldr	r2, [pc, #400]	@ (8002b5c <HAL_ADC_ConfigChannel+0x928>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d005      	beq.n	80029dc <HAL_ADC_ConfigChannel+0x7a8>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a64      	ldr	r2, [pc, #400]	@ (8002b68 <HAL_ADC_ConfigChannel+0x934>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	f040 82ad 	bne.w	8002f36 <HAL_ADC_ConfigChannel+0xd02>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a5e      	ldr	r2, [pc, #376]	@ (8002b5c <HAL_ADC_ConfigChannel+0x928>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d101      	bne.n	80029ea <HAL_ADC_ConfigChannel+0x7b6>
 80029e6:	4a5e      	ldr	r2, [pc, #376]	@ (8002b60 <HAL_ADC_ConfigChannel+0x92c>)
 80029e8:	e000      	b.n	80029ec <HAL_ADC_ConfigChannel+0x7b8>
 80029ea:	4a5e      	ldr	r2, [pc, #376]	@ (8002b64 <HAL_ADC_ConfigChannel+0x930>)
 80029ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029f4:	4619      	mov	r1, r3
 80029f6:	4610      	mov	r0, r2
 80029f8:	f7fe fcff 	bl	80013fa <LL_ADC_SetCommonPathInternalCh>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80029fc:	e29b      	b.n	8002f36 <HAL_ADC_ConfigChannel+0xd02>
                                               LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a5e      	ldr	r2, [pc, #376]	@ (8002b7c <HAL_ADC_ConfigChannel+0x948>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	f040 8297 	bne.w	8002f38 <HAL_ADC_ConfigChannel+0xd04>
                     && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002a0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	f040 8290 	bne.w	8002f38 <HAL_ADC_ConfigChannel+0xd04>
            {
              if (ADC_VREFINT_INSTANCE(hadc))
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a4f      	ldr	r2, [pc, #316]	@ (8002b5c <HAL_ADC_ConfigChannel+0x928>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d005      	beq.n	8002a2e <HAL_ADC_ConfigChannel+0x7fa>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a50      	ldr	r2, [pc, #320]	@ (8002b68 <HAL_ADC_ConfigChannel+0x934>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	f040 8285 	bne.w	8002f38 <HAL_ADC_ConfigChannel+0xd04>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a4a      	ldr	r2, [pc, #296]	@ (8002b5c <HAL_ADC_ConfigChannel+0x928>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d101      	bne.n	8002a3c <HAL_ADC_ConfigChannel+0x808>
 8002a38:	4a49      	ldr	r2, [pc, #292]	@ (8002b60 <HAL_ADC_ConfigChannel+0x92c>)
 8002a3a:	e000      	b.n	8002a3e <HAL_ADC_ConfigChannel+0x80a>
 8002a3c:	4a49      	ldr	r2, [pc, #292]	@ (8002b64 <HAL_ADC_ConfigChannel+0x930>)
 8002a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a42:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002a46:	4619      	mov	r1, r3
 8002a48:	4610      	mov	r0, r2
 8002a4a:	f7fe fcd6 	bl	80013fa <LL_ADC_SetCommonPathInternalCh>
 8002a4e:	e273      	b.n	8002f38 <HAL_ADC_ConfigChannel+0xd04>
          /* enabled and other ADC of the common group are enabled, internal      */
          /* measurement paths cannot be enabled.                                 */
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002a54:	f043 0220 	orr.w	r2, r3, #32
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	679a      	str	r2, [r3, #120]	@ 0x78

            tmp_hal_status = HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 8002a62:	e269      	b.n	8002f38 <HAL_ADC_ConfigChannel+0xd04>
        }
      }
    }
    else
    {
      tmp_channel = pConfig->Channel;
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
      /* If sequencer set to not fully configurable with channel rank set to    */
      /* none, remove the channel from the sequencer.                           */
      /* Otherwise (sequencer set to fully configurable or to to not fully      */
      /* configurable with channel rank to be set), configure the selected      */
      /* channel.                                                               */
      if (pConfig->Rank != ADC4_RANK_NONE)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	f000 8191 	beq.w	8002d98 <HAL_ADC_ConfigChannel+0xb64>
        /* Note: ADC channel configuration requires few ADC clock cycles        */
        /*       to be ready. Processing of ADC settings in this function       */
        /*       induce that a specific wait time is not necessary.             */
        /*       For more details on ADC channel configuration ready,           */
        /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	691b      	ldr	r3, [r3, #16]
 8002a7a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002a7e:	d004      	beq.n	8002a8a <HAL_ADC_ConfigChannel+0x856>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002a84:	4a3e      	ldr	r2, [pc, #248]	@ (8002b80 <HAL_ADC_ConfigChannel+0x94c>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d107      	bne.n	8002a9a <HAL_ADC_ConfigChannel+0x866>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Set the channel by enabling the corresponding bitfield.            */
          LL_ADC_REG_SetSequencerChAdd(hadc->Instance, tmp_channel);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7fe fe46 	bl	8001724 <LL_ADC_REG_SetSequencerChAdd>
 8002a98:	e0b0      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x9c8>
        {
          /* Sequencer set to fully configurable:                               */
          /* Set the channel by entering it into the selected rank.             */

          /* Memorize the channel set into variable in HAL ADC handle */
          MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	f003 031f 	and.w	r3, r3, #31
 8002aa8:	210f      	movs	r1, #15
 8002aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8002aae:	43db      	mvns	r3, r3
 8002ab0:	401a      	ands	r2, r3
 8002ab2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002ab6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d105      	bne.n	8002aca <HAL_ADC_ConfigChannel+0x896>
 8002abe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002ac2:	0e9b      	lsrs	r3, r3, #26
 8002ac4:	f003 031f 	and.w	r3, r3, #31
 8002ac8:	e011      	b.n	8002aee <HAL_ADC_ConfigChannel+0x8ba>
 8002aca:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002ace:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ad2:	fa93 f3a3 	rbit	r3, r3
 8002ad6:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d101      	bne.n	8002ae6 <HAL_ADC_ConfigChannel+0x8b2>
    return 32U;
 8002ae2:	2320      	movs	r3, #32
 8002ae4:	e003      	b.n	8002aee <HAL_ADC_ConfigChannel+0x8ba>
  return __builtin_clz(value);
 8002ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ae8:	fab3 f383 	clz	r3, r3
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	6839      	ldr	r1, [r7, #0]
 8002af0:	6849      	ldr	r1, [r1, #4]
 8002af2:	f001 011f 	and.w	r1, r1, #31
 8002af6:	408b      	lsls	r3, r1
 8002af8:	431a      	orrs	r2, r3
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

          /* If the selected rank is below ADC group regular sequencer length,  */
          /* apply the configuration in ADC register.                           */
          /* Note: Otherwise, configuration is not applied.                     */
          /*       To apply it, parameter'NbrOfConversion' must be increased.   */
          if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	089b      	lsrs	r3, r3, #2
 8002b06:	1c5a      	adds	r2, r3, #1
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d875      	bhi.n	8002bfc <HAL_ADC_ConfigChannel+0x9c8>
          {
#if !defined (ADC2)
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 8002b10:	f7fe fc52 	bl	80013b8 <HAL_GetREVID>
 8002b14:	4603      	mov	r3, r0
 8002b16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b1a:	d866      	bhi.n	8002bea <HAL_ADC_ConfigChannel+0x9b6>
            {
              if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) >= 20UL)
 8002b1c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002b20:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d10a      	bne.n	8002b3e <HAL_ADC_ConfigChannel+0x90a>
 8002b28:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002b2c:	0e9b      	lsrs	r3, r3, #26
 8002b2e:	f003 031f 	and.w	r3, r3, #31
 8002b32:	2b13      	cmp	r3, #19
 8002b34:	bf8c      	ite	hi
 8002b36:	2301      	movhi	r3, #1
 8002b38:	2300      	movls	r3, #0
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	e02b      	b.n	8002b96 <HAL_ADC_ConfigChannel+0x962>
 8002b3e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002b42:	61fb      	str	r3, [r7, #28]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	fa93 f3a3 	rbit	r3, r3
 8002b4a:	61bb      	str	r3, [r7, #24]
  return result;
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002b50:	6a3b      	ldr	r3, [r7, #32]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d116      	bne.n	8002b84 <HAL_ADC_ConfigChannel+0x950>
    return 32U;
 8002b56:	2320      	movs	r3, #32
 8002b58:	e018      	b.n	8002b8c <HAL_ADC_ConfigChannel+0x958>
 8002b5a:	bf00      	nop
 8002b5c:	42028000 	.word	0x42028000
 8002b60:	42028308 	.word	0x42028308
 8002b64:	46021308 	.word	0x46021308
 8002b68:	46021000 	.word	0x46021000
 8002b6c:	ce080000 	.word	0xce080000
 8002b70:	20000000 	.word	0x20000000
 8002b74:	053e2d63 	.word	0x053e2d63
 8002b78:	ca040000 	.word	0xca040000
 8002b7c:	80000001 	.word	0x80000001
 8002b80:	80000010 	.word	0x80000010
  return __builtin_clz(value);
 8002b84:	6a3b      	ldr	r3, [r7, #32]
 8002b86:	fab3 f383 	clz	r3, r3
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	2b13      	cmp	r3, #19
 8002b8e:	bf8c      	ite	hi
 8002b90:	2301      	movhi	r3, #1
 8002b92:	2300      	movls	r3, #0
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d027      	beq.n	8002bea <HAL_ADC_ConfigChannel+0x9b6>
              {
                tmp_channel = (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) - 9UL));
 8002b9a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002b9e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d109      	bne.n	8002bba <HAL_ADC_ConfigChannel+0x986>
 8002ba6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002baa:	0e9b      	lsrs	r3, r3, #26
 8002bac:	f003 031f 	and.w	r3, r3, #31
 8002bb0:	3b09      	subs	r3, #9
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb8:	e015      	b.n	8002be6 <HAL_ADC_ConfigChannel+0x9b2>
 8002bba:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002bbe:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	fa93 f3a3 	rbit	r3, r3
 8002bc6:	60fb      	str	r3, [r7, #12]
  return result;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_ADC_ConfigChannel+0x9a2>
    return 32U;
 8002bd2:	2320      	movs	r3, #32
 8002bd4:	e003      	b.n	8002bde <HAL_ADC_ConfigChannel+0x9aa>
  return __builtin_clz(value);
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	fab3 f383 	clz	r3, r3
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	3b09      	subs	r3, #9
 8002be0:	2201      	movs	r2, #1
 8002be2:	fa02 f303 	lsl.w	r3, r2, r3
 8002be6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
              }
            }
#endif /* ADC2 */
            LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, tmp_channel);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6818      	ldr	r0, [r3, #0]
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	f7fe fd34 	bl	8001664 <LL_ADC_REG_SetSequencerRanks>
          }
        }

        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6818      	ldr	r0, [r3, #0]
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	461a      	mov	r2, r3
 8002c06:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8002c0a:	f7fe fdd7 	bl	80017bc <LL_ADC_SetChannelSamplingTime>
        /* internal measurement paths enable: If internal channel selected,     */
        /* enable dedicated internal buffers and path.                          */
        /* Note: these internal measurement paths can be disabled using         */
        /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
        /*       channel configuration parameter "Rank".                        */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f280 8190 	bge.w	8002f38 <HAL_ADC_ConfigChannel+0xd04>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a97      	ldr	r2, [pc, #604]	@ (8002e7c <HAL_ADC_ConfigChannel+0xc48>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d101      	bne.n	8002c26 <HAL_ADC_ConfigChannel+0x9f2>
 8002c22:	4b97      	ldr	r3, [pc, #604]	@ (8002e80 <HAL_ADC_ConfigChannel+0xc4c>)
 8002c24:	e000      	b.n	8002c28 <HAL_ADC_ConfigChannel+0x9f4>
 8002c26:	4b97      	ldr	r3, [pc, #604]	@ (8002e84 <HAL_ADC_ConfigChannel+0xc50>)
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7fe fbf9 	bl	8001420 <LL_ADC_GetCommonPathInternalCh>
 8002c2e:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          /* If the requested internal measurement path has already been enabled,   */
          /* bypass the configuration processing.                                   */
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a94      	ldr	r2, [pc, #592]	@ (8002e88 <HAL_ADC_ConfigChannel+0xc54>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d126      	bne.n	8002c8a <HAL_ADC_ConfigChannel+0xa56>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d120      	bne.n	8002c8a <HAL_ADC_ConfigChannel+0xa56>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a8b      	ldr	r2, [pc, #556]	@ (8002e7c <HAL_ADC_ConfigChannel+0xc48>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d101      	bne.n	8002c56 <HAL_ADC_ConfigChannel+0xa22>
 8002c52:	4a8b      	ldr	r2, [pc, #556]	@ (8002e80 <HAL_ADC_ConfigChannel+0xc4c>)
 8002c54:	e000      	b.n	8002c58 <HAL_ADC_ConfigChannel+0xa24>
 8002c56:	4a8b      	ldr	r2, [pc, #556]	@ (8002e84 <HAL_ADC_ConfigChannel+0xc50>)
 8002c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c5c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c60:	4619      	mov	r1, r3
 8002c62:	4610      	mov	r0, r2
 8002c64:	f7fe fbc9 	bl	80013fa <LL_ADC_SetCommonPathInternalCh>
            /* Delay for temperature sensor stabilization time */
            /* Wait loop initialization and execution */
            /* Note: Variable divided by 2 to compensate partially              */
            /*       CPU processing cycles, scaling in us split to not          */
            /*       exceed 32 bits register capacity and handle low frequency. */
            wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002c68:	4b88      	ldr	r3, [pc, #544]	@ (8002e8c <HAL_ADC_ConfigChannel+0xc58>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	099b      	lsrs	r3, r3, #6
 8002c6e:	4a88      	ldr	r2, [pc, #544]	@ (8002e90 <HAL_ADC_ConfigChannel+0xc5c>)
 8002c70:	fba2 2303 	umull	r2, r3, r2, r3
 8002c74:	099b      	lsrs	r3, r3, #6
 8002c76:	005b      	lsls	r3, r3, #1
 8002c78:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 8002c7a:	e002      	b.n	8002c82 <HAL_ADC_ConfigChannel+0xa4e>
            {
              wait_loop_index--;
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d1f9      	bne.n	8002c7c <HAL_ADC_ConfigChannel+0xa48>
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 8002c88:	e067      	b.n	8002d5a <HAL_ADC_ConfigChannel+0xb26>
            }
          }
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a81      	ldr	r2, [pc, #516]	@ (8002e94 <HAL_ADC_ConfigChannel+0xc60>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d116      	bne.n	8002cc2 <HAL_ADC_ConfigChannel+0xa8e>
                                                                & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d110      	bne.n	8002cc2 <HAL_ADC_ConfigChannel+0xa8e>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a75      	ldr	r2, [pc, #468]	@ (8002e7c <HAL_ADC_ConfigChannel+0xc48>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d101      	bne.n	8002cae <HAL_ADC_ConfigChannel+0xa7a>
 8002caa:	4a75      	ldr	r2, [pc, #468]	@ (8002e80 <HAL_ADC_ConfigChannel+0xc4c>)
 8002cac:	e000      	b.n	8002cb0 <HAL_ADC_ConfigChannel+0xa7c>
 8002cae:	4a75      	ldr	r2, [pc, #468]	@ (8002e84 <HAL_ADC_ConfigChannel+0xc50>)
 8002cb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cb4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4610      	mov	r0, r2
 8002cbc:	f7fe fb9d 	bl	80013fa <LL_ADC_SetCommonPathInternalCh>
 8002cc0:	e04b      	b.n	8002d5a <HAL_ADC_ConfigChannel+0xb26>
                                           LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)                                                          \
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a74      	ldr	r2, [pc, #464]	@ (8002e98 <HAL_ADC_ConfigChannel+0xc64>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d116      	bne.n	8002cfa <HAL_ADC_ConfigChannel+0xac6>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ccc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d110      	bne.n	8002cfa <HAL_ADC_ConfigChannel+0xac6>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a67      	ldr	r2, [pc, #412]	@ (8002e7c <HAL_ADC_ConfigChannel+0xc48>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d101      	bne.n	8002ce6 <HAL_ADC_ConfigChannel+0xab2>
 8002ce2:	4a67      	ldr	r2, [pc, #412]	@ (8002e80 <HAL_ADC_ConfigChannel+0xc4c>)
 8002ce4:	e000      	b.n	8002ce8 <HAL_ADC_ConfigChannel+0xab4>
 8002ce6:	4a67      	ldr	r2, [pc, #412]	@ (8002e84 <HAL_ADC_ConfigChannel+0xc50>)
 8002ce8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4610      	mov	r0, r2
 8002cf4:	f7fe fb81 	bl	80013fa <LL_ADC_SetCommonPathInternalCh>
 8002cf8:	e02f      	b.n	8002d5a <HAL_ADC_ConfigChannel+0xb26>
                                           LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VCORE)                                                            \
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a67      	ldr	r2, [pc, #412]	@ (8002e9c <HAL_ADC_ConfigChannel+0xc68>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d12a      	bne.n	8002d5a <HAL_ADC_ConfigChannel+0xb26>
                   && ((tmp_config_internal_channel  & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002d04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d124      	bne.n	8002d5a <HAL_ADC_ConfigChannel+0xb26>
          {
#if !defined (ADC2)
            if (ADC_VCORE_INSTANCE(hadc))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a62      	ldr	r2, [pc, #392]	@ (8002ea0 <HAL_ADC_ConfigChannel+0xc6c>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d11f      	bne.n	8002d5a <HAL_ADC_ConfigChannel+0xb26>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a57      	ldr	r2, [pc, #348]	@ (8002e7c <HAL_ADC_ConfigChannel+0xc48>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d101      	bne.n	8002d28 <HAL_ADC_ConfigChannel+0xaf4>
 8002d24:	4a56      	ldr	r2, [pc, #344]	@ (8002e80 <HAL_ADC_ConfigChannel+0xc4c>)
 8002d26:	e000      	b.n	8002d2a <HAL_ADC_ConfigChannel+0xaf6>
 8002d28:	4a56      	ldr	r2, [pc, #344]	@ (8002e84 <HAL_ADC_ConfigChannel+0xc50>)
 8002d2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d2e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d32:	4619      	mov	r1, r3
 8002d34:	4610      	mov	r0, r2
 8002d36:	f7fe fb60 	bl	80013fa <LL_ADC_SetCommonPathInternalCh>
                                             LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
              if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 8002d3a:	f7fe fb3d 	bl	80013b8 <HAL_GetREVID>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d44:	d809      	bhi.n	8002d5a <HAL_ADC_ConfigChannel+0xb26>
              {
                SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f042 0201 	orr.w	r2, r2, #1
 8002d56:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            /* nothing to do */
          }
          /* If STM32U5 silicon Rev.B (or 4M), ADC_CHANNEL_DAC1CH1 and ADC_CHANNEL_DAC1CH2 are both on Channel 21
             and selection is done via ADC_OR[0] register */
#if !defined (ADC2)
          if (HAL_GetREVID() == REV_ID_B) /* STM32U5 silicon Rev.B */
 8002d5a:	f7fe fb2d 	bl	80013b8 <HAL_GetREVID>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d64:	f040 80e8 	bne.w	8002f38 <HAL_ADC_ConfigChannel+0xd04>
          {
            if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a4d      	ldr	r2, [pc, #308]	@ (8002ea4 <HAL_ADC_ConfigChannel+0xc70>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	f040 80e2 	bne.w	8002f38 <HAL_ADC_ConfigChannel+0xd04>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002d74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f040 80db 	bne.w	8002f38 <HAL_ADC_ConfigChannel+0xd04>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f042 0201 	orr.w	r2, r2, #1
 8002d92:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 8002d96:	e0cf      	b.n	8002f38 <HAL_ADC_ConfigChannel+0xd04>
        /* Regular sequencer configuration */
        /* Note: Case of sequencer set to fully configurable:                   */
        /*       Sequencer rank cannot be disabled, only affected to            */
        /*       another channel.                                               */
        /*       To remove a rank, use parameter 'NbrOfConversion".             */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	691b      	ldr	r3, [r3, #16]
 8002d9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002da0:	d004      	beq.n	8002dac <HAL_ADC_ConfigChannel+0xb78>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002da6:	4a40      	ldr	r2, [pc, #256]	@ (8002ea8 <HAL_ADC_ConfigChannel+0xc74>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d106      	bne.n	8002dba <HAL_ADC_ConfigChannel+0xb86>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Reset the channel by disabling the corresponding bitfield.         */
          LL_ADC_REG_SetSequencerChRem(hadc->Instance, tmp_channel);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7fe fce8 	bl	800178a <LL_ADC_REG_SetSequencerChRem>
        }

        /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f280 80ba 	bge.w	8002f38 <HAL_ADC_ConfigChannel+0xd04>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a2c      	ldr	r2, [pc, #176]	@ (8002e7c <HAL_ADC_ConfigChannel+0xc48>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d101      	bne.n	8002dd2 <HAL_ADC_ConfigChannel+0xb9e>
 8002dce:	4b2c      	ldr	r3, [pc, #176]	@ (8002e80 <HAL_ADC_ConfigChannel+0xc4c>)
 8002dd0:	e000      	b.n	8002dd4 <HAL_ADC_ConfigChannel+0xba0>
 8002dd2:	4b2c      	ldr	r3, [pc, #176]	@ (8002e84 <HAL_ADC_ConfigChannel+0xc50>)
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7fe fb23 	bl	8001420 <LL_ADC_GetCommonPathInternalCh>
 8002dda:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a32      	ldr	r2, [pc, #200]	@ (8002eac <HAL_ADC_ConfigChannel+0xc78>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d110      	bne.n	8002e0a <HAL_ADC_ConfigChannel+0xbd6>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a23      	ldr	r2, [pc, #140]	@ (8002e7c <HAL_ADC_ConfigChannel+0xc48>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d101      	bne.n	8002df6 <HAL_ADC_ConfigChannel+0xbc2>
 8002df2:	4a23      	ldr	r2, [pc, #140]	@ (8002e80 <HAL_ADC_ConfigChannel+0xc4c>)
 8002df4:	e000      	b.n	8002df8 <HAL_ADC_ConfigChannel+0xbc4>
 8002df6:	4a23      	ldr	r2, [pc, #140]	@ (8002e84 <HAL_ADC_ConfigChannel+0xc50>)
 8002df8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dfc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002e00:	4619      	mov	r1, r3
 8002e02:	4610      	mov	r0, r2
 8002e04:	f7fe faf9 	bl	80013fa <LL_ADC_SetCommonPathInternalCh>
 8002e08:	e06d      	b.n	8002ee6 <HAL_ADC_ConfigChannel+0xcb2>
                                           ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a28      	ldr	r2, [pc, #160]	@ (8002eb0 <HAL_ADC_ConfigChannel+0xc7c>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d110      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0xc02>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a18      	ldr	r2, [pc, #96]	@ (8002e7c <HAL_ADC_ConfigChannel+0xc48>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d101      	bne.n	8002e22 <HAL_ADC_ConfigChannel+0xbee>
 8002e1e:	4a18      	ldr	r2, [pc, #96]	@ (8002e80 <HAL_ADC_ConfigChannel+0xc4c>)
 8002e20:	e000      	b.n	8002e24 <HAL_ADC_ConfigChannel+0xbf0>
 8002e22:	4a18      	ldr	r2, [pc, #96]	@ (8002e84 <HAL_ADC_ConfigChannel+0xc50>)
 8002e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	4610      	mov	r0, r2
 8002e30:	f7fe fae3 	bl	80013fa <LL_ADC_SetCommonPathInternalCh>
 8002e34:	e057      	b.n	8002ee6 <HAL_ADC_ConfigChannel+0xcb2>
                                           ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a17      	ldr	r2, [pc, #92]	@ (8002e98 <HAL_ADC_ConfigChannel+0xc64>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d110      	bne.n	8002e62 <HAL_ADC_ConfigChannel+0xc2e>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a0d      	ldr	r2, [pc, #52]	@ (8002e7c <HAL_ADC_ConfigChannel+0xc48>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d101      	bne.n	8002e4e <HAL_ADC_ConfigChannel+0xc1a>
 8002e4a:	4a0d      	ldr	r2, [pc, #52]	@ (8002e80 <HAL_ADC_ConfigChannel+0xc4c>)
 8002e4c:	e000      	b.n	8002e50 <HAL_ADC_ConfigChannel+0xc1c>
 8002e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8002e84 <HAL_ADC_ConfigChannel+0xc50>)
 8002e50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e54:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4610      	mov	r0, r2
 8002e5c:	f7fe facd 	bl	80013fa <LL_ADC_SetCommonPathInternalCh>
 8002e60:	e041      	b.n	8002ee6 <HAL_ADC_ConfigChannel+0xcb2>
                                           ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VCORE)
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a0d      	ldr	r2, [pc, #52]	@ (8002e9c <HAL_ADC_ConfigChannel+0xc68>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d13c      	bne.n	8002ee6 <HAL_ADC_ConfigChannel+0xcb2>
          {
#if !defined (ADC2)
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a02      	ldr	r2, [pc, #8]	@ (8002e7c <HAL_ADC_ConfigChannel+0xc48>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d11e      	bne.n	8002eb4 <HAL_ADC_ConfigChannel+0xc80>
 8002e76:	4a02      	ldr	r2, [pc, #8]	@ (8002e80 <HAL_ADC_ConfigChannel+0xc4c>)
 8002e78:	e01d      	b.n	8002eb6 <HAL_ADC_ConfigChannel+0xc82>
 8002e7a:	bf00      	nop
 8002e7c:	42028000 	.word	0x42028000
 8002e80:	42028308 	.word	0x42028308
 8002e84:	46021308 	.word	0x46021308
 8002e88:	b6002000 	.word	0xb6002000
 8002e8c:	20000000 	.word	0x20000000
 8002e90:	053e2d63 	.word	0x053e2d63
 8002e94:	ba004000 	.word	0xba004000
 8002e98:	80000001 	.word	0x80000001
 8002e9c:	b2001000 	.word	0xb2001000
 8002ea0:	46021000 	.word	0x46021000
 8002ea4:	d7200000 	.word	0xd7200000
 8002ea8:	80000010 	.word	0x80000010
 8002eac:	ce080000 	.word	0xce080000
 8002eb0:	ca040000 	.word	0xca040000
 8002eb4:	4a25      	ldr	r2, [pc, #148]	@ (8002f4c <HAL_ADC_ConfigChannel+0xd18>)
 8002eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002eba:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	4610      	mov	r0, r2
 8002ec2:	f7fe fa9a 	bl	80013fa <LL_ADC_SetCommonPathInternalCh>
                                           ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 8002ec6:	f7fe fa77 	bl	80013b8 <HAL_GetREVID>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ed0:	d809      	bhi.n	8002ee6 <HAL_ADC_ConfigChannel+0xcb2>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f042 0201 	orr.w	r2, r2, #1
 8002ee2:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            /* nothing to do */
          }
          /* If STM32U5 2M silicon Rev.B (or 4M), ADC_CHANNEL_DAC1CH1 and ADC_CHANNEL_DAC1CH2 are both on Channel 21
             and selection is done via ADC_OR[0] register */
#if !defined (ADC2)
          if (HAL_GetREVID() == REV_ID_B) /* STM32U5 silicon Rev.B */
 8002ee6:	f7fe fa67 	bl	80013b8 <HAL_GetREVID>
 8002eea:	4603      	mov	r3, r0
 8002eec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ef0:	d122      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0xd04>
          {
            if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a16      	ldr	r2, [pc, #88]	@ (8002f50 <HAL_ADC_ConfigChannel+0xd1c>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d11d      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0xd04>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002efc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d117      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0xd04>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f042 0201 	orr.w	r2, r2, #1
 8002f18:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 8002f1c:	e00c      	b.n	8002f38 <HAL_ADC_ConfigChannel+0xd04>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f22:	f043 0220 	orr.w	r2, r3, #32
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	679a      	str	r2, [r3, #120]	@ 0x78
    tmp_hal_status = HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 8002f30:	e002      	b.n	8002f38 <HAL_ADC_ConfigChannel+0xd04>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f32:	bf00      	nop
 8002f34:	e000      	b.n	8002f38 <HAL_ADC_ConfigChannel+0xd04>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f36:	bf00      	nop
  }

  __HAL_UNLOCK(hadc);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 8002f40:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	37f0      	adds	r7, #240	@ 0xf0
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	46021308 	.word	0x46021308
 8002f50:	d7200000 	.word	0xd7200000

08002f54 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4618      	mov	r0, r3
 8002f62:	f7fe fd29 	bl	80019b8 <LL_ADC_IsEnabled>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d15a      	bne.n	8003022 <ADC_Enable+0xce>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689a      	ldr	r2, [r3, #8]
 8002f72:	4b2e      	ldr	r3, [pc, #184]	@ (800302c <ADC_Enable+0xd8>)
 8002f74:	4013      	ands	r3, r2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00d      	beq.n	8002f96 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f7e:	f043 0210 	orr.w	r2, r3, #16
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f8a:	f043 0201 	orr.w	r2, r3, #1
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e046      	b.n	8003024 <ADC_Enable+0xd0>
    }

    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_RDY);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	601a      	str	r2, [r3, #0]

    LL_ADC_Enable(hadc->Instance);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7fe fce0 	bl	8001968 <LL_ADC_Enable>

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if ((hadc->Init.LowPowerAutoPowerOff == ADC_LOW_POWER_NONE) || (hadc->Instance != ADC4))
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a1b      	ldr	r3, [r3, #32]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d004      	beq.n	8002fba <ADC_Enable+0x66>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a1e      	ldr	r2, [pc, #120]	@ (8003030 <ADC_Enable+0xdc>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d033      	beq.n	8003022 <ADC_Enable+0xce>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002fba:	f7fe f9cd 	bl	8001358 <HAL_GetTick>
 8002fbe:	60f8      	str	r0, [r7, #12]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
         )
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002fc0:	e028      	b.n	8003014 <ADC_Enable+0xc0>
              The workaround is to continue setting ADEN until ADRDY is becomes 1.
              Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
              4 ADC clock cycle duration */
          /* Note: Test of ADC enabled required due to hardware constraint to     */
          /*       not enable ADC if already enabled.                             */
          if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7fe fcf6 	bl	80019b8 <LL_ADC_IsEnabled>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d104      	bne.n	8002fdc <ADC_Enable+0x88>
          {
            LL_ADC_Enable(hadc->Instance);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7fe fcc6 	bl	8001968 <LL_ADC_Enable>
          }

          if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002fdc:	f7fe f9bc 	bl	8001358 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d914      	bls.n	8003014 <ADC_Enable+0xc0>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0301 	and.w	r3, r3, #1
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d00d      	beq.n	8003014 <ADC_Enable+0xc0>
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002ffc:	f043 0210 	orr.w	r2, r3, #16
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	679a      	str	r2, [r3, #120]	@ 0x78

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003008:	f043 0201 	orr.w	r2, r3, #1
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	67da      	str	r2, [r3, #124]	@ 0x7c

              return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e007      	b.n	8003024 <ADC_Enable+0xd0>
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b01      	cmp	r3, #1
 8003020:	d1cf      	bne.n	8002fc2 <ADC_Enable+0x6e>
        }
      }
    }
  }

  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	4618      	mov	r0, r3
 8003026:	3710      	adds	r7, #16
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	8000003f 	.word	0x8000003f
 8003030:	46021000 	.word	0x46021000

08003034 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4618      	mov	r0, r3
 8003042:	f7fe fccc 	bl	80019de <LL_ADC_IsDisableOngoing>
 8003046:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4618      	mov	r0, r3
 800304e:	f7fe fcb3 	bl	80019b8 <LL_ADC_IsEnabled>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d047      	beq.n	80030e8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d144      	bne.n	80030e8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	f003 030d 	and.w	r3, r3, #13
 8003068:	2b01      	cmp	r3, #1
 800306a:	d10c      	bne.n	8003086 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4618      	mov	r0, r3
 8003072:	f7fe fc8d 	bl	8001990 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2203      	movs	r2, #3
 800307c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800307e:	f7fe f96b 	bl	8001358 <HAL_GetTick>
 8003082:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003084:	e029      	b.n	80030da <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800308a:	f043 0210 	orr.w	r2, r3, #16
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	679a      	str	r2, [r3, #120]	@ 0x78
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003096:	f043 0201 	orr.w	r2, r3, #1
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	67da      	str	r2, [r3, #124]	@ 0x7c
      return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e023      	b.n	80030ea <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80030a2:	f7fe f959 	bl	8001358 <HAL_GetTick>
 80030a6:	4602      	mov	r2, r0
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d914      	bls.n	80030da <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00d      	beq.n	80030da <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80030c2:	f043 0210 	orr.w	r2, r3, #16
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030ce:	f043 0201 	orr.w	r2, r3, #1
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	67da      	str	r2, [r3, #124]	@ 0x7c

          return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e007      	b.n	80030ea <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f003 0301 	and.w	r3, r3, #1
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1dc      	bne.n	80030a2 <ADC_Disable+0x6e>
        }
      }
    }
  }

  return HAL_OK;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b084      	sub	sp, #16
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030fe:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003104:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003108:	2b00      	cmp	r3, #0
 800310a:	d14b      	bne.n	80031a4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003110:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0308 	and.w	r3, r3, #8
 8003122:	2b00      	cmp	r3, #0
 8003124:	d021      	beq.n	800316a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4618      	mov	r0, r3
 800312c:	f7fe fa86 	bl	800163c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d032      	beq.n	800319c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_CONT) == 0UL)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d12b      	bne.n	800319c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003148:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	679a      	str	r2, [r3, #120]	@ 0x78
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003154:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d11f      	bne.n	800319c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003160:	f043 0201 	orr.w	r2, r3, #1
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	679a      	str	r2, [r3, #120]	@ 0x78
 8003168:	e018      	b.n	800319c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMNGT) == 0UL)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	f003 0303 	and.w	r3, r3, #3
 8003174:	2b00      	cmp	r3, #0
 8003176:	d111      	bne.n	800319c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800317c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	679a      	str	r2, [r3, #120]	@ 0x78
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003188:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d105      	bne.n	800319c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003194:	f043 0201 	orr.w	r2, r3, #1
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800319c:	68f8      	ldr	r0, [r7, #12]
 800319e:	f7fd fd29 	bl	8000bf4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80031a2:	e00e      	b.n	80031c2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031a8:	f003 0310 	and.w	r3, r3, #16
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d003      	beq.n	80031b8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f7ff f835 	bl	8002220 <HAL_ADC_ErrorCallback>
}
 80031b6:	e004      	b.n	80031c2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	4798      	blx	r3
}
 80031c2:	bf00      	nop
 80031c4:	3710      	adds	r7, #16
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80031ca:	b580      	push	{r7, lr}
 80031cc:	b084      	sub	sp, #16
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80031d8:	68f8      	ldr	r0, [r7, #12]
 80031da:	f7fd fc4f 	bl	8000a7c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031de:	bf00      	nop
 80031e0:	3710      	adds	r7, #16
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b084      	sub	sp, #16
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031f2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031f8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003204:	f043 0204 	orr.w	r2, r3, #4
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800320c:	68f8      	ldr	r0, [r7, #12]
 800320e:	f7ff f807 	bl	8002220 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003212:	bf00      	nop
 8003214:	3710      	adds	r7, #16
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
	...

0800321c <LL_ADC_StartCalibration>:
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a0f      	ldr	r2, [pc, #60]	@ (8003268 <LL_ADC_StartCalibration+0x4c>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d00c      	beq.n	8003248 <LL_ADC_StartCalibration+0x2c>
    MODIFY_REG(ADCx->CR,
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	689a      	ldr	r2, [r3, #8]
 8003232:	4b0e      	ldr	r3, [pc, #56]	@ (800326c <LL_ADC_StartCalibration+0x50>)
 8003234:	4013      	ands	r3, r2
 8003236:	683a      	ldr	r2, [r7, #0]
 8003238:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 800323c:	4313      	orrs	r3, r2
 800323e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	609a      	str	r2, [r3, #8]
}
 8003246:	e009      	b.n	800325c <LL_ADC_StartCalibration+0x40>
    MODIFY_REG(ADCx->CR,  ADC_CR_BITS_PROPERTY_RS,    ADC_CR_ADCAL);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003250:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003254:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	609a      	str	r2, [r3, #8]
}
 800325c:	bf00      	nop
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr
 8003268:	46021000 	.word	0x46021000
 800326c:	7ffeffc0 	.word	0x7ffeffc0

08003270 <LL_ADC_IsCalibrationOnGoing>:
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003280:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003284:	d101      	bne.n	800328a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003286:	2301      	movs	r3, #1
 8003288:	e000      	b.n	800328c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800328a:	2300      	movs	r3, #0
}
 800328c:	4618      	mov	r0, r3
 800328e:	370c      	adds	r7, #12
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr

08003298 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b08a      	sub	sp, #40	@ 0x28
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80032a4:	2300      	movs	r3, #0
 80032a6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  __HAL_LOCK(hadc);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d101      	bne.n	80032b6 <HAL_ADCEx_Calibration_Start+0x1e>
 80032b2:	2302      	movs	r3, #2
 80032b4:	e138      	b.n	8003528 <HAL_ADCEx_Calibration_Start+0x290>
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	f7ff feb8 	bl	8003034 <ADC_Disable>
 80032c4:	4603      	mov	r3, r0
 80032c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80032ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	f040 811e 	bne.w	8003510 <HAL_ADCEx_Calibration_Start+0x278>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_BUSY_INTERNAL);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032d8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80032dc:	f023 0302 	bic.w	r3, r3, #2
 80032e0:	f043 0202 	orr.w	r2, r3, #2
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	679a      	str	r2, [r3, #120]	@ 0x78

    if (hadc->Instance == ADC4)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a90      	ldr	r2, [pc, #576]	@ (8003530 <HAL_ADCEx_Calibration_Start+0x298>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d150      	bne.n	8003394 <HAL_ADCEx_Calibration_Start+0xfc>
      /* Note: Specificity of this STM32 series: Calibration factor is          */
      /*       available in data register and also transferred by DMA.          */
      /*       To not insert ADC calibration factor among ADC conversion data   */
      /*       in array variable, DMA transfer must be disabled during          */
      /*       calibration.                                                     */
      backup_setting_pwrr  = READ_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032f8:	f003 0301 	and.w	r3, r3, #1
 80032fc:	61bb      	str	r3, [r7, #24]
      backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	f003 0303 	and.w	r3, r3, #3
 8003308:	617b      	str	r3, [r7, #20]
      CLEAR_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	68da      	ldr	r2, [r3, #12]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f022 0203 	bic.w	r2, r2, #3
 8003318:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 0201 	bic.w	r2, r2, #1
 8003328:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Start ADC calibration in mode single-ended */
      LL_ADC_StartCalibration(hadc->Instance, LL_ADC_CALIB_OFFSET);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2100      	movs	r1, #0
 8003330:	4618      	mov	r0, r3
 8003332:	f7ff ff73 	bl	800321c <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003336:	e014      	b.n	8003362 <HAL_ADCEx_Calibration_Start+0xca>
      {
        wait_loop_index++;
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	3301      	adds	r3, #1
 800333c:	613b      	str	r3, [r7, #16]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	4a7c      	ldr	r2, [pc, #496]	@ (8003534 <HAL_ADCEx_Calibration_Start+0x29c>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d90d      	bls.n	8003362 <HAL_ADCEx_Calibration_Start+0xca>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800334a:	f023 0312 	bic.w	r3, r3, #18
 800334e:	f043 0210 	orr.w	r2, r3, #16
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	679a      	str	r2, [r3, #120]	@ 0x78

          __HAL_UNLOCK(hadc);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

          return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e0e2      	b.n	8003528 <HAL_ADCEx_Calibration_Start+0x290>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4618      	mov	r0, r3
 8003368:	f7ff ff82 	bl	8003270 <LL_ADC_IsCalibrationOnGoing>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d1e2      	bne.n	8003338 <HAL_ADCEx_Calibration_Start+0xa0>
        }
      }

      /* Restore configuration after calibration */
      SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	68d9      	ldr	r1, [r3, #12]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	697a      	ldr	r2, [r7, #20]
 800337e:	430a      	orrs	r2, r1
 8003380:	60da      	str	r2, [r3, #12]
      SET_BIT(hadc->Instance->PWRR, backup_setting_pwrr);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	430a      	orrs	r2, r1
 8003390:	645a      	str	r2, [r3, #68]	@ 0x44
 8003392:	e0b4      	b.n	80034fe <HAL_ADCEx_Calibration_Start+0x266>
    }
    else /* ADC instance ADC1 or ADC2 */
    {
      /* Get device information */
      uint32_t dev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID);
 8003394:	4b68      	ldr	r3, [pc, #416]	@ (8003538 <HAL_ADCEx_Calibration_Start+0x2a0>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800339c:	623b      	str	r3, [r7, #32]
      uint32_t rev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos;
 800339e:	4b66      	ldr	r3, [pc, #408]	@ (8003538 <HAL_ADCEx_Calibration_Start+0x2a0>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	0c1b      	lsrs	r3, r3, #16
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	61fb      	str	r3, [r7, #28]

      /* Assess whether extended calibration is available on the selected device */
      if ((dev_id == 0x455UL) || (dev_id == 0x476UL)
 80033a8:	6a3b      	ldr	r3, [r7, #32]
 80033aa:	f240 4255 	movw	r2, #1109	@ 0x455
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d012      	beq.n	80033d8 <HAL_ADCEx_Calibration_Start+0x140>
 80033b2:	6a3b      	ldr	r3, [r7, #32]
 80033b4:	f240 4276 	movw	r2, #1142	@ 0x476
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d00d      	beq.n	80033d8 <HAL_ADCEx_Calibration_Start+0x140>
          || (((dev_id == 0x481UL) || (dev_id == 0x482UL)) && (rev_id >= 0x3000UL)))
 80033bc:	6a3b      	ldr	r3, [r7, #32]
 80033be:	f240 4281 	movw	r2, #1153	@ 0x481
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d004      	beq.n	80033d0 <HAL_ADCEx_Calibration_Start+0x138>
 80033c6:	6a3b      	ldr	r3, [r7, #32]
 80033c8:	f240 4282 	movw	r2, #1154	@ 0x482
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d172      	bne.n	80034b6 <HAL_ADCEx_Calibration_Start+0x21e>
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80033d6:	d36e      	bcc.n	80034b6 <HAL_ADCEx_Calibration_Start+0x21e>
      {
        /* Perform extended calibration */
        /* Refer to ref manual for extended calibration procedure details */
        tmp_hal_status = ADC_Enable(hadc);
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f7ff fdbb 	bl	8002f54 <ADC_Enable>
 80033de:	4603      	mov	r3, r0
 80033e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (tmp_hal_status == HAL_OK)
 80033e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f040 8088 	bne.w	80034fe <HAL_ADCEx_Calibration_Start+0x266>
        {
          /* Use a Data Memory Barrier instruction to avoid synchronization issues when accessing ADC registers */
          MODIFY_REG(hadc->Instance->CR, ADC_CR_CALINDEX, 0x9UL << ADC_CR_CALINDEX_Pos);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f042 6210 	orr.w	r2, r2, #150994944	@ 0x9000000
 8003400:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dmb 0xF":::"memory");
 8003402:	f3bf 8f5f 	dmb	sy
}
 8003406:	bf00      	nop
          __DMB();
          MODIFY_REG(hadc->Instance->CALFACT2, 0xFFFFFF00UL, 0x03021100UL);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003410:	b2d9      	uxtb	r1, r3
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	4b49      	ldr	r3, [pc, #292]	@ (800353c <HAL_ADCEx_Calibration_Start+0x2a4>)
 8003418:	430b      	orrs	r3, r1
 800341a:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
  __ASM volatile ("dmb 0xF":::"memory");
 800341e:	f3bf 8f5f 	dmb	sy
}
 8003422:	bf00      	nop
          __DMB();
          SET_BIT(hadc->Instance->CALFACT, ADC_CALFACT_LATCH_COEF);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003434:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

          tmp_hal_status = ADC_Disable(hadc);
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f7ff fdfb 	bl	8003034 <ADC_Disable>
 800343e:	4603      	mov	r3, r0
 8003440:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

          if (CalibrationMode == ADC_CALIB_OFFSET_LINEARITY)
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 800344a:	d109      	bne.n	8003460 <HAL_ADCEx_Calibration_Start+0x1c8>
          {
            MODIFY_REG(hadc->Instance->CR, ADC_CR_ADCALLIN | ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCALLIN);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	689a      	ldr	r2, [r3, #8]
 8003452:	4b3b      	ldr	r3, [pc, #236]	@ (8003540 <HAL_ADCEx_Calibration_Start+0x2a8>)
 8003454:	4013      	ands	r3, r2
 8003456:	68fa      	ldr	r2, [r7, #12]
 8003458:	6812      	ldr	r2, [r2, #0]
 800345a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800345e:	6093      	str	r3, [r2, #8]
          }

          MODIFY_REG(hadc->Instance->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCAL);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800346a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	6812      	ldr	r2, [r2, #0]
 8003472:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003476:	6093      	str	r3, [r2, #8]

          /* Wait for calibration completion */
          while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003478:	e014      	b.n	80034a4 <HAL_ADCEx_Calibration_Start+0x20c>
          {
            wait_loop_index++;
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	3301      	adds	r3, #1
 800347e:	613b      	str	r3, [r7, #16]
            if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	4a2c      	ldr	r2, [pc, #176]	@ (8003534 <HAL_ADCEx_Calibration_Start+0x29c>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d90d      	bls.n	80034a4 <HAL_ADCEx_Calibration_Start+0x20c>
            {
              /* Update ADC state machine to error */
              ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800348c:	f023 0312 	bic.w	r3, r3, #18
 8003490:	f043 0210 	orr.w	r2, r3, #16
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	679a      	str	r2, [r3, #120]	@ 0x78

              __HAL_UNLOCK(hadc);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

              return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e041      	b.n	8003528 <HAL_ADCEx_Calibration_Start+0x290>
          while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7ff fee1 	bl	8003270 <LL_ADC_IsCalibrationOnGoing>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d1e2      	bne.n	800347a <HAL_ADCEx_Calibration_Start+0x1e2>
        if (tmp_hal_status == HAL_OK)
 80034b4:	e023      	b.n	80034fe <HAL_ADCEx_Calibration_Start+0x266>
        }
      }
      else
      {
        /* Start ADC calibration in mode single-ended or differential */
        LL_ADC_StartCalibration(hadc->Instance, CalibrationMode);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	68b9      	ldr	r1, [r7, #8]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff fead 	bl	800321c <LL_ADC_StartCalibration>

        /* Wait for calibration completion */
        while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80034c2:	e014      	b.n	80034ee <HAL_ADCEx_Calibration_Start+0x256>
        {
          wait_loop_index++;
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	3301      	adds	r3, #1
 80034c8:	613b      	str	r3, [r7, #16]
          if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	4a19      	ldr	r2, [pc, #100]	@ (8003534 <HAL_ADCEx_Calibration_Start+0x29c>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d90d      	bls.n	80034ee <HAL_ADCEx_Calibration_Start+0x256>
          {
            /* Update ADC state machine to error */
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034d6:	f023 0312 	bic.w	r3, r3, #18
 80034da:	f043 0210 	orr.w	r2, r3, #16
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	679a      	str	r2, [r3, #120]	@ 0x78

            __HAL_UNLOCK(hadc);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

            return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e01c      	b.n	8003528 <HAL_ADCEx_Calibration_Start+0x290>
        while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7ff febc 	bl	8003270 <LL_ADC_IsCalibrationOnGoing>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1e2      	bne.n	80034c4 <HAL_ADCEx_Calibration_Start+0x22c>
        }
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003502:	f023 0303 	bic.w	r3, r3, #3
 8003506:	f043 0201 	orr.w	r2, r3, #1
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	679a      	str	r2, [r3, #120]	@ 0x78
 800350e:	e005      	b.n	800351c <HAL_ADCEx_Calibration_Start+0x284>
  }
  else /* ADC not disabled */
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003514:	f043 0210 	orr.w	r2, r3, #16
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 8003524:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003528:	4618      	mov	r0, r3
 800352a:	3728      	adds	r7, #40	@ 0x28
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	46021000 	.word	0x46021000
 8003534:	022b6b7f 	.word	0x022b6b7f
 8003538:	e0044000 	.word	0xe0044000
 800353c:	03021100 	.word	0x03021100
 8003540:	7ffeffc0 	.word	0x7ffeffc0

08003544 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003544:	b480      	push	{r7}
 8003546:	b085      	sub	sp, #20
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	f003 0307 	and.w	r3, r3, #7
 8003552:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003554:	4b0c      	ldr	r3, [pc, #48]	@ (8003588 <__NVIC_SetPriorityGrouping+0x44>)
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800355a:	68ba      	ldr	r2, [r7, #8]
 800355c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003560:	4013      	ands	r3, r2
 8003562:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800356c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003570:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003574:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003576:	4a04      	ldr	r2, [pc, #16]	@ (8003588 <__NVIC_SetPriorityGrouping+0x44>)
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	60d3      	str	r3, [r2, #12]
}
 800357c:	bf00      	nop
 800357e:	3714      	adds	r7, #20
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr
 8003588:	e000ed00 	.word	0xe000ed00

0800358c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800358c:	b480      	push	{r7}
 800358e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003590:	4b04      	ldr	r3, [pc, #16]	@ (80035a4 <__NVIC_GetPriorityGrouping+0x18>)
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	0a1b      	lsrs	r3, r3, #8
 8003596:	f003 0307 	and.w	r3, r3, #7
}
 800359a:	4618      	mov	r0, r3
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr
 80035a4:	e000ed00 	.word	0xe000ed00

080035a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	4603      	mov	r3, r0
 80035b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	db0b      	blt.n	80035d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035ba:	79fb      	ldrb	r3, [r7, #7]
 80035bc:	f003 021f 	and.w	r2, r3, #31
 80035c0:	4907      	ldr	r1, [pc, #28]	@ (80035e0 <__NVIC_EnableIRQ+0x38>)
 80035c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c6:	095b      	lsrs	r3, r3, #5
 80035c8:	2001      	movs	r0, #1
 80035ca:	fa00 f202 	lsl.w	r2, r0, r2
 80035ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035d2:	bf00      	nop
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop
 80035e0:	e000e100 	.word	0xe000e100

080035e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	4603      	mov	r3, r0
 80035ec:	6039      	str	r1, [r7, #0]
 80035ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	db0a      	blt.n	800360e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	b2da      	uxtb	r2, r3
 80035fc:	490c      	ldr	r1, [pc, #48]	@ (8003630 <__NVIC_SetPriority+0x4c>)
 80035fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003602:	0112      	lsls	r2, r2, #4
 8003604:	b2d2      	uxtb	r2, r2
 8003606:	440b      	add	r3, r1
 8003608:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800360c:	e00a      	b.n	8003624 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	b2da      	uxtb	r2, r3
 8003612:	4908      	ldr	r1, [pc, #32]	@ (8003634 <__NVIC_SetPriority+0x50>)
 8003614:	79fb      	ldrb	r3, [r7, #7]
 8003616:	f003 030f 	and.w	r3, r3, #15
 800361a:	3b04      	subs	r3, #4
 800361c:	0112      	lsls	r2, r2, #4
 800361e:	b2d2      	uxtb	r2, r2
 8003620:	440b      	add	r3, r1
 8003622:	761a      	strb	r2, [r3, #24]
}
 8003624:	bf00      	nop
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr
 8003630:	e000e100 	.word	0xe000e100
 8003634:	e000ed00 	.word	0xe000ed00

08003638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003638:	b480      	push	{r7}
 800363a:	b089      	sub	sp, #36	@ 0x24
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f003 0307 	and.w	r3, r3, #7
 800364a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	f1c3 0307 	rsb	r3, r3, #7
 8003652:	2b04      	cmp	r3, #4
 8003654:	bf28      	it	cs
 8003656:	2304      	movcs	r3, #4
 8003658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	3304      	adds	r3, #4
 800365e:	2b06      	cmp	r3, #6
 8003660:	d902      	bls.n	8003668 <NVIC_EncodePriority+0x30>
 8003662:	69fb      	ldr	r3, [r7, #28]
 8003664:	3b03      	subs	r3, #3
 8003666:	e000      	b.n	800366a <NVIC_EncodePriority+0x32>
 8003668:	2300      	movs	r3, #0
 800366a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800366c:	f04f 32ff 	mov.w	r2, #4294967295
 8003670:	69bb      	ldr	r3, [r7, #24]
 8003672:	fa02 f303 	lsl.w	r3, r2, r3
 8003676:	43da      	mvns	r2, r3
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	401a      	ands	r2, r3
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003680:	f04f 31ff 	mov.w	r1, #4294967295
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	fa01 f303 	lsl.w	r3, r1, r3
 800368a:	43d9      	mvns	r1, r3
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003690:	4313      	orrs	r3, r2
         );
}
 8003692:	4618      	mov	r0, r3
 8003694:	3724      	adds	r7, #36	@ 0x24
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr

0800369e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800369e:	b580      	push	{r7, lr}
 80036a0:	b082      	sub	sp, #8
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f7ff ff4c 	bl	8003544 <__NVIC_SetPriorityGrouping>
}
 80036ac:	bf00      	nop
 80036ae:	3708      	adds	r7, #8
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	60b9      	str	r1, [r7, #8]
 80036be:	607a      	str	r2, [r7, #4]
 80036c0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80036c2:	f7ff ff63 	bl	800358c <__NVIC_GetPriorityGrouping>
 80036c6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	68b9      	ldr	r1, [r7, #8]
 80036cc:	6978      	ldr	r0, [r7, #20]
 80036ce:	f7ff ffb3 	bl	8003638 <NVIC_EncodePriority>
 80036d2:	4602      	mov	r2, r0
 80036d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036d8:	4611      	mov	r1, r2
 80036da:	4618      	mov	r0, r3
 80036dc:	f7ff ff82 	bl	80035e4 <__NVIC_SetPriority>
}
 80036e0:	bf00      	nop
 80036e2:	3718      	adds	r7, #24
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	4603      	mov	r3, r0
 80036f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7ff ff56 	bl	80035a8 <__NVIC_EnableIRQ>
}
 80036fc:	bf00      	nop
 80036fe:	3708      	adds	r7, #8
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	3b01      	subs	r3, #1
 8003710:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003714:	d301      	bcc.n	800371a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003716:	2301      	movs	r3, #1
 8003718:	e00d      	b.n	8003736 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800371a:	4a0a      	ldr	r2, [pc, #40]	@ (8003744 <HAL_SYSTICK_Config+0x40>)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	3b01      	subs	r3, #1
 8003720:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003722:	4b08      	ldr	r3, [pc, #32]	@ (8003744 <HAL_SYSTICK_Config+0x40>)
 8003724:	2200      	movs	r2, #0
 8003726:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003728:	4b06      	ldr	r3, [pc, #24]	@ (8003744 <HAL_SYSTICK_Config+0x40>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a05      	ldr	r2, [pc, #20]	@ (8003744 <HAL_SYSTICK_Config+0x40>)
 800372e:	f043 0303 	orr.w	r3, r3, #3
 8003732:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	e000e010 	.word	0xe000e010

08003748 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2b04      	cmp	r3, #4
 8003754:	d844      	bhi.n	80037e0 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003756:	a201      	add	r2, pc, #4	@ (adr r2, 800375c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800375c:	0800377f 	.word	0x0800377f
 8003760:	0800379d 	.word	0x0800379d
 8003764:	080037bf 	.word	0x080037bf
 8003768:	080037e1 	.word	0x080037e1
 800376c:	08003771 	.word	0x08003771
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003770:	4b1f      	ldr	r3, [pc, #124]	@ (80037f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a1e      	ldr	r2, [pc, #120]	@ (80037f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003776:	f043 0304 	orr.w	r3, r3, #4
 800377a:	6013      	str	r3, [r2, #0]
      break;
 800377c:	e031      	b.n	80037e2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800377e:	4b1c      	ldr	r3, [pc, #112]	@ (80037f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a1b      	ldr	r2, [pc, #108]	@ (80037f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003784:	f023 0304 	bic.w	r3, r3, #4
 8003788:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 800378a:	4b1a      	ldr	r3, [pc, #104]	@ (80037f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800378c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003790:	4a18      	ldr	r2, [pc, #96]	@ (80037f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003792:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003796:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800379a:	e022      	b.n	80037e2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800379c:	4b14      	ldr	r3, [pc, #80]	@ (80037f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a13      	ldr	r2, [pc, #76]	@ (80037f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80037a2:	f023 0304 	bic.w	r3, r3, #4
 80037a6:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80037a8:	4b12      	ldr	r3, [pc, #72]	@ (80037f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80037aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037ae:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80037b2:	4a10      	ldr	r2, [pc, #64]	@ (80037f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80037b4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80037b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80037bc:	e011      	b.n	80037e2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80037be:	4b0c      	ldr	r3, [pc, #48]	@ (80037f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a0b      	ldr	r2, [pc, #44]	@ (80037f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80037c4:	f023 0304 	bic.w	r3, r3, #4
 80037c8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80037ca:	4b0a      	ldr	r3, [pc, #40]	@ (80037f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80037cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037d0:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80037d4:	4a07      	ldr	r2, [pc, #28]	@ (80037f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80037d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80037da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80037de:	e000      	b.n	80037e2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80037e0:	bf00      	nop
  }
}
 80037e2:	bf00      	nop
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	e000e010 	.word	0xe000e010
 80037f4:	46020c00 	.word	0x46020c00

080037f8 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80037fe:	4b19      	ldr	r3, [pc, #100]	@ (8003864 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0304 	and.w	r3, r3, #4
 8003806:	2b00      	cmp	r3, #0
 8003808:	d002      	beq.n	8003810 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800380a:	2304      	movs	r3, #4
 800380c:	607b      	str	r3, [r7, #4]
 800380e:	e021      	b.n	8003854 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8003810:	4b15      	ldr	r3, [pc, #84]	@ (8003868 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8003812:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003816:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800381a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003822:	d011      	beq.n	8003848 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800382a:	d810      	bhi.n	800384e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d004      	beq.n	800383c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003838:	d003      	beq.n	8003842 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800383a:	e008      	b.n	800384e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800383c:	2300      	movs	r3, #0
 800383e:	607b      	str	r3, [r7, #4]
        break;
 8003840:	e008      	b.n	8003854 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003842:	2301      	movs	r3, #1
 8003844:	607b      	str	r3, [r7, #4]
        break;
 8003846:	e005      	b.n	8003854 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8003848:	2302      	movs	r3, #2
 800384a:	607b      	str	r3, [r7, #4]
        break;
 800384c:	e002      	b.n	8003854 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800384e:	2300      	movs	r3, #0
 8003850:	607b      	str	r3, [r7, #4]
        break;
 8003852:	bf00      	nop
    }
  }
  return systick_source;
 8003854:	687b      	ldr	r3, [r7, #4]
}
 8003856:	4618      	mov	r0, r3
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	e000e010 	.word	0xe000e010
 8003868:	46020c00 	.word	0x46020c00

0800386c <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
 8003878:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d101      	bne.n	8003884 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e04f      	b.n	8003924 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800388a:	2b01      	cmp	r3, #1
 800388c:	d101      	bne.n	8003892 <HAL_DMA_Start_IT+0x26>
 800388e:	2302      	movs	r3, #2
 8003890:	e048      	b.n	8003924 <HAL_DMA_Start_IT+0xb8>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2201      	movs	r2, #1
 8003896:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d136      	bne.n	8003914 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2202      	movs	r2, #2
 80038aa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2200      	movs	r2, #0
 80038b2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	68b9      	ldr	r1, [r7, #8]
 80038ba:	68f8      	ldr	r0, [r7, #12]
 80038bc:	f000 f9d3 	bl	8003c66 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	695a      	ldr	r2, [r3, #20]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80038ce:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d007      	beq.n	80038e8 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	695a      	ldr	r2, [r3, #20]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038e6:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d007      	beq.n	8003900 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	695a      	ldr	r2, [r3, #20]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80038fe:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	695a      	ldr	r2, [r3, #20]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f042 0201 	orr.w	r2, r2, #1
 800390e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8003910:	2300      	movs	r3, #0
 8003912:	e007      	b.n	8003924 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2240      	movs	r2, #64	@ 0x40
 8003918:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
}
 8003924:	4618      	mov	r0, r3
 8003926:	3710      	adds	r7, #16
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}

0800392c <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b086      	sub	sp, #24
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800393c:	f023 030f 	bic.w	r3, r3, #15
 8003940:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800394a:	3b50      	subs	r3, #80	@ 0x50
 800394c:	09db      	lsrs	r3, r3, #7
 800394e:	f003 031f 	and.w	r3, r3, #31
 8003952:	2201      	movs	r2, #1
 8003954:	fa02 f303 	lsl.w	r3, r2, r3
 8003958:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	693a      	ldr	r2, [r7, #16]
 8003960:	4013      	ands	r3, r2
 8003962:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2b00      	cmp	r3, #0
 8003968:	f000 813b 	beq.w	8003be2 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003976:	2b00      	cmp	r3, #0
 8003978:	d011      	beq.n	800399e <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	695b      	ldr	r3, [r3, #20]
 8003980:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003984:	2b00      	cmp	r3, #0
 8003986:	d00a      	beq.n	800399e <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003990:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003996:	f043 0201 	orr.w	r2, r3, #1
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	691b      	ldr	r3, [r3, #16]
 80039a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d011      	beq.n	80039d0 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	695b      	ldr	r3, [r3, #20]
 80039b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00a      	beq.n	80039d0 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80039c2:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c8:	f043 0202 	orr.w	r2, r3, #2
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	691b      	ldr	r3, [r3, #16]
 80039d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d011      	beq.n	8003a02 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	695b      	ldr	r3, [r3, #20]
 80039e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d00a      	beq.n	8003a02 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80039f4:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039fa:	f043 0204 	orr.w	r2, r3, #4
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	691b      	ldr	r3, [r3, #16]
 8003a08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d011      	beq.n	8003a34 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00a      	beq.n	8003a34 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003a26:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a2c:	f043 0208 	orr.w	r2, r3, #8
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d013      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	695b      	ldr	r3, [r3, #20]
 8003a48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d00c      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a58:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d04c      	beq.n	8003b12 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	695b      	ldr	r3, [r3, #20]
 8003a7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d045      	beq.n	8003b12 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a8e:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	2b04      	cmp	r3, #4
 8003a9a:	d12e      	bne.n	8003afa <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	695a      	ldr	r2, [r3, #20]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003aaa:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	695a      	ldr	r2, [r3, #20]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f042 0202 	orr.w	r2, r2, #2
 8003aba:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ac8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d007      	beq.n	8003ae0 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2200      	movs	r2, #0
 8003ade:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d07a      	beq.n	8003be6 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	4798      	blx	r3
        }

        return;
 8003af8:	e075      	b.n	8003be6 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2205      	movs	r2, #5
 8003afe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	691b      	ldr	r3, [r3, #16]
 8003b18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d039      	beq.n	8003b94 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d032      	beq.n	8003b94 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d012      	beq.n	8003b60 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d116      	bne.n	8003b72 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d111      	bne.n	8003b72 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2201      	movs	r2, #1
 8003b52:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	731a      	strb	r2, [r3, #12]
 8003b5e:	e008      	b.n	8003b72 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d103      	bne.n	8003b72 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003b7a:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d003      	beq.n	8003b94 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d025      	beq.n	8003be8 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	695a      	ldr	r2, [r3, #20]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f042 0202 	orr.w	r2, r2, #2
 8003baa:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d003      	beq.n	8003bc8 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d007      	beq.n	8003be8 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	4798      	blx	r3
 8003be0:	e002      	b.n	8003be8 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8003be2:	bf00      	nop
 8003be4:	e000      	b.n	8003be8 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8003be6:	bf00      	nop
    }
  }
}
 8003be8:	3718      	adds	r7, #24
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8003bee:	b480      	push	{r7}
 8003bf0:	b085      	sub	sp, #20
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
 8003bf6:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d101      	bne.n	8003c02 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e02b      	b.n	8003c5a <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8003c0a:	f023 030f 	bic.w	r3, r3, #15
 8003c0e:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c18:	3b50      	subs	r3, #80	@ 0x50
 8003c1a:	09db      	lsrs	r3, r3, #7
 8003c1c:	f003 031f 	and.w	r3, r3, #31
 8003c20:	2201      	movs	r2, #1
 8003c22:	fa02 f303 	lsl.w	r3, r2, r3
 8003c26:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	f003 0310 	and.w	r3, r3, #16
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d012      	beq.n	8003c58 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	f003 0311 	and.w	r3, r3, #17
 8003c38:	2b11      	cmp	r3, #17
 8003c3a:	d106      	bne.n	8003c4a <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	685a      	ldr	r2, [r3, #4]
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	431a      	orrs	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	605a      	str	r2, [r3, #4]
 8003c48:	e006      	b.n	8003c58 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	685a      	ldr	r2, [r3, #4]
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	43db      	mvns	r3, r3
 8003c52:	401a      	ands	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3714      	adds	r7, #20
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr

08003c66 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8003c66:	b480      	push	{r7}
 8003c68:	b085      	sub	sp, #20
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	60f8      	str	r0, [r7, #12]
 8003c6e:	60b9      	str	r1, [r7, #8]
 8003c70:	607a      	str	r2, [r7, #4]
 8003c72:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c7a:	0c1b      	lsrs	r3, r3, #16
 8003c7c:	041b      	lsls	r3, r3, #16
 8003c7e:	683a      	ldr	r2, [r7, #0]
 8003c80:	b291      	uxth	r1, r2
 8003c82:	68fa      	ldr	r2, [r7, #12]
 8003c84:	6812      	ldr	r2, [r2, #0]
 8003c86:	430b      	orrs	r3, r1
 8003c88:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8003c92:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68ba      	ldr	r2, [r7, #8]
 8003c9a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003ca4:	bf00      	nop
 8003ca6:	3714      	adds	r7, #20
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <HAL_DMAEx_List_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Init(DMA_HandleTypeDef *const hdma)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8003cb8:	f7fd fb4e 	bl	8001358 <HAL_GetTick>
 8003cbc:	60f8      	str	r0, [r7, #12]

  /* Check the DMA channel handle parameter */
  if (hdma == NULL)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d101      	bne.n	8003cc8 <HAL_DMAEx_List_Init+0x18>
  {
    return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e0db      	b.n	8003e80 <HAL_DMAEx_List_Init+0x1d0>
  assert_param(IS_DMA_PRIORITY(hdma->InitLinkedList.Priority));
  assert_param(IS_DMA_LINK_STEP_MODE(hdma->InitLinkedList.LinkStepMode));
  assert_param(IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(hdma->InitLinkedList.TransferEventMode));
  assert_param(IS_DMA_LINKEDLIST_MODE(hdma->InitLinkedList.LinkedListMode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a6e      	ldr	r2, [pc, #440]	@ (8003e88 <HAL_DMAEx_List_Init+0x1d8>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	f000 809f 	beq.w	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a6c      	ldr	r2, [pc, #432]	@ (8003e8c <HAL_DMAEx_List_Init+0x1dc>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	f000 8099 	beq.w	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a6a      	ldr	r2, [pc, #424]	@ (8003e90 <HAL_DMAEx_List_Init+0x1e0>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	f000 8093 	beq.w	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a68      	ldr	r2, [pc, #416]	@ (8003e94 <HAL_DMAEx_List_Init+0x1e4>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	f000 808d 	beq.w	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a66      	ldr	r2, [pc, #408]	@ (8003e98 <HAL_DMAEx_List_Init+0x1e8>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	f000 8087 	beq.w	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a64      	ldr	r2, [pc, #400]	@ (8003e9c <HAL_DMAEx_List_Init+0x1ec>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	f000 8081 	beq.w	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a62      	ldr	r2, [pc, #392]	@ (8003ea0 <HAL_DMAEx_List_Init+0x1f0>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d07b      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a61      	ldr	r2, [pc, #388]	@ (8003ea4 <HAL_DMAEx_List_Init+0x1f4>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d076      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a5f      	ldr	r2, [pc, #380]	@ (8003ea8 <HAL_DMAEx_List_Init+0x1f8>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d071      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a5e      	ldr	r2, [pc, #376]	@ (8003eac <HAL_DMAEx_List_Init+0x1fc>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d06c      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a5c      	ldr	r2, [pc, #368]	@ (8003eb0 <HAL_DMAEx_List_Init+0x200>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d067      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a5b      	ldr	r2, [pc, #364]	@ (8003eb4 <HAL_DMAEx_List_Init+0x204>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d062      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a59      	ldr	r2, [pc, #356]	@ (8003eb8 <HAL_DMAEx_List_Init+0x208>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d05d      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a58      	ldr	r2, [pc, #352]	@ (8003ebc <HAL_DMAEx_List_Init+0x20c>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d058      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a56      	ldr	r2, [pc, #344]	@ (8003ec0 <HAL_DMAEx_List_Init+0x210>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d053      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a55      	ldr	r2, [pc, #340]	@ (8003ec4 <HAL_DMAEx_List_Init+0x214>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d04e      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a53      	ldr	r2, [pc, #332]	@ (8003ec8 <HAL_DMAEx_List_Init+0x218>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d049      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a52      	ldr	r2, [pc, #328]	@ (8003ecc <HAL_DMAEx_List_Init+0x21c>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d044      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a50      	ldr	r2, [pc, #320]	@ (8003ed0 <HAL_DMAEx_List_Init+0x220>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d03f      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a4f      	ldr	r2, [pc, #316]	@ (8003ed4 <HAL_DMAEx_List_Init+0x224>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d03a      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a4d      	ldr	r2, [pc, #308]	@ (8003ed8 <HAL_DMAEx_List_Init+0x228>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d035      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a4c      	ldr	r2, [pc, #304]	@ (8003edc <HAL_DMAEx_List_Init+0x22c>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d030      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a4a      	ldr	r2, [pc, #296]	@ (8003ee0 <HAL_DMAEx_List_Init+0x230>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d02b      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a49      	ldr	r2, [pc, #292]	@ (8003ee4 <HAL_DMAEx_List_Init+0x234>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d026      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a47      	ldr	r2, [pc, #284]	@ (8003ee8 <HAL_DMAEx_List_Init+0x238>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d021      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a46      	ldr	r2, [pc, #280]	@ (8003eec <HAL_DMAEx_List_Init+0x23c>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d01c      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a44      	ldr	r2, [pc, #272]	@ (8003ef0 <HAL_DMAEx_List_Init+0x240>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d017      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a43      	ldr	r2, [pc, #268]	@ (8003ef4 <HAL_DMAEx_List_Init+0x244>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d012      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a41      	ldr	r2, [pc, #260]	@ (8003ef8 <HAL_DMAEx_List_Init+0x248>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d00d      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a40      	ldr	r2, [pc, #256]	@ (8003efc <HAL_DMAEx_List_Init+0x24c>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d008      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a3e      	ldr	r2, [pc, #248]	@ (8003f00 <HAL_DMAEx_List_Init+0x250>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d003      	beq.n	8003e12 <HAL_DMAEx_List_Init+0x162>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a3d      	ldr	r2, [pc, #244]	@ (8003f04 <HAL_DMAEx_List_Init+0x254>)
 8003e10:	4293      	cmp	r3, r2
  {
    assert_param(IS_DMA_LINK_ALLOCATED_PORT(hdma->InitLinkedList.LinkAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2202      	movs	r2, #2
 8003e1e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	695a      	ldr	r2, [r3, #20]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f042 0206 	orr.w	r2, r2, #6
 8003e30:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8003e32:	e00f      	b.n	8003e54 <HAL_DMAEx_List_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8003e34:	f7fd fa90 	bl	8001358 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b05      	cmp	r3, #5
 8003e40:	d908      	bls.n	8003e54 <HAL_DMAEx_List_Init+0x1a4>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2210      	movs	r2, #16
 8003e46:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2203      	movs	r2, #3
 8003e4c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e015      	b.n	8003e80 <HAL_DMAEx_List_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d1e8      	bne.n	8003e34 <HAL_DMAEx_List_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_List_Init(hdma);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f000 fad0 	bl	8004408 <DMA_List_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->InitLinkedList.LinkedListMode;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8003e7e:	2300      	movs	r3, #0
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3710      	adds	r7, #16
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	40020050 	.word	0x40020050
 8003e8c:	50020050 	.word	0x50020050
 8003e90:	400200d0 	.word	0x400200d0
 8003e94:	500200d0 	.word	0x500200d0
 8003e98:	40020150 	.word	0x40020150
 8003e9c:	50020150 	.word	0x50020150
 8003ea0:	400201d0 	.word	0x400201d0
 8003ea4:	500201d0 	.word	0x500201d0
 8003ea8:	40020250 	.word	0x40020250
 8003eac:	50020250 	.word	0x50020250
 8003eb0:	400202d0 	.word	0x400202d0
 8003eb4:	500202d0 	.word	0x500202d0
 8003eb8:	40020350 	.word	0x40020350
 8003ebc:	50020350 	.word	0x50020350
 8003ec0:	400203d0 	.word	0x400203d0
 8003ec4:	500203d0 	.word	0x500203d0
 8003ec8:	40020450 	.word	0x40020450
 8003ecc:	50020450 	.word	0x50020450
 8003ed0:	400204d0 	.word	0x400204d0
 8003ed4:	500204d0 	.word	0x500204d0
 8003ed8:	40020550 	.word	0x40020550
 8003edc:	50020550 	.word	0x50020550
 8003ee0:	400205d0 	.word	0x400205d0
 8003ee4:	500205d0 	.word	0x500205d0
 8003ee8:	40020650 	.word	0x40020650
 8003eec:	50020650 	.word	0x50020650
 8003ef0:	400206d0 	.word	0x400206d0
 8003ef4:	500206d0 	.word	0x500206d0
 8003ef8:	40020750 	.word	0x40020750
 8003efc:	50020750 	.word	0x50020750
 8003f00:	400207d0 	.word	0x400207d0
 8003f04:	500207d0 	.word	0x500207d0

08003f08 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b086      	sub	sp, #24
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d003      	beq.n	8003f1e <HAL_DMAEx_List_Start_IT+0x16>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d101      	bne.n	8003f22 <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e082      	b.n	8004028 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003f28:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	695b      	ldr	r3, [r3, #20]
 8003f30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f34:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 8003f36:	7dfb      	ldrb	r3, [r7, #23]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d005      	beq.n	8003f48 <HAL_DMAEx_List_Start_IT+0x40>
 8003f3c:	7dfb      	ldrb	r3, [r7, #23]
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d16a      	bne.n	8004018 <HAL_DMAEx_List_Start_IT+0x110>
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d067      	beq.n	8004018 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d157      	bne.n	8004004 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d101      	bne.n	8003f62 <HAL_DMAEx_List_Start_IT+0x5a>
 8003f5e:	2302      	movs	r3, #2
 8003f60:	e062      	b.n	8004028 <HAL_DMAEx_List_Start_IT+0x120>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2202      	movs	r2, #2
 8003f6e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f76:	2202      	movs	r2, #2
 8003f78:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f84:	2200      	movs	r2, #0
 8003f86:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	695a      	ldr	r2, [r3, #20]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8003f96:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d007      	beq.n	8003fb0 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	695a      	ldr	r2, [r3, #20]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fae:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d007      	beq.n	8003fc8 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	695a      	ldr	r2, [r3, #20]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fc6:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f107 010c 	add.w	r1, r7, #12
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f000 fe37 	bl	8004c48 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	0c0b      	lsrs	r3, r1, #16
 8003fe8:	041b      	lsls	r3, r3, #16
 8003fea:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	68f9      	ldr	r1, [r7, #12]
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	6812      	ldr	r2, [r2, #0]
 8004000:	430b      	orrs	r3, r1
 8004002:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	695a      	ldr	r2, [r3, #20]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f042 0201 	orr.w	r2, r2, #1
 8004012:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8004014:	2300      	movs	r3, #0
 8004016:	e007      	b.n	8004028 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2240      	movs	r2, #64	@ 0x40
 800401c:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
}
 8004028:	4618      	mov	r0, r3
 800402a:	3718      	adds	r7, #24
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <HAL_DMAEx_List_BuildNode>:
  *         addressable space.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                                           DMA_NodeTypeDef *const pNode)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d002      	beq.n	8004046 <HAL_DMAEx_List_BuildNode+0x16>
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_DMAEx_List_BuildNode+0x1a>
  {
    return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e004      	b.n	8004054 <HAL_DMAEx_List_BuildNode+0x24>
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->SrcSecure));
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->DestSecure));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Build the DMA channel node */
  DMA_List_BuildNode(pNodeConfig, pNode);
 800404a:	6839      	ldr	r1, [r7, #0]
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f000 fb33 	bl	80046b8 <DMA_List_BuildNode>

  return HAL_OK;
 8004052:	2300      	movs	r3, #0
}
 8004054:	4618      	mov	r0, r3
 8004056:	3708      	adds	r7, #8
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <HAL_DMAEx_List_GetNodeConfig>:
  *                       configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                               DMA_NodeTypeDef const *const pNode)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b082      	sub	sp, #8
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d002      	beq.n	8004072 <HAL_DMAEx_List_GetNodeConfig+0x16>
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d101      	bne.n	8004076 <HAL_DMAEx_List_GetNodeConfig+0x1a>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e004      	b.n	8004080 <HAL_DMAEx_List_GetNodeConfig+0x24>
  }

  /* Get the DMA channel node configuration */
  DMA_List_GetNodeConfig(pNodeConfig, pNode);
 8004076:	6839      	ldr	r1, [r7, #0]
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f000 fc6f 	bl	800495c <DMA_List_GetNodeConfig>

  return HAL_OK;
 800407e:	2300      	movs	r3, #0
}
 8004080:	4618      	mov	r0, r3
 8004082:	3708      	adds	r7, #8
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <HAL_DMAEx_List_InsertNode>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode(DMA_QListTypeDef *const pQList,
                                            DMA_NodeTypeDef *const pPrevNode,
                                            DMA_NodeTypeDef *const pNewNode)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b08c      	sub	sp, #48	@ 0x30
 800408c:	af00      	add	r7, sp, #0
 800408e:	60f8      	str	r0, [r7, #12]
 8004090:	60b9      	str	r1, [r7, #8]
 8004092:	607a      	str	r2, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d002      	beq.n	80040a0 <HAL_DMAEx_List_InsertNode+0x18>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <HAL_DMAEx_List_InsertNode+0x1c>
  {
    return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e0b6      	b.n	8004212 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	695b      	ldr	r3, [r3, #20]
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d104      	bne.n	80040b6 <HAL_DMAEx_List_InsertNode+0x2e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2204      	movs	r2, #4
 80040b0:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e0ad      	b.n	8004212 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pPrevNode, pNewNode) != 0U)
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	68b9      	ldr	r1, [r7, #8]
 80040be:	4618      	mov	r0, r3
 80040c0:	f000 fd56 	bl	8004b70 <DMA_List_CheckNodesBaseAddresses>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d004      	beq.n	80040d4 <HAL_DMAEx_List_InsertNode+0x4c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2205      	movs	r2, #5
 80040ce:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e09e      	b.n	8004212 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pPrevNode, pNewNode) != 0U)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	68b9      	ldr	r1, [r7, #8]
 80040dc:	4618      	mov	r0, r3
 80040de:	f000 fd77 	bl	8004bd0 <DMA_List_CheckNodesTypes>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d004      	beq.n	80040f2 <HAL_DMAEx_List_InsertNode+0x6a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2204      	movs	r2, #4
 80040ec:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e08f      	b.n	8004212 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2202      	movs	r2, #2
 80040f6:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2200      	movs	r2, #0
 80040fc:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
 80040fe:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8004102:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004106:	4619      	mov	r1, r3
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f000 fd9d 	bl	8004c48 <DMA_List_GetCLLRNodeInfo>

  /* Empty queue */
  if (pQList->Head == NULL)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d11a      	bne.n	800414c <HAL_DMAEx_List_InsertNode+0xc4>
  {
    /* Add only new node to queue */
    if (pPrevNode == NULL)
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d106      	bne.n	800412a <HAL_DMAEx_List_InsertNode+0xa2>
    {
      pQList->Head       = pNewNode;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	601a      	str	r2, [r3, #0]
      pQList->NodeNumber = 1U;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2201      	movs	r2, #1
 8004126:	609a      	str	r2, [r3, #8]
 8004128:	e06c      	b.n	8004204 <HAL_DMAEx_List_InsertNode+0x17c>
    }
    /* Add previous node then new node to queue */
    else
    {
      pQList->Head                          = pPrevNode;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	68ba      	ldr	r2, [r7, #8]
 800412e:	601a      	str	r2, [r3, #0]
      pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 8004130:	687a      	ldr	r2, [r7, #4]
 8004132:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004136:	4013      	ands	r3, r2
 8004138:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800413a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800413c:	4319      	orrs	r1, r3
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->NodeNumber                    = 2U;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2202      	movs	r2, #2
 8004148:	609a      	str	r2, [r3, #8]
 800414a:	e05b      	b.n	8004204 <HAL_DMAEx_List_InsertNode+0x17c>
  }
  /* Not empty queue */
  else
  {
    /* Add new node at the head of queue */
    if (pPrevNode == NULL)
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10f      	bne.n	8004172 <HAL_DMAEx_List_InsertNode+0xea>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	461a      	mov	r2, r3
 8004158:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800415c:	4013      	ands	r3, r2
 800415e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004160:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004162:	4319      	orrs	r1, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->Head                         = pNewNode;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	601a      	str	r2, [r3, #0]
 8004170:	e043      	b.n	80041fa <HAL_DMAEx_List_InsertNode+0x172>
    }
    /* Add new node according to selected position */
    else
    {
      /* Find node and get its position in selected queue */
      node_info.cllr_offset = cllr_offset;
 8004172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004174:	617b      	str	r3, [r7, #20]
      if (DMA_List_FindNode(pQList, pPrevNode, &node_info) == 0U)
 8004176:	f107 0314 	add.w	r3, r7, #20
 800417a:	461a      	mov	r2, r3
 800417c:	68b9      	ldr	r1, [r7, #8]
 800417e:	68f8      	ldr	r0, [r7, #12]
 8004180:	f000 fd92 	bl	8004ca8 <DMA_List_FindNode>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d132      	bne.n	80041f0 <HAL_DMAEx_List_InsertNode+0x168>
      {
        /* Selected node is the last queue node */
        if (node_info.currentnode_pos == pQList->NodeNumber)
 800418a:	69fa      	ldr	r2, [r7, #28]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	429a      	cmp	r2, r3
 8004192:	d11a      	bne.n	80041ca <HAL_DMAEx_List_InsertNode+0x142>
        {
          /* Check if queue is circular */
          if (pQList->FirstCircularNode != NULL)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d00b      	beq.n	80041b4 <HAL_DMAEx_List_InsertNode+0x12c>
          {
            pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	461a      	mov	r2, r3
 80041a2:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80041a6:	4013      	ands	r3, r2
 80041a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80041aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80041ac:	4319      	orrs	r1, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          }

          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80041ba:	4013      	ands	r3, r2
 80041bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80041be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80041c0:	4319      	orrs	r1, r3
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80041c8:	e017      	b.n	80041fa <HAL_DMAEx_List_InsertNode+0x172>
        }
        /* Selected node is not the last queue node */
        else
        {
          pNewNode->LinkRegisters[cllr_offset] = pPrevNode->LinkRegisters[cllr_offset];
 80041ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80041e0:	4013      	ands	r3, r2
 80041e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80041e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80041e6:	4319      	orrs	r1, r3
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80041ee:	e004      	b.n	80041fa <HAL_DMAEx_List_InsertNode+0x172>
        }
      }
      else
      {
        /* Update the queue error code */
        pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2206      	movs	r2, #6
 80041f4:	611a      	str	r2, [r3, #16]

        return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e00b      	b.n	8004212 <HAL_DMAEx_List_InsertNode+0x18a>
      }
    }

    /* Increment queue node number */
    pQList->NodeNumber++;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	1c5a      	adds	r2, r3, #1
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	609a      	str	r2, [r3, #8]
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2200      	movs	r2, #0
 8004208:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2201      	movs	r2, #1
 800420e:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3730      	adds	r7, #48	@ 0x30
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}

0800421a <HAL_DMAEx_List_SetCircularMode>:
  * @brief  Set circular mode for linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularMode(DMA_QListTypeDef *const pQList)
{
 800421a:	b580      	push	{r7, lr}
 800421c:	b08a      	sub	sp, #40	@ 0x28
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d101      	bne.n	800422c <HAL_DMAEx_List_SetCircularMode+0x12>
  {
    return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e052      	b.n	80042d2 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d104      	bne.n	800423e <HAL_DMAEx_List_SetCircularMode+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2202      	movs	r2, #2
 8004238:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e049      	b.n	80042d2 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d00c      	beq.n	8004260 <HAL_DMAEx_List_SetCircularMode+0x46>
  {
    if (pQList->FirstCircularNode == pQList->Head)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	685a      	ldr	r2, [r3, #4]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	429a      	cmp	r2, r3
 8004250:	d101      	bne.n	8004256 <HAL_DMAEx_List_SetCircularMode+0x3c>
    {
      return HAL_OK;
 8004252:	2300      	movs	r3, #0
 8004254:	e03d      	b.n	80042d2 <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2204      	movs	r2, #4
 800425a:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e038      	b.n	80042d2 <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	695b      	ldr	r3, [r3, #20]
 8004264:	2b01      	cmp	r3, #1
 8004266:	d104      	bne.n	8004272 <HAL_DMAEx_List_SetCircularMode+0x58>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2204      	movs	r2, #4
 800426c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e02f      	b.n	80042d2 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2202      	movs	r2, #2
 8004276:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, &cllr_mask, &cllr_offset);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f107 0220 	add.w	r2, r7, #32
 8004286:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800428a:	4618      	mov	r0, r3
 800428c:	f000 fcdc 	bl	8004c48 <DMA_List_GetCLLRNodeInfo>

  /* Find the last queue node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
 8004290:	6a3b      	ldr	r3, [r7, #32]
 8004292:	60fb      	str	r3, [r7, #12]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
 8004294:	f107 030c 	add.w	r3, r7, #12
 8004298:	461a      	mov	r2, r3
 800429a:	2100      	movs	r1, #0
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 fd03 	bl	8004ca8 <DMA_List_FindNode>

  /* Set circular mode */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	461a      	mov	r2, r3
 80042a8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80042ac:	4013      	ands	r3, r2
 80042ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 80042b0:	69ba      	ldr	r2, [r7, #24]
 80042b2:	4610      	mov	r0, r2
 80042b4:	6a3a      	ldr	r2, [r7, #32]
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 80042b6:	430b      	orrs	r3, r1
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 80042b8:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Update linked-list circular state */
  pQList->FirstCircularNode = pQList->Head;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2201      	movs	r2, #1
 80042ce:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3728      	adds	r7, #40	@ 0x28
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
	...

080042dc <HAL_DMAEx_List_LinkQ>:
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_LinkQ(DMA_HandleTypeDef *const hdma,
                                       DMA_QListTypeDef *const pQList)
{
 80042dc:	b480      	push	{r7}
 80042de:	b085      	sub	sp, #20
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel handle and the queue parameters */
  if ((hdma == NULL) || (pQList == NULL))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d002      	beq.n	80042f2 <HAL_DMAEx_List_LinkQ+0x16>
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <HAL_DMAEx_List_LinkQ+0x1a>
  {
    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e072      	b.n	80043dc <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Get DMA state */
  state = hdma->State;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80042fc:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004304:	b2db      	uxtb	r3, r3
 8004306:	2b02      	cmp	r3, #2
 8004308:	d002      	beq.n	8004310 <HAL_DMAEx_List_LinkQ+0x34>
 800430a:	7bfb      	ldrb	r3, [r7, #15]
 800430c:	2b05      	cmp	r3, #5
 800430e:	d108      	bne.n	8004322 <HAL_DMAEx_List_LinkQ+0x46>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2240      	movs	r2, #64	@ 0x40
 8004314:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e05c      	b.n	80043dc <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	7b1b      	ldrb	r3, [r3, #12]
 8004326:	b2db      	uxtb	r3, r3
 8004328:	2b02      	cmp	r3, #2
 800432a:	d104      	bne.n	8004336 <HAL_DMAEx_List_LinkQ+0x5a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	2201      	movs	r2, #1
 8004330:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e052      	b.n	80043dc <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check linearity compatibility */
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a2b      	ldr	r2, [pc, #172]	@ (80043e8 <HAL_DMAEx_List_LinkQ+0x10c>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d022      	beq.n	8004386 <HAL_DMAEx_List_LinkQ+0xaa>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a29      	ldr	r2, [pc, #164]	@ (80043ec <HAL_DMAEx_List_LinkQ+0x110>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d01d      	beq.n	8004386 <HAL_DMAEx_List_LinkQ+0xaa>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a28      	ldr	r2, [pc, #160]	@ (80043f0 <HAL_DMAEx_List_LinkQ+0x114>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d018      	beq.n	8004386 <HAL_DMAEx_List_LinkQ+0xaa>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a26      	ldr	r2, [pc, #152]	@ (80043f4 <HAL_DMAEx_List_LinkQ+0x118>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d013      	beq.n	8004386 <HAL_DMAEx_List_LinkQ+0xaa>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a25      	ldr	r2, [pc, #148]	@ (80043f8 <HAL_DMAEx_List_LinkQ+0x11c>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d00e      	beq.n	8004386 <HAL_DMAEx_List_LinkQ+0xaa>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a23      	ldr	r2, [pc, #140]	@ (80043fc <HAL_DMAEx_List_LinkQ+0x120>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d009      	beq.n	8004386 <HAL_DMAEx_List_LinkQ+0xaa>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a22      	ldr	r2, [pc, #136]	@ (8004400 <HAL_DMAEx_List_LinkQ+0x124>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d004      	beq.n	8004386 <HAL_DMAEx_List_LinkQ+0xaa>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a20      	ldr	r2, [pc, #128]	@ (8004404 <HAL_DMAEx_List_LinkQ+0x128>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d101      	bne.n	800438a <HAL_DMAEx_List_LinkQ+0xae>
 8004386:	2301      	movs	r3, #1
 8004388:	e000      	b.n	800438c <HAL_DMAEx_List_LinkQ+0xb0>
 800438a:	2300      	movs	r3, #0
 800438c:	2b00      	cmp	r3, #0
 800438e:	d10b      	bne.n	80043a8 <HAL_DMAEx_List_LinkQ+0xcc>
      ((pQList->Head->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR))
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	f003 0302 	and.w	r3, r3, #2
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 800439a:	2b00      	cmp	r3, #0
 800439c:	d004      	beq.n	80043a8 <HAL_DMAEx_List_LinkQ+0xcc>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_UNSUPPORTED;
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	2203      	movs	r2, #3
 80043a2:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e019      	b.n	80043dc <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check circularity compatibility */
  if (hdma->Mode == DMA_LINKEDLIST_CIRCULAR)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043ac:	2b81      	cmp	r3, #129	@ 0x81
 80043ae:	d108      	bne.n	80043c2 <HAL_DMAEx_List_LinkQ+0xe6>
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode == NULL)
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d10d      	bne.n	80043d4 <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	2204      	movs	r2, #4
 80043bc:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e00c      	b.n	80043dc <HAL_DMAEx_List_LinkQ+0x100>
    }
  }
  else
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode != NULL)
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d004      	beq.n	80043d4 <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	2204      	movs	r2, #4
 80043ce:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e003      	b.n	80043dc <HAL_DMAEx_List_LinkQ+0x100>
    }
  }

  /* Register queue to DMA handle */
  hdma->LinkedListQueue = pQList;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	683a      	ldr	r2, [r7, #0]
 80043d8:	675a      	str	r2, [r3, #116]	@ 0x74

  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3714      	adds	r7, #20
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr
 80043e8:	40020650 	.word	0x40020650
 80043ec:	50020650 	.word	0x50020650
 80043f0:	400206d0 	.word	0x400206d0
 80043f4:	500206d0 	.word	0x500206d0
 80043f8:	40020750 	.word	0x40020750
 80043fc:	50020750 	.word	0x50020750
 8004400:	400207d0 	.word	0x400207d0
 8004404:	500207d0 	.word	0x500207d0

08004408 <DMA_List_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_List_Init(DMA_HandleTypeDef const *const hdma)
{
 8004408:	b480      	push	{r7}
 800440a:	b085      	sub	sp, #20
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value */
  tmpreg = hdma->InitLinkedList.Priority | hdma->InitLinkedList.LinkStepMode;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004418:	4313      	orrs	r3, r2
 800441a:	60fb      	str	r3, [r7, #12]

  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a85      	ldr	r2, [pc, #532]	@ (8004638 <DMA_List_Init+0x230>)
 8004422:	4293      	cmp	r3, r2
 8004424:	f000 80a0 	beq.w	8004568 <DMA_List_Init+0x160>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a83      	ldr	r2, [pc, #524]	@ (800463c <DMA_List_Init+0x234>)
 800442e:	4293      	cmp	r3, r2
 8004430:	f000 809a 	beq.w	8004568 <DMA_List_Init+0x160>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a81      	ldr	r2, [pc, #516]	@ (8004640 <DMA_List_Init+0x238>)
 800443a:	4293      	cmp	r3, r2
 800443c:	f000 8094 	beq.w	8004568 <DMA_List_Init+0x160>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a7f      	ldr	r2, [pc, #508]	@ (8004644 <DMA_List_Init+0x23c>)
 8004446:	4293      	cmp	r3, r2
 8004448:	f000 808e 	beq.w	8004568 <DMA_List_Init+0x160>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a7d      	ldr	r2, [pc, #500]	@ (8004648 <DMA_List_Init+0x240>)
 8004452:	4293      	cmp	r3, r2
 8004454:	f000 8088 	beq.w	8004568 <DMA_List_Init+0x160>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a7b      	ldr	r2, [pc, #492]	@ (800464c <DMA_List_Init+0x244>)
 800445e:	4293      	cmp	r3, r2
 8004460:	f000 8082 	beq.w	8004568 <DMA_List_Init+0x160>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a79      	ldr	r2, [pc, #484]	@ (8004650 <DMA_List_Init+0x248>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d07c      	beq.n	8004568 <DMA_List_Init+0x160>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a78      	ldr	r2, [pc, #480]	@ (8004654 <DMA_List_Init+0x24c>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d077      	beq.n	8004568 <DMA_List_Init+0x160>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a76      	ldr	r2, [pc, #472]	@ (8004658 <DMA_List_Init+0x250>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d072      	beq.n	8004568 <DMA_List_Init+0x160>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a75      	ldr	r2, [pc, #468]	@ (800465c <DMA_List_Init+0x254>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d06d      	beq.n	8004568 <DMA_List_Init+0x160>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a73      	ldr	r2, [pc, #460]	@ (8004660 <DMA_List_Init+0x258>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d068      	beq.n	8004568 <DMA_List_Init+0x160>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a72      	ldr	r2, [pc, #456]	@ (8004664 <DMA_List_Init+0x25c>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d063      	beq.n	8004568 <DMA_List_Init+0x160>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a70      	ldr	r2, [pc, #448]	@ (8004668 <DMA_List_Init+0x260>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d05e      	beq.n	8004568 <DMA_List_Init+0x160>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a6f      	ldr	r2, [pc, #444]	@ (800466c <DMA_List_Init+0x264>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d059      	beq.n	8004568 <DMA_List_Init+0x160>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a6d      	ldr	r2, [pc, #436]	@ (8004670 <DMA_List_Init+0x268>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d054      	beq.n	8004568 <DMA_List_Init+0x160>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a6c      	ldr	r2, [pc, #432]	@ (8004674 <DMA_List_Init+0x26c>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d04f      	beq.n	8004568 <DMA_List_Init+0x160>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a6a      	ldr	r2, [pc, #424]	@ (8004678 <DMA_List_Init+0x270>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d04a      	beq.n	8004568 <DMA_List_Init+0x160>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a69      	ldr	r2, [pc, #420]	@ (800467c <DMA_List_Init+0x274>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d045      	beq.n	8004568 <DMA_List_Init+0x160>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a67      	ldr	r2, [pc, #412]	@ (8004680 <DMA_List_Init+0x278>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d040      	beq.n	8004568 <DMA_List_Init+0x160>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a66      	ldr	r2, [pc, #408]	@ (8004684 <DMA_List_Init+0x27c>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d03b      	beq.n	8004568 <DMA_List_Init+0x160>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a64      	ldr	r2, [pc, #400]	@ (8004688 <DMA_List_Init+0x280>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d036      	beq.n	8004568 <DMA_List_Init+0x160>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a63      	ldr	r2, [pc, #396]	@ (800468c <DMA_List_Init+0x284>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d031      	beq.n	8004568 <DMA_List_Init+0x160>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a61      	ldr	r2, [pc, #388]	@ (8004690 <DMA_List_Init+0x288>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d02c      	beq.n	8004568 <DMA_List_Init+0x160>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a60      	ldr	r2, [pc, #384]	@ (8004694 <DMA_List_Init+0x28c>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d027      	beq.n	8004568 <DMA_List_Init+0x160>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a5e      	ldr	r2, [pc, #376]	@ (8004698 <DMA_List_Init+0x290>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d022      	beq.n	8004568 <DMA_List_Init+0x160>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a5d      	ldr	r2, [pc, #372]	@ (800469c <DMA_List_Init+0x294>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d01d      	beq.n	8004568 <DMA_List_Init+0x160>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a5b      	ldr	r2, [pc, #364]	@ (80046a0 <DMA_List_Init+0x298>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d018      	beq.n	8004568 <DMA_List_Init+0x160>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a5a      	ldr	r2, [pc, #360]	@ (80046a4 <DMA_List_Init+0x29c>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d013      	beq.n	8004568 <DMA_List_Init+0x160>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a58      	ldr	r2, [pc, #352]	@ (80046a8 <DMA_List_Init+0x2a0>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d00e      	beq.n	8004568 <DMA_List_Init+0x160>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a57      	ldr	r2, [pc, #348]	@ (80046ac <DMA_List_Init+0x2a4>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d009      	beq.n	8004568 <DMA_List_Init+0x160>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a55      	ldr	r2, [pc, #340]	@ (80046b0 <DMA_List_Init+0x2a8>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d004      	beq.n	8004568 <DMA_List_Init+0x160>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a54      	ldr	r2, [pc, #336]	@ (80046b4 <DMA_List_Init+0x2ac>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d101      	bne.n	800456c <DMA_List_Init+0x164>
 8004568:	2301      	movs	r3, #1
 800456a:	e000      	b.n	800456e <DMA_List_Init+0x166>
 800456c:	2300      	movs	r3, #0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d004      	beq.n	800457c <DMA_List_Init+0x174>
  {
    tmpreg |= hdma->InitLinkedList.LinkAllocatedPort;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004576:	68fa      	ldr	r2, [r7, #12]
 8004578:	4313      	orrs	r3, r2
 800457a:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	695b      	ldr	r3, [r3, #20]
 8004582:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	430a      	orrs	r2, r1
 800458e:	615a      	str	r2, [r3, #20]

  /* Write DMA Channel Control Register (CTR1) */
  WRITE_REG(hdma->Instance->CTR1, 0U);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2200      	movs	r2, #0
 8004596:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write DMA Channel Control Register (CTR2) */
  WRITE_REG(hdma->Instance->CTR2, hdma->InitLinkedList.TransferEventMode);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80045a0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Write DMA Channel Control Register (CBR1) */
  WRITE_REG(hdma->Instance->CBR1, 0U);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2200      	movs	r2, #0
 80045a8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write DMA Channel Control Register (CSAR) */
  WRITE_REG(hdma->Instance->CSAR, 0U);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2200      	movs	r2, #0
 80045b0:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write DMA Channel Control Register (CDAR) */
  WRITE_REG(hdma->Instance->CDAR, 0U);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2200      	movs	r2, #0
 80045b8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a36      	ldr	r2, [pc, #216]	@ (8004698 <DMA_List_Init+0x290>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d022      	beq.n	800460a <DMA_List_Init+0x202>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a34      	ldr	r2, [pc, #208]	@ (800469c <DMA_List_Init+0x294>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d01d      	beq.n	800460a <DMA_List_Init+0x202>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a33      	ldr	r2, [pc, #204]	@ (80046a0 <DMA_List_Init+0x298>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d018      	beq.n	800460a <DMA_List_Init+0x202>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a31      	ldr	r2, [pc, #196]	@ (80046a4 <DMA_List_Init+0x29c>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d013      	beq.n	800460a <DMA_List_Init+0x202>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a30      	ldr	r2, [pc, #192]	@ (80046a8 <DMA_List_Init+0x2a0>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d00e      	beq.n	800460a <DMA_List_Init+0x202>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a2e      	ldr	r2, [pc, #184]	@ (80046ac <DMA_List_Init+0x2a4>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d009      	beq.n	800460a <DMA_List_Init+0x202>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a2d      	ldr	r2, [pc, #180]	@ (80046b0 <DMA_List_Init+0x2a8>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d004      	beq.n	800460a <DMA_List_Init+0x202>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a2b      	ldr	r2, [pc, #172]	@ (80046b4 <DMA_List_Init+0x2ac>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d101      	bne.n	800460e <DMA_List_Init+0x206>
 800460a:	2301      	movs	r3, #1
 800460c:	e000      	b.n	8004610 <DMA_List_Init+0x208>
 800460e:	2300      	movs	r3, #0
 8004610:	2b00      	cmp	r3, #0
 8004612:	d007      	beq.n	8004624 <DMA_List_Init+0x21c>
  {
    /* Write DMA Channel Control Register (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	2200      	movs	r2, #0
 800461a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Control Register (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, 0U);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	2200      	movs	r2, #0
 8004622:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) */
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2200      	movs	r2, #0
 800462a:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800462c:	bf00      	nop
 800462e:	3714      	adds	r7, #20
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr
 8004638:	40020050 	.word	0x40020050
 800463c:	50020050 	.word	0x50020050
 8004640:	400200d0 	.word	0x400200d0
 8004644:	500200d0 	.word	0x500200d0
 8004648:	40020150 	.word	0x40020150
 800464c:	50020150 	.word	0x50020150
 8004650:	400201d0 	.word	0x400201d0
 8004654:	500201d0 	.word	0x500201d0
 8004658:	40020250 	.word	0x40020250
 800465c:	50020250 	.word	0x50020250
 8004660:	400202d0 	.word	0x400202d0
 8004664:	500202d0 	.word	0x500202d0
 8004668:	40020350 	.word	0x40020350
 800466c:	50020350 	.word	0x50020350
 8004670:	400203d0 	.word	0x400203d0
 8004674:	500203d0 	.word	0x500203d0
 8004678:	40020450 	.word	0x40020450
 800467c:	50020450 	.word	0x50020450
 8004680:	400204d0 	.word	0x400204d0
 8004684:	500204d0 	.word	0x500204d0
 8004688:	40020550 	.word	0x40020550
 800468c:	50020550 	.word	0x50020550
 8004690:	400205d0 	.word	0x400205d0
 8004694:	500205d0 	.word	0x500205d0
 8004698:	40020650 	.word	0x40020650
 800469c:	50020650 	.word	0x50020650
 80046a0:	400206d0 	.word	0x400206d0
 80046a4:	500206d0 	.word	0x500206d0
 80046a8:	40020750 	.word	0x40020750
 80046ac:	50020750 	.word	0x50020750
 80046b0:	400207d0 	.word	0x400207d0
 80046b4:	500207d0 	.word	0x500207d0

080046b8 <DMA_List_BuildNode>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                               DMA_NodeTypeDef *const pNode)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  int32_t blockoffset;

  /* Update CTR1 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register (CTR1) value */
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	695a      	ldr	r2, [r3, #20]
                                                   pNodeConfig->Init.DestDataWidth               |
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	69db      	ldr	r3, [r3, #28]
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 80046ca:	431a      	orrs	r2, r3
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                                                   pNodeConfig->Init.DestDataWidth               |
 80046d0:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcInc                      |
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	691b      	ldr	r3, [r3, #16]
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 80046d6:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcDataWidth;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	699b      	ldr	r3, [r3, #24]
                                                   pNodeConfig->Init.SrcInc                      |
 80046dc:	431a      	orrs	r2, r3
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	601a      	str	r2, [r3, #0]
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |= DMA_CTR1_DSEC;
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Add parameters related to DMA configuration */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0320 	and.w	r3, r3, #32
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d017      	beq.n	800471e <DMA_List_BuildNode+0x66>
  {
    /* Prepare DMA channel transfer register (CTR1) value */
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fa:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004700:	3b01      	subs	r3, #1
 8004702:	051b      	lsls	r3, r3, #20
 8004704:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 8004708:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800470e:	3b01      	subs	r3, #1
 8004710:	011b      	lsls	r3, r3, #4
 8004712:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 8004716:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 8004718:	431a      	orrs	r2, r3
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	601a      	str	r2, [r3, #0]
  /*********************************************************************************** CTR1 register value is updated */


  /* Update CTR2 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register 2 (CTR2) value */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                                                   (pNodeConfig->Init.Request & (DMA_CTR2_REQSEL | DMA_CTR2_SWREQ));
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6859      	ldr	r1, [r3, #4]
 8004726:	f240 237f 	movw	r3, #639	@ 0x27f
 800472a:	400b      	ands	r3, r1
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 800472c:	431a      	orrs	r2, r3
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	605a      	str	r2, [r3, #4]

  /* Check for memory to peripheral transfer */
  if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800473a:	d10c      	bne.n	8004756 <DMA_List_BuildNode+0x9e>
  {
    /* Check for GPDMA */
    if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0320 	and.w	r3, r3, #32
 8004744:	2b00      	cmp	r3, #0
 8004746:	d011      	beq.n	800476c <DMA_List_BuildNode+0xb4>
    {
      pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_DREQ;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	605a      	str	r2, [r3, #4]
 8004754:	e00a      	b.n	800476c <DMA_List_BuildNode+0xb4>
    }
  }
  /* Memory to memory transfer */
  else if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	68db      	ldr	r3, [r3, #12]
 800475a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800475e:	d105      	bne.n	800476c <DMA_List_BuildNode+0xb4>
  {
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_SWREQ;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	605a      	str	r2, [r3, #4]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check if trigger feature is active */
  if (pNodeConfig->TriggerConfig.TriggerPolarity != DMA_TRIG_POLARITY_MASKED)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004770:	2b00      	cmp	r3, #0
 8004772:	d00f      	beq.n	8004794 <DMA_List_BuildNode+0xdc>
  {
    /* Prepare DMA channel transfer register 2 (CTR2) value */
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	685a      	ldr	r2, [r3, #4]
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004780:	4319      	orrs	r1, r3
      ((pNodeConfig->TriggerConfig.TriggerSelection << DMA_CTR2_TRIGSEL_Pos) & DMA_CTR2_TRIGSEL);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004786:	041b      	lsls	r3, r3, #16
 8004788:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 800478c:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 800478e:	431a      	orrs	r2, r3
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	605a      	str	r2, [r3, #4]
  /*********************************************************************************** CTR2 register value is updated */


  /* Update CBR1 register value ***************************************************************************************/
  /* Prepare DMA channel block register 1 (CBR1) value */
  pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (pNodeConfig->DataSize & DMA_CBR1_BNDT);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004798:	b29a      	uxth	r2, r3
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	609a      	str	r2, [r3, #8]

  /* If 2D addressing is supported by the selected DMA channel */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 0302 	and.w	r3, r3, #2
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d04e      	beq.n	8004848 <DMA_List_BuildNode+0x190>
  {
    /* Set the new CBR1 Register value */
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	689a      	ldr	r2, [r3, #8]
      (((pNodeConfig->RepeatBlockConfig.RepeatCount - 1U) << DMA_CBR1_BRC_Pos) & DMA_CBR1_BRC);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047b2:	3b01      	subs	r3, #1
 80047b4:	0419      	lsls	r1, r3, #16
 80047b6:	4b67      	ldr	r3, [pc, #412]	@ (8004954 <DMA_List_BuildNode+0x29c>)
 80047b8:	400b      	ands	r3, r1
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 80047ba:	431a      	orrs	r2, r3
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	609a      	str	r2, [r3, #8]

    /* If the source address offset is negative, set SDEC bit */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	da06      	bge.n	80047d6 <DMA_List_BuildNode+0x11e>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC;
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	609a      	str	r2, [r3, #8]
 80047d4:	e005      	b.n	80047e2 <DMA_List_BuildNode+0x12a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC);
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	609a      	str	r2, [r3, #8]
    }

    /* If the destination address offset is negative, set DDEC bit */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	da06      	bge.n	80047f8 <DMA_List_BuildNode+0x140>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_DDEC;
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	609a      	str	r2, [r3, #8]
 80047f6:	e005      	b.n	8004804 <DMA_List_BuildNode+0x14c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_DDEC);
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	609a      	str	r2, [r3, #8]
    }

    /* If the repeated block source address offset is negative, set BRSEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004808:	2b00      	cmp	r3, #0
 800480a:	da06      	bge.n	800481a <DMA_List_BuildNode+0x162>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRSDEC;
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	609a      	str	r2, [r3, #8]
 8004818:	e005      	b.n	8004826 <DMA_List_BuildNode+0x16e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRSDEC);
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	609a      	str	r2, [r3, #8]
    }

    /* if the repeated block destination address offset is negative, set BRDEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800482a:	2b00      	cmp	r3, #0
 800482c:	da06      	bge.n	800483c <DMA_List_BuildNode+0x184>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRDDEC;
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	609a      	str	r2, [r3, #8]
 800483a:	e005      	b.n	8004848 <DMA_List_BuildNode+0x190>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRDDEC);
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	609a      	str	r2, [r3, #8]
  }
  /*********************************************************************************** CBR1 register value is updated */


  /* Update CSAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = pNodeConfig->SrcAddress;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	60da      	str	r2, [r3, #12]
  /*********************************************************************************** CSAR register value is updated */


  /* Update CDAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pNodeConfig->DstAddress;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	611a      	str	r2, [r3, #16]
  /*********************************************************************************** CDAR register value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0302 	and.w	r3, r3, #2
 8004860:	2b00      	cmp	r3, #0
 8004862:	d059      	beq.n	8004918 <DMA_List_BuildNode+0x260>
  {
    /* Update CTR3 register value *************************************************************************************/
    /* Write new CTR3 Register value : source address offset */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004868:	2b00      	cmp	r3, #0
 800486a:	da09      	bge.n	8004880 <DMA_List_BuildNode+0x1c8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.SrcAddrOffset);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004870:	425b      	negs	r3, r3
 8004872:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CTR3_SAO);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f3c3 020c 	ubfx	r2, r3, #0, #13
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	615a      	str	r2, [r3, #20]
 800487e:	e005      	b.n	800488c <DMA_List_BuildNode+0x1d4>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.SrcAddrOffset & DMA_CTR3_SAO);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004884:	f3c3 020c 	ubfx	r2, r3, #0, #13
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	615a      	str	r2, [r3, #20]
    }

    /* Write new CTR3 Register value : destination address offset */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004890:	2b00      	cmp	r3, #0
 8004892:	da0d      	bge.n	80048b0 <DMA_List_BuildNode+0x1f8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.DestAddrOffset);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004898:	425b      	negs	r3, r3
 800489a:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |= (((uint32_t)blockoffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	695a      	ldr	r2, [r3, #20]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	0419      	lsls	r1, r3, #16
 80048a4:	4b2c      	ldr	r3, [pc, #176]	@ (8004958 <DMA_List_BuildNode+0x2a0>)
 80048a6:	400b      	ands	r3, r1
 80048a8:	431a      	orrs	r2, r3
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	615a      	str	r2, [r3, #20]
 80048ae:	e009      	b.n	80048c4 <DMA_List_BuildNode+0x20c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	695a      	ldr	r2, [r3, #20]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.DestAddrOffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048b8:	0419      	lsls	r1, r3, #16
 80048ba:	4b27      	ldr	r3, [pc, #156]	@ (8004958 <DMA_List_BuildNode+0x2a0>)
 80048bc:	400b      	ands	r3, r1
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 80048be:	431a      	orrs	r2, r3
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CTR3 register value is updated */


    /* Update CBR2 register value *************************************************************************************/
    /* Write new CBR2 Register value : repeated block source address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	da08      	bge.n	80048de <DMA_List_BuildNode+0x226>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048d0:	425b      	negs	r3, r3
 80048d2:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CBR2_BRSAO);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	b29a      	uxth	r2, r3
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	619a      	str	r2, [r3, #24]
 80048dc:	e004      	b.n	80048e8 <DMA_List_BuildNode+0x230>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset & DMA_CBR2_BRSAO);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e2:	b29a      	uxth	r2, r3
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	619a      	str	r2, [r3, #24]
    }

    /* Write new CBR2 Register value : repeated block destination address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	da0b      	bge.n	8004908 <DMA_List_BuildNode+0x250>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048f4:	425b      	negs	r3, r3
 80048f6:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)blockoffset & DMA_CBR2_BRSAO) << DMA_CBR2_BRDAO_Pos);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8004900:	431a      	orrs	r2, r3
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	619a      	str	r2, [r3, #24]
 8004906:	e007      	b.n	8004918 <DMA_List_BuildNode+0x260>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos) & DMA_CBR2_BRDAO);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004910:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8004912:	431a      	orrs	r2, r3
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	619a      	str	r2, [r3, #24]
    /********************************************************************************* CBR2 register value is updated */
  }

  /* Update node information value ************************************************************************************/
  /* Set node information */
  pNode->NodeInfo = pNodeConfig->NodeType;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	621a      	str	r2, [r3, #32]
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d006      	beq.n	800493a <DMA_List_BuildNode+0x282>
  {
    pNode->NodeInfo |= (NODE_CLLR_2D_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	621a      	str	r2, [r3, #32]
  else
  {
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
  }
  /******************************************************************************** Node information value is updated */
}
 8004938:	e005      	b.n	8004946 <DMA_List_BuildNode+0x28e>
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	6a1b      	ldr	r3, [r3, #32]
 800493e:	f443 62a0 	orr.w	r2, r3, #1280	@ 0x500
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	621a      	str	r2, [r3, #32]
}
 8004946:	bf00      	nop
 8004948:	3714      	adds	r7, #20
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	07ff0000 	.word	0x07ff0000
 8004958:	1fff0000 	.word	0x1fff0000

0800495c <DMA_List_GetNodeConfig>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                   DMA_NodeTypeDef const *const pNode)
{
 800495c:	b480      	push	{r7}
 800495e:	b085      	sub	sp, #20
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	6039      	str	r1, [r7, #0]
  uint16_t offset;

  /* Get node information *********************************************************************************************/
  pNodeConfig->NodeType = (pNode->NodeInfo & NODE_TYPE_MASK);
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	6a1b      	ldr	r3, [r3, #32]
 800496a:	b2da      	uxtb	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	601a      	str	r2, [r3, #0]
  /*************************************************************************************** Node type value is updated */


  /* Get CTR1 fields values *******************************************************************************************/
  pNodeConfig->Init.SrcInc                      = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SINC;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0208 	and.w	r2, r3, #8
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	611a      	str	r2, [r3, #16]
  pNodeConfig->Init.DestInc                     = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DINC;
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 2200 	and.w	r2, r3, #524288	@ 0x80000
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	615a      	str	r2, [r3, #20]
  pNodeConfig->Init.SrcDataWidth                = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SDW_LOG2;
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0203 	and.w	r2, r3, #3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	619a      	str	r2, [r3, #24]
  pNodeConfig->Init.DestDataWidth               = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DDW_LOG2;
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	61da      	str	r2, [r3, #28]
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_SBL_1) >> DMA_CTR1_SBL_1_Pos) + 1U;
 80049a4:	091b      	lsrs	r3, r3, #4
 80049a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049aa:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	625a      	str	r2, [r3, #36]	@ 0x24
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_DBL_1) >> DMA_CTR1_DBL_1_Pos) + 1U;
 80049b4:	0d1b      	lsrs	r3, r3, #20
 80049b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049ba:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	629a      	str	r2, [r3, #40]	@ 0x28
  pNodeConfig->Init.TransferAllocatedPort       = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 2240 	and.w	r2, r3, #1073758208	@ 0x40004000
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                  (DMA_CTR1_SAP | DMA_CTR1_DAP);
  pNodeConfig->DataHandlingConfig.DataExchange  = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	4b66      	ldr	r3, [pc, #408]	@ (8004b6c <DMA_List_GetNodeConfig+0x210>)
 80049d2:	4013      	ands	r3, r2
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	6393      	str	r3, [r2, #56]	@ 0x38
                                                  (DMA_CTR1_SBX | DMA_CTR1_DBX | DMA_CTR1_DHX);
  pNodeConfig->DataHandlingConfig.DataAlignment = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_PAM;
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f403 52c0 	and.w	r2, r3, #6144	@ 0x1800
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
  /*********************************************************************************** CTR1 fields values are updated */


  /* Get CTR2 fields values *******************************************************************************************/
  if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_SWREQ) != 0U)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d008      	beq.n	8004a02 <DMA_List_GetNodeConfig+0xa6>
  {
    pNodeConfig->Init.Request   = DMA_REQUEST_SW;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049f6:	605a      	str	r2, [r3, #4]
    pNodeConfig->Init.Direction = DMA_MEMORY_TO_MEMORY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049fe:	60da      	str	r2, [r3, #12]
 8004a00:	e013      	b.n	8004a2a <DMA_List_GetNodeConfig+0xce>
  }
  else
  {
    pNodeConfig->Init.Request   = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_REQSEL;
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	605a      	str	r2, [r3, #4]

    if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_DREQ) != 0U)
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d004      	beq.n	8004a24 <DMA_List_GetNodeConfig+0xc8>
    {
      pNodeConfig->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004a20:	60da      	str	r2, [r3, #12]
 8004a22:	e002      	b.n	8004a2a <DMA_List_GetNodeConfig+0xce>
    }
    else
    {
      pNodeConfig->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	60da      	str	r2, [r3, #12]
    }
  }

  pNodeConfig->Init.BlkHWRequest              = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_BREQ);
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	609a      	str	r2, [r3, #8]
  pNodeConfig->TriggerConfig.TriggerMode      = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGM;
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	641a      	str	r2, [r3, #64]	@ 0x40
  pNodeConfig->TriggerConfig.TriggerPolarity  = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGPOL;
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	645a      	str	r2, [r3, #68]	@ 0x44
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	685b      	ldr	r3, [r3, #4]
                                                 DMA_CTR2_TRIGSEL) >> DMA_CTR2_TRIGSEL_Pos;
 8004a52:	0c1b      	lsrs	r3, r3, #16
 8004a54:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	649a      	str	r2, [r3, #72]	@ 0x48
  pNodeConfig->Init.TransferEventMode         = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TCEM;
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	631a      	str	r2, [r3, #48]	@ 0x30
  /*********************************************************************************** CTR2 fields values are updated */


  /* Get CBR1 fields **************************************************************************************************/
  pNodeConfig->DataSize = pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BNDT;
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	b29a      	uxth	r2, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	669a      	str	r2, [r3, #104]	@ 0x68

  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0302 	and.w	r3, r3, #2
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d008      	beq.n	8004a90 <DMA_List_GetNodeConfig+0x134>
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount =
      ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRC) >> DMA_CBR1_BRC_Pos) + 1U;
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	0c1b      	lsrs	r3, r3, #16
 8004a84:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a88:	1c5a      	adds	r2, r3, #1
    pNodeConfig->RepeatBlockConfig.RepeatCount =
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004a8e:	e002      	b.n	8004a96 <DMA_List_GetNodeConfig+0x13a>
  }
  else
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount = 1U;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  /*********************************************************************************** CBR1 fields values are updated */


  /* Get CSAR field ***************************************************************************************************/
  pNodeConfig->SrcAddress = pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET];
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	68da      	ldr	r2, [r3, #12]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	661a      	str	r2, [r3, #96]	@ 0x60
  /************************************************************************************** CSAR field value is updated */


  /* Get CDAR field ***************************************************************************************************/
  pNodeConfig->DstAddress = pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET];
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	691a      	ldr	r2, [r3, #16]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	665a      	str	r2, [r3, #100]	@ 0x64
  /************************************************************************************** CDAR field value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d04a      	beq.n	8004b48 <DMA_List_GetNodeConfig+0x1ec>
  {
    /* Get CTR3 field *************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_SAO);
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004abc:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset  = (int32_t)offset;
 8004abe:	89fa      	ldrh	r2, [r7, #14]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	651a      	str	r2, [r3, #80]	@ 0x50

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_DAO) >> DMA_CTR3_DAO_Pos);
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	695b      	ldr	r3, [r3, #20]
 8004ac8:	0c1b      	lsrs	r3, r3, #16
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004ad0:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.DestAddrOffset = (int32_t)offset;
 8004ad2:	89fa      	ldrh	r2, [r7, #14]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	655a      	str	r2, [r3, #84]	@ 0x54

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d004      	beq.n	8004aee <DMA_List_GetNodeConfig+0x192>
    {
      pNodeConfig->RepeatBlockConfig.SrcAddrOffset *= (-1);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ae8:	425a      	negs	r2, r3
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_DDEC) != 0U)
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d004      	beq.n	8004b04 <DMA_List_GetNodeConfig+0x1a8>
    {
      pNodeConfig->RepeatBlockConfig.DestAddrOffset *= (-1);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004afe:	425a      	negs	r2, r3
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /************************************************************************************ CTR3 field value is updated */


    /* Get CBR2 fields ************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRSAO);
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset = (int32_t)offset;
 8004b0a:	89fa      	ldrh	r2, [r7, #14]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	659a      	str	r2, [r3, #88]	@ 0x58

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRDAO) >> DMA_CBR2_BRDAO_Pos);
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	699b      	ldr	r3, [r3, #24]
 8004b14:	0c1b      	lsrs	r3, r3, #16
 8004b16:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = (int32_t)offset;
 8004b18:	89fa      	ldrh	r2, [r7, #14]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	65da      	str	r2, [r3, #92]	@ 0x5c

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRSDEC) != 0U)
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d004      	beq.n	8004b34 <DMA_List_GetNodeConfig+0x1d8>
    {
      pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset *= (-1);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b2e:	425a      	negs	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRDDEC) != 0U)
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	da11      	bge.n	8004b60 <DMA_List_GetNodeConfig+0x204>
    {
      pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset *= (-1);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b40:	425a      	negs	r2, r3
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Get CBR2 fields ************************************************************************************************/
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
    /************************************************************************************ CBR2 field value is updated */
  }
}
 8004b46:	e00b      	b.n	8004b60 <DMA_List_GetNodeConfig+0x204>
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset     = 0;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	651a      	str	r2, [r3, #80]	@ 0x50
    pNodeConfig->RepeatBlockConfig.DestAddrOffset    = 0;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	655a      	str	r2, [r3, #84]	@ 0x54
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	659a      	str	r2, [r3, #88]	@ 0x58
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004b60:	bf00      	nop
 8004b62:	3714      	adds	r7, #20
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr
 8004b6c:	0c002000 	.word	0x0c002000

08004b70 <DMA_List_CheckNodesBaseAddresses>:
#else
static uint32_t DMA_List_CheckNodesBaseAddresses(DMA_NodeTypeDef const *const pNode1,
                                                 DMA_NodeTypeDef const *const pNode2,
                                                 DMA_NodeTypeDef const *const pNode3)
#endif /* __GNUC__ && !__CC_ARM */
{
 8004b70:	b480      	push	{r7}
 8004b72:	b087      	sub	sp, #28
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
  uint32_t temp = (((uint32_t)pNode1 | (uint32_t)pNode2 | (uint32_t)pNode3) & DMA_CLBAR_LBA);
 8004b7c:	68fa      	ldr	r2, [r7, #12]
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	431a      	orrs	r2, r3
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	0c1b      	lsrs	r3, r3, #16
 8004b88:	041b      	lsls	r3, r3, #16
 8004b8a:	613b      	str	r3, [r7, #16]
  uint32_t ref  = 0U;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	617b      	str	r3, [r7, #20]

  /* Check node 1 address */
  if ((uint32_t)pNode1 != 0U)
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d002      	beq.n	8004b9c <DMA_List_CheckNodesBaseAddresses+0x2c>
  {
    ref = (uint32_t)pNode1;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	617b      	str	r3, [r7, #20]
 8004b9a:	e00a      	b.n	8004bb2 <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 2 address */
  else if ((uint32_t)pNode2 != 0U)
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d002      	beq.n	8004ba8 <DMA_List_CheckNodesBaseAddresses+0x38>
  {
    ref = (uint32_t)pNode2;
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	617b      	str	r3, [r7, #20]
 8004ba6:	e004      	b.n	8004bb2 <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 3 address */
  else if ((uint32_t)pNode3 != 0U)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d001      	beq.n	8004bb2 <DMA_List_CheckNodesBaseAddresses+0x42>
  {
    ref = (uint32_t)pNode3;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check addresses compatibility */
  if (temp != ((uint32_t)ref & DMA_CLBAR_LBA))
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	0c1b      	lsrs	r3, r3, #16
 8004bb6:	041b      	lsls	r3, r3, #16
 8004bb8:	693a      	ldr	r2, [r7, #16]
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	d001      	beq.n	8004bc2 <DMA_List_CheckNodesBaseAddresses+0x52>
  {
    return 1U;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e000      	b.n	8004bc4 <DMA_List_CheckNodesBaseAddresses+0x54>
  }

  return 0U;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	371c      	adds	r7, #28
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr

08004bd0 <DMA_List_CheckNodesTypes>:
  * @retval Return 0 when nodes types are compatible, otherwise nodes types are not compatible.
  */
static uint32_t DMA_List_CheckNodesTypes(DMA_NodeTypeDef const *const pNode1,
                                         DMA_NodeTypeDef const *const pNode2,
                                         DMA_NodeTypeDef const *const pNode3)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b087      	sub	sp, #28
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	60f8      	str	r0, [r7, #12]
 8004bd8:	60b9      	str	r1, [r7, #8]
 8004bda:	607a      	str	r2, [r7, #4]
  uint32_t ref = 0U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	617b      	str	r3, [r7, #20]

  /* Check node 1 parameter */
  if (pNode1 != NULL)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d004      	beq.n	8004bf0 <DMA_List_CheckNodesTypes+0x20>
  {
    ref = pNode1->NodeInfo & NODE_TYPE_MASK;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	617b      	str	r3, [r7, #20]
 8004bee:	e00e      	b.n	8004c0e <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 2 parameter */
  else if (pNode2 != NULL)
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d004      	beq.n	8004c00 <DMA_List_CheckNodesTypes+0x30>
  {
    ref = pNode2->NodeInfo & NODE_TYPE_MASK;
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	6a1b      	ldr	r3, [r3, #32]
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	617b      	str	r3, [r7, #20]
 8004bfe:	e006      	b.n	8004c0e <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 3 parameter */
  else if (pNode3 != NULL)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d003      	beq.n	8004c0e <DMA_List_CheckNodesTypes+0x3e>
  {
    ref = pNode3->NodeInfo & NODE_TYPE_MASK;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check node 2 parameter */
  if (pNode2 != NULL)
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d007      	beq.n	8004c24 <DMA_List_CheckNodesTypes+0x54>
  {
    /* Check node type compatibility */
    if (ref != (pNode2->NodeInfo & NODE_TYPE_MASK))
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	6a1b      	ldr	r3, [r3, #32]
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	697a      	ldr	r2, [r7, #20]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d001      	beq.n	8004c24 <DMA_List_CheckNodesTypes+0x54>
    {
      return 2U;
 8004c20:	2302      	movs	r3, #2
 8004c22:	e00b      	b.n	8004c3c <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  /* Check node 3 parameter */
  if (pNode3 != NULL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d007      	beq.n	8004c3a <DMA_List_CheckNodesTypes+0x6a>
  {
    /* Check node type compatibility */
    if (ref != (pNode3->NodeInfo & NODE_TYPE_MASK))
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a1b      	ldr	r3, [r3, #32]
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	697a      	ldr	r2, [r7, #20]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d001      	beq.n	8004c3a <DMA_List_CheckNodesTypes+0x6a>
    {
      return 3U;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e000      	b.n	8004c3c <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  return 0U;
 8004c3a:	2300      	movs	r3, #0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	371c      	adds	r7, #28
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b085      	sub	sp, #20
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	f003 0302 	and.w	r3, r3, #2
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d00c      	beq.n	8004c7a <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d002      	beq.n	8004c6c <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	4a0d      	ldr	r2, [pc, #52]	@ (8004ca0 <DMA_List_GetCLLRNodeInfo+0x58>)
 8004c6a:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d00f      	beq.n	8004c92 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2207      	movs	r2, #7
 8004c76:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8004c78:	e00b      	b.n	8004c92 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d002      	beq.n	8004c86 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	4a08      	ldr	r2, [pc, #32]	@ (8004ca4 <DMA_List_GetCLLRNodeInfo+0x5c>)
 8004c84:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d002      	beq.n	8004c92 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2205      	movs	r2, #5
 8004c90:	601a      	str	r2, [r3, #0]
}
 8004c92:	bf00      	nop
 8004c94:	3714      	adds	r7, #20
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	fe010000 	.word	0xfe010000
 8004ca4:	f8010000 	.word	0xf8010000

08004ca8 <DMA_List_FindNode>:
  * @retval Return 0 when node is found in selected queue, otherwise node is not found.
  */
static uint32_t DMA_List_FindNode(DMA_QListTypeDef const *const pQList,
                                  DMA_NodeTypeDef const *const pNode,
                                  DMA_NodeInQInfoTypeDef *const NodeInfo)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b089      	sub	sp, #36	@ 0x24
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
  uint32_t node_idx = 0U;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	61fb      	str	r3, [r7, #28]
  uint32_t currentnode_address  = 0U;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	61bb      	str	r3, [r7, #24]
  uint32_t previousnode_address  = 0U;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	617b      	str	r3, [r7, #20]
  uint32_t cllr_offset = NodeInfo->cllr_offset;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	613b      	str	r3, [r7, #16]

  /* Find last node in queue */
  if (pNode ==  NULL)
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d142      	bne.n	8004d52 <DMA_List_FindNode+0xaa>
  {
    /* Check that previous node is linked to the selected queue */
    while (node_idx < pQList->NodeNumber)
 8004ccc:	e01d      	b.n	8004d0a <DMA_List_FindNode+0x62>
    {
      /* Get head node address */
      if (node_idx == 0U)
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d107      	bne.n	8004ce4 <DMA_List_FindNode+0x3c>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	461a      	mov	r2, r3
 8004cda:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004cde:	4013      	ands	r3, r2
 8004ce0:	61bb      	str	r3, [r7, #24]
 8004ce2:	e00f      	b.n	8004d04 <DMA_List_FindNode+0x5c>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 8004ce4:	69bb      	ldr	r3, [r7, #24]
 8004ce6:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	0c1b      	lsrs	r3, r3, #16
 8004cee:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 8004cf0:	69ba      	ldr	r2, [r7, #24]
 8004cf2:	4413      	add	r3, r2
 8004cf4:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 8004cfc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004d00:	4013      	ands	r3, r2
 8004d02:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	3301      	adds	r3, #1
 8004d08:	61fb      	str	r3, [r7, #28]
    while (node_idx < pQList->NodeNumber)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	69fa      	ldr	r2, [r7, #28]
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d3dc      	bcc.n	8004cce <DMA_List_FindNode+0x26>
 8004d14:	e029      	b.n	8004d6a <DMA_List_FindNode+0xc2>
  {
    /* Check that previous node is linked to the selected queue */
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
    {
      /* Get head node address */
      if (node_idx == 0U)
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d107      	bne.n	8004d2c <DMA_List_FindNode+0x84>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	461a      	mov	r2, r3
 8004d22:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004d26:	4013      	ands	r3, r2
 8004d28:	61bb      	str	r3, [r7, #24]
 8004d2a:	e00f      	b.n	8004d4c <DMA_List_FindNode+0xa4>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 8004d2c:	69bb      	ldr	r3, [r7, #24]
 8004d2e:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	0c1b      	lsrs	r3, r3, #16
 8004d36:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 8004d38:	69ba      	ldr	r2, [r7, #24]
 8004d3a:	4413      	add	r3, r2
 8004d3c:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 8004d44:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004d48:	4013      	ands	r3, r2
 8004d4a:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	3301      	adds	r3, #1
 8004d50:	61fb      	str	r3, [r7, #28]
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	69fa      	ldr	r2, [r7, #28]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d206      	bcs.n	8004d6a <DMA_List_FindNode+0xc2>
 8004d5c:	68ba      	ldr	r2, [r7, #8]
 8004d5e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004d62:	4013      	ands	r3, r2
 8004d64:	69ba      	ldr	r2, [r7, #24]
 8004d66:	429a      	cmp	r2, r3
 8004d68:	d1d5      	bne.n	8004d16 <DMA_List_FindNode+0x6e>
    }
  }

  /* Check stored address */
  if (pNode != NULL)
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d008      	beq.n	8004d82 <DMA_List_FindNode+0xda>
  {
    if (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA))
 8004d70:	68ba      	ldr	r2, [r7, #8]
 8004d72:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004d76:	4013      	ands	r3, r2
 8004d78:	69ba      	ldr	r2, [r7, #24]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d001      	beq.n	8004d82 <DMA_List_FindNode+0xda>
    {
      return 1U;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e02b      	b.n	8004dda <DMA_List_FindNode+0x132>
    }
  }

  /* Update current node position */
  NodeInfo->currentnode_pos = node_idx;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	69fa      	ldr	r2, [r7, #28]
 8004d86:	609a      	str	r2, [r3, #8]

  /* Update previous node address */
  NodeInfo->previousnode_addr = previousnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	0c1b      	lsrs	r3, r3, #16
 8004d8e:	041b      	lsls	r3, r3, #16
 8004d90:	697a      	ldr	r2, [r7, #20]
 8004d92:	431a      	orrs	r2, r3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	605a      	str	r2, [r3, #4]

  /* Update current node address */
  NodeInfo->currentnode_addr = currentnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	0c1b      	lsrs	r3, r3, #16
 8004d9e:	041b      	lsls	r3, r3, #16
 8004da0:	69ba      	ldr	r2, [r7, #24]
 8004da2:	431a      	orrs	r2, r3
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	60da      	str	r2, [r3, #12]

  /* Update next node address */
  if (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] != 0U)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	461a      	mov	r2, r3
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d00f      	beq.n	8004dd8 <DMA_List_FindNode+0x130>
  {
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dc4:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 8004dc8:	401a      	ands	r2, r3
                               DMA_CLLR_LA) | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	0c1b      	lsrs	r3, r3, #16
 8004dd0:	041b      	lsls	r3, r3, #16
 8004dd2:	431a      	orrs	r2, r3
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	611a      	str	r2, [r3, #16]
  }

  return 0U;
 8004dd8:	2300      	movs	r3, #0
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3724      	adds	r7, #36	@ 0x24
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr
	...

08004de8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b089      	sub	sp, #36	@ 0x24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8004df2:	2300      	movs	r3, #0
 8004df4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004dfa:	e1c2      	b.n	8005182 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	2101      	movs	r1, #1
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	fa01 f303 	lsl.w	r3, r1, r3
 8004e08:	4013      	ands	r3, r2
 8004e0a:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	f000 81b2 	beq.w	800517c <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	4a55      	ldr	r2, [pc, #340]	@ (8004f70 <HAL_GPIO_Init+0x188>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d15d      	bne.n	8004edc <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8004e26:	2201      	movs	r2, #1
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2e:	43db      	mvns	r3, r3
 8004e30:	69fa      	ldr	r2, [r7, #28]
 8004e32:	4013      	ands	r3, r2
 8004e34:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	f003 0201 	and.w	r2, r3, #1
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	fa02 f303 	lsl.w	r3, r2, r3
 8004e44:	69fa      	ldr	r2, [r7, #28]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	69fa      	ldr	r2, [r7, #28]
 8004e4e:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8004e50:	4a48      	ldr	r2, [pc, #288]	@ (8004f74 <HAL_GPIO_Init+0x18c>)
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004e58:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8004e5a:	4a46      	ldr	r2, [pc, #280]	@ (8004f74 <HAL_GPIO_Init+0x18c>)
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	00db      	lsls	r3, r3, #3
 8004e60:	4413      	add	r3, r2
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	08da      	lsrs	r2, r3, #3
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	3208      	adds	r2, #8
 8004e6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e72:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	f003 0307 	and.w	r3, r3, #7
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	220f      	movs	r2, #15
 8004e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e82:	43db      	mvns	r3, r3
 8004e84:	69fa      	ldr	r2, [r7, #28]
 8004e86:	4013      	ands	r3, r2
 8004e88:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	f003 0307 	and.w	r3, r3, #7
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	220b      	movs	r2, #11
 8004e94:	fa02 f303 	lsl.w	r3, r2, r3
 8004e98:	69fa      	ldr	r2, [r7, #28]
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	08da      	lsrs	r2, r3, #3
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	3208      	adds	r2, #8
 8004ea6:	69f9      	ldr	r1, [r7, #28]
 8004ea8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	005b      	lsls	r3, r3, #1
 8004eb6:	2203      	movs	r2, #3
 8004eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ebc:	43db      	mvns	r3, r3
 8004ebe:	69fa      	ldr	r2, [r7, #28]
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	005b      	lsls	r3, r3, #1
 8004ec8:	2202      	movs	r2, #2
 8004eca:	fa02 f303 	lsl.w	r3, r2, r3
 8004ece:	69fa      	ldr	r2, [r7, #28]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	69fa      	ldr	r2, [r7, #28]
 8004ed8:	601a      	str	r2, [r3, #0]
 8004eda:	e067      	b.n	8004fac <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d003      	beq.n	8004eec <HAL_GPIO_Init+0x104>
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	2b12      	cmp	r3, #18
 8004eea:	d145      	bne.n	8004f78 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	08da      	lsrs	r2, r3, #3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	3208      	adds	r2, #8
 8004ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ef8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	f003 0307 	and.w	r3, r3, #7
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	220f      	movs	r2, #15
 8004f04:	fa02 f303 	lsl.w	r3, r2, r3
 8004f08:	43db      	mvns	r3, r3
 8004f0a:	69fa      	ldr	r2, [r7, #28]
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	f003 020f 	and.w	r2, r3, #15
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	f003 0307 	and.w	r3, r3, #7
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	fa02 f303 	lsl.w	r3, r2, r3
 8004f24:	69fa      	ldr	r2, [r7, #28]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	08da      	lsrs	r2, r3, #3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	3208      	adds	r2, #8
 8004f32:	69f9      	ldr	r1, [r7, #28]
 8004f34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8004f3e:	69bb      	ldr	r3, [r7, #24]
 8004f40:	005b      	lsls	r3, r3, #1
 8004f42:	2203      	movs	r2, #3
 8004f44:	fa02 f303 	lsl.w	r3, r2, r3
 8004f48:	43db      	mvns	r3, r3
 8004f4a:	69fa      	ldr	r2, [r7, #28]
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f003 0203 	and.w	r2, r3, #3
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	005b      	lsls	r3, r3, #1
 8004f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f60:	69fa      	ldr	r2, [r7, #28]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	69fa      	ldr	r2, [r7, #28]
 8004f6a:	601a      	str	r2, [r3, #0]
 8004f6c:	e01e      	b.n	8004fac <HAL_GPIO_Init+0x1c4>
 8004f6e:	bf00      	nop
 8004f70:	46020000 	.word	0x46020000
 8004f74:	0800768c 	.word	0x0800768c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	005b      	lsls	r3, r3, #1
 8004f82:	2203      	movs	r2, #3
 8004f84:	fa02 f303 	lsl.w	r3, r2, r3
 8004f88:	43db      	mvns	r3, r3
 8004f8a:	69fa      	ldr	r2, [r7, #28]
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f003 0203 	and.w	r2, r3, #3
 8004f98:	69bb      	ldr	r3, [r7, #24]
 8004f9a:	005b      	lsls	r3, r3, #1
 8004f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa0:	69fa      	ldr	r2, [r7, #28]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	69fa      	ldr	r2, [r7, #28]
 8004faa:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d00b      	beq.n	8004fcc <HAL_GPIO_Init+0x1e4>
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	2b02      	cmp	r3, #2
 8004fba:	d007      	beq.n	8004fcc <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004fc0:	2b11      	cmp	r3, #17
 8004fc2:	d003      	beq.n	8004fcc <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	2b12      	cmp	r3, #18
 8004fca:	d130      	bne.n	800502e <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	005b      	lsls	r3, r3, #1
 8004fd6:	2203      	movs	r2, #3
 8004fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fdc:	43db      	mvns	r3, r3
 8004fde:	69fa      	ldr	r2, [r7, #28]
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	68da      	ldr	r2, [r3, #12]
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	005b      	lsls	r3, r3, #1
 8004fec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff0:	69fa      	ldr	r2, [r7, #28]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	69fa      	ldr	r2, [r7, #28]
 8004ffa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8005002:	2201      	movs	r2, #1
 8005004:	69bb      	ldr	r3, [r7, #24]
 8005006:	fa02 f303 	lsl.w	r3, r2, r3
 800500a:	43db      	mvns	r3, r3
 800500c:	69fa      	ldr	r2, [r7, #28]
 800500e:	4013      	ands	r3, r2
 8005010:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	091b      	lsrs	r3, r3, #4
 8005018:	f003 0201 	and.w	r2, r3, #1
 800501c:	69bb      	ldr	r3, [r7, #24]
 800501e:	fa02 f303 	lsl.w	r3, r2, r3
 8005022:	69fa      	ldr	r2, [r7, #28]
 8005024:	4313      	orrs	r3, r2
 8005026:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	69fa      	ldr	r2, [r7, #28]
 800502c:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	2b03      	cmp	r3, #3
 8005034:	d107      	bne.n	8005046 <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 800503a:	2b03      	cmp	r3, #3
 800503c:	d11b      	bne.n	8005076 <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	2b01      	cmp	r3, #1
 8005044:	d017      	beq.n	8005076 <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800504c:	69bb      	ldr	r3, [r7, #24]
 800504e:	005b      	lsls	r3, r3, #1
 8005050:	2203      	movs	r2, #3
 8005052:	fa02 f303 	lsl.w	r3, r2, r3
 8005056:	43db      	mvns	r3, r3
 8005058:	69fa      	ldr	r2, [r7, #28]
 800505a:	4013      	ands	r3, r2
 800505c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	689a      	ldr	r2, [r3, #8]
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	005b      	lsls	r3, r3, #1
 8005066:	fa02 f303 	lsl.w	r3, r2, r3
 800506a:	69fa      	ldr	r2, [r7, #28]
 800506c:	4313      	orrs	r3, r2
 800506e:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	69fa      	ldr	r2, [r7, #28]
 8005074:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d07c      	beq.n	800517c <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8005082:	4a47      	ldr	r2, [pc, #284]	@ (80051a0 <HAL_GPIO_Init+0x3b8>)
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	089b      	lsrs	r3, r3, #2
 8005088:	3318      	adds	r3, #24
 800508a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800508e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	f003 0303 	and.w	r3, r3, #3
 8005096:	00db      	lsls	r3, r3, #3
 8005098:	220f      	movs	r2, #15
 800509a:	fa02 f303 	lsl.w	r3, r2, r3
 800509e:	43db      	mvns	r3, r3
 80050a0:	69fa      	ldr	r2, [r7, #28]
 80050a2:	4013      	ands	r3, r2
 80050a4:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	0a9a      	lsrs	r2, r3, #10
 80050aa:	4b3e      	ldr	r3, [pc, #248]	@ (80051a4 <HAL_GPIO_Init+0x3bc>)
 80050ac:	4013      	ands	r3, r2
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	f002 0203 	and.w	r2, r2, #3
 80050b4:	00d2      	lsls	r2, r2, #3
 80050b6:	4093      	lsls	r3, r2
 80050b8:	69fa      	ldr	r2, [r7, #28]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80050be:	4938      	ldr	r1, [pc, #224]	@ (80051a0 <HAL_GPIO_Init+0x3b8>)
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	089b      	lsrs	r3, r3, #2
 80050c4:	3318      	adds	r3, #24
 80050c6:	69fa      	ldr	r2, [r7, #28]
 80050c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80050cc:	4b34      	ldr	r3, [pc, #208]	@ (80051a0 <HAL_GPIO_Init+0x3b8>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	43db      	mvns	r3, r3
 80050d6:	69fa      	ldr	r2, [r7, #28]
 80050d8:	4013      	ands	r3, r2
 80050da:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d003      	beq.n	80050f0 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 80050e8:	69fa      	ldr	r2, [r7, #28]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80050f0:	4a2b      	ldr	r2, [pc, #172]	@ (80051a0 <HAL_GPIO_Init+0x3b8>)
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80050f6:	4b2a      	ldr	r3, [pc, #168]	@ (80051a0 <HAL_GPIO_Init+0x3b8>)
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	43db      	mvns	r3, r3
 8005100:	69fa      	ldr	r2, [r7, #28]
 8005102:	4013      	ands	r3, r2
 8005104:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800510e:	2b00      	cmp	r3, #0
 8005110:	d003      	beq.n	800511a <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8005112:	69fa      	ldr	r2, [r7, #28]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	4313      	orrs	r3, r2
 8005118:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 800511a:	4a21      	ldr	r2, [pc, #132]	@ (80051a0 <HAL_GPIO_Init+0x3b8>)
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8005120:	4b1f      	ldr	r3, [pc, #124]	@ (80051a0 <HAL_GPIO_Init+0x3b8>)
 8005122:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005126:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	43db      	mvns	r3, r3
 800512c:	69fa      	ldr	r2, [r7, #28]
 800512e:	4013      	ands	r3, r2
 8005130:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d003      	beq.n	8005146 <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 800513e:	69fa      	ldr	r2, [r7, #28]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	4313      	orrs	r3, r2
 8005144:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8005146:	4a16      	ldr	r2, [pc, #88]	@ (80051a0 <HAL_GPIO_Init+0x3b8>)
 8005148:	69fb      	ldr	r3, [r7, #28]
 800514a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800514e:	4b14      	ldr	r3, [pc, #80]	@ (80051a0 <HAL_GPIO_Init+0x3b8>)
 8005150:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005154:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	43db      	mvns	r3, r3
 800515a:	69fa      	ldr	r2, [r7, #28]
 800515c:	4013      	ands	r3, r2
 800515e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d003      	beq.n	8005174 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 800516c:	69fa      	ldr	r2, [r7, #28]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	4313      	orrs	r3, r2
 8005172:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8005174:	4a0a      	ldr	r2, [pc, #40]	@ (80051a0 <HAL_GPIO_Init+0x3b8>)
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	3301      	adds	r3, #1
 8005180:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	fa22 f303 	lsr.w	r3, r2, r3
 800518c:	2b00      	cmp	r3, #0
 800518e:	f47f ae35 	bne.w	8004dfc <HAL_GPIO_Init+0x14>
  }
}
 8005192:	bf00      	nop
 8005194:	bf00      	nop
 8005196:	3724      	adds	r7, #36	@ 0x24
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr
 80051a0:	46022000 	.word	0x46022000
 80051a4:	002f7f7f 	.word	0x002f7f7f

080051a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	460b      	mov	r3, r1
 80051b2:	807b      	strh	r3, [r7, #2]
 80051b4:	4613      	mov	r3, r2
 80051b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80051b8:	787b      	ldrb	r3, [r7, #1]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d003      	beq.n	80051c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80051be:	887a      	ldrh	r2, [r7, #2]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 80051c4:	e002      	b.n	80051cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 80051c6:	887a      	ldrh	r2, [r7, #2]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80051cc:	bf00      	nop
 80051ce:	370c      	adds	r7, #12
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 80051d8:	b480      	push	{r7}
 80051da:	b085      	sub	sp, #20
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051e0:	2300      	movs	r3, #0
 80051e2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80051e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005214 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0301 	and.w	r3, r3, #1
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d002      	beq.n	80051f6 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	73fb      	strb	r3, [r7, #15]
 80051f4:	e007      	b.n	8005206 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80051f6:	4b07      	ldr	r3, [pc, #28]	@ (8005214 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f023 0204 	bic.w	r2, r3, #4
 80051fe:	4905      	ldr	r1, [pc, #20]	@ (8005214 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4313      	orrs	r3, r2
 8005204:	600b      	str	r3, [r1, #0]
  }

  return status;
 8005206:	7bfb      	ldrb	r3, [r7, #15]
}
 8005208:	4618      	mov	r0, r3
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr
 8005214:	40030400 	.word	0x40030400

08005218 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8005218:	b480      	push	{r7}
 800521a:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 800521c:	4b05      	ldr	r3, [pc, #20]	@ (8005234 <HAL_ICACHE_Enable+0x1c>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a04      	ldr	r2, [pc, #16]	@ (8005234 <HAL_ICACHE_Enable+0x1c>)
 8005222:	f043 0301 	orr.w	r3, r3, #1
 8005226:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005228:	2300      	movs	r3, #0
}
 800522a:	4618      	mov	r0, r3
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr
 8005234:	40030400 	.word	0x40030400

08005238 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005238:	b480      	push	{r7}
 800523a:	b085      	sub	sp, #20
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8005240:	4b39      	ldr	r3, [pc, #228]	@ (8005328 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005242:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005244:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005248:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800524a:	68ba      	ldr	r2, [r7, #8]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	429a      	cmp	r2, r3
 8005250:	d10b      	bne.n	800526a <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005258:	d905      	bls.n	8005266 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800525a:	4b33      	ldr	r3, [pc, #204]	@ (8005328 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	4a32      	ldr	r2, [pc, #200]	@ (8005328 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005260:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005264:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8005266:	2300      	movs	r3, #0
 8005268:	e057      	b.n	800531a <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005270:	d90a      	bls.n	8005288 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8005272:	4b2d      	ldr	r3, [pc, #180]	@ (8005328 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005274:	68db      	ldr	r3, [r3, #12]
 8005276:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4313      	orrs	r3, r2
 800527e:	4a2a      	ldr	r2, [pc, #168]	@ (8005328 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005280:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005284:	60d3      	str	r3, [r2, #12]
 8005286:	e007      	b.n	8005298 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8005288:	4b27      	ldr	r3, [pc, #156]	@ (8005328 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005290:	4925      	ldr	r1, [pc, #148]	@ (8005328 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4313      	orrs	r3, r2
 8005296:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8005298:	4b24      	ldr	r3, [pc, #144]	@ (800532c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a24      	ldr	r2, [pc, #144]	@ (8005330 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800529e:	fba2 2303 	umull	r2, r3, r2, r3
 80052a2:	099b      	lsrs	r3, r3, #6
 80052a4:	2232      	movs	r2, #50	@ 0x32
 80052a6:	fb02 f303 	mul.w	r3, r2, r3
 80052aa:	4a21      	ldr	r2, [pc, #132]	@ (8005330 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80052ac:	fba2 2303 	umull	r2, r3, r2, r3
 80052b0:	099b      	lsrs	r3, r3, #6
 80052b2:	3301      	adds	r3, #1
 80052b4:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80052b6:	e002      	b.n	80052be <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	3b01      	subs	r3, #1
 80052bc:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80052be:	4b1a      	ldr	r3, [pc, #104]	@ (8005328 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d102      	bne.n	80052d0 <HAL_PWREx_ControlVoltageScaling+0x98>
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d1f3      	bne.n	80052b8 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d01b      	beq.n	800530e <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80052d6:	4b15      	ldr	r3, [pc, #84]	@ (800532c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a15      	ldr	r2, [pc, #84]	@ (8005330 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80052dc:	fba2 2303 	umull	r2, r3, r2, r3
 80052e0:	099b      	lsrs	r3, r3, #6
 80052e2:	2232      	movs	r2, #50	@ 0x32
 80052e4:	fb02 f303 	mul.w	r3, r2, r3
 80052e8:	4a11      	ldr	r2, [pc, #68]	@ (8005330 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80052ea:	fba2 2303 	umull	r2, r3, r2, r3
 80052ee:	099b      	lsrs	r3, r3, #6
 80052f0:	3301      	adds	r3, #1
 80052f2:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80052f4:	e002      	b.n	80052fc <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	3b01      	subs	r3, #1
 80052fa:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80052fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005328 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80052fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005300:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d102      	bne.n	800530e <HAL_PWREx_ControlVoltageScaling+0xd6>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1f3      	bne.n	80052f6 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d101      	bne.n	8005318 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8005314:	2303      	movs	r3, #3
 8005316:	e000      	b.n	800531a <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8005318:	2300      	movs	r3, #0
}
 800531a:	4618      	mov	r0, r3
 800531c:	3714      	adds	r7, #20
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr
 8005326:	bf00      	nop
 8005328:	46020800 	.word	0x46020800
 800532c:	20000000 	.word	0x20000000
 8005330:	10624dd3 	.word	0x10624dd3

08005334 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005334:	b480      	push	{r7}
 8005336:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8005338:	4b04      	ldr	r3, [pc, #16]	@ (800534c <HAL_PWREx_GetVoltageRange+0x18>)
 800533a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800533c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8005340:	4618      	mov	r0, r3
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr
 800534a:	bf00      	nop
 800534c:	46020800 	.word	0x46020800

08005350 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8005350:	b480      	push	{r7}
 8005352:	b085      	sub	sp, #20
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8005358:	4b22      	ldr	r3, [pc, #136]	@ (80053e4 <HAL_PWREx_ConfigSupply+0x94>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a22      	ldr	r2, [pc, #136]	@ (80053e8 <HAL_PWREx_ConfigSupply+0x98>)
 800535e:	fba2 2303 	umull	r2, r3, r2, r3
 8005362:	099b      	lsrs	r3, r3, #6
 8005364:	2232      	movs	r2, #50	@ 0x32
 8005366:	fb02 f303 	mul.w	r3, r2, r3
 800536a:	4a1f      	ldr	r2, [pc, #124]	@ (80053e8 <HAL_PWREx_ConfigSupply+0x98>)
 800536c:	fba2 2303 	umull	r2, r3, r2, r3
 8005370:	099b      	lsrs	r3, r3, #6
 8005372:	3301      	adds	r3, #1
 8005374:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d113      	bne.n	80053a4 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800537c:	4b1b      	ldr	r3, [pc, #108]	@ (80053ec <HAL_PWREx_ConfigSupply+0x9c>)
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	4a1a      	ldr	r2, [pc, #104]	@ (80053ec <HAL_PWREx_ConfigSupply+0x9c>)
 8005382:	f023 0302 	bic.w	r3, r3, #2
 8005386:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005388:	e002      	b.n	8005390 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	3b01      	subs	r3, #1
 800538e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005390:	4b16      	ldr	r3, [pc, #88]	@ (80053ec <HAL_PWREx_ConfigSupply+0x9c>)
 8005392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005394:	f003 0302 	and.w	r3, r3, #2
 8005398:	2b02      	cmp	r3, #2
 800539a:	d116      	bne.n	80053ca <HAL_PWREx_ConfigSupply+0x7a>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d1f3      	bne.n	800538a <HAL_PWREx_ConfigSupply+0x3a>
 80053a2:	e012      	b.n	80053ca <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80053a4:	4b11      	ldr	r3, [pc, #68]	@ (80053ec <HAL_PWREx_ConfigSupply+0x9c>)
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	4a10      	ldr	r2, [pc, #64]	@ (80053ec <HAL_PWREx_ConfigSupply+0x9c>)
 80053aa:	f043 0302 	orr.w	r3, r3, #2
 80053ae:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80053b0:	e002      	b.n	80053b8 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	3b01      	subs	r3, #1
 80053b6:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80053b8:	4b0c      	ldr	r3, [pc, #48]	@ (80053ec <HAL_PWREx_ConfigSupply+0x9c>)
 80053ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053bc:	f003 0302 	and.w	r3, r3, #2
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d102      	bne.n	80053ca <HAL_PWREx_ConfigSupply+0x7a>
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d1f3      	bne.n	80053b2 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d101      	bne.n	80053d4 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 80053d0:	2303      	movs	r3, #3
 80053d2:	e000      	b.n	80053d6 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3714      	adds	r7, #20
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	20000000 	.word	0x20000000
 80053e8:	10624dd3 	.word	0x10624dd3
 80053ec:	46020800 	.word	0x46020800

080053f0 <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 80053f0:	b480      	push	{r7}
 80053f2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 80053f4:	4b05      	ldr	r3, [pc, #20]	@ (800540c <HAL_PWREx_EnableVddA+0x1c>)
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	4a04      	ldr	r2, [pc, #16]	@ (800540c <HAL_PWREx_EnableVddA+0x1c>)
 80053fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80053fe:	6113      	str	r3, [r2, #16]
}
 8005400:	bf00      	nop
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	46020800 	.word	0x46020800

08005410 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b08e      	sub	sp, #56	@ 0x38
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8005418:	2300      	movs	r3, #0
 800541a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d102      	bne.n	800542a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	f000 bec8 	b.w	80061ba <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800542a:	4b99      	ldr	r3, [pc, #612]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800542c:	69db      	ldr	r3, [r3, #28]
 800542e:	f003 030c 	and.w	r3, r3, #12
 8005432:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005434:	4b96      	ldr	r3, [pc, #600]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005438:	f003 0303 	and.w	r3, r3, #3
 800543c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0310 	and.w	r3, r3, #16
 8005446:	2b00      	cmp	r3, #0
 8005448:	f000 816c 	beq.w	8005724 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800544c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800544e:	2b00      	cmp	r3, #0
 8005450:	d007      	beq.n	8005462 <HAL_RCC_OscConfig+0x52>
 8005452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005454:	2b0c      	cmp	r3, #12
 8005456:	f040 80de 	bne.w	8005616 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800545a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800545c:	2b01      	cmp	r3, #1
 800545e:	f040 80da 	bne.w	8005616 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	69db      	ldr	r3, [r3, #28]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d102      	bne.n	8005470 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	f000 bea5 	b.w	80061ba <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005474:	4b86      	ldr	r3, [pc, #536]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800547c:	2b00      	cmp	r3, #0
 800547e:	d004      	beq.n	800548a <HAL_RCC_OscConfig+0x7a>
 8005480:	4b83      	ldr	r3, [pc, #524]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005488:	e005      	b.n	8005496 <HAL_RCC_OscConfig+0x86>
 800548a:	4b81      	ldr	r3, [pc, #516]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800548c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005490:	041b      	lsls	r3, r3, #16
 8005492:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005496:	4293      	cmp	r3, r2
 8005498:	d255      	bcs.n	8005546 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800549a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800549c:	2b00      	cmp	r3, #0
 800549e:	d10a      	bne.n	80054b6 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a4:	4618      	mov	r0, r3
 80054a6:	f001 f99d 	bl	80067e4 <RCC_SetFlashLatencyFromMSIRange>
 80054aa:	4603      	mov	r3, r0
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d002      	beq.n	80054b6 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	f000 be82 	b.w	80061ba <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80054b6:	4b76      	ldr	r3, [pc, #472]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	4a75      	ldr	r2, [pc, #468]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054bc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80054c0:	6093      	str	r3, [r2, #8]
 80054c2:	4b73      	ldr	r3, [pc, #460]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ce:	4970      	ldr	r1, [pc, #448]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80054dc:	d309      	bcc.n	80054f2 <HAL_RCC_OscConfig+0xe2>
 80054de:	4b6c      	ldr	r3, [pc, #432]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	f023 021f 	bic.w	r2, r3, #31
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6a1b      	ldr	r3, [r3, #32]
 80054ea:	4969      	ldr	r1, [pc, #420]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054ec:	4313      	orrs	r3, r2
 80054ee:	60cb      	str	r3, [r1, #12]
 80054f0:	e07e      	b.n	80055f0 <HAL_RCC_OscConfig+0x1e0>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	da0a      	bge.n	8005510 <HAL_RCC_OscConfig+0x100>
 80054fa:	4b65      	ldr	r3, [pc, #404]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a1b      	ldr	r3, [r3, #32]
 8005506:	015b      	lsls	r3, r3, #5
 8005508:	4961      	ldr	r1, [pc, #388]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800550a:	4313      	orrs	r3, r2
 800550c:	60cb      	str	r3, [r1, #12]
 800550e:	e06f      	b.n	80055f0 <HAL_RCC_OscConfig+0x1e0>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005514:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005518:	d30a      	bcc.n	8005530 <HAL_RCC_OscConfig+0x120>
 800551a:	4b5d      	ldr	r3, [pc, #372]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800551c:	68db      	ldr	r3, [r3, #12]
 800551e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a1b      	ldr	r3, [r3, #32]
 8005526:	029b      	lsls	r3, r3, #10
 8005528:	4959      	ldr	r1, [pc, #356]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800552a:	4313      	orrs	r3, r2
 800552c:	60cb      	str	r3, [r1, #12]
 800552e:	e05f      	b.n	80055f0 <HAL_RCC_OscConfig+0x1e0>
 8005530:	4b57      	ldr	r3, [pc, #348]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005532:	68db      	ldr	r3, [r3, #12]
 8005534:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a1b      	ldr	r3, [r3, #32]
 800553c:	03db      	lsls	r3, r3, #15
 800553e:	4954      	ldr	r1, [pc, #336]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005540:	4313      	orrs	r3, r2
 8005542:	60cb      	str	r3, [r1, #12]
 8005544:	e054      	b.n	80055f0 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005546:	4b52      	ldr	r3, [pc, #328]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	4a51      	ldr	r2, [pc, #324]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800554c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005550:	6093      	str	r3, [r2, #8]
 8005552:	4b4f      	ldr	r3, [pc, #316]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800555e:	494c      	ldr	r1, [pc, #304]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005560:	4313      	orrs	r3, r2
 8005562:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005568:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800556c:	d309      	bcc.n	8005582 <HAL_RCC_OscConfig+0x172>
 800556e:	4b48      	ldr	r3, [pc, #288]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005570:	68db      	ldr	r3, [r3, #12]
 8005572:	f023 021f 	bic.w	r2, r3, #31
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	4945      	ldr	r1, [pc, #276]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800557c:	4313      	orrs	r3, r2
 800557e:	60cb      	str	r3, [r1, #12]
 8005580:	e028      	b.n	80055d4 <HAL_RCC_OscConfig+0x1c4>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005586:	2b00      	cmp	r3, #0
 8005588:	da0a      	bge.n	80055a0 <HAL_RCC_OscConfig+0x190>
 800558a:	4b41      	ldr	r3, [pc, #260]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6a1b      	ldr	r3, [r3, #32]
 8005596:	015b      	lsls	r3, r3, #5
 8005598:	493d      	ldr	r1, [pc, #244]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800559a:	4313      	orrs	r3, r2
 800559c:	60cb      	str	r3, [r1, #12]
 800559e:	e019      	b.n	80055d4 <HAL_RCC_OscConfig+0x1c4>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055a8:	d30a      	bcc.n	80055c0 <HAL_RCC_OscConfig+0x1b0>
 80055aa:	4b39      	ldr	r3, [pc, #228]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6a1b      	ldr	r3, [r3, #32]
 80055b6:	029b      	lsls	r3, r3, #10
 80055b8:	4935      	ldr	r1, [pc, #212]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	60cb      	str	r3, [r1, #12]
 80055be:	e009      	b.n	80055d4 <HAL_RCC_OscConfig+0x1c4>
 80055c0:	4b33      	ldr	r3, [pc, #204]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6a1b      	ldr	r3, [r3, #32]
 80055cc:	03db      	lsls	r3, r3, #15
 80055ce:	4930      	ldr	r1, [pc, #192]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80055d0:	4313      	orrs	r3, r2
 80055d2:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80055d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10a      	bne.n	80055f0 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055de:	4618      	mov	r0, r3
 80055e0:	f001 f900 	bl	80067e4 <RCC_SetFlashLatencyFromMSIRange>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d002      	beq.n	80055f0 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	f000 bde5 	b.w	80061ba <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80055f0:	f001 f8de 	bl	80067b0 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80055f4:	4b27      	ldr	r3, [pc, #156]	@ (8005694 <HAL_RCC_OscConfig+0x284>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4618      	mov	r0, r3
 80055fa:	f7fb fe23 	bl	8001244 <HAL_InitTick>
 80055fe:	4603      	mov	r3, r0
 8005600:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8005604:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005608:	2b00      	cmp	r3, #0
 800560a:	f000 808a 	beq.w	8005722 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 800560e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005612:	f000 bdd2 	b.w	80061ba <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	69db      	ldr	r3, [r3, #28]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d066      	beq.n	80056ec <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 800561e:	4b1c      	ldr	r3, [pc, #112]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a1b      	ldr	r2, [pc, #108]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005624:	f043 0301 	orr.w	r3, r3, #1
 8005628:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800562a:	f7fb fe95 	bl	8001358 <HAL_GetTick>
 800562e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005630:	e009      	b.n	8005646 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005632:	f7fb fe91 	bl	8001358 <HAL_GetTick>
 8005636:	4602      	mov	r2, r0
 8005638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800563a:	1ad3      	subs	r3, r2, r3
 800563c:	2b02      	cmp	r3, #2
 800563e:	d902      	bls.n	8005646 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8005640:	2303      	movs	r3, #3
 8005642:	f000 bdba 	b.w	80061ba <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005646:	4b12      	ldr	r3, [pc, #72]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0304 	and.w	r3, r3, #4
 800564e:	2b00      	cmp	r3, #0
 8005650:	d0ef      	beq.n	8005632 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005652:	4b0f      	ldr	r3, [pc, #60]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	4a0e      	ldr	r2, [pc, #56]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005658:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800565c:	6093      	str	r3, [r2, #8]
 800565e:	4b0c      	ldr	r3, [pc, #48]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800566a:	4909      	ldr	r1, [pc, #36]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800566c:	4313      	orrs	r3, r2
 800566e:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005674:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005678:	d30e      	bcc.n	8005698 <HAL_RCC_OscConfig+0x288>
 800567a:	4b05      	ldr	r3, [pc, #20]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	f023 021f 	bic.w	r2, r3, #31
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a1b      	ldr	r3, [r3, #32]
 8005686:	4902      	ldr	r1, [pc, #8]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005688:	4313      	orrs	r3, r2
 800568a:	60cb      	str	r3, [r1, #12]
 800568c:	e04a      	b.n	8005724 <HAL_RCC_OscConfig+0x314>
 800568e:	bf00      	nop
 8005690:	46020c00 	.word	0x46020c00
 8005694:	20000004 	.word	0x20000004
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569c:	2b00      	cmp	r3, #0
 800569e:	da0a      	bge.n	80056b6 <HAL_RCC_OscConfig+0x2a6>
 80056a0:	4b98      	ldr	r3, [pc, #608]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a1b      	ldr	r3, [r3, #32]
 80056ac:	015b      	lsls	r3, r3, #5
 80056ae:	4995      	ldr	r1, [pc, #596]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80056b0:	4313      	orrs	r3, r2
 80056b2:	60cb      	str	r3, [r1, #12]
 80056b4:	e036      	b.n	8005724 <HAL_RCC_OscConfig+0x314>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056be:	d30a      	bcc.n	80056d6 <HAL_RCC_OscConfig+0x2c6>
 80056c0:	4b90      	ldr	r3, [pc, #576]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6a1b      	ldr	r3, [r3, #32]
 80056cc:	029b      	lsls	r3, r3, #10
 80056ce:	498d      	ldr	r1, [pc, #564]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	60cb      	str	r3, [r1, #12]
 80056d4:	e026      	b.n	8005724 <HAL_RCC_OscConfig+0x314>
 80056d6:	4b8b      	ldr	r3, [pc, #556]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a1b      	ldr	r3, [r3, #32]
 80056e2:	03db      	lsls	r3, r3, #15
 80056e4:	4987      	ldr	r1, [pc, #540]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80056e6:	4313      	orrs	r3, r2
 80056e8:	60cb      	str	r3, [r1, #12]
 80056ea:	e01b      	b.n	8005724 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80056ec:	4b85      	ldr	r3, [pc, #532]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a84      	ldr	r2, [pc, #528]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80056f2:	f023 0301 	bic.w	r3, r3, #1
 80056f6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80056f8:	f7fb fe2e 	bl	8001358 <HAL_GetTick>
 80056fc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80056fe:	e009      	b.n	8005714 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005700:	f7fb fe2a 	bl	8001358 <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	2b02      	cmp	r3, #2
 800570c:	d902      	bls.n	8005714 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	f000 bd53 	b.w	80061ba <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8005714:	4b7b      	ldr	r3, [pc, #492]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f003 0304 	and.w	r3, r3, #4
 800571c:	2b00      	cmp	r3, #0
 800571e:	d1ef      	bne.n	8005700 <HAL_RCC_OscConfig+0x2f0>
 8005720:	e000      	b.n	8005724 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005722:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0301 	and.w	r3, r3, #1
 800572c:	2b00      	cmp	r3, #0
 800572e:	f000 808b 	beq.w	8005848 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005734:	2b08      	cmp	r3, #8
 8005736:	d005      	beq.n	8005744 <HAL_RCC_OscConfig+0x334>
 8005738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800573a:	2b0c      	cmp	r3, #12
 800573c:	d109      	bne.n	8005752 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800573e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005740:	2b03      	cmp	r3, #3
 8005742:	d106      	bne.n	8005752 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d17d      	bne.n	8005848 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	f000 bd34 	b.w	80061ba <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800575a:	d106      	bne.n	800576a <HAL_RCC_OscConfig+0x35a>
 800575c:	4b69      	ldr	r3, [pc, #420]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a68      	ldr	r2, [pc, #416]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 8005762:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005766:	6013      	str	r3, [r2, #0]
 8005768:	e041      	b.n	80057ee <HAL_RCC_OscConfig+0x3de>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005772:	d112      	bne.n	800579a <HAL_RCC_OscConfig+0x38a>
 8005774:	4b63      	ldr	r3, [pc, #396]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a62      	ldr	r2, [pc, #392]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 800577a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800577e:	6013      	str	r3, [r2, #0]
 8005780:	4b60      	ldr	r3, [pc, #384]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a5f      	ldr	r2, [pc, #380]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 8005786:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800578a:	6013      	str	r3, [r2, #0]
 800578c:	4b5d      	ldr	r3, [pc, #372]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a5c      	ldr	r2, [pc, #368]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 8005792:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005796:	6013      	str	r3, [r2, #0]
 8005798:	e029      	b.n	80057ee <HAL_RCC_OscConfig+0x3de>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80057a2:	d112      	bne.n	80057ca <HAL_RCC_OscConfig+0x3ba>
 80057a4:	4b57      	ldr	r3, [pc, #348]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a56      	ldr	r2, [pc, #344]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80057aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80057ae:	6013      	str	r3, [r2, #0]
 80057b0:	4b54      	ldr	r3, [pc, #336]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a53      	ldr	r2, [pc, #332]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80057b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057ba:	6013      	str	r3, [r2, #0]
 80057bc:	4b51      	ldr	r3, [pc, #324]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a50      	ldr	r2, [pc, #320]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80057c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057c6:	6013      	str	r3, [r2, #0]
 80057c8:	e011      	b.n	80057ee <HAL_RCC_OscConfig+0x3de>
 80057ca:	4b4e      	ldr	r3, [pc, #312]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a4d      	ldr	r2, [pc, #308]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80057d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057d4:	6013      	str	r3, [r2, #0]
 80057d6:	4b4b      	ldr	r3, [pc, #300]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a4a      	ldr	r2, [pc, #296]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80057dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057e0:	6013      	str	r3, [r2, #0]
 80057e2:	4b48      	ldr	r3, [pc, #288]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a47      	ldr	r2, [pc, #284]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80057e8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80057ec:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d014      	beq.n	8005820 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80057f6:	f7fb fdaf 	bl	8001358 <HAL_GetTick>
 80057fa:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057fc:	e009      	b.n	8005812 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057fe:	f7fb fdab 	bl	8001358 <HAL_GetTick>
 8005802:	4602      	mov	r2, r0
 8005804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	2b64      	cmp	r3, #100	@ 0x64
 800580a:	d902      	bls.n	8005812 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	f000 bcd4 	b.w	80061ba <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005812:	4b3c      	ldr	r3, [pc, #240]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800581a:	2b00      	cmp	r3, #0
 800581c:	d0ef      	beq.n	80057fe <HAL_RCC_OscConfig+0x3ee>
 800581e:	e013      	b.n	8005848 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8005820:	f7fb fd9a 	bl	8001358 <HAL_GetTick>
 8005824:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005826:	e009      	b.n	800583c <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005828:	f7fb fd96 	bl	8001358 <HAL_GetTick>
 800582c:	4602      	mov	r2, r0
 800582e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	2b64      	cmp	r3, #100	@ 0x64
 8005834:	d902      	bls.n	800583c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8005836:	2303      	movs	r3, #3
 8005838:	f000 bcbf 	b.w	80061ba <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800583c:	4b31      	ldr	r3, [pc, #196]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1ef      	bne.n	8005828 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 0302 	and.w	r3, r3, #2
 8005850:	2b00      	cmp	r3, #0
 8005852:	d05f      	beq.n	8005914 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005856:	2b04      	cmp	r3, #4
 8005858:	d005      	beq.n	8005866 <HAL_RCC_OscConfig+0x456>
 800585a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800585c:	2b0c      	cmp	r3, #12
 800585e:	d114      	bne.n	800588a <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005862:	2b02      	cmp	r3, #2
 8005864:	d111      	bne.n	800588a <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d102      	bne.n	8005874 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	f000 bca3 	b.w	80061ba <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8005874:	4b23      	ldr	r3, [pc, #140]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 8005876:	691b      	ldr	r3, [r3, #16]
 8005878:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	691b      	ldr	r3, [r3, #16]
 8005880:	041b      	lsls	r3, r3, #16
 8005882:	4920      	ldr	r1, [pc, #128]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 8005884:	4313      	orrs	r3, r2
 8005886:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005888:	e044      	b.n	8005914 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	68db      	ldr	r3, [r3, #12]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d024      	beq.n	80058dc <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8005892:	4b1c      	ldr	r3, [pc, #112]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a1b      	ldr	r2, [pc, #108]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 8005898:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800589c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800589e:	f7fb fd5b 	bl	8001358 <HAL_GetTick>
 80058a2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058a4:	e009      	b.n	80058ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058a6:	f7fb fd57 	bl	8001358 <HAL_GetTick>
 80058aa:	4602      	mov	r2, r0
 80058ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	2b02      	cmp	r3, #2
 80058b2:	d902      	bls.n	80058ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80058b4:	2303      	movs	r3, #3
 80058b6:	f000 bc80 	b.w	80061ba <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058ba:	4b12      	ldr	r3, [pc, #72]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d0ef      	beq.n	80058a6 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80058c6:	4b0f      	ldr	r3, [pc, #60]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80058c8:	691b      	ldr	r3, [r3, #16]
 80058ca:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	041b      	lsls	r3, r3, #16
 80058d4:	490b      	ldr	r1, [pc, #44]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80058d6:	4313      	orrs	r3, r2
 80058d8:	610b      	str	r3, [r1, #16]
 80058da:	e01b      	b.n	8005914 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80058dc:	4b09      	ldr	r3, [pc, #36]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a08      	ldr	r2, [pc, #32]	@ (8005904 <HAL_RCC_OscConfig+0x4f4>)
 80058e2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058e6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80058e8:	f7fb fd36 	bl	8001358 <HAL_GetTick>
 80058ec:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80058ee:	e00b      	b.n	8005908 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058f0:	f7fb fd32 	bl	8001358 <HAL_GetTick>
 80058f4:	4602      	mov	r2, r0
 80058f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d904      	bls.n	8005908 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80058fe:	2303      	movs	r3, #3
 8005900:	f000 bc5b 	b.w	80061ba <HAL_RCC_OscConfig+0xdaa>
 8005904:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005908:	4baf      	ldr	r3, [pc, #700]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005910:	2b00      	cmp	r3, #0
 8005912:	d1ed      	bne.n	80058f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f003 0308 	and.w	r3, r3, #8
 800591c:	2b00      	cmp	r3, #0
 800591e:	f000 80c8 	beq.w	8005ab2 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8005922:	2300      	movs	r3, #0
 8005924:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005928:	4ba7      	ldr	r3, [pc, #668]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 800592a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800592e:	f003 0304 	and.w	r3, r3, #4
 8005932:	2b00      	cmp	r3, #0
 8005934:	d111      	bne.n	800595a <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005936:	4ba4      	ldr	r3, [pc, #656]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005938:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800593c:	4aa2      	ldr	r2, [pc, #648]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 800593e:	f043 0304 	orr.w	r3, r3, #4
 8005942:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005946:	4ba0      	ldr	r3, [pc, #640]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005948:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800594c:	f003 0304 	and.w	r3, r3, #4
 8005950:	617b      	str	r3, [r7, #20]
 8005952:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8005954:	2301      	movs	r3, #1
 8005956:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800595a:	4b9c      	ldr	r3, [pc, #624]	@ (8005bcc <HAL_RCC_OscConfig+0x7bc>)
 800595c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800595e:	f003 0301 	and.w	r3, r3, #1
 8005962:	2b00      	cmp	r3, #0
 8005964:	d119      	bne.n	800599a <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005966:	4b99      	ldr	r3, [pc, #612]	@ (8005bcc <HAL_RCC_OscConfig+0x7bc>)
 8005968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800596a:	4a98      	ldr	r2, [pc, #608]	@ (8005bcc <HAL_RCC_OscConfig+0x7bc>)
 800596c:	f043 0301 	orr.w	r3, r3, #1
 8005970:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005972:	f7fb fcf1 	bl	8001358 <HAL_GetTick>
 8005976:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005978:	e009      	b.n	800598e <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800597a:	f7fb fced 	bl	8001358 <HAL_GetTick>
 800597e:	4602      	mov	r2, r0
 8005980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	2b02      	cmp	r3, #2
 8005986:	d902      	bls.n	800598e <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8005988:	2303      	movs	r3, #3
 800598a:	f000 bc16 	b.w	80061ba <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800598e:	4b8f      	ldr	r3, [pc, #572]	@ (8005bcc <HAL_RCC_OscConfig+0x7bc>)
 8005990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005992:	f003 0301 	and.w	r3, r3, #1
 8005996:	2b00      	cmp	r3, #0
 8005998:	d0ef      	beq.n	800597a <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d05f      	beq.n	8005a62 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80059a2:	4b89      	ldr	r3, [pc, #548]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 80059a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059a8:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	699a      	ldr	r2, [r3, #24]
 80059ae:	6a3b      	ldr	r3, [r7, #32]
 80059b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d037      	beq.n	8005a28 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80059b8:	6a3b      	ldr	r3, [r7, #32]
 80059ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d006      	beq.n	80059d0 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80059c2:	6a3b      	ldr	r3, [r7, #32]
 80059c4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d101      	bne.n	80059d0 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e3f4      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80059d0:	6a3b      	ldr	r3, [r7, #32]
 80059d2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d01b      	beq.n	8005a12 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80059da:	4b7b      	ldr	r3, [pc, #492]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 80059dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059e0:	4a79      	ldr	r2, [pc, #484]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 80059e2:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80059e6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80059ea:	f7fb fcb5 	bl	8001358 <HAL_GetTick>
 80059ee:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80059f0:	e008      	b.n	8005a04 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059f2:	f7fb fcb1 	bl	8001358 <HAL_GetTick>
 80059f6:	4602      	mov	r2, r0
 80059f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059fa:	1ad3      	subs	r3, r2, r3
 80059fc:	2b05      	cmp	r3, #5
 80059fe:	d901      	bls.n	8005a04 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	e3da      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005a04:	4b70      	ldr	r3, [pc, #448]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005a06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d1ef      	bne.n	80059f2 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8005a12:	4b6d      	ldr	r3, [pc, #436]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005a14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a18:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	699b      	ldr	r3, [r3, #24]
 8005a20:	4969      	ldr	r1, [pc, #420]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005a22:	4313      	orrs	r3, r2
 8005a24:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8005a28:	4b67      	ldr	r3, [pc, #412]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005a2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a2e:	4a66      	ldr	r2, [pc, #408]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005a30:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a34:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8005a38:	f7fb fc8e 	bl	8001358 <HAL_GetTick>
 8005a3c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005a3e:	e008      	b.n	8005a52 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a40:	f7fb fc8a 	bl	8001358 <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	2b05      	cmp	r3, #5
 8005a4c:	d901      	bls.n	8005a52 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e3b3      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005a52:	4b5d      	ldr	r3, [pc, #372]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005a54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d0ef      	beq.n	8005a40 <HAL_RCC_OscConfig+0x630>
 8005a60:	e01b      	b.n	8005a9a <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8005a62:	4b59      	ldr	r3, [pc, #356]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005a64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a68:	4a57      	ldr	r2, [pc, #348]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005a6a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8005a6e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8005a72:	f7fb fc71 	bl	8001358 <HAL_GetTick>
 8005a76:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005a78:	e008      	b.n	8005a8c <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a7a:	f7fb fc6d 	bl	8001358 <HAL_GetTick>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	2b05      	cmp	r3, #5
 8005a86:	d901      	bls.n	8005a8c <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e396      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005a8c:	4b4e      	ldr	r3, [pc, #312]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005a8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a92:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d1ef      	bne.n	8005a7a <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a9a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d107      	bne.n	8005ab2 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005aa2:	4b49      	ldr	r3, [pc, #292]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005aa4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005aa8:	4a47      	ldr	r2, [pc, #284]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005aaa:	f023 0304 	bic.w	r3, r3, #4
 8005aae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0304 	and.w	r3, r3, #4
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	f000 8111 	beq.w	8005ce2 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ac6:	4b40      	ldr	r3, [pc, #256]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005ac8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005acc:	f003 0304 	and.w	r3, r3, #4
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d111      	bne.n	8005af8 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ad4:	4b3c      	ldr	r3, [pc, #240]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005ad6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ada:	4a3b      	ldr	r2, [pc, #236]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005adc:	f043 0304 	orr.w	r3, r3, #4
 8005ae0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005ae4:	4b38      	ldr	r3, [pc, #224]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005ae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005aea:	f003 0304 	and.w	r3, r3, #4
 8005aee:	613b      	str	r3, [r7, #16]
 8005af0:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8005af2:	2301      	movs	r3, #1
 8005af4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005af8:	4b34      	ldr	r3, [pc, #208]	@ (8005bcc <HAL_RCC_OscConfig+0x7bc>)
 8005afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005afc:	f003 0301 	and.w	r3, r3, #1
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d118      	bne.n	8005b36 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005b04:	4b31      	ldr	r3, [pc, #196]	@ (8005bcc <HAL_RCC_OscConfig+0x7bc>)
 8005b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b08:	4a30      	ldr	r2, [pc, #192]	@ (8005bcc <HAL_RCC_OscConfig+0x7bc>)
 8005b0a:	f043 0301 	orr.w	r3, r3, #1
 8005b0e:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b10:	f7fb fc22 	bl	8001358 <HAL_GetTick>
 8005b14:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005b16:	e008      	b.n	8005b2a <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b18:	f7fb fc1e 	bl	8001358 <HAL_GetTick>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	2b02      	cmp	r3, #2
 8005b24:	d901      	bls.n	8005b2a <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8005b26:	2303      	movs	r3, #3
 8005b28:	e347      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005b2a:	4b28      	ldr	r3, [pc, #160]	@ (8005bcc <HAL_RCC_OscConfig+0x7bc>)
 8005b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b2e:	f003 0301 	and.w	r3, r3, #1
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d0f0      	beq.n	8005b18 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	f003 0301 	and.w	r3, r3, #1
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d01f      	beq.n	8005b82 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	f003 0304 	and.w	r3, r3, #4
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d010      	beq.n	8005b70 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005b4e:	4b1e      	ldr	r3, [pc, #120]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005b50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b54:	4a1c      	ldr	r2, [pc, #112]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005b56:	f043 0304 	orr.w	r3, r3, #4
 8005b5a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005b5e:	4b1a      	ldr	r3, [pc, #104]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005b60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b64:	4a18      	ldr	r2, [pc, #96]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005b66:	f043 0301 	orr.w	r3, r3, #1
 8005b6a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005b6e:	e018      	b.n	8005ba2 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005b70:	4b15      	ldr	r3, [pc, #84]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005b72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b76:	4a14      	ldr	r2, [pc, #80]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005b78:	f043 0301 	orr.w	r3, r3, #1
 8005b7c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005b80:	e00f      	b.n	8005ba2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005b82:	4b11      	ldr	r3, [pc, #68]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005b84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b88:	4a0f      	ldr	r2, [pc, #60]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005b8a:	f023 0301 	bic.w	r3, r3, #1
 8005b8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005b92:	4b0d      	ldr	r3, [pc, #52]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005b94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b98:	4a0b      	ldr	r2, [pc, #44]	@ (8005bc8 <HAL_RCC_OscConfig+0x7b8>)
 8005b9a:	f023 0304 	bic.w	r3, r3, #4
 8005b9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d057      	beq.n	8005c5a <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8005baa:	f7fb fbd5 	bl	8001358 <HAL_GetTick>
 8005bae:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005bb0:	e00e      	b.n	8005bd0 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bb2:	f7fb fbd1 	bl	8001358 <HAL_GetTick>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d905      	bls.n	8005bd0 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	e2f8      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
 8005bc8:	46020c00 	.word	0x46020c00
 8005bcc:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005bd0:	4b9c      	ldr	r3, [pc, #624]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005bd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bd6:	f003 0302 	and.w	r3, r3, #2
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d0e9      	beq.n	8005bb2 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d01b      	beq.n	8005c22 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005bea:	4b96      	ldr	r3, [pc, #600]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005bec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bf0:	4a94      	ldr	r2, [pc, #592]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005bf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005bf6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005bfa:	e00a      	b.n	8005c12 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bfc:	f7fb fbac 	bl	8001358 <HAL_GetTick>
 8005c00:	4602      	mov	r2, r0
 8005c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c04:	1ad3      	subs	r3, r2, r3
 8005c06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d901      	bls.n	8005c12 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8005c0e:	2303      	movs	r3, #3
 8005c10:	e2d3      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005c12:	4b8c      	ldr	r3, [pc, #560]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005c14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d0ed      	beq.n	8005bfc <HAL_RCC_OscConfig+0x7ec>
 8005c20:	e053      	b.n	8005cca <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005c22:	4b88      	ldr	r3, [pc, #544]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005c24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c28:	4a86      	ldr	r2, [pc, #536]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005c2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c2e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005c32:	e00a      	b.n	8005c4a <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c34:	f7fb fb90 	bl	8001358 <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d901      	bls.n	8005c4a <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	e2b7      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005c4a:	4b7e      	ldr	r3, [pc, #504]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005c4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1ed      	bne.n	8005c34 <HAL_RCC_OscConfig+0x824>
 8005c58:	e037      	b.n	8005cca <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8005c5a:	f7fb fb7d 	bl	8001358 <HAL_GetTick>
 8005c5e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c60:	e00a      	b.n	8005c78 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c62:	f7fb fb79 	bl	8001358 <HAL_GetTick>
 8005c66:	4602      	mov	r2, r0
 8005c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c6a:	1ad3      	subs	r3, r2, r3
 8005c6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d901      	bls.n	8005c78 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8005c74:	2303      	movs	r3, #3
 8005c76:	e2a0      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c78:	4b72      	ldr	r3, [pc, #456]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005c7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c7e:	f003 0302 	and.w	r3, r3, #2
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d1ed      	bne.n	8005c62 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8005c86:	4b6f      	ldr	r3, [pc, #444]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005c88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d01a      	beq.n	8005cca <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005c94:	4b6b      	ldr	r3, [pc, #428]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005c96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c9a:	4a6a      	ldr	r2, [pc, #424]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005c9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ca0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005ca4:	e00a      	b.n	8005cbc <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ca6:	f7fb fb57 	bl	8001358 <HAL_GetTick>
 8005caa:	4602      	mov	r2, r0
 8005cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cae:	1ad3      	subs	r3, r2, r3
 8005cb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d901      	bls.n	8005cbc <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8005cb8:	2303      	movs	r3, #3
 8005cba:	e27e      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005cbc:	4b61      	ldr	r3, [pc, #388]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005cbe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005cc2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1ed      	bne.n	8005ca6 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005cca:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d107      	bne.n	8005ce2 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005cd2:	4b5c      	ldr	r3, [pc, #368]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005cd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cd8:	4a5a      	ldr	r2, [pc, #360]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005cda:	f023 0304 	bic.w	r3, r3, #4
 8005cde:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f003 0320 	and.w	r3, r3, #32
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d036      	beq.n	8005d5c <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d019      	beq.n	8005d2a <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8005cf6:	4b53      	ldr	r3, [pc, #332]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a52      	ldr	r2, [pc, #328]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005cfc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005d00:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005d02:	f7fb fb29 	bl	8001358 <HAL_GetTick>
 8005d06:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005d08:	e008      	b.n	8005d1c <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d0a:	f7fb fb25 	bl	8001358 <HAL_GetTick>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d12:	1ad3      	subs	r3, r2, r3
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	d901      	bls.n	8005d1c <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8005d18:	2303      	movs	r3, #3
 8005d1a:	e24e      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005d1c:	4b49      	ldr	r3, [pc, #292]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d0f0      	beq.n	8005d0a <HAL_RCC_OscConfig+0x8fa>
 8005d28:	e018      	b.n	8005d5c <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8005d2a:	4b46      	ldr	r3, [pc, #280]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a45      	ldr	r2, [pc, #276]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005d30:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d34:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005d36:	f7fb fb0f 	bl	8001358 <HAL_GetTick>
 8005d3a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005d3c:	e008      	b.n	8005d50 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d3e:	f7fb fb0b 	bl	8001358 <HAL_GetTick>
 8005d42:	4602      	mov	r2, r0
 8005d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d46:	1ad3      	subs	r3, r2, r3
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d901      	bls.n	8005d50 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8005d4c:	2303      	movs	r3, #3
 8005d4e:	e234      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005d50:	4b3c      	ldr	r3, [pc, #240]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d1f0      	bne.n	8005d3e <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d036      	beq.n	8005dd6 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d019      	beq.n	8005da4 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8005d70:	4b34      	ldr	r3, [pc, #208]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a33      	ldr	r2, [pc, #204]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005d76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005d7a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005d7c:	f7fb faec 	bl	8001358 <HAL_GetTick>
 8005d80:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8005d82:	e008      	b.n	8005d96 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8005d84:	f7fb fae8 	bl	8001358 <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d901      	bls.n	8005d96 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	e211      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8005d96:	4b2b      	ldr	r3, [pc, #172]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d0f0      	beq.n	8005d84 <HAL_RCC_OscConfig+0x974>
 8005da2:	e018      	b.n	8005dd6 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8005da4:	4b27      	ldr	r3, [pc, #156]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a26      	ldr	r2, [pc, #152]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005daa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005dae:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005db0:	f7fb fad2 	bl	8001358 <HAL_GetTick>
 8005db4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8005db6:	e008      	b.n	8005dca <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8005db8:	f7fb face 	bl	8001358 <HAL_GetTick>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	d901      	bls.n	8005dca <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8005dc6:	2303      	movs	r3, #3
 8005dc8:	e1f7      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8005dca:	4b1e      	ldr	r3, [pc, #120]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d1f0      	bne.n	8005db8 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d07f      	beq.n	8005ee2 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d062      	beq.n	8005eb0 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8005dea:	4b16      	ldr	r3, [pc, #88]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	4a15      	ldr	r2, [pc, #84]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005df0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005df4:	6093      	str	r3, [r2, #8]
 8005df6:	4b13      	ldr	r3, [pc, #76]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e02:	4910      	ldr	r1, [pc, #64]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005e04:	4313      	orrs	r3, r2
 8005e06:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e0c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005e10:	d309      	bcc.n	8005e26 <HAL_RCC_OscConfig+0xa16>
 8005e12:	4b0c      	ldr	r3, [pc, #48]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	f023 021f 	bic.w	r2, r3, #31
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a1b      	ldr	r3, [r3, #32]
 8005e1e:	4909      	ldr	r1, [pc, #36]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005e20:	4313      	orrs	r3, r2
 8005e22:	60cb      	str	r3, [r1, #12]
 8005e24:	e02a      	b.n	8005e7c <HAL_RCC_OscConfig+0xa6c>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	da0c      	bge.n	8005e48 <HAL_RCC_OscConfig+0xa38>
 8005e2e:	4b05      	ldr	r3, [pc, #20]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a1b      	ldr	r3, [r3, #32]
 8005e3a:	015b      	lsls	r3, r3, #5
 8005e3c:	4901      	ldr	r1, [pc, #4]	@ (8005e44 <HAL_RCC_OscConfig+0xa34>)
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	60cb      	str	r3, [r1, #12]
 8005e42:	e01b      	b.n	8005e7c <HAL_RCC_OscConfig+0xa6c>
 8005e44:	46020c00 	.word	0x46020c00
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e50:	d30a      	bcc.n	8005e68 <HAL_RCC_OscConfig+0xa58>
 8005e52:	4ba1      	ldr	r3, [pc, #644]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a1b      	ldr	r3, [r3, #32]
 8005e5e:	029b      	lsls	r3, r3, #10
 8005e60:	499d      	ldr	r1, [pc, #628]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005e62:	4313      	orrs	r3, r2
 8005e64:	60cb      	str	r3, [r1, #12]
 8005e66:	e009      	b.n	8005e7c <HAL_RCC_OscConfig+0xa6c>
 8005e68:	4b9b      	ldr	r3, [pc, #620]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6a1b      	ldr	r3, [r3, #32]
 8005e74:	03db      	lsls	r3, r3, #15
 8005e76:	4998      	ldr	r1, [pc, #608]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8005e7c:	4b96      	ldr	r3, [pc, #600]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a95      	ldr	r2, [pc, #596]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005e82:	f043 0310 	orr.w	r3, r3, #16
 8005e86:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005e88:	f7fb fa66 	bl	8001358 <HAL_GetTick>
 8005e8c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8005e8e:	e008      	b.n	8005ea2 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005e90:	f7fb fa62 	bl	8001358 <HAL_GetTick>
 8005e94:	4602      	mov	r2, r0
 8005e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	2b02      	cmp	r3, #2
 8005e9c:	d901      	bls.n	8005ea2 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8005e9e:	2303      	movs	r3, #3
 8005ea0:	e18b      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8005ea2:	4b8d      	ldr	r3, [pc, #564]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 0320 	and.w	r3, r3, #32
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d0f0      	beq.n	8005e90 <HAL_RCC_OscConfig+0xa80>
 8005eae:	e018      	b.n	8005ee2 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8005eb0:	4b89      	ldr	r3, [pc, #548]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a88      	ldr	r2, [pc, #544]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005eb6:	f023 0310 	bic.w	r3, r3, #16
 8005eba:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005ebc:	f7fb fa4c 	bl	8001358 <HAL_GetTick>
 8005ec0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8005ec2:	e008      	b.n	8005ed6 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005ec4:	f7fb fa48 	bl	8001358 <HAL_GetTick>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ecc:	1ad3      	subs	r3, r2, r3
 8005ece:	2b02      	cmp	r3, #2
 8005ed0:	d901      	bls.n	8005ed6 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8005ed2:	2303      	movs	r3, #3
 8005ed4:	e171      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8005ed6:	4b80      	ldr	r3, [pc, #512]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f003 0320 	and.w	r3, r3, #32
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d1f0      	bne.n	8005ec4 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	f000 8166 	beq.w	80061b8 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8005eec:	2300      	movs	r3, #0
 8005eee:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005ef2:	4b79      	ldr	r3, [pc, #484]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005ef4:	69db      	ldr	r3, [r3, #28]
 8005ef6:	f003 030c 	and.w	r3, r3, #12
 8005efa:	2b0c      	cmp	r3, #12
 8005efc:	f000 80f2 	beq.w	80060e4 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	f040 80c5 	bne.w	8006094 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005f0a:	4b73      	ldr	r3, [pc, #460]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a72      	ldr	r2, [pc, #456]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005f10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f14:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005f16:	f7fb fa1f 	bl	8001358 <HAL_GetTick>
 8005f1a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005f1c:	e008      	b.n	8005f30 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f1e:	f7fb fa1b 	bl	8001358 <HAL_GetTick>
 8005f22:	4602      	mov	r2, r0
 8005f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f26:	1ad3      	subs	r3, r2, r3
 8005f28:	2b02      	cmp	r3, #2
 8005f2a:	d901      	bls.n	8005f30 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8005f2c:	2303      	movs	r3, #3
 8005f2e:	e144      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005f30:	4b69      	ldr	r3, [pc, #420]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d1f0      	bne.n	8005f1e <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f3c:	4b66      	ldr	r3, [pc, #408]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f42:	f003 0304 	and.w	r3, r3, #4
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d111      	bne.n	8005f6e <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8005f4a:	4b63      	ldr	r3, [pc, #396]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005f4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f50:	4a61      	ldr	r2, [pc, #388]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005f52:	f043 0304 	orr.w	r3, r3, #4
 8005f56:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005f5a:	4b5f      	ldr	r3, [pc, #380]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005f5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f60:	f003 0304 	and.w	r3, r3, #4
 8005f64:	60fb      	str	r3, [r7, #12]
 8005f66:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8005f6e:	4b5b      	ldr	r3, [pc, #364]	@ (80060dc <HAL_RCC_OscConfig+0xccc>)
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f76:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f7a:	d102      	bne.n	8005f82 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005f82:	4b56      	ldr	r3, [pc, #344]	@ (80060dc <HAL_RCC_OscConfig+0xccc>)
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	4a55      	ldr	r2, [pc, #340]	@ (80060dc <HAL_RCC_OscConfig+0xccc>)
 8005f88:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f8c:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8005f8e:	4b52      	ldr	r3, [pc, #328]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f96:	f023 0303 	bic.w	r3, r3, #3
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005f9e:	687a      	ldr	r2, [r7, #4]
 8005fa0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005fa2:	3a01      	subs	r2, #1
 8005fa4:	0212      	lsls	r2, r2, #8
 8005fa6:	4311      	orrs	r1, r2
 8005fa8:	687a      	ldr	r2, [r7, #4]
 8005faa:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005fac:	430a      	orrs	r2, r1
 8005fae:	494a      	ldr	r1, [pc, #296]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	628b      	str	r3, [r1, #40]	@ 0x28
 8005fb4:	4b48      	ldr	r3, [pc, #288]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005fb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005fb8:	4b49      	ldr	r3, [pc, #292]	@ (80060e0 <HAL_RCC_OscConfig+0xcd0>)
 8005fba:	4013      	ands	r3, r2
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005fc0:	3a01      	subs	r2, #1
 8005fc2:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005fca:	3a01      	subs	r2, #1
 8005fcc:	0252      	lsls	r2, r2, #9
 8005fce:	b292      	uxth	r2, r2
 8005fd0:	4311      	orrs	r1, r2
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005fd6:	3a01      	subs	r2, #1
 8005fd8:	0412      	lsls	r2, r2, #16
 8005fda:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005fde:	4311      	orrs	r1, r2
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005fe4:	3a01      	subs	r2, #1
 8005fe6:	0612      	lsls	r2, r2, #24
 8005fe8:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005fec:	430a      	orrs	r2, r1
 8005fee:	493a      	ldr	r1, [pc, #232]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005ff4:	4b38      	ldr	r3, [pc, #224]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ff8:	4a37      	ldr	r2, [pc, #220]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8005ffa:	f023 0310 	bic.w	r3, r3, #16
 8005ffe:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006004:	4a34      	ldr	r2, [pc, #208]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8006006:	00db      	lsls	r3, r3, #3
 8006008:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800600a:	4b33      	ldr	r3, [pc, #204]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 800600c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800600e:	4a32      	ldr	r2, [pc, #200]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8006010:	f043 0310 	orr.w	r3, r3, #16
 8006014:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8006016:	4b30      	ldr	r3, [pc, #192]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8006018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800601a:	f023 020c 	bic.w	r2, r3, #12
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006022:	492d      	ldr	r1, [pc, #180]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8006024:	4313      	orrs	r3, r2
 8006026:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8006028:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800602c:	2b01      	cmp	r3, #1
 800602e:	d105      	bne.n	800603c <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8006030:	4b2a      	ldr	r3, [pc, #168]	@ (80060dc <HAL_RCC_OscConfig+0xccc>)
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	4a29      	ldr	r2, [pc, #164]	@ (80060dc <HAL_RCC_OscConfig+0xccc>)
 8006036:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800603a:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 800603c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8006040:	2b01      	cmp	r3, #1
 8006042:	d107      	bne.n	8006054 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8006044:	4b24      	ldr	r3, [pc, #144]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8006046:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800604a:	4a23      	ldr	r2, [pc, #140]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 800604c:	f023 0304 	bic.w	r3, r3, #4
 8006050:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8006054:	4b20      	ldr	r3, [pc, #128]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a1f      	ldr	r2, [pc, #124]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 800605a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800605e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006060:	f7fb f97a 	bl	8001358 <HAL_GetTick>
 8006064:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006066:	e008      	b.n	800607a <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006068:	f7fb f976 	bl	8001358 <HAL_GetTick>
 800606c:	4602      	mov	r2, r0
 800606e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	2b02      	cmp	r3, #2
 8006074:	d901      	bls.n	800607a <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8006076:	2303      	movs	r3, #3
 8006078:	e09f      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800607a:	4b17      	ldr	r3, [pc, #92]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d0f0      	beq.n	8006068 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006086:	4b14      	ldr	r3, [pc, #80]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8006088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800608a:	4a13      	ldr	r2, [pc, #76]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 800608c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006090:	6293      	str	r3, [r2, #40]	@ 0x28
 8006092:	e091      	b.n	80061b8 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8006094:	4b10      	ldr	r3, [pc, #64]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a0f      	ldr	r2, [pc, #60]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 800609a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800609e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80060a0:	f7fb f95a 	bl	8001358 <HAL_GetTick>
 80060a4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80060a6:	e008      	b.n	80060ba <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060a8:	f7fb f956 	bl	8001358 <HAL_GetTick>
 80060ac:	4602      	mov	r2, r0
 80060ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	2b02      	cmp	r3, #2
 80060b4:	d901      	bls.n	80060ba <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 80060b6:	2303      	movs	r3, #3
 80060b8:	e07f      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80060ba:	4b07      	ldr	r3, [pc, #28]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d1f0      	bne.n	80060a8 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80060c6:	4b04      	ldr	r3, [pc, #16]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 80060c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ca:	4a03      	ldr	r2, [pc, #12]	@ (80060d8 <HAL_RCC_OscConfig+0xcc8>)
 80060cc:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80060d0:	f023 0303 	bic.w	r3, r3, #3
 80060d4:	6293      	str	r3, [r2, #40]	@ 0x28
 80060d6:	e06f      	b.n	80061b8 <HAL_RCC_OscConfig+0xda8>
 80060d8:	46020c00 	.word	0x46020c00
 80060dc:	46020800 	.word	0x46020800
 80060e0:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80060e4:	4b37      	ldr	r3, [pc, #220]	@ (80061c4 <HAL_RCC_OscConfig+0xdb4>)
 80060e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e8:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80060ea:	4b36      	ldr	r3, [pc, #216]	@ (80061c4 <HAL_RCC_OscConfig+0xdb4>)
 80060ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060ee:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d039      	beq.n	800616c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80060f8:	69fb      	ldr	r3, [r7, #28]
 80060fa:	f003 0203 	and.w	r2, r3, #3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006102:	429a      	cmp	r2, r3
 8006104:	d132      	bne.n	800616c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8006106:	69fb      	ldr	r3, [r7, #28]
 8006108:	0a1b      	lsrs	r3, r3, #8
 800610a:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006112:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8006114:	429a      	cmp	r2, r3
 8006116:	d129      	bne.n	800616c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8006122:	429a      	cmp	r2, r3
 8006124:	d122      	bne.n	800616c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006130:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8006132:	429a      	cmp	r2, r3
 8006134:	d11a      	bne.n	800616c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	0a5b      	lsrs	r3, r3, #9
 800613a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006142:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006144:	429a      	cmp	r2, r3
 8006146:	d111      	bne.n	800616c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	0c1b      	lsrs	r3, r3, #16
 800614c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006154:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006156:	429a      	cmp	r2, r3
 8006158:	d108      	bne.n	800616c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	0e1b      	lsrs	r3, r3, #24
 800615e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006166:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006168:	429a      	cmp	r2, r3
 800616a:	d001      	beq.n	8006170 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	e024      	b.n	80061ba <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006170:	4b14      	ldr	r3, [pc, #80]	@ (80061c4 <HAL_RCC_OscConfig+0xdb4>)
 8006172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006174:	08db      	lsrs	r3, r3, #3
 8006176:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800617e:	429a      	cmp	r2, r3
 8006180:	d01a      	beq.n	80061b8 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8006182:	4b10      	ldr	r3, [pc, #64]	@ (80061c4 <HAL_RCC_OscConfig+0xdb4>)
 8006184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006186:	4a0f      	ldr	r2, [pc, #60]	@ (80061c4 <HAL_RCC_OscConfig+0xdb4>)
 8006188:	f023 0310 	bic.w	r3, r3, #16
 800618c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800618e:	f7fb f8e3 	bl	8001358 <HAL_GetTick>
 8006192:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8006194:	bf00      	nop
 8006196:	f7fb f8df 	bl	8001358 <HAL_GetTick>
 800619a:	4602      	mov	r2, r0
 800619c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800619e:	4293      	cmp	r3, r2
 80061a0:	d0f9      	beq.n	8006196 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061a6:	4a07      	ldr	r2, [pc, #28]	@ (80061c4 <HAL_RCC_OscConfig+0xdb4>)
 80061a8:	00db      	lsls	r3, r3, #3
 80061aa:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80061ac:	4b05      	ldr	r3, [pc, #20]	@ (80061c4 <HAL_RCC_OscConfig+0xdb4>)
 80061ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b0:	4a04      	ldr	r2, [pc, #16]	@ (80061c4 <HAL_RCC_OscConfig+0xdb4>)
 80061b2:	f043 0310 	orr.w	r3, r3, #16
 80061b6:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 80061b8:	2300      	movs	r3, #0
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3738      	adds	r7, #56	@ 0x38
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}
 80061c2:	bf00      	nop
 80061c4:	46020c00 	.word	0x46020c00

080061c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b086      	sub	sp, #24
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d101      	bne.n	80061dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80061d8:	2301      	movs	r3, #1
 80061da:	e1d9      	b.n	8006590 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80061dc:	4b9b      	ldr	r3, [pc, #620]	@ (800644c <HAL_RCC_ClockConfig+0x284>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f003 030f 	and.w	r3, r3, #15
 80061e4:	683a      	ldr	r2, [r7, #0]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d910      	bls.n	800620c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061ea:	4b98      	ldr	r3, [pc, #608]	@ (800644c <HAL_RCC_ClockConfig+0x284>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f023 020f 	bic.w	r2, r3, #15
 80061f2:	4996      	ldr	r1, [pc, #600]	@ (800644c <HAL_RCC_ClockConfig+0x284>)
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061fa:	4b94      	ldr	r3, [pc, #592]	@ (800644c <HAL_RCC_ClockConfig+0x284>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 030f 	and.w	r3, r3, #15
 8006202:	683a      	ldr	r2, [r7, #0]
 8006204:	429a      	cmp	r2, r3
 8006206:	d001      	beq.n	800620c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	e1c1      	b.n	8006590 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f003 0310 	and.w	r3, r3, #16
 8006214:	2b00      	cmp	r3, #0
 8006216:	d010      	beq.n	800623a <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	695a      	ldr	r2, [r3, #20]
 800621c:	4b8c      	ldr	r3, [pc, #560]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 800621e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006220:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006224:	429a      	cmp	r2, r3
 8006226:	d908      	bls.n	800623a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8006228:	4b89      	ldr	r3, [pc, #548]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 800622a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800622c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	695b      	ldr	r3, [r3, #20]
 8006234:	4986      	ldr	r1, [pc, #536]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 8006236:	4313      	orrs	r3, r2
 8006238:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f003 0308 	and.w	r3, r3, #8
 8006242:	2b00      	cmp	r3, #0
 8006244:	d012      	beq.n	800626c <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	691a      	ldr	r2, [r3, #16]
 800624a:	4b81      	ldr	r3, [pc, #516]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 800624c:	6a1b      	ldr	r3, [r3, #32]
 800624e:	091b      	lsrs	r3, r3, #4
 8006250:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006254:	429a      	cmp	r2, r3
 8006256:	d909      	bls.n	800626c <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8006258:	4b7d      	ldr	r3, [pc, #500]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 800625a:	6a1b      	ldr	r3, [r3, #32]
 800625c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	691b      	ldr	r3, [r3, #16]
 8006264:	011b      	lsls	r3, r3, #4
 8006266:	497a      	ldr	r1, [pc, #488]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 8006268:	4313      	orrs	r3, r2
 800626a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 0304 	and.w	r3, r3, #4
 8006274:	2b00      	cmp	r3, #0
 8006276:	d010      	beq.n	800629a <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	68da      	ldr	r2, [r3, #12]
 800627c:	4b74      	ldr	r3, [pc, #464]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 800627e:	6a1b      	ldr	r3, [r3, #32]
 8006280:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006284:	429a      	cmp	r2, r3
 8006286:	d908      	bls.n	800629a <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8006288:	4b71      	ldr	r3, [pc, #452]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 800628a:	6a1b      	ldr	r3, [r3, #32]
 800628c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	496e      	ldr	r1, [pc, #440]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 8006296:	4313      	orrs	r3, r2
 8006298:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 0302 	and.w	r3, r3, #2
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d010      	beq.n	80062c8 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	689a      	ldr	r2, [r3, #8]
 80062aa:	4b69      	ldr	r3, [pc, #420]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 80062ac:	6a1b      	ldr	r3, [r3, #32]
 80062ae:	f003 030f 	and.w	r3, r3, #15
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d908      	bls.n	80062c8 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80062b6:	4b66      	ldr	r3, [pc, #408]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 80062b8:	6a1b      	ldr	r3, [r3, #32]
 80062ba:	f023 020f 	bic.w	r2, r3, #15
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	4963      	ldr	r1, [pc, #396]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 80062c4:	4313      	orrs	r3, r2
 80062c6:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f003 0301 	and.w	r3, r3, #1
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	f000 80d2 	beq.w	800647a <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80062d6:	2300      	movs	r3, #0
 80062d8:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	2b03      	cmp	r3, #3
 80062e0:	d143      	bne.n	800636a <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062e2:	4b5b      	ldr	r3, [pc, #364]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 80062e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062e8:	f003 0304 	and.w	r3, r3, #4
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d110      	bne.n	8006312 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80062f0:	4b57      	ldr	r3, [pc, #348]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 80062f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062f6:	4a56      	ldr	r2, [pc, #344]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 80062f8:	f043 0304 	orr.w	r3, r3, #4
 80062fc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006300:	4b53      	ldr	r3, [pc, #332]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 8006302:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006306:	f003 0304 	and.w	r3, r3, #4
 800630a:	60bb      	str	r3, [r7, #8]
 800630c:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 800630e:	2301      	movs	r3, #1
 8006310:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8006312:	f7fb f821 	bl	8001358 <HAL_GetTick>
 8006316:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8006318:	4b4e      	ldr	r3, [pc, #312]	@ (8006454 <HAL_RCC_ClockConfig+0x28c>)
 800631a:	68db      	ldr	r3, [r3, #12]
 800631c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006320:	2b00      	cmp	r3, #0
 8006322:	d00f      	beq.n	8006344 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8006324:	e008      	b.n	8006338 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8006326:	f7fb f817 	bl	8001358 <HAL_GetTick>
 800632a:	4602      	mov	r2, r0
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	1ad3      	subs	r3, r2, r3
 8006330:	2b02      	cmp	r3, #2
 8006332:	d901      	bls.n	8006338 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8006334:	2303      	movs	r3, #3
 8006336:	e12b      	b.n	8006590 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8006338:	4b46      	ldr	r3, [pc, #280]	@ (8006454 <HAL_RCC_ClockConfig+0x28c>)
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006340:	2b00      	cmp	r3, #0
 8006342:	d0f0      	beq.n	8006326 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006344:	7dfb      	ldrb	r3, [r7, #23]
 8006346:	2b01      	cmp	r3, #1
 8006348:	d107      	bne.n	800635a <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800634a:	4b41      	ldr	r3, [pc, #260]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 800634c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006350:	4a3f      	ldr	r2, [pc, #252]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 8006352:	f023 0304 	bic.w	r3, r3, #4
 8006356:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800635a:	4b3d      	ldr	r3, [pc, #244]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006362:	2b00      	cmp	r3, #0
 8006364:	d121      	bne.n	80063aa <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e112      	b.n	8006590 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	2b02      	cmp	r3, #2
 8006370:	d107      	bne.n	8006382 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006372:	4b37      	ldr	r3, [pc, #220]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800637a:	2b00      	cmp	r3, #0
 800637c:	d115      	bne.n	80063aa <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	e106      	b.n	8006590 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d107      	bne.n	800639a <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800638a:	4b31      	ldr	r3, [pc, #196]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f003 0304 	and.w	r3, r3, #4
 8006392:	2b00      	cmp	r3, #0
 8006394:	d109      	bne.n	80063aa <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e0fa      	b.n	8006590 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800639a:	4b2d      	ldr	r3, [pc, #180]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d101      	bne.n	80063aa <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e0f2      	b.n	8006590 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 80063aa:	4b29      	ldr	r3, [pc, #164]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 80063ac:	69db      	ldr	r3, [r3, #28]
 80063ae:	f023 0203 	bic.w	r2, r3, #3
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	4926      	ldr	r1, [pc, #152]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 80063b8:	4313      	orrs	r3, r2
 80063ba:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 80063bc:	f7fa ffcc 	bl	8001358 <HAL_GetTick>
 80063c0:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	2b03      	cmp	r3, #3
 80063c8:	d112      	bne.n	80063f0 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80063ca:	e00a      	b.n	80063e2 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063cc:	f7fa ffc4 	bl	8001358 <HAL_GetTick>
 80063d0:	4602      	mov	r2, r0
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063da:	4293      	cmp	r3, r2
 80063dc:	d901      	bls.n	80063e2 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 80063de:	2303      	movs	r3, #3
 80063e0:	e0d6      	b.n	8006590 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80063e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 80063e4:	69db      	ldr	r3, [r3, #28]
 80063e6:	f003 030c 	and.w	r3, r3, #12
 80063ea:	2b0c      	cmp	r3, #12
 80063ec:	d1ee      	bne.n	80063cc <HAL_RCC_ClockConfig+0x204>
 80063ee:	e044      	b.n	800647a <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	2b02      	cmp	r3, #2
 80063f6:	d112      	bne.n	800641e <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80063f8:	e00a      	b.n	8006410 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063fa:	f7fa ffad 	bl	8001358 <HAL_GetTick>
 80063fe:	4602      	mov	r2, r0
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	1ad3      	subs	r3, r2, r3
 8006404:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006408:	4293      	cmp	r3, r2
 800640a:	d901      	bls.n	8006410 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 800640c:	2303      	movs	r3, #3
 800640e:	e0bf      	b.n	8006590 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006410:	4b0f      	ldr	r3, [pc, #60]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 8006412:	69db      	ldr	r3, [r3, #28]
 8006414:	f003 030c 	and.w	r3, r3, #12
 8006418:	2b08      	cmp	r3, #8
 800641a:	d1ee      	bne.n	80063fa <HAL_RCC_ClockConfig+0x232>
 800641c:	e02d      	b.n	800647a <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d123      	bne.n	800646e <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006426:	e00a      	b.n	800643e <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006428:	f7fa ff96 	bl	8001358 <HAL_GetTick>
 800642c:	4602      	mov	r2, r0
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006436:	4293      	cmp	r3, r2
 8006438:	d901      	bls.n	800643e <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e0a8      	b.n	8006590 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800643e:	4b04      	ldr	r3, [pc, #16]	@ (8006450 <HAL_RCC_ClockConfig+0x288>)
 8006440:	69db      	ldr	r3, [r3, #28]
 8006442:	f003 030c 	and.w	r3, r3, #12
 8006446:	2b00      	cmp	r3, #0
 8006448:	d1ee      	bne.n	8006428 <HAL_RCC_ClockConfig+0x260>
 800644a:	e016      	b.n	800647a <HAL_RCC_ClockConfig+0x2b2>
 800644c:	40022000 	.word	0x40022000
 8006450:	46020c00 	.word	0x46020c00
 8006454:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006458:	f7fa ff7e 	bl	8001358 <HAL_GetTick>
 800645c:	4602      	mov	r2, r0
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	1ad3      	subs	r3, r2, r3
 8006462:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006466:	4293      	cmp	r3, r2
 8006468:	d901      	bls.n	800646e <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800646a:	2303      	movs	r3, #3
 800646c:	e090      	b.n	8006590 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800646e:	4b4a      	ldr	r3, [pc, #296]	@ (8006598 <HAL_RCC_ClockConfig+0x3d0>)
 8006470:	69db      	ldr	r3, [r3, #28]
 8006472:	f003 030c 	and.w	r3, r3, #12
 8006476:	2b04      	cmp	r3, #4
 8006478:	d1ee      	bne.n	8006458 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 0302 	and.w	r3, r3, #2
 8006482:	2b00      	cmp	r3, #0
 8006484:	d010      	beq.n	80064a8 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	689a      	ldr	r2, [r3, #8]
 800648a:	4b43      	ldr	r3, [pc, #268]	@ (8006598 <HAL_RCC_ClockConfig+0x3d0>)
 800648c:	6a1b      	ldr	r3, [r3, #32]
 800648e:	f003 030f 	and.w	r3, r3, #15
 8006492:	429a      	cmp	r2, r3
 8006494:	d208      	bcs.n	80064a8 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8006496:	4b40      	ldr	r3, [pc, #256]	@ (8006598 <HAL_RCC_ClockConfig+0x3d0>)
 8006498:	6a1b      	ldr	r3, [r3, #32]
 800649a:	f023 020f 	bic.w	r2, r3, #15
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	493d      	ldr	r1, [pc, #244]	@ (8006598 <HAL_RCC_ClockConfig+0x3d0>)
 80064a4:	4313      	orrs	r3, r2
 80064a6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80064a8:	4b3c      	ldr	r3, [pc, #240]	@ (800659c <HAL_RCC_ClockConfig+0x3d4>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 030f 	and.w	r3, r3, #15
 80064b0:	683a      	ldr	r2, [r7, #0]
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d210      	bcs.n	80064d8 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064b6:	4b39      	ldr	r3, [pc, #228]	@ (800659c <HAL_RCC_ClockConfig+0x3d4>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f023 020f 	bic.w	r2, r3, #15
 80064be:	4937      	ldr	r1, [pc, #220]	@ (800659c <HAL_RCC_ClockConfig+0x3d4>)
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064c6:	4b35      	ldr	r3, [pc, #212]	@ (800659c <HAL_RCC_ClockConfig+0x3d4>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f003 030f 	and.w	r3, r3, #15
 80064ce:	683a      	ldr	r2, [r7, #0]
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d001      	beq.n	80064d8 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	e05b      	b.n	8006590 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0304 	and.w	r3, r3, #4
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d010      	beq.n	8006506 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	68da      	ldr	r2, [r3, #12]
 80064e8:	4b2b      	ldr	r3, [pc, #172]	@ (8006598 <HAL_RCC_ClockConfig+0x3d0>)
 80064ea:	6a1b      	ldr	r3, [r3, #32]
 80064ec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d208      	bcs.n	8006506 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80064f4:	4b28      	ldr	r3, [pc, #160]	@ (8006598 <HAL_RCC_ClockConfig+0x3d0>)
 80064f6:	6a1b      	ldr	r3, [r3, #32]
 80064f8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	4925      	ldr	r1, [pc, #148]	@ (8006598 <HAL_RCC_ClockConfig+0x3d0>)
 8006502:	4313      	orrs	r3, r2
 8006504:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f003 0308 	and.w	r3, r3, #8
 800650e:	2b00      	cmp	r3, #0
 8006510:	d012      	beq.n	8006538 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	691a      	ldr	r2, [r3, #16]
 8006516:	4b20      	ldr	r3, [pc, #128]	@ (8006598 <HAL_RCC_ClockConfig+0x3d0>)
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	091b      	lsrs	r3, r3, #4
 800651c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006520:	429a      	cmp	r2, r3
 8006522:	d209      	bcs.n	8006538 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8006524:	4b1c      	ldr	r3, [pc, #112]	@ (8006598 <HAL_RCC_ClockConfig+0x3d0>)
 8006526:	6a1b      	ldr	r3, [r3, #32]
 8006528:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	691b      	ldr	r3, [r3, #16]
 8006530:	011b      	lsls	r3, r3, #4
 8006532:	4919      	ldr	r1, [pc, #100]	@ (8006598 <HAL_RCC_ClockConfig+0x3d0>)
 8006534:	4313      	orrs	r3, r2
 8006536:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 0310 	and.w	r3, r3, #16
 8006540:	2b00      	cmp	r3, #0
 8006542:	d010      	beq.n	8006566 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	695a      	ldr	r2, [r3, #20]
 8006548:	4b13      	ldr	r3, [pc, #76]	@ (8006598 <HAL_RCC_ClockConfig+0x3d0>)
 800654a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800654c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006550:	429a      	cmp	r2, r3
 8006552:	d208      	bcs.n	8006566 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8006554:	4b10      	ldr	r3, [pc, #64]	@ (8006598 <HAL_RCC_ClockConfig+0x3d0>)
 8006556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006558:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	695b      	ldr	r3, [r3, #20]
 8006560:	490d      	ldr	r1, [pc, #52]	@ (8006598 <HAL_RCC_ClockConfig+0x3d0>)
 8006562:	4313      	orrs	r3, r2
 8006564:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006566:	f000 f821 	bl	80065ac <HAL_RCC_GetSysClockFreq>
 800656a:	4602      	mov	r2, r0
 800656c:	4b0a      	ldr	r3, [pc, #40]	@ (8006598 <HAL_RCC_ClockConfig+0x3d0>)
 800656e:	6a1b      	ldr	r3, [r3, #32]
 8006570:	f003 030f 	and.w	r3, r3, #15
 8006574:	490a      	ldr	r1, [pc, #40]	@ (80065a0 <HAL_RCC_ClockConfig+0x3d8>)
 8006576:	5ccb      	ldrb	r3, [r1, r3]
 8006578:	fa22 f303 	lsr.w	r3, r2, r3
 800657c:	4a09      	ldr	r2, [pc, #36]	@ (80065a4 <HAL_RCC_ClockConfig+0x3dc>)
 800657e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006580:	4b09      	ldr	r3, [pc, #36]	@ (80065a8 <HAL_RCC_ClockConfig+0x3e0>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4618      	mov	r0, r3
 8006586:	f7fa fe5d 	bl	8001244 <HAL_InitTick>
 800658a:	4603      	mov	r3, r0
 800658c:	73fb      	strb	r3, [r7, #15]

  return status;
 800658e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006590:	4618      	mov	r0, r3
 8006592:	3718      	adds	r7, #24
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}
 8006598:	46020c00 	.word	0x46020c00
 800659c:	40022000 	.word	0x40022000
 80065a0:	0800763c 	.word	0x0800763c
 80065a4:	20000000 	.word	0x20000000
 80065a8:	20000004 	.word	0x20000004

080065ac <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b08b      	sub	sp, #44	@ 0x2c
 80065b0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80065b2:	2300      	movs	r3, #0
 80065b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80065b6:	2300      	movs	r3, #0
 80065b8:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80065ba:	4b78      	ldr	r3, [pc, #480]	@ (800679c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80065bc:	69db      	ldr	r3, [r3, #28]
 80065be:	f003 030c 	and.w	r3, r3, #12
 80065c2:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80065c4:	4b75      	ldr	r3, [pc, #468]	@ (800679c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80065c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065c8:	f003 0303 	and.w	r3, r3, #3
 80065cc:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80065ce:	69bb      	ldr	r3, [r7, #24]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d005      	beq.n	80065e0 <HAL_RCC_GetSysClockFreq+0x34>
 80065d4:	69bb      	ldr	r3, [r7, #24]
 80065d6:	2b0c      	cmp	r3, #12
 80065d8:	d121      	bne.n	800661e <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d11e      	bne.n	800661e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80065e0:	4b6e      	ldr	r3, [pc, #440]	@ (800679c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d107      	bne.n	80065fc <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80065ec:	4b6b      	ldr	r3, [pc, #428]	@ (800679c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80065ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80065f2:	0b1b      	lsrs	r3, r3, #12
 80065f4:	f003 030f 	and.w	r3, r3, #15
 80065f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80065fa:	e005      	b.n	8006608 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80065fc:	4b67      	ldr	r3, [pc, #412]	@ (800679c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	0f1b      	lsrs	r3, r3, #28
 8006602:	f003 030f 	and.w	r3, r3, #15
 8006606:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006608:	4a65      	ldr	r2, [pc, #404]	@ (80067a0 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800660a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800660c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006610:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d110      	bne.n	800663a <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661a:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800661c:	e00d      	b.n	800663a <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800661e:	4b5f      	ldr	r3, [pc, #380]	@ (800679c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006620:	69db      	ldr	r3, [r3, #28]
 8006622:	f003 030c 	and.w	r3, r3, #12
 8006626:	2b04      	cmp	r3, #4
 8006628:	d102      	bne.n	8006630 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800662a:	4b5e      	ldr	r3, [pc, #376]	@ (80067a4 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800662c:	623b      	str	r3, [r7, #32]
 800662e:	e004      	b.n	800663a <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006630:	69bb      	ldr	r3, [r7, #24]
 8006632:	2b08      	cmp	r3, #8
 8006634:	d101      	bne.n	800663a <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006636:	4b5b      	ldr	r3, [pc, #364]	@ (80067a4 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8006638:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800663a:	69bb      	ldr	r3, [r7, #24]
 800663c:	2b0c      	cmp	r3, #12
 800663e:	f040 80a5 	bne.w	800678c <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006642:	4b56      	ldr	r3, [pc, #344]	@ (800679c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006646:	f003 0303 	and.w	r3, r3, #3
 800664a:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800664c:	4b53      	ldr	r3, [pc, #332]	@ (800679c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800664e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006650:	0a1b      	lsrs	r3, r3, #8
 8006652:	f003 030f 	and.w	r3, r3, #15
 8006656:	3301      	adds	r3, #1
 8006658:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800665a:	4b50      	ldr	r3, [pc, #320]	@ (800679c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800665c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800665e:	091b      	lsrs	r3, r3, #4
 8006660:	f003 0301 	and.w	r3, r3, #1
 8006664:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006666:	4b4d      	ldr	r3, [pc, #308]	@ (800679c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800666a:	08db      	lsrs	r3, r3, #3
 800666c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006670:	68ba      	ldr	r2, [r7, #8]
 8006672:	fb02 f303 	mul.w	r3, r2, r3
 8006676:	ee07 3a90 	vmov	s15, r3
 800667a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800667e:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	2b02      	cmp	r3, #2
 8006686:	d003      	beq.n	8006690 <HAL_RCC_GetSysClockFreq+0xe4>
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	2b03      	cmp	r3, #3
 800668c:	d022      	beq.n	80066d4 <HAL_RCC_GetSysClockFreq+0x128>
 800668e:	e043      	b.n	8006718 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	ee07 3a90 	vmov	s15, r3
 8006696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800669a:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80067a8 <HAL_RCC_GetSysClockFreq+0x1fc>
 800669e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066a2:	4b3e      	ldr	r3, [pc, #248]	@ (800679c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80066a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066aa:	ee07 3a90 	vmov	s15, r3
 80066ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80066b2:	ed97 6a01 	vldr	s12, [r7, #4]
 80066b6:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80067ac <HAL_RCC_GetSysClockFreq+0x200>
 80066ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80066be:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80066c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80066ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80066d2:	e046      	b.n	8006762 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	ee07 3a90 	vmov	s15, r3
 80066da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066de:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80067a8 <HAL_RCC_GetSysClockFreq+0x1fc>
 80066e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066e6:	4b2d      	ldr	r3, [pc, #180]	@ (800679c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80066e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066ee:	ee07 3a90 	vmov	s15, r3
 80066f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80066f6:	ed97 6a01 	vldr	s12, [r7, #4]
 80066fa:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 80067ac <HAL_RCC_GetSysClockFreq+0x200>
 80066fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006702:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006706:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800670a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800670e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006712:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006716:	e024      	b.n	8006762 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671a:	ee07 3a90 	vmov	s15, r3
 800671e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	ee07 3a90 	vmov	s15, r3
 8006728:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800672c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006730:	4b1a      	ldr	r3, [pc, #104]	@ (800679c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006732:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006734:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006738:	ee07 3a90 	vmov	s15, r3
 800673c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006740:	ed97 6a01 	vldr	s12, [r7, #4]
 8006744:	eddf 5a19 	vldr	s11, [pc, #100]	@ 80067ac <HAL_RCC_GetSysClockFreq+0x200>
 8006748:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800674c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006750:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006754:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006758:	ee67 7a27 	vmul.f32	s15, s14, s15
 800675c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006760:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8006762:	4b0e      	ldr	r3, [pc, #56]	@ (800679c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006766:	0e1b      	lsrs	r3, r3, #24
 8006768:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800676c:	3301      	adds	r3, #1
 800676e:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	ee07 3a90 	vmov	s15, r3
 8006776:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800677a:	edd7 6a07 	vldr	s13, [r7, #28]
 800677e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006782:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006786:	ee17 3a90 	vmov	r3, s15
 800678a:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 800678c:	6a3b      	ldr	r3, [r7, #32]
}
 800678e:	4618      	mov	r0, r3
 8006790:	372c      	adds	r7, #44	@ 0x2c
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	46020c00 	.word	0x46020c00
 80067a0:	0800764c 	.word	0x0800764c
 80067a4:	00f42400 	.word	0x00f42400
 80067a8:	4b742400 	.word	0x4b742400
 80067ac:	46000000 	.word	0x46000000

080067b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80067b4:	f7ff fefa 	bl	80065ac <HAL_RCC_GetSysClockFreq>
 80067b8:	4602      	mov	r2, r0
 80067ba:	4b07      	ldr	r3, [pc, #28]	@ (80067d8 <HAL_RCC_GetHCLKFreq+0x28>)
 80067bc:	6a1b      	ldr	r3, [r3, #32]
 80067be:	f003 030f 	and.w	r3, r3, #15
 80067c2:	4906      	ldr	r1, [pc, #24]	@ (80067dc <HAL_RCC_GetHCLKFreq+0x2c>)
 80067c4:	5ccb      	ldrb	r3, [r1, r3]
 80067c6:	fa22 f303 	lsr.w	r3, r2, r3
 80067ca:	4a05      	ldr	r2, [pc, #20]	@ (80067e0 <HAL_RCC_GetHCLKFreq+0x30>)
 80067cc:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80067ce:	4b04      	ldr	r3, [pc, #16]	@ (80067e0 <HAL_RCC_GetHCLKFreq+0x30>)
 80067d0:	681b      	ldr	r3, [r3, #0]
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	bd80      	pop	{r7, pc}
 80067d6:	bf00      	nop
 80067d8:	46020c00 	.word	0x46020c00
 80067dc:	0800763c 	.word	0x0800763c
 80067e0:	20000000 	.word	0x20000000

080067e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b086      	sub	sp, #24
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80067ec:	4b3e      	ldr	r3, [pc, #248]	@ (80068e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80067ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067f2:	f003 0304 	and.w	r3, r3, #4
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d003      	beq.n	8006802 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80067fa:	f7fe fd9b 	bl	8005334 <HAL_PWREx_GetVoltageRange>
 80067fe:	6178      	str	r0, [r7, #20]
 8006800:	e019      	b.n	8006836 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006802:	4b39      	ldr	r3, [pc, #228]	@ (80068e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006804:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006808:	4a37      	ldr	r2, [pc, #220]	@ (80068e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800680a:	f043 0304 	orr.w	r3, r3, #4
 800680e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006812:	4b35      	ldr	r3, [pc, #212]	@ (80068e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006814:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006818:	f003 0304 	and.w	r3, r3, #4
 800681c:	60fb      	str	r3, [r7, #12]
 800681e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006820:	f7fe fd88 	bl	8005334 <HAL_PWREx_GetVoltageRange>
 8006824:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006826:	4b30      	ldr	r3, [pc, #192]	@ (80068e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006828:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800682c:	4a2e      	ldr	r2, [pc, #184]	@ (80068e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800682e:	f023 0304 	bic.w	r3, r3, #4
 8006832:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800683c:	d003      	beq.n	8006846 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006844:	d109      	bne.n	800685a <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800684c:	d202      	bcs.n	8006854 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800684e:	2301      	movs	r3, #1
 8006850:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8006852:	e033      	b.n	80068bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8006854:	2300      	movs	r3, #0
 8006856:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8006858:	e030      	b.n	80068bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006860:	d208      	bcs.n	8006874 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006868:	d102      	bne.n	8006870 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800686a:	2303      	movs	r3, #3
 800686c:	613b      	str	r3, [r7, #16]
 800686e:	e025      	b.n	80068bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8006870:	2301      	movs	r3, #1
 8006872:	e035      	b.n	80068e0 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800687a:	d90f      	bls.n	800689c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d109      	bne.n	8006896 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006888:	d902      	bls.n	8006890 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800688a:	2300      	movs	r3, #0
 800688c:	613b      	str	r3, [r7, #16]
 800688e:	e015      	b.n	80068bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8006890:	2301      	movs	r3, #1
 8006892:	613b      	str	r3, [r7, #16]
 8006894:	e012      	b.n	80068bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8006896:	2300      	movs	r3, #0
 8006898:	613b      	str	r3, [r7, #16]
 800689a:	e00f      	b.n	80068bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80068a2:	d109      	bne.n	80068b8 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068aa:	d102      	bne.n	80068b2 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80068ac:	2301      	movs	r3, #1
 80068ae:	613b      	str	r3, [r7, #16]
 80068b0:	e004      	b.n	80068bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80068b2:	2302      	movs	r3, #2
 80068b4:	613b      	str	r3, [r7, #16]
 80068b6:	e001      	b.n	80068bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80068b8:	2301      	movs	r3, #1
 80068ba:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80068bc:	4b0b      	ldr	r3, [pc, #44]	@ (80068ec <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f023 020f 	bic.w	r2, r3, #15
 80068c4:	4909      	ldr	r1, [pc, #36]	@ (80068ec <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80068cc:	4b07      	ldr	r3, [pc, #28]	@ (80068ec <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 030f 	and.w	r3, r3, #15
 80068d4:	693a      	ldr	r2, [r7, #16]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d001      	beq.n	80068de <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e000      	b.n	80068e0 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80068de:	2300      	movs	r3, #0
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3718      	adds	r7, #24
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	46020c00 	.word	0x46020c00
 80068ec:	40022000 	.word	0x40022000

080068f0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80068f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068f4:	b0b6      	sub	sp, #216	@ 0xd8
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80068fc:	2300      	movs	r3, #0
 80068fe:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006902:	2300      	movs	r3, #0
 8006904:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006908:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800690c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006910:	f002 0401 	and.w	r4, r2, #1
 8006914:	2500      	movs	r5, #0
 8006916:	ea54 0305 	orrs.w	r3, r4, r5
 800691a:	d00b      	beq.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800691c:	4bc5      	ldr	r3, [pc, #788]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800691e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006922:	f023 0103 	bic.w	r1, r3, #3
 8006926:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800692a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800692c:	4ac1      	ldr	r2, [pc, #772]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800692e:	430b      	orrs	r3, r1
 8006930:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006934:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800693c:	f002 0804 	and.w	r8, r2, #4
 8006940:	f04f 0900 	mov.w	r9, #0
 8006944:	ea58 0309 	orrs.w	r3, r8, r9
 8006948:	d00b      	beq.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800694a:	4bba      	ldr	r3, [pc, #744]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800694c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006950:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006954:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800695a:	4ab6      	ldr	r2, [pc, #728]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800695c:	430b      	orrs	r3, r1
 800695e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006962:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800696a:	f002 0a08 	and.w	sl, r2, #8
 800696e:	f04f 0b00 	mov.w	fp, #0
 8006972:	ea5a 030b 	orrs.w	r3, sl, fp
 8006976:	d00b      	beq.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8006978:	4bae      	ldr	r3, [pc, #696]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800697a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800697e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006982:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006988:	4aaa      	ldr	r2, [pc, #680]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800698a:	430b      	orrs	r3, r1
 800698c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006990:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006998:	f002 0310 	and.w	r3, r2, #16
 800699c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80069a0:	2300      	movs	r3, #0
 80069a2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80069a6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80069aa:	460b      	mov	r3, r1
 80069ac:	4313      	orrs	r3, r2
 80069ae:	d00b      	beq.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80069b0:	4ba0      	ldr	r3, [pc, #640]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80069b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80069ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80069be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069c0:	4a9c      	ldr	r2, [pc, #624]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80069c2:	430b      	orrs	r3, r1
 80069c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80069c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80069cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d0:	f002 0320 	and.w	r3, r2, #32
 80069d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80069d8:	2300      	movs	r3, #0
 80069da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80069de:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80069e2:	460b      	mov	r3, r1
 80069e4:	4313      	orrs	r3, r2
 80069e6:	d00b      	beq.n	8006a00 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80069e8:	4b92      	ldr	r3, [pc, #584]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80069ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80069ee:	f023 0107 	bic.w	r1, r3, #7
 80069f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80069f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069f8:	4a8e      	ldr	r2, [pc, #568]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80069fa:	430b      	orrs	r3, r1
 80069fc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006a00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a08:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006a0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006a10:	2300      	movs	r3, #0
 8006a12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006a16:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006a1a:	460b      	mov	r3, r1
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	d00b      	beq.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006a20:	4b84      	ldr	r3, [pc, #528]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006a22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a26:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8006a2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006a2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a30:	4a80      	ldr	r2, [pc, #512]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006a32:	430b      	orrs	r3, r1
 8006a34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006a38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a40:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006a44:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006a48:	2300      	movs	r3, #0
 8006a4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006a4e:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006a52:	460b      	mov	r3, r1
 8006a54:	4313      	orrs	r3, r2
 8006a56:	d00b      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8006a58:	4b76      	ldr	r3, [pc, #472]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006a5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a5e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006a62:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006a66:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a68:	4a72      	ldr	r2, [pc, #456]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006a6a:	430b      	orrs	r3, r1
 8006a6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006a70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a78:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8006a7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006a80:	2300      	movs	r3, #0
 8006a82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006a86:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	d00b      	beq.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8006a90:	4b68      	ldr	r3, [pc, #416]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006a92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a96:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006a9a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006a9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006aa0:	4a64      	ldr	r2, [pc, #400]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006aa2:	430b      	orrs	r3, r1
 8006aa4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006aa8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006ab4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006ab8:	2300      	movs	r3, #0
 8006aba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006abe:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006ac2:	460b      	mov	r3, r1
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	d00b      	beq.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8006ac8:	4b5a      	ldr	r3, [pc, #360]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006aca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ace:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8006ad2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006ad6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ad8:	4a56      	ldr	r2, [pc, #344]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006ada:	430b      	orrs	r3, r1
 8006adc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006ae0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae8:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8006aec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006af0:	2300      	movs	r3, #0
 8006af2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006af6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006afa:	460b      	mov	r3, r1
 8006afc:	4313      	orrs	r3, r2
 8006afe:	d00b      	beq.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8006b00:	4b4c      	ldr	r3, [pc, #304]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006b02:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006b06:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8006b0a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b10:	4a48      	ldr	r2, [pc, #288]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006b12:	430b      	orrs	r3, r1
 8006b14:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006b18:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b20:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006b24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006b28:	2300      	movs	r3, #0
 8006b2a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006b2e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006b32:	460b      	mov	r3, r1
 8006b34:	4313      	orrs	r3, r2
 8006b36:	d00b      	beq.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8006b38:	4b3e      	ldr	r3, [pc, #248]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006b3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b3e:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8006b42:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b46:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b48:	4a3a      	ldr	r2, [pc, #232]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006b4a:	430b      	orrs	r3, r1
 8006b4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8006b50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b58:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006b5c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006b5e:	2300      	movs	r3, #0
 8006b60:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006b62:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006b66:	460b      	mov	r3, r1
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	d00b      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8006b6c:	4b31      	ldr	r3, [pc, #196]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006b6e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006b72:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006b76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b7a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b7c:	4a2d      	ldr	r2, [pc, #180]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006b7e:	430b      	orrs	r3, r1
 8006b80:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006b84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b8c:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006b90:	673b      	str	r3, [r7, #112]	@ 0x70
 8006b92:	2300      	movs	r3, #0
 8006b94:	677b      	str	r3, [r7, #116]	@ 0x74
 8006b96:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	d04f      	beq.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8006ba0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006ba4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ba8:	2b80      	cmp	r3, #128	@ 0x80
 8006baa:	d02d      	beq.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8006bac:	2b80      	cmp	r3, #128	@ 0x80
 8006bae:	d827      	bhi.n	8006c00 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006bb0:	2b60      	cmp	r3, #96	@ 0x60
 8006bb2:	d02b      	beq.n	8006c0c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8006bb4:	2b60      	cmp	r3, #96	@ 0x60
 8006bb6:	d823      	bhi.n	8006c00 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006bb8:	2b40      	cmp	r3, #64	@ 0x40
 8006bba:	d006      	beq.n	8006bca <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006bbc:	2b40      	cmp	r3, #64	@ 0x40
 8006bbe:	d81f      	bhi.n	8006c00 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d009      	beq.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8006bc4:	2b20      	cmp	r3, #32
 8006bc6:	d011      	beq.n	8006bec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8006bc8:	e01a      	b.n	8006c00 <HAL_RCCEx_PeriphCLKConfig+0x310>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006bca:	4b1a      	ldr	r3, [pc, #104]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bce:	4a19      	ldr	r2, [pc, #100]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006bd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bd4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006bd6:	e01a      	b.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006bd8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006bdc:	3308      	adds	r3, #8
 8006bde:	4618      	mov	r0, r3
 8006be0:	f000 fbc4 	bl	800736c <RCCEx_PLL2_Config>
 8006be4:	4603      	mov	r3, r0
 8006be6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006bea:	e010      	b.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006bec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006bf0:	332c      	adds	r3, #44	@ 0x2c
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f000 fc52 	bl	800749c <RCCEx_PLL3_Config>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006bfe:	e006      	b.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x31e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006c06:	e002      	b.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8006c08:	bf00      	nop
 8006c0a:	e000      	b.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8006c0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c0e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d110      	bne.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0x348>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8006c16:	4b07      	ldr	r3, [pc, #28]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006c18:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006c1c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8006c20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006c24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c28:	4a02      	ldr	r2, [pc, #8]	@ (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006c2a:	430b      	orrs	r3, r1
 8006c2c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006c30:	e006      	b.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8006c32:	bf00      	nop
 8006c34:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c38:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006c3c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8006c40:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c48:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006c4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c4e:	2300      	movs	r3, #0
 8006c50:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006c52:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006c56:	460b      	mov	r3, r1
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	d046      	beq.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8006c5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006c60:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006c64:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006c68:	d028      	beq.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8006c6a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006c6e:	d821      	bhi.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8006c70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c74:	d022      	beq.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8006c76:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c7a:	d81b      	bhi.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8006c7c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006c80:	d01c      	beq.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8006c82:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006c86:	d815      	bhi.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8006c88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c8c:	d008      	beq.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 8006c8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c92:	d80f      	bhi.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d011      	beq.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8006c98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c9c:	d00e      	beq.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8006c9e:	e009      	b.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006ca0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006ca4:	3308      	adds	r3, #8
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f000 fb60 	bl	800736c <RCCEx_PLL2_Config>
 8006cac:	4603      	mov	r3, r0
 8006cae:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006cb2:	e004      	b.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006cba:	e000      	b.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x3ce>
        break;
 8006cbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cbe:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d10d      	bne.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8006cc6:	4bb6      	ldr	r3, [pc, #728]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006cc8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006ccc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006cd0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006cd4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006cd8:	4ab1      	ldr	r2, [pc, #708]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006cda:	430b      	orrs	r3, r1
 8006cdc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006ce0:	e003      	b.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x3fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ce2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006ce6:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8006cea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006cf6:	663b      	str	r3, [r7, #96]	@ 0x60
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	667b      	str	r3, [r7, #100]	@ 0x64
 8006cfc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006d00:	460b      	mov	r3, r1
 8006d02:	4313      	orrs	r3, r2
 8006d04:	d03e      	beq.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8006d06:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006d0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d0e:	2b04      	cmp	r3, #4
 8006d10:	d81d      	bhi.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8006d12:	a201      	add	r2, pc, #4	@ (adr r2, 8006d18 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8006d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d18:	08006d57 	.word	0x08006d57
 8006d1c:	08006d2d 	.word	0x08006d2d
 8006d20:	08006d3b 	.word	0x08006d3b
 8006d24:	08006d57 	.word	0x08006d57
 8006d28:	08006d57 	.word	0x08006d57
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006d2c:	4b9c      	ldr	r3, [pc, #624]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d30:	4a9b      	ldr	r2, [pc, #620]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006d32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d36:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006d38:	e00e      	b.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006d3a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006d3e:	332c      	adds	r3, #44	@ 0x2c
 8006d40:	4618      	mov	r0, r3
 8006d42:	f000 fbab 	bl	800749c <RCCEx_PLL3_Config>
 8006d46:	4603      	mov	r3, r0
 8006d48:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006d4c:	e004      	b.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006d54:	e000      	b.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x468>
        break;
 8006d56:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006d58:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d10d      	bne.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8006d60:	4b8f      	ldr	r3, [pc, #572]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006d62:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006d66:	f023 0107 	bic.w	r1, r3, #7
 8006d6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006d6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d72:	4a8b      	ldr	r2, [pc, #556]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006d74:	430b      	orrs	r3, r1
 8006d76:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006d7a:	e003      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x494>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d7c:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006d80:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8006d84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d8c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006d90:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d92:	2300      	movs	r3, #0
 8006d94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d96:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006d9a:	460b      	mov	r3, r1
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	d04a      	beq.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x546>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8006da0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006da8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006dac:	d028      	beq.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x510>
 8006dae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006db2:	d821      	bhi.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8006db4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006db8:	d024      	beq.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8006dba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006dbe:	d81b      	bhi.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8006dc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006dc4:	d00e      	beq.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8006dc6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006dca:	d815      	bhi.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d01b      	beq.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8006dd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dd4:	d110      	bne.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006dd6:	4b72      	ldr	r3, [pc, #456]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dda:	4a71      	ldr	r2, [pc, #452]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006ddc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006de0:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006de2:	e012      	b.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006de4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006de8:	332c      	adds	r3, #44	@ 0x2c
 8006dea:	4618      	mov	r0, r3
 8006dec:	f000 fb56 	bl	800749c <RCCEx_PLL3_Config>
 8006df0:	4603      	mov	r3, r0
 8006df2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006df6:	e008      	b.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006dfe:	e004      	b.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8006e00:	bf00      	nop
 8006e02:	e002      	b.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8006e04:	bf00      	nop
 8006e06:	e000      	b.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8006e08:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006e0a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d10d      	bne.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x53e>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8006e12:	4b63      	ldr	r3, [pc, #396]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006e14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006e18:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006e1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e24:	4a5e      	ldr	r2, [pc, #376]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006e26:	430b      	orrs	r3, r1
 8006e28:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006e2c:	e003      	b.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x546>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e2e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006e32:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006e36:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006e42:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e44:	2300      	movs	r3, #0
 8006e46:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e48:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	f000 80ba 	beq.w	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e54:	2300      	movs	r3, #0
 8006e56:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e5a:	4b51      	ldr	r3, [pc, #324]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006e5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e60:	f003 0304 	and.w	r3, r3, #4
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d113      	bne.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e68:	4b4d      	ldr	r3, [pc, #308]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006e6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e6e:	4a4c      	ldr	r2, [pc, #304]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006e70:	f043 0304 	orr.w	r3, r3, #4
 8006e74:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006e78:	4b49      	ldr	r3, [pc, #292]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006e7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e7e:	f003 0304 	and.w	r3, r3, #4
 8006e82:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e86:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
      pwrclkchanged = SET;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8006e90:	4b44      	ldr	r3, [pc, #272]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8006e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e94:	4a43      	ldr	r2, [pc, #268]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8006e96:	f043 0301 	orr.w	r3, r3, #1
 8006e9a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006e9c:	f7fa fa5c 	bl	8001358 <HAL_GetTick>
 8006ea0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006ea4:	e00b      	b.n	8006ebe <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ea6:	f7fa fa57 	bl	8001358 <HAL_GetTick>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006eb0:	1ad3      	subs	r3, r2, r3
 8006eb2:	2b02      	cmp	r3, #2
 8006eb4:	d903      	bls.n	8006ebe <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        ret = HAL_TIMEOUT;
 8006eb6:	2303      	movs	r3, #3
 8006eb8:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006ebc:	e005      	b.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x5da>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006ebe:	4b39      	ldr	r3, [pc, #228]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8006ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ec2:	f003 0301 	and.w	r3, r3, #1
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d0ed      	beq.n	8006ea6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      }
    }

    if (ret == HAL_OK)
 8006eca:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d16a      	bne.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006ed2:	4b33      	ldr	r3, [pc, #204]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006ed4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ed8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006edc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8006ee0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d023      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8006ee8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006eec:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8006ef0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d01b      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x640>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006ef8:	4b29      	ldr	r3, [pc, #164]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006efa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006efe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006f06:	4b26      	ldr	r3, [pc, #152]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006f08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f0c:	4a24      	ldr	r2, [pc, #144]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006f0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f12:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006f16:	4b22      	ldr	r3, [pc, #136]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006f18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f1c:	4a20      	ldr	r2, [pc, #128]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006f1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f22:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006f26:	4a1e      	ldr	r2, [pc, #120]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006f28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f2c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006f30:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f34:	f003 0301 	and.w	r3, r3, #1
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d019      	beq.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f3c:	f7fa fa0c 	bl	8001358 <HAL_GetTick>
 8006f40:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f44:	e00d      	b.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f46:	f7fa fa07 	bl	8001358 <HAL_GetTick>
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006f50:	1ad2      	subs	r2, r2, r3
 8006f52:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006f56:	429a      	cmp	r2, r3
 8006f58:	d903      	bls.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8006f5a:	2303      	movs	r3, #3
 8006f5c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            break;
 8006f60:	e006      	b.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0x680>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f62:	4b0f      	ldr	r3, [pc, #60]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006f64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f68:	f003 0302 	and.w	r3, r3, #2
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d0ea      	beq.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if (ret == HAL_OK)
 8006f70:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d10d      	bne.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006f78:	4b09      	ldr	r3, [pc, #36]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006f7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f7e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006f82:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006f86:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006f8a:	4a05      	ldr	r2, [pc, #20]	@ (8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006f8c:	430b      	orrs	r3, r1
 8006f8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006f92:	e00d      	b.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006f94:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006f98:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 8006f9c:	e008      	b.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 8006f9e:	bf00      	nop
 8006fa0:	46020c00 	.word	0x46020c00
 8006fa4:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fa8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006fac:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006fb0:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d107      	bne.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fb8:	4bb2      	ldr	r3, [pc, #712]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fbe:	4ab1      	ldr	r2, [pc, #708]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006fc0:	f023 0304 	bic.w	r3, r3, #4
 8006fc4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8006fc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006fd4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fda:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006fde:	460b      	mov	r3, r1
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	d042      	beq.n	800706a <HAL_RCCEx_PeriphCLKConfig+0x77a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8006fe4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006fe8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006fec:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006ff0:	d022      	beq.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8006ff2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006ff6:	d81b      	bhi.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006ff8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ffc:	d011      	beq.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x732>
 8006ffe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007002:	d815      	bhi.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8007004:	2b00      	cmp	r3, #0
 8007006:	d019      	beq.n	800703c <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8007008:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800700c:	d110      	bne.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0x740>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800700e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007012:	3308      	adds	r3, #8
 8007014:	4618      	mov	r0, r3
 8007016:	f000 f9a9 	bl	800736c <RCCEx_PLL2_Config>
 800701a:	4603      	mov	r3, r0
 800701c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8007020:	e00d      	b.n	800703e <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007022:	4b98      	ldr	r3, [pc, #608]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007026:	4a97      	ldr	r2, [pc, #604]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007028:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800702c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800702e:	e006      	b.n	800703e <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8007036:	e002      	b.n	800703e <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8007038:	bf00      	nop
 800703a:	e000      	b.n	800703e <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 800703c:	bf00      	nop
    }
    if (ret == HAL_OK)
 800703e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8007042:	2b00      	cmp	r3, #0
 8007044:	d10d      	bne.n	8007062 <HAL_RCCEx_PeriphCLKConfig+0x772>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8007046:	4b8f      	ldr	r3, [pc, #572]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007048:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800704c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007050:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007054:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007058:	4a8a      	ldr	r2, [pc, #552]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800705a:	430b      	orrs	r3, r1
 800705c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007060:	e003      	b.n	800706a <HAL_RCCEx_PeriphCLKConfig+0x77a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007062:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8007066:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800706a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800706e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007072:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007076:	643b      	str	r3, [r7, #64]	@ 0x40
 8007078:	2300      	movs	r3, #0
 800707a:	647b      	str	r3, [r7, #68]	@ 0x44
 800707c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007080:	460b      	mov	r3, r1
 8007082:	4313      	orrs	r3, r2
 8007084:	d02d      	beq.n	80070e2 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8007086:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800708a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800708e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007092:	d00b      	beq.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8007094:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007098:	d804      	bhi.n	80070a4 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 800709a:	2b00      	cmp	r3, #0
 800709c:	d008      	beq.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 800709e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070a2:	d007      	beq.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80070aa:	e004      	b.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 80070ac:	bf00      	nop
 80070ae:	e002      	b.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 80070b0:	bf00      	nop
 80070b2:	e000      	b.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 80070b4:	bf00      	nop
    }
    if (ret == HAL_OK)
 80070b6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10d      	bne.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80070be:	4b71      	ldr	r3, [pc, #452]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80070c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80070c4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80070c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80070cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070d0:	4a6c      	ldr	r2, [pc, #432]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80070d2:	430b      	orrs	r3, r1
 80070d4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80070d8:	e003      	b.n	80070e2 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070da:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80070de:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 80070e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80070e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ea:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80070ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80070f0:	2300      	movs	r3, #0
 80070f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070f4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80070f8:	460b      	mov	r3, r1
 80070fa:	4313      	orrs	r3, r2
 80070fc:	d00c      	beq.n	8007118 <HAL_RCCEx_PeriphCLKConfig+0x828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 80070fe:	4b61      	ldr	r3, [pc, #388]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007100:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007104:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8007108:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800710c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007110:	4a5c      	ldr	r2, [pc, #368]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007112:	430b      	orrs	r3, r1
 8007114:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8007118:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800711c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007120:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007124:	633b      	str	r3, [r7, #48]	@ 0x30
 8007126:	2300      	movs	r3, #0
 8007128:	637b      	str	r3, [r7, #52]	@ 0x34
 800712a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800712e:	460b      	mov	r3, r1
 8007130:	4313      	orrs	r3, r2
 8007132:	d019      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x878>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8007134:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007138:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800713c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007140:	d105      	bne.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007142:	4b50      	ldr	r3, [pc, #320]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007146:	4a4f      	ldr	r2, [pc, #316]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007148:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800714c:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 800714e:	4b4d      	ldr	r3, [pc, #308]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007150:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007154:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007158:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800715c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007160:	4a48      	ldr	r2, [pc, #288]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007162:	430b      	orrs	r3, r1
 8007164:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8007168:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800716c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007170:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007174:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007176:	2300      	movs	r3, #0
 8007178:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800717a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800717e:	460b      	mov	r3, r1
 8007180:	4313      	orrs	r3, r2
 8007182:	d00c      	beq.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x8ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8007184:	4b3f      	ldr	r3, [pc, #252]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007186:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800718a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800718e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007192:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007196:	493b      	ldr	r1, [pc, #236]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007198:	4313      	orrs	r3, r2
 800719a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800719e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80071a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a6:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80071aa:	623b      	str	r3, [r7, #32]
 80071ac:	2300      	movs	r3, #0
 80071ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80071b0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80071b4:	460b      	mov	r3, r1
 80071b6:	4313      	orrs	r3, r2
 80071b8:	d00c      	beq.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80071ba:	4b32      	ldr	r3, [pc, #200]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80071bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80071c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80071c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80071c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80071cc:	492d      	ldr	r1, [pc, #180]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80071ce:	4313      	orrs	r3, r2
 80071d0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80071d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80071d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071dc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80071e0:	61bb      	str	r3, [r7, #24]
 80071e2:	2300      	movs	r3, #0
 80071e4:	61fb      	str	r3, [r7, #28]
 80071e6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80071ea:	460b      	mov	r3, r1
 80071ec:	4313      	orrs	r3, r2
 80071ee:	d00c      	beq.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x91a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80071f0:	4b24      	ldr	r3, [pc, #144]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80071f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80071f6:	f023 0218 	bic.w	r2, r3, #24
 80071fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80071fe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007202:	4920      	ldr	r1, [pc, #128]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007204:	4313      	orrs	r3, r2
 8007206:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800720a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800720e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007212:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8007216:	613b      	str	r3, [r7, #16]
 8007218:	2300      	movs	r3, #0
 800721a:	617b      	str	r3, [r7, #20]
 800721c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007220:	460b      	mov	r3, r1
 8007222:	4313      	orrs	r3, r2
 8007224:	d034      	beq.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8007226:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800722a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800722e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007232:	d105      	bne.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0x950>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007234:	4b13      	ldr	r3, [pc, #76]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007238:	4a12      	ldr	r2, [pc, #72]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800723a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800723e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8007240:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007244:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007248:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800724c:	d108      	bne.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x970>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800724e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007252:	3308      	adds	r3, #8
 8007254:	4618      	mov	r0, r3
 8007256:	f000 f889 	bl	800736c <RCCEx_PLL2_Config>
 800725a:	4603      	mov	r3, r0
 800725c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
    }
    if (ret == HAL_OK)
 8007260:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8007264:	2b00      	cmp	r3, #0
 8007266:	d10f      	bne.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x998>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8007268:	4b06      	ldr	r3, [pc, #24]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800726a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800726e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007272:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007276:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800727a:	4902      	ldr	r1, [pc, #8]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800727c:	4313      	orrs	r3, r2
 800727e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8007282:	e005      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8007284:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007288:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800728c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8007290:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007298:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800729c:	60bb      	str	r3, [r7, #8]
 800729e:	2300      	movs	r3, #0
 80072a0:	60fb      	str	r3, [r7, #12]
 80072a2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80072a6:	460b      	mov	r3, r1
 80072a8:	4313      	orrs	r3, r2
 80072aa:	d03a      	beq.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0xa32>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80072ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80072b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80072b8:	d00e      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 80072ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80072be:	d815      	bhi.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x9fc>
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d017      	beq.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80072c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072c8:	d110      	bne.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x9fc>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072ca:	4b27      	ldr	r3, [pc, #156]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 80072cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072ce:	4a26      	ldr	r2, [pc, #152]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 80072d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072d4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80072d6:	e00e      	b.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80072d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80072dc:	3308      	adds	r3, #8
 80072de:	4618      	mov	r0, r3
 80072e0:	f000 f844 	bl	800736c <RCCEx_PLL2_Config>
 80072e4:	4603      	mov	r3, r0
 80072e6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80072ea:	e004      	b.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      default:
        ret = HAL_ERROR;
 80072ec:	2301      	movs	r3, #1
 80072ee:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80072f2:	e000      	b.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0xa06>
        break;
 80072f4:	bf00      	nop
    }
    if (ret == HAL_OK)
 80072f6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d10d      	bne.n	800731a <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 80072fe:	4b1a      	ldr	r3, [pc, #104]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8007300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007304:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007308:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800730c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007310:	4915      	ldr	r1, [pc, #84]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8007312:	4313      	orrs	r3, r2
 8007314:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007318:	e003      	b.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0xa32>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800731a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800731e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8007322:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732a:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800732e:	603b      	str	r3, [r7, #0]
 8007330:	2300      	movs	r3, #0
 8007332:	607b      	str	r3, [r7, #4]
 8007334:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007338:	460b      	mov	r3, r1
 800733a:	4313      	orrs	r3, r2
 800733c:	d00c      	beq.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0xa68>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800733e:	4b0a      	ldr	r3, [pc, #40]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8007340:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007344:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8007348:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800734c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007350:	4905      	ldr	r1, [pc, #20]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8007352:	4313      	orrs	r3, r2
 8007354:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8007358:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
}
 800735c:	4618      	mov	r0, r3
 800735e:	37d8      	adds	r7, #216	@ 0xd8
 8007360:	46bd      	mov	sp, r7
 8007362:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007366:	bf00      	nop
 8007368:	46020c00 	.word	0x46020c00

0800736c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b084      	sub	sp, #16
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8007374:	4b47      	ldr	r3, [pc, #284]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a46      	ldr	r2, [pc, #280]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 800737a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800737e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007380:	f7f9 ffea 	bl	8001358 <HAL_GetTick>
 8007384:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007386:	e008      	b.n	800739a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007388:	f7f9 ffe6 	bl	8001358 <HAL_GetTick>
 800738c:	4602      	mov	r2, r0
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	1ad3      	subs	r3, r2, r3
 8007392:	2b02      	cmp	r3, #2
 8007394:	d901      	bls.n	800739a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007396:	2303      	movs	r3, #3
 8007398:	e077      	b.n	800748a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800739a:	4b3e      	ldr	r3, [pc, #248]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1f0      	bne.n	8007388 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80073a6:	4b3b      	ldr	r3, [pc, #236]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 80073a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073aa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80073ae:	f023 0303 	bic.w	r3, r3, #3
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	6811      	ldr	r1, [r2, #0]
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	6852      	ldr	r2, [r2, #4]
 80073ba:	3a01      	subs	r2, #1
 80073bc:	0212      	lsls	r2, r2, #8
 80073be:	430a      	orrs	r2, r1
 80073c0:	4934      	ldr	r1, [pc, #208]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 80073c2:	4313      	orrs	r3, r2
 80073c4:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80073c6:	4b33      	ldr	r3, [pc, #204]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 80073c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073ca:	4b33      	ldr	r3, [pc, #204]	@ (8007498 <RCCEx_PLL2_Config+0x12c>)
 80073cc:	4013      	ands	r3, r2
 80073ce:	687a      	ldr	r2, [r7, #4]
 80073d0:	6892      	ldr	r2, [r2, #8]
 80073d2:	3a01      	subs	r2, #1
 80073d4:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80073d8:	687a      	ldr	r2, [r7, #4]
 80073da:	68d2      	ldr	r2, [r2, #12]
 80073dc:	3a01      	subs	r2, #1
 80073de:	0252      	lsls	r2, r2, #9
 80073e0:	b292      	uxth	r2, r2
 80073e2:	4311      	orrs	r1, r2
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	6912      	ldr	r2, [r2, #16]
 80073e8:	3a01      	subs	r2, #1
 80073ea:	0412      	lsls	r2, r2, #16
 80073ec:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80073f0:	4311      	orrs	r1, r2
 80073f2:	687a      	ldr	r2, [r7, #4]
 80073f4:	6952      	ldr	r2, [r2, #20]
 80073f6:	3a01      	subs	r2, #1
 80073f8:	0612      	lsls	r2, r2, #24
 80073fa:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80073fe:	430a      	orrs	r2, r1
 8007400:	4924      	ldr	r1, [pc, #144]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 8007402:	4313      	orrs	r3, r2
 8007404:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8007406:	4b23      	ldr	r3, [pc, #140]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 8007408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800740a:	f023 020c 	bic.w	r2, r3, #12
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	699b      	ldr	r3, [r3, #24]
 8007412:	4920      	ldr	r1, [pc, #128]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 8007414:	4313      	orrs	r3, r2
 8007416:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8007418:	4b1e      	ldr	r3, [pc, #120]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 800741a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6a1b      	ldr	r3, [r3, #32]
 8007420:	491c      	ldr	r1, [pc, #112]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 8007422:	4313      	orrs	r3, r2
 8007424:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8007426:	4b1b      	ldr	r3, [pc, #108]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 8007428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800742a:	4a1a      	ldr	r2, [pc, #104]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 800742c:	f023 0310 	bic.w	r3, r3, #16
 8007430:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007432:	4b18      	ldr	r3, [pc, #96]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 8007434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007436:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800743a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800743e:	687a      	ldr	r2, [r7, #4]
 8007440:	69d2      	ldr	r2, [r2, #28]
 8007442:	00d2      	lsls	r2, r2, #3
 8007444:	4913      	ldr	r1, [pc, #76]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 8007446:	4313      	orrs	r3, r2
 8007448:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 800744a:	4b12      	ldr	r3, [pc, #72]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 800744c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800744e:	4a11      	ldr	r2, [pc, #68]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 8007450:	f043 0310 	orr.w	r3, r3, #16
 8007454:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8007456:	4b0f      	ldr	r3, [pc, #60]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a0e      	ldr	r2, [pc, #56]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 800745c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007460:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007462:	f7f9 ff79 	bl	8001358 <HAL_GetTick>
 8007466:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007468:	e008      	b.n	800747c <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800746a:	f7f9 ff75 	bl	8001358 <HAL_GetTick>
 800746e:	4602      	mov	r2, r0
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	1ad3      	subs	r3, r2, r3
 8007474:	2b02      	cmp	r3, #2
 8007476:	d901      	bls.n	800747c <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007478:	2303      	movs	r3, #3
 800747a:	e006      	b.n	800748a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800747c:	4b05      	ldr	r3, [pc, #20]	@ (8007494 <RCCEx_PLL2_Config+0x128>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007484:	2b00      	cmp	r3, #0
 8007486:	d0f0      	beq.n	800746a <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8007488:	2300      	movs	r3, #0

}
 800748a:	4618      	mov	r0, r3
 800748c:	3710      	adds	r7, #16
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}
 8007492:	bf00      	nop
 8007494:	46020c00 	.word	0x46020c00
 8007498:	80800000 	.word	0x80800000

0800749c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b084      	sub	sp, #16
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 80074a4:	4b47      	ldr	r3, [pc, #284]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a46      	ldr	r2, [pc, #280]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 80074aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074ae:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80074b0:	f7f9 ff52 	bl	8001358 <HAL_GetTick>
 80074b4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80074b6:	e008      	b.n	80074ca <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80074b8:	f7f9 ff4e 	bl	8001358 <HAL_GetTick>
 80074bc:	4602      	mov	r2, r0
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	1ad3      	subs	r3, r2, r3
 80074c2:	2b02      	cmp	r3, #2
 80074c4:	d901      	bls.n	80074ca <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80074c6:	2303      	movs	r3, #3
 80074c8:	e077      	b.n	80075ba <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80074ca:	4b3e      	ldr	r3, [pc, #248]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d1f0      	bne.n	80074b8 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 80074d6:	4b3b      	ldr	r3, [pc, #236]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 80074d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074da:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80074de:	f023 0303 	bic.w	r3, r3, #3
 80074e2:	687a      	ldr	r2, [r7, #4]
 80074e4:	6811      	ldr	r1, [r2, #0]
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	6852      	ldr	r2, [r2, #4]
 80074ea:	3a01      	subs	r2, #1
 80074ec:	0212      	lsls	r2, r2, #8
 80074ee:	430a      	orrs	r2, r1
 80074f0:	4934      	ldr	r1, [pc, #208]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 80074f2:	4313      	orrs	r3, r2
 80074f4:	630b      	str	r3, [r1, #48]	@ 0x30
 80074f6:	4b33      	ldr	r3, [pc, #204]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 80074f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80074fa:	4b33      	ldr	r3, [pc, #204]	@ (80075c8 <RCCEx_PLL3_Config+0x12c>)
 80074fc:	4013      	ands	r3, r2
 80074fe:	687a      	ldr	r2, [r7, #4]
 8007500:	6892      	ldr	r2, [r2, #8]
 8007502:	3a01      	subs	r2, #1
 8007504:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007508:	687a      	ldr	r2, [r7, #4]
 800750a:	68d2      	ldr	r2, [r2, #12]
 800750c:	3a01      	subs	r2, #1
 800750e:	0252      	lsls	r2, r2, #9
 8007510:	b292      	uxth	r2, r2
 8007512:	4311      	orrs	r1, r2
 8007514:	687a      	ldr	r2, [r7, #4]
 8007516:	6912      	ldr	r2, [r2, #16]
 8007518:	3a01      	subs	r2, #1
 800751a:	0412      	lsls	r2, r2, #16
 800751c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007520:	4311      	orrs	r1, r2
 8007522:	687a      	ldr	r2, [r7, #4]
 8007524:	6952      	ldr	r2, [r2, #20]
 8007526:	3a01      	subs	r2, #1
 8007528:	0612      	lsls	r2, r2, #24
 800752a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800752e:	430a      	orrs	r2, r1
 8007530:	4924      	ldr	r1, [pc, #144]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 8007532:	4313      	orrs	r3, r2
 8007534:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8007536:	4b23      	ldr	r3, [pc, #140]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 8007538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800753a:	f023 020c 	bic.w	r2, r3, #12
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	699b      	ldr	r3, [r3, #24]
 8007542:	4920      	ldr	r1, [pc, #128]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 8007544:	4313      	orrs	r3, r2
 8007546:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8007548:	4b1e      	ldr	r3, [pc, #120]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 800754a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6a1b      	ldr	r3, [r3, #32]
 8007550:	491c      	ldr	r1, [pc, #112]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 8007552:	4313      	orrs	r3, r2
 8007554:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8007556:	4b1b      	ldr	r3, [pc, #108]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 8007558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800755a:	4a1a      	ldr	r2, [pc, #104]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 800755c:	f023 0310 	bic.w	r3, r3, #16
 8007560:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007562:	4b18      	ldr	r3, [pc, #96]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 8007564:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007566:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800756a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800756e:	687a      	ldr	r2, [r7, #4]
 8007570:	69d2      	ldr	r2, [r2, #28]
 8007572:	00d2      	lsls	r2, r2, #3
 8007574:	4913      	ldr	r1, [pc, #76]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 8007576:	4313      	orrs	r3, r2
 8007578:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 800757a:	4b12      	ldr	r3, [pc, #72]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 800757c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800757e:	4a11      	ldr	r2, [pc, #68]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 8007580:	f043 0310 	orr.w	r3, r3, #16
 8007584:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8007586:	4b0f      	ldr	r3, [pc, #60]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a0e      	ldr	r2, [pc, #56]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 800758c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007590:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007592:	f7f9 fee1 	bl	8001358 <HAL_GetTick>
 8007596:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007598:	e008      	b.n	80075ac <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800759a:	f7f9 fedd 	bl	8001358 <HAL_GetTick>
 800759e:	4602      	mov	r2, r0
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	1ad3      	subs	r3, r2, r3
 80075a4:	2b02      	cmp	r3, #2
 80075a6:	d901      	bls.n	80075ac <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 80075a8:	2303      	movs	r3, #3
 80075aa:	e006      	b.n	80075ba <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80075ac:	4b05      	ldr	r3, [pc, #20]	@ (80075c4 <RCCEx_PLL3_Config+0x128>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d0f0      	beq.n	800759a <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 80075b8:	2300      	movs	r3, #0
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3710      	adds	r7, #16
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
 80075c2:	bf00      	nop
 80075c4:	46020c00 	.word	0x46020c00
 80075c8:	80800000 	.word	0x80800000

080075cc <memset>:
 80075cc:	4402      	add	r2, r0
 80075ce:	4603      	mov	r3, r0
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d100      	bne.n	80075d6 <memset+0xa>
 80075d4:	4770      	bx	lr
 80075d6:	f803 1b01 	strb.w	r1, [r3], #1
 80075da:	e7f9      	b.n	80075d0 <memset+0x4>

080075dc <__libc_init_array>:
 80075dc:	b570      	push	{r4, r5, r6, lr}
 80075de:	4d0d      	ldr	r5, [pc, #52]	@ (8007614 <__libc_init_array+0x38>)
 80075e0:	2600      	movs	r6, #0
 80075e2:	4c0d      	ldr	r4, [pc, #52]	@ (8007618 <__libc_init_array+0x3c>)
 80075e4:	1b64      	subs	r4, r4, r5
 80075e6:	10a4      	asrs	r4, r4, #2
 80075e8:	42a6      	cmp	r6, r4
 80075ea:	d109      	bne.n	8007600 <__libc_init_array+0x24>
 80075ec:	4d0b      	ldr	r5, [pc, #44]	@ (800761c <__libc_init_array+0x40>)
 80075ee:	2600      	movs	r6, #0
 80075f0:	4c0b      	ldr	r4, [pc, #44]	@ (8007620 <__libc_init_array+0x44>)
 80075f2:	f000 f817 	bl	8007624 <_init>
 80075f6:	1b64      	subs	r4, r4, r5
 80075f8:	10a4      	asrs	r4, r4, #2
 80075fa:	42a6      	cmp	r6, r4
 80075fc:	d105      	bne.n	800760a <__libc_init_array+0x2e>
 80075fe:	bd70      	pop	{r4, r5, r6, pc}
 8007600:	f855 3b04 	ldr.w	r3, [r5], #4
 8007604:	3601      	adds	r6, #1
 8007606:	4798      	blx	r3
 8007608:	e7ee      	b.n	80075e8 <__libc_init_array+0xc>
 800760a:	f855 3b04 	ldr.w	r3, [r5], #4
 800760e:	3601      	adds	r6, #1
 8007610:	4798      	blx	r3
 8007612:	e7f2      	b.n	80075fa <__libc_init_array+0x1e>
 8007614:	0800770c 	.word	0x0800770c
 8007618:	0800770c 	.word	0x0800770c
 800761c:	0800770c 	.word	0x0800770c
 8007620:	08007710 	.word	0x08007710

08007624 <_init>:
 8007624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007626:	bf00      	nop
 8007628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800762a:	bc08      	pop	{r3}
 800762c:	469e      	mov	lr, r3
 800762e:	4770      	bx	lr

08007630 <_fini>:
 8007630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007632:	bf00      	nop
 8007634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007636:	bc08      	pop	{r3}
 8007638:	469e      	mov	lr, r3
 800763a:	4770      	bx	lr
