; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_5(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 6, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 2, !dbg !12
  %13 = and i32 %12, 60, !dbg !12
  %14 = or disjoint i32 %10, %13, !dbg !13
  %15 = icmp slt i32 %14, 384, !dbg !14
  %16 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !15
  %17 = shl i32 %16, 4, !dbg !16
  %18 = lshr i32 %11, 4, !dbg !17
  %19 = and i32 %18, 7, !dbg !17
  %20 = or disjoint i32 %17, %19, !dbg !18
  %21 = or disjoint i32 %20, 8, !dbg !18
  %22 = icmp slt i32 %20, 16, !dbg !19
  %23 = icmp slt i32 %21, 16, !dbg !19
  %.frozen = freeze i32 %14, !dbg !20
  %24 = sdiv i32 %.frozen, 96, !dbg !20
  %25 = mul i32 %24, 96, !dbg !21
  %.decomposed = sub i32 %.frozen, %25, !dbg !21
  %26 = mul i32 %20, 96, !dbg !22
  %27 = mul i32 %21, 96, !dbg !22
  %28 = mul i32 %24, 1536, !dbg !23
  %29 = add i32 %28, %.decomposed, !dbg !24
  %30 = add i32 %29, %26, !dbg !25
  %31 = add i32 %29, %27, !dbg !25
  %32 = sext i32 %30 to i64, !dbg !26
  %33 = getelementptr float, ptr addrspace(1) %0, i64 %32, !dbg !26
  %34 = sext i32 %31 to i64, !dbg !26
  %35 = getelementptr float, ptr addrspace(1) %0, i64 %34, !dbg !26
  %36 = and i1 %15, %22, !dbg !27
  %37 = and i1 %23, %15, !dbg !27
  %38 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %33, i1 %36) #4, !dbg !28
  %39 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %35, i1 %37) #4, !dbg !28
  %40 = sext i32 %.decomposed to i64, !dbg !29
  %41 = getelementptr float, ptr addrspace(1) %1, i64 %40, !dbg !29
  %42 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %41, i1 %15) #4, !dbg !30
  %43 = getelementptr float, ptr addrspace(1) %2, i64 %40, !dbg !31
  %44 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %43, i1 %15) #4, !dbg !32
  %45 = extractvalue { i32, i32, i32, i32 } %44, 0, !dbg !32
  %46 = extractvalue { i32, i32, i32, i32 } %44, 1, !dbg !32
  %47 = extractvalue { i32, i32, i32, i32 } %44, 2, !dbg !32
  %48 = extractvalue { i32, i32, i32, i32 } %44, 3, !dbg !32
  %49 = bitcast i32 %45 to float, !dbg !32
  %50 = bitcast i32 %46 to float, !dbg !32
  %51 = bitcast i32 %47 to float, !dbg !32
  %52 = bitcast i32 %48 to float, !dbg !32
  %53 = getelementptr float, ptr addrspace(1) %3, i64 %40, !dbg !33
  %54 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %53, i1 %15) #4, !dbg !34
  %55 = getelementptr float, ptr addrspace(1) %4, i64 %40, !dbg !35
  %56 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %55, i1 %15) #4, !dbg !36
  %57 = fadd float %49, 0x3EE4F8B580000000, !dbg !37
  %58 = fadd float %50, 0x3EE4F8B580000000, !dbg !37
  %59 = fadd float %51, 0x3EE4F8B580000000, !dbg !37
  %60 = fadd float %52, 0x3EE4F8B580000000, !dbg !37
  %61 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not.i = icmp eq i32 %61, 0, !dbg !38
  %62 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !38
  %.not1.i = icmp eq i32 %62, 0, !dbg !38
  br i1 %.not.i, label %68, label %63, !dbg !38

63:                                               ; preds = %8
  br i1 %.not1.i, label %66, label %64, !dbg !38

64:                                               ; preds = %63
  %65 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %57) #4, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

66:                                               ; preds = %63
  %67 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %57) #4, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

68:                                               ; preds = %8
  br i1 %.not1.i, label %71, label %69, !dbg !38

69:                                               ; preds = %68
  %70 = tail call float @llvm.nvvm.sqrt.rn.f(float %57) #4, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

71:                                               ; preds = %68
  %72 = tail call float @llvm.nvvm.sqrt.approx.f(float %57) #4, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

__nv_sqrtf.exit:                                  ; preds = %64, %66, %69, %71
  %.0.i = phi float [ %65, %64 ], [ %67, %66 ], [ %70, %69 ], [ %72, %71 ], !dbg !38
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not.i3 = icmp eq i32 %73, 0, !dbg !38
  %74 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !38
  %.not1.i6 = icmp eq i32 %74, 0, !dbg !38
  br i1 %.not.i3, label %80, label %75, !dbg !38

75:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i6, label %78, label %76, !dbg !38

76:                                               ; preds = %75
  %77 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %58) #4, !dbg !38
  br label %__nv_sqrtf.exit7, !dbg !38

78:                                               ; preds = %75
  %79 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %58) #4, !dbg !38
  br label %__nv_sqrtf.exit7, !dbg !38

80:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i6, label %83, label %81, !dbg !38

81:                                               ; preds = %80
  %82 = tail call float @llvm.nvvm.sqrt.rn.f(float %58) #4, !dbg !38
  br label %__nv_sqrtf.exit7, !dbg !38

83:                                               ; preds = %80
  %84 = tail call float @llvm.nvvm.sqrt.approx.f(float %58) #4, !dbg !38
  br label %__nv_sqrtf.exit7, !dbg !38

__nv_sqrtf.exit7:                                 ; preds = %76, %78, %81, %83
  %.0.i5 = phi float [ %77, %76 ], [ %79, %78 ], [ %82, %81 ], [ %84, %83 ], !dbg !38
  %85 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not.i8 = icmp eq i32 %85, 0, !dbg !38
  %86 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !38
  %.not1.i11 = icmp eq i32 %86, 0, !dbg !38
  br i1 %.not.i8, label %92, label %87, !dbg !38

87:                                               ; preds = %__nv_sqrtf.exit7
  br i1 %.not1.i11, label %90, label %88, !dbg !38

88:                                               ; preds = %87
  %89 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %59) #4, !dbg !38
  br label %__nv_sqrtf.exit12, !dbg !38

90:                                               ; preds = %87
  %91 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %59) #4, !dbg !38
  br label %__nv_sqrtf.exit12, !dbg !38

92:                                               ; preds = %__nv_sqrtf.exit7
  br i1 %.not1.i11, label %95, label %93, !dbg !38

93:                                               ; preds = %92
  %94 = tail call float @llvm.nvvm.sqrt.rn.f(float %59) #4, !dbg !38
  br label %__nv_sqrtf.exit12, !dbg !38

95:                                               ; preds = %92
  %96 = tail call float @llvm.nvvm.sqrt.approx.f(float %59) #4, !dbg !38
  br label %__nv_sqrtf.exit12, !dbg !38

__nv_sqrtf.exit12:                                ; preds = %88, %90, %93, %95
  %.0.i10 = phi float [ %89, %88 ], [ %91, %90 ], [ %94, %93 ], [ %96, %95 ], !dbg !38
  %97 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not.i13 = icmp eq i32 %97, 0, !dbg !38
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !38
  %.not1.i16 = icmp eq i32 %98, 0, !dbg !38
  br i1 %.not.i13, label %104, label %99, !dbg !38

99:                                               ; preds = %__nv_sqrtf.exit12
  br i1 %.not1.i16, label %102, label %100, !dbg !38

100:                                              ; preds = %99
  %101 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %60) #4, !dbg !38
  br label %__nv_sqrtf.exit17, !dbg !38

102:                                              ; preds = %99
  %103 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %60) #4, !dbg !38
  br label %__nv_sqrtf.exit17, !dbg !38

104:                                              ; preds = %__nv_sqrtf.exit12
  br i1 %.not1.i16, label %107, label %105, !dbg !38

105:                                              ; preds = %104
  %106 = tail call float @llvm.nvvm.sqrt.rn.f(float %60) #4, !dbg !38
  br label %__nv_sqrtf.exit17, !dbg !38

107:                                              ; preds = %104
  %108 = tail call float @llvm.nvvm.sqrt.approx.f(float %60) #4, !dbg !38
  br label %__nv_sqrtf.exit17, !dbg !38

__nv_sqrtf.exit17:                                ; preds = %100, %102, %105, %107
  %.0.i15 = phi float [ %101, %100 ], [ %103, %102 ], [ %106, %105 ], [ %108, %107 ], !dbg !38
  %109 = extractvalue { i32, i32, i32, i32 } %39, 3, !dbg !28
  %110 = bitcast i32 %109 to float, !dbg !28
  %111 = extractvalue { i32, i32, i32, i32 } %42, 3, !dbg !30
  %112 = bitcast i32 %111 to float, !dbg !30
  %113 = fsub float %110, %112, !dbg !39
  %114 = extractvalue { i32, i32, i32, i32 } %39, 2, !dbg !28
  %115 = bitcast i32 %114 to float, !dbg !28
  %116 = extractvalue { i32, i32, i32, i32 } %42, 2, !dbg !30
  %117 = bitcast i32 %116 to float, !dbg !30
  %118 = fsub float %115, %117, !dbg !39
  %119 = extractvalue { i32, i32, i32, i32 } %39, 1, !dbg !28
  %120 = bitcast i32 %119 to float, !dbg !28
  %121 = extractvalue { i32, i32, i32, i32 } %42, 1, !dbg !30
  %122 = bitcast i32 %121 to float, !dbg !30
  %123 = fsub float %120, %122, !dbg !39
  %124 = extractvalue { i32, i32, i32, i32 } %39, 0, !dbg !28
  %125 = bitcast i32 %124 to float, !dbg !28
  %126 = extractvalue { i32, i32, i32, i32 } %42, 0, !dbg !30
  %127 = bitcast i32 %126 to float, !dbg !30
  %128 = fsub float %125, %127, !dbg !39
  %129 = extractvalue { i32, i32, i32, i32 } %38, 3, !dbg !28
  %130 = bitcast i32 %129 to float, !dbg !28
  %131 = fsub float %130, %112, !dbg !39
  %132 = extractvalue { i32, i32, i32, i32 } %38, 2, !dbg !28
  %133 = bitcast i32 %132 to float, !dbg !28
  %134 = fsub float %133, %117, !dbg !39
  %135 = extractvalue { i32, i32, i32, i32 } %38, 1, !dbg !28
  %136 = bitcast i32 %135 to float, !dbg !28
  %137 = fsub float %136, %122, !dbg !39
  %138 = extractvalue { i32, i32, i32, i32 } %38, 0, !dbg !28
  %139 = bitcast i32 %138 to float, !dbg !28
  %140 = fsub float %139, %127, !dbg !39
  %141 = extractvalue { i32, i32, i32, i32 } %56, 3, !dbg !36
  %142 = bitcast i32 %141 to float, !dbg !36
  %143 = extractvalue { i32, i32, i32, i32 } %56, 2, !dbg !36
  %144 = bitcast i32 %143 to float, !dbg !36
  %145 = extractvalue { i32, i32, i32, i32 } %56, 1, !dbg !36
  %146 = bitcast i32 %145 to float, !dbg !36
  %147 = extractvalue { i32, i32, i32, i32 } %56, 0, !dbg !36
  %148 = bitcast i32 %147 to float, !dbg !36
  %149 = extractvalue { i32, i32, i32, i32 } %54, 3, !dbg !34
  %150 = bitcast i32 %149 to float, !dbg !34
  %151 = extractvalue { i32, i32, i32, i32 } %54, 2, !dbg !34
  %152 = bitcast i32 %151 to float, !dbg !34
  %153 = extractvalue { i32, i32, i32, i32 } %54, 1, !dbg !34
  %154 = bitcast i32 %153 to float, !dbg !34
  %155 = extractvalue { i32, i32, i32, i32 } %54, 0, !dbg !34
  %156 = bitcast i32 %155 to float, !dbg !34
  %157 = and i32 %12, 12, !dbg !12
  %158 = or disjoint i32 %17, %157, !dbg !18
  %159 = icmp slt i32 %158, 16, !dbg !19
  %160 = lshr i32 %11, 2, !dbg !12
  %161 = and i32 %160, 31, !dbg !12
  %162 = or disjoint i32 %161, %10, !dbg !13
  %163 = or disjoint i32 %162, 32, !dbg !13
  %164 = icmp slt i32 %163, 384, !dbg !14
  %165 = and i1 %164, %159, !dbg !27
  %166 = icmp slt i32 %162, 384, !dbg !14
  %167 = and i1 %166, %159, !dbg !27
  %168 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !40
  %169 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i5) #4, !dbg !40
  %170 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i10) #4, !dbg !40
  %171 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i15) #4, !dbg !40
  %172 = fmul float %140, %168, !dbg !41
  %173 = fmul float %137, %169, !dbg !41
  %174 = fmul float %134, %170, !dbg !41
  %175 = fmul float %131, %171, !dbg !41
  %176 = fmul float %128, %168, !dbg !41
  %177 = fmul float %123, %169, !dbg !41
  %178 = fmul float %118, %170, !dbg !41
  %179 = fmul float %113, %171, !dbg !41
  %180 = fmul float %172, %156, !dbg !42
  %181 = fmul float %173, %154, !dbg !42
  %182 = fmul float %174, %152, !dbg !42
  %183 = fmul float %175, %150, !dbg !42
  %184 = fmul float %176, %156, !dbg !42
  %185 = fmul float %177, %154, !dbg !42
  %186 = fmul float %178, %152, !dbg !42
  %187 = fmul float %179, %150, !dbg !42
  %188 = fadd float %180, %148, !dbg !43
  %189 = fadd float %181, %146, !dbg !43
  %190 = fadd float %182, %144, !dbg !43
  %191 = fadd float %183, %142, !dbg !43
  %192 = fadd float %184, %148, !dbg !43
  %193 = fadd float %185, %146, !dbg !43
  %194 = fadd float %186, %144, !dbg !43
  %195 = fadd float %187, %142, !dbg !43
  %196 = shl i32 %162, 4, !dbg !44
  %197 = shl i32 %163, 4, !dbg !44
  %198 = add i32 %158, %196, !dbg !45
  %199 = add i32 %158, %197, !dbg !45
  %200 = sext i32 %198 to i64, !dbg !46
  %201 = getelementptr float, ptr addrspace(1) %5, i64 %200, !dbg !46
  %202 = sext i32 %199 to i64, !dbg !46
  %203 = getelementptr float, ptr addrspace(1) %5, i64 %202, !dbg !46
  %204 = shl i32 %11, 6, !dbg !47
  %205 = and i32 %204, 960, !dbg !47
  %206 = or disjoint i32 %205, %19, !dbg !47
  %207 = and i32 %12, 508, !dbg !47
  %208 = lshr exact i32 %205, 2, !dbg !47
  %209 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %208, !dbg !47
  %210 = getelementptr float, ptr addrspace(3) %209, i32 %206, !dbg !47
  %211 = bitcast float %188 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %210, <1 x i32> %211, i1 true) #4, !dbg !47
  %212 = or disjoint i32 %206, 16, !dbg !47
  %213 = lshr i32 %212, 4, !dbg !47
  %214 = getelementptr float, ptr addrspace(3) @global_smem, i32 %213, !dbg !47
  %215 = getelementptr float, ptr addrspace(3) %214, i32 %212, !dbg !47
  %216 = bitcast float %189 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %215, <1 x i32> %216, i1 true) #4, !dbg !47
  %217 = or disjoint i32 %206, 32, !dbg !47
  %218 = lshr i32 %217, 4, !dbg !47
  %219 = getelementptr float, ptr addrspace(3) @global_smem, i32 %218, !dbg !47
  %220 = getelementptr float, ptr addrspace(3) %219, i32 %217, !dbg !47
  %221 = bitcast float %190 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %220, <1 x i32> %221, i1 true) #4, !dbg !47
  %222 = or disjoint i32 %206, 48, !dbg !47
  %223 = lshr i32 %222, 4, !dbg !47
  %224 = getelementptr float, ptr addrspace(3) @global_smem, i32 %223, !dbg !47
  %225 = getelementptr float, ptr addrspace(3) %224, i32 %222, !dbg !47
  %226 = bitcast float %191 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %225, <1 x i32> %226, i1 true) #4, !dbg !47
  %227 = or disjoint i32 %206, 8, !dbg !47
  %228 = getelementptr float, ptr addrspace(3) %209, i32 %227, !dbg !47
  %229 = bitcast float %192 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %228, <1 x i32> %229, i1 true) #4, !dbg !47
  %230 = or disjoint i32 %206, 24, !dbg !47
  %231 = lshr i32 %230, 4, !dbg !47
  %232 = getelementptr float, ptr addrspace(3) @global_smem, i32 %231, !dbg !47
  %233 = getelementptr float, ptr addrspace(3) %232, i32 %230, !dbg !47
  %234 = bitcast float %193 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %233, <1 x i32> %234, i1 true) #4, !dbg !47
  %235 = or disjoint i32 %206, 40, !dbg !47
  %236 = lshr i32 %235, 4, !dbg !47
  %237 = getelementptr float, ptr addrspace(3) @global_smem, i32 %236, !dbg !47
  %238 = getelementptr float, ptr addrspace(3) %237, i32 %235, !dbg !47
  %239 = bitcast float %194 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %238, <1 x i32> %239, i1 true) #4, !dbg !47
  %240 = or disjoint i32 %206, 56, !dbg !47
  %241 = lshr i32 %240, 4, !dbg !47
  %242 = getelementptr float, ptr addrspace(3) @global_smem, i32 %241, !dbg !47
  %243 = getelementptr float, ptr addrspace(3) %242, i32 %240, !dbg !47
  %244 = bitcast float %195 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %243, <1 x i32> %244, i1 true) #4, !dbg !47
  tail call void @llvm.nvvm.barrier0(), !dbg !47
  %245 = lshr i32 %207, 4, !dbg !47
  %246 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %245, !dbg !47
  %247 = getelementptr inbounds float, ptr addrspace(3) %246, i32 %207, !dbg !47
  %248 = load i32, ptr addrspace(3) %247, align 4, !dbg !47
  %249 = or disjoint i32 %207, 1, !dbg !47
  %250 = getelementptr inbounds float, ptr addrspace(3) %246, i32 %249, !dbg !47
  %251 = load i32, ptr addrspace(3) %250, align 4, !dbg !47
  %252 = or disjoint i32 %207, 2, !dbg !47
  %253 = getelementptr inbounds float, ptr addrspace(3) %246, i32 %252, !dbg !47
  %254 = load i32, ptr addrspace(3) %253, align 4, !dbg !47
  %255 = or disjoint i32 %207, 3, !dbg !47
  %256 = getelementptr inbounds float, ptr addrspace(3) %246, i32 %255, !dbg !47
  %257 = load i32, ptr addrspace(3) %256, align 4, !dbg !47
  %258 = or disjoint i32 %207, 512, !dbg !47
  %259 = lshr i32 %258, 4, !dbg !47
  %260 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %259, !dbg !47
  %261 = getelementptr inbounds float, ptr addrspace(3) %260, i32 %258, !dbg !47
  %262 = load i32, ptr addrspace(3) %261, align 4, !dbg !47
  %263 = or disjoint i32 %207, 513, !dbg !47
  %264 = lshr i32 %263, 4, !dbg !47
  %265 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %264, !dbg !47
  %266 = getelementptr inbounds float, ptr addrspace(3) %265, i32 %263, !dbg !47
  %267 = load i32, ptr addrspace(3) %266, align 4, !dbg !47
  %268 = or disjoint i32 %207, 514, !dbg !47
  %269 = lshr i32 %268, 4, !dbg !47
  %270 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %269, !dbg !47
  %271 = getelementptr inbounds float, ptr addrspace(3) %270, i32 %268, !dbg !47
  %272 = load i32, ptr addrspace(3) %271, align 4, !dbg !47
  %273 = or disjoint i32 %207, 515, !dbg !47
  %274 = lshr i32 %273, 4, !dbg !47
  %275 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %274, !dbg !47
  %276 = getelementptr inbounds float, ptr addrspace(3) %275, i32 %273, !dbg !47
  %277 = load i32, ptr addrspace(3) %276, align 4, !dbg !47
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %248, i32 %251, i32 %254, i32 %257, ptr addrspace(1) %201, i1 %167) #4, !dbg !47
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %262, i32 %267, i32 %272, i32 %277, ptr addrspace(1) %203, i1 %165) #4, !dbg !47
  ret void, !dbg !48
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cjfz7t2zcmbjxy4t5tqhm55ymgl6a6wwmfmocuv76xg7cjr2x3m7.py", directory: "inductor_cache/jf")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_5, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_5, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_5", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_5", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 29, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 38, scope: !7)
!23 = !DILocation(line: 32, column: 48, scope: !7)
!24 = !DILocation(line: 32, column: 35, scope: !7)
!25 = !DILocation(line: 32, column: 43, scope: !7)
!26 = !DILocation(line: 32, column: 30, scope: !7)
!27 = !DILocation(line: 32, column: 61, scope: !7)
!28 = !DILocation(line: 32, column: 53, scope: !7)
!29 = !DILocation(line: 33, column: 30, scope: !7)
!30 = !DILocation(line: 33, column: 35, scope: !7)
!31 = !DILocation(line: 34, column: 30, scope: !7)
!32 = !DILocation(line: 34, column: 35, scope: !7)
!33 = !DILocation(line: 35, column: 31, scope: !7)
!34 = !DILocation(line: 35, column: 36, scope: !7)
!35 = !DILocation(line: 36, column: 31, scope: !7)
!36 = !DILocation(line: 36, column: 36, scope: !7)
!37 = !DILocation(line: 39, column: 18, scope: !7)
!38 = !DILocation(line: 40, column: 26, scope: !7)
!39 = !DILocation(line: 37, column: 18, scope: !7)
!40 = !DILocation(line: 42, column: 18, scope: !7)
!41 = !DILocation(line: 45, column: 19, scope: !7)
!42 = !DILocation(line: 46, column: 20, scope: !7)
!43 = !DILocation(line: 47, column: 20, scope: !7)
!44 = !DILocation(line: 48, column: 33, scope: !7)
!45 = !DILocation(line: 48, column: 30, scope: !7)
!46 = !DILocation(line: 48, column: 25, scope: !7)
!47 = !DILocation(line: 48, column: 45, scope: !7)
!48 = !DILocation(line: 48, column: 4, scope: !7)
