#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Mar 26 16:10:17 2019
# Process ID: 7064
# Current directory: E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5592 E:\ECE532\WorkSpace\IPU_proj\Verification\MB_Validation\MB_Validation.xpr
# Log file: E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/vivado.log
# Journal file: E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/vi_sys.bd}
set_property  ip_repo_paths  {e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715 E:/ECE532/WorkSpace/IPU_proj/IP_Space e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030} [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
startgroup
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells microblaze_0_axi_periph]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axi_switch_db:1.0 axi_switch_db_0
endgroup
set_property location {5.5 1867 560} [get_bd_cells axi_switch_db_0]
connect_bd_net [get_bd_pins axi_switch_db_0/switch] [get_bd_pins axi_switch_db_0/s00_axi_aclk]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins axi_switch_db_0/switch] [get_bd_pins axi_switch_db_0/s00_axi_aclk]
delete_bd_objs [get_bd_nets Net]
startgroup
make_bd_pins_external  [get_bd_pins axi_switch_db_0/switch]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_switch_db_0/S00_AXI] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M04_AXI]
startgroup
connect_bd_net [get_bd_pins axi_switch_db_0/s00_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
endgroup
connect_bd_net [get_bd_pins axi_switch_db_0/s00_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0_axi_periph/M04_ACLK]
validate_bd_design
assign_bd_address
validate_bd_design
save_bd_design
reset_run vi_sys_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.runs/impl_1/vi_sys_wrapper.sysdef E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk/vi_sys_wrapper.hdf

launch_sdk -workspace E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk -hwspec E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.sdk/vi_sys_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name axi_switch_db_v1_0_project -directory E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.tmp/axi_switch_db_v1_0_project e:/ECE532/WorkSpace/IPU_proj/IP_Space/ip_repo/axi_switch_db_1.0/component.xml
update_compile_order -fileset sources_1
close_project
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M04_AXI] [get_bd_nets switch_0_1] [get_bd_cells axi_switch_db_0]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run vi_sys_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
