Simulator report for CourseWork
Sat May 11 18:12:03 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 195 nodes    ;
; Simulation Coverage         ;      61.08 % ;
; Total Number of Transitions ; 981          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Functional   ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; Simulation results format                                                                  ; VWF          ;               ;
; Vector input source                                                                        ; LFUWForm.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On           ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      61.08 % ;
; Total nodes checked                                 ; 195          ;
; Total output ports checked                          ; 203          ;
; Total output ports with complete 1/0-value coverage ; 124          ;
; Total output ports with no 1/0-value coverage       ; 51           ;
; Total output ports with no 1-value coverage         ; 52           ;
; Total output ports with no 0-value coverage         ; 78           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                               ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |LFUBlock|Write1                                                                                            ; |LFUBlock|Write1                                                                                               ; pin_out          ;
; |LFUBlock|inst42                                                                                            ; |LFUBlock|inst42                                                                                               ; regout           ;
; |LFUBlock|Clear                                                                                             ; |LFUBlock|Clear                                                                                                ; out              ;
; |LFUBlock|inst40                                                                                            ; |LFUBlock|inst40                                                                                               ; out0             ;
; |LFUBlock|WriteToRow                                                                                        ; |LFUBlock|WriteToRow                                                                                           ; out              ;
; |LFUBlock|WriteResult                                                                                       ; |LFUBlock|WriteResult                                                                                          ; out              ;
; |LFUBlock|inst28                                                                                            ; |LFUBlock|inst28                                                                                               ; regout           ;
; |LFUBlock|inst29                                                                                            ; |LFUBlock|inst29                                                                                               ; out0             ;
; |LFUBlock|inst27                                                                                            ; |LFUBlock|inst27                                                                                               ; out0             ;
; |LFUBlock|inst26                                                                                            ; |LFUBlock|inst26                                                                                               ; out0             ;
; |LFUBlock|inst64                                                                                            ; |LFUBlock|inst64                                                                                               ; out0             ;
; |LFUBlock|inst14                                                                                            ; |LFUBlock|inst14                                                                                               ; out0             ;
; |LFUBlock|Tag[9]                                                                                            ; |LFUBlock|Tag[9]                                                                                               ; out              ;
; |LFUBlock|Tag[8]                                                                                            ; |LFUBlock|Tag[8]                                                                                               ; out              ;
; |LFUBlock|Tag[7]                                                                                            ; |LFUBlock|Tag[7]                                                                                               ; out              ;
; |LFUBlock|Tag[6]                                                                                            ; |LFUBlock|Tag[6]                                                                                               ; out              ;
; |LFUBlock|Tag[5]                                                                                            ; |LFUBlock|Tag[5]                                                                                               ; out              ;
; |LFUBlock|Tag[4]                                                                                            ; |LFUBlock|Tag[4]                                                                                               ; out              ;
; |LFUBlock|Tag[3]                                                                                            ; |LFUBlock|Tag[3]                                                                                               ; out              ;
; |LFUBlock|Tag[2]                                                                                            ; |LFUBlock|Tag[2]                                                                                               ; out              ;
; |LFUBlock|Tag[1]                                                                                            ; |LFUBlock|Tag[1]                                                                                               ; out              ;
; |LFUBlock|Tag[0]                                                                                            ; |LFUBlock|Tag[0]                                                                                               ; out              ;
; |LFUBlock|RecordTag                                                                                         ; |LFUBlock|RecordTag                                                                                            ; out              ;
; |LFUBlock|inst35                                                                                            ; |LFUBlock|inst35                                                                                               ; regout           ;
; |LFUBlock|inst36                                                                                            ; |LFUBlock|inst36                                                                                               ; out0             ;
; |LFUBlock|inst34                                                                                            ; |LFUBlock|inst34                                                                                               ; out0             ;
; |LFUBlock|inst33                                                                                            ; |LFUBlock|inst33                                                                                               ; out0             ;
; |LFUBlock|inst31                                                                                            ; |LFUBlock|inst31                                                                                               ; out0             ;
; |LFUBlock|inst46~0                                                                                          ; |LFUBlock|inst46~0                                                                                             ; out0             ;
; |LFUBlock|Clock                                                                                             ; |LFUBlock|Clock                                                                                                ; out              ;
; |LFUBlock|inst45~0                                                                                          ; |LFUBlock|inst45~0                                                                                             ; out0             ;
; |LFUBlock|inst38                                                                                            ; |LFUBlock|inst38                                                                                               ; out0             ;
; |LFUBlock|inst13                                                                                            ; |LFUBlock|inst13                                                                                               ; out0             ;
; |LFUBlock|inst                                                                                              ; |LFUBlock|inst                                                                                                 ; out0             ;
; |LFUBlock|Write2                                                                                            ; |LFUBlock|Write2                                                                                               ; pin_out          ;
; |LFUBlock|inst43                                                                                            ; |LFUBlock|inst43                                                                                               ; regout           ;
; |LFUBlock|inst41                                                                                            ; |LFUBlock|inst41                                                                                               ; out0             ;
; |LFUBlock|inst22                                                                                            ; |LFUBlock|inst22                                                                                               ; out0             ;
; |LFUBlock|inst49                                                                                            ; |LFUBlock|inst49                                                                                               ; out0             ;
; |LFUBlock|Control                                                                                           ; |LFUBlock|Control                                                                                              ; out              ;
; |LFUBlock|Offset[1]                                                                                         ; |LFUBlock|Offset[1]                                                                                            ; out              ;
; |LFUBlock|Offset[0]                                                                                         ; |LFUBlock|Offset[0]                                                                                            ; out              ;
; |LFUBlock|inst50                                                                                            ; |LFUBlock|inst50                                                                                               ; out0             ;
; |LFUBlock|inst52                                                                                            ; |LFUBlock|inst52                                                                                               ; out0             ;
; |LFUBlock|UpdateSecondBankSecondWord                                                                        ; |LFUBlock|UpdateSecondBankSecondWord                                                                           ; pin_out          ;
; |LFUBlock|inst56                                                                                            ; |LFUBlock|inst56                                                                                               ; out0             ;
; |LFUBlock|FirstBankHit                                                                                      ; |LFUBlock|FirstBankHit                                                                                         ; pin_out          ;
; |LFUBlock|inst15                                                                                            ; |LFUBlock|inst15                                                                                               ; out0             ;
; |LFUBlock|SecondBankHit                                                                                     ; |LFUBlock|SecondBankHit                                                                                        ; pin_out          ;
; |LFUBlock|inst16                                                                                            ; |LFUBlock|inst16                                                                                               ; out0             ;
; |LFUBlock|lpm_decode3:inst53|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]        ; |LFUBlock|lpm_decode3:inst53|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]           ; out0             ;
; |LFUBlock|lpm_decode3:inst53|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]        ; |LFUBlock|lpm_decode3:inst53|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]           ; out0             ;
; |LFUBlock|lpm_decode3:inst53|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]         ; |LFUBlock|lpm_decode3:inst53|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]            ; out0             ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0   ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0   ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1   ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1   ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2   ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[0] ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]               ; regout           ;
; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[9]                                                    ; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[9]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                    ; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|aneb_result_wire[0]  ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|aneb_result_wire[0]     ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[6]~0       ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[6]~0          ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[6]~1       ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[6]~1          ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[6]         ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[6]            ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[5]~2       ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[5]~2          ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[5]~3       ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[5]~3          ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[5]         ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[5]            ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[4]~4       ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[4]~4          ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[4]~5       ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[4]~5          ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[4]         ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[4]            ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[3]~6       ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[3]~6          ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[3]~7       ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[3]~7          ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[3]         ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[3]            ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[2]~8       ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[2]~8          ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[2]~9       ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[2]~9          ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[2]         ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[2]            ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|_~0                  ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|_~0                     ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[0]~10      ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[0]~10         ; out0             ;
; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[0]         ; |LFUBlock|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[0]            ; out0             ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0   ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0   ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1   ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1   ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2   ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[1] ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]               ; regout           ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[0] ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]               ; regout           ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|aeb_int~0            ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|aeb_int~0               ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~3                  ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~3                     ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~4                  ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~4                     ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|agb                  ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|agb                     ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|aleb                 ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|aleb                    ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|aneb_result_wire[0]  ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|aneb_result_wire[0]     ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[6]~0       ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[6]~0          ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[6]~1       ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[6]~1          ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[6]         ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[6]            ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[5]~2       ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[5]~2          ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[5]~3       ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[5]~3          ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[5]         ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[5]            ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[4]~4       ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[4]~4          ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[4]~5       ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[4]~5          ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[4]         ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[4]            ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[3]~6       ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[3]~6          ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[3]~7       ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[3]~7          ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[3]         ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[3]            ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[2]~8       ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[2]~8          ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[2]~9       ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[2]~9          ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[2]         ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[2]            ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|_~0                  ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|_~0                     ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[0]~10      ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[0]~10         ; out0             ;
; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[0]         ; |LFUBlock|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated|data_wire[0]            ; out0             ;
; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~1              ; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~1                 ; out0             ;
; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~0              ; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~0                 ; out0             ;
; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~1              ; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~1                 ; out0             ;
; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~2              ; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~2                 ; out0             ;
; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~3              ; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~3                 ; out0             ;
; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~4              ; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~4                 ; out0             ;
; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~5              ; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~5                 ; out0             ;
; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~6              ; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~6                 ; out0             ;
; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~7              ; |LFUBlock|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~7                 ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~0               ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~0                  ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~3               ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~3                  ; out0             ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                               ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |LFUBlock|inst24                                                                                            ; |LFUBlock|inst24                                                                                               ; out0             ;
; |LFUBlock|inst12                                                                                            ; |LFUBlock|inst12                                                                                               ; out0             ;
; |LFUBlock|UpdateFirstBankFirstWord                                                                          ; |LFUBlock|UpdateFirstBankFirstWord                                                                             ; pin_out          ;
; |LFUBlock|inst21                                                                                            ; |LFUBlock|inst21                                                                                               ; out0             ;
; |LFUBlock|UpdateFirstBankSecondWord                                                                         ; |LFUBlock|UpdateFirstBankSecondWord                                                                            ; pin_out          ;
; |LFUBlock|inst23                                                                                            ; |LFUBlock|inst23                                                                                               ; out0             ;
; |LFUBlock|UpdateFirstBankThirdWord                                                                          ; |LFUBlock|UpdateFirstBankThirdWord                                                                             ; pin_out          ;
; |LFUBlock|inst44                                                                                            ; |LFUBlock|inst44                                                                                               ; out0             ;
; |LFUBlock|inst51                                                                                            ; |LFUBlock|inst51                                                                                               ; out0             ;
; |LFUBlock|UpdateFirstBankFourthWord                                                                         ; |LFUBlock|UpdateFirstBankFourthWord                                                                            ; pin_out          ;
; |LFUBlock|inst54                                                                                            ; |LFUBlock|inst54                                                                                               ; out0             ;
; |LFUBlock|UpdateSecondBankFirstWord                                                                         ; |LFUBlock|UpdateSecondBankFirstWord                                                                            ; pin_out          ;
; |LFUBlock|inst55                                                                                            ; |LFUBlock|inst55                                                                                               ; out0             ;
; |LFUBlock|UpdateSecondBankThirdWord                                                                         ; |LFUBlock|UpdateSecondBankThirdWord                                                                            ; pin_out          ;
; |LFUBlock|inst57                                                                                            ; |LFUBlock|inst57                                                                                               ; out0             ;
; |LFUBlock|UpdateSecondBankFourthWord                                                                        ; |LFUBlock|UpdateSecondBankFourthWord                                                                           ; pin_out          ;
; |LFUBlock|inst58                                                                                            ; |LFUBlock|inst58                                                                                               ; out0             ;
; |LFUBlock|set                                                                                               ; |LFUBlock|set                                                                                                  ; out              ;
; |LFUBlock|lpm_decode3:inst53|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]        ; |LFUBlock|lpm_decode3:inst53|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]           ; out0             ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2   ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3   ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3   ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4   ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4      ; sumout           ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[4] ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]               ; regout           ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[3] ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]               ; regout           ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[2] ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]               ; regout           ;
; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2   ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3   ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3   ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4   ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4      ; sumout           ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[4] ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]               ; regout           ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[3] ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]               ; regout           ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[2] ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]               ; regout           ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~0                  ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~0                     ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~1                  ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~1                     ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~2                  ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~2                     ; out0             ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[9]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[9]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~4               ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~4                  ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~5               ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~5                  ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~7               ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~7                  ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~9               ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~9                  ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~11              ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~11                 ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~13              ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~13                 ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~15              ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~15                 ; out0             ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                               ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |LFUBlock|inst46                                                                                            ; |LFUBlock|inst46                                                                                               ; regout           ;
; |LFUBlock|inst46~2                                                                                          ; |LFUBlock|inst46~2                                                                                             ; out0             ;
; |LFUBlock|inst45                                                                                            ; |LFUBlock|inst45                                                                                               ; regout           ;
; |LFUBlock|inst45~2                                                                                          ; |LFUBlock|inst45~2                                                                                             ; out0             ;
; |LFUBlock|inst12                                                                                            ; |LFUBlock|inst12                                                                                               ; out0             ;
; |LFUBlock|UpdateFirstBankFirstWord                                                                          ; |LFUBlock|UpdateFirstBankFirstWord                                                                             ; pin_out          ;
; |LFUBlock|inst21                                                                                            ; |LFUBlock|inst21                                                                                               ; out0             ;
; |LFUBlock|UpdateFirstBankSecondWord                                                                         ; |LFUBlock|UpdateFirstBankSecondWord                                                                            ; pin_out          ;
; |LFUBlock|inst23                                                                                            ; |LFUBlock|inst23                                                                                               ; out0             ;
; |LFUBlock|UpdateFirstBankThirdWord                                                                          ; |LFUBlock|UpdateFirstBankThirdWord                                                                             ; pin_out          ;
; |LFUBlock|inst44                                                                                            ; |LFUBlock|inst44                                                                                               ; out0             ;
; |LFUBlock|inst51                                                                                            ; |LFUBlock|inst51                                                                                               ; out0             ;
; |LFUBlock|UpdateFirstBankFourthWord                                                                         ; |LFUBlock|UpdateFirstBankFourthWord                                                                            ; pin_out          ;
; |LFUBlock|inst54                                                                                            ; |LFUBlock|inst54                                                                                               ; out0             ;
; |LFUBlock|UpdateSecondBankFirstWord                                                                         ; |LFUBlock|UpdateSecondBankFirstWord                                                                            ; pin_out          ;
; |LFUBlock|inst55                                                                                            ; |LFUBlock|inst55                                                                                               ; out0             ;
; |LFUBlock|UpdateSecondBankThirdWord                                                                         ; |LFUBlock|UpdateSecondBankThirdWord                                                                            ; pin_out          ;
; |LFUBlock|inst57                                                                                            ; |LFUBlock|inst57                                                                                               ; out0             ;
; |LFUBlock|UpdateSecondBankFourthWord                                                                        ; |LFUBlock|UpdateSecondBankFourthWord                                                                           ; pin_out          ;
; |LFUBlock|inst58                                                                                            ; |LFUBlock|inst58                                                                                               ; out0             ;
; |LFUBlock|set                                                                                               ; |LFUBlock|set                                                                                                  ; out              ;
; |LFUBlock|lpm_decode3:inst53|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]        ; |LFUBlock|lpm_decode3:inst53|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]           ; out0             ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2   ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3   ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3   ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4   ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4      ; sumout           ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[4] ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]               ; regout           ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[3] ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]               ; regout           ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[2] ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]               ; regout           ;
; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[1] ; |LFUBlock|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]               ; regout           ;
; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |LFUBlock|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2   ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3   ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3   ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4   ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4      ; sumout           ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[4] ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]               ; regout           ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[3] ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]               ; regout           ;
; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[2] ; |LFUBlock|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]               ; regout           ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~0                  ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~0                     ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~1                  ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~1                     ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~2                  ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|_~2                     ; out0             ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[9]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[9]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |LFUBlock|lpm_dff3:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~0              ; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~0                 ; out0             ;
; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~2              ; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~2                 ; out0             ;
; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~3              ; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~3                 ; out0             ;
; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~4              ; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~4                 ; out0             ;
; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~5              ; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~5                 ; out0             ;
; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~6              ; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~6                 ; out0             ;
; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~7              ; |LFUBlock|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated|op_1~7                 ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~1               ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~1                  ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~2               ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~2                  ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~4               ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~4                  ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~5               ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~5                  ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~6               ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~6                  ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~7               ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~7                  ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~8               ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~8                  ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~9               ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~9                  ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~10              ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~10                 ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~11              ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~11                 ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~12              ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~12                 ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~13              ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~13                 ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~14              ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~14                 ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~15              ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~15                 ; out0             ;
; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~16              ; |LFUBlock|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|op_1~16                 ; out0             ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat May 11 18:12:02 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CourseWork -c CourseWork
Info: Using vector source file "C:/Users/serge/SAFOECT-Project/CourseWork/LFUWForm.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of LFUWForm.vwf called CourseWork.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register "|LFUBlock|inst42"
Warning: Found clock-sensitive change during active clock edge at time 110.0 ns on register "|LFUBlock|inst43"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      61.08 %
Info: Number of transitions in simulation is 981
Info: Vector file LFUWForm.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Sat May 11 18:12:03 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


