#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Apr 29 2016 09:00:55

#File Generated:     Aug 13 2017 11:03:34

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\bin/sjplacer.exe --proj-name Design01 --netlist-vh2 Design01_p.vh2 --arch-file D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/arch/p35_udb4x6.ark --rrg-file D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/psoc3/route_arch-rrg.cydata --irq-file D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/psoc3/irqconn.cydata --drq-file D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/psoc3/dmaconn.cydata --dsi-conn-file D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/psoc3/dsiconn.cydata --pins-file pins_48-SSOP.xml --lib-file Design01_p.lib --sdc-file Design01.sdc --io-pcf Design01.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Apr 29 2016	08:58:44

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - Design01_p.vh2
Architecture file         - D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/arch/p35_udb4x6.ark
Package                   - 
Defparam file             - 
SDC file                  - Design01.sdc
Output directory          - .
Timing library            - Design01_p.lib
IO Placement file         - Design01.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "Design01_p.vh2"
D2065: Reading arch file : "D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/arch/p35_udb4x6.ark"
E2066: Error while reading D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/psoc3/dsiconn.cydata file : FFB in DSI but not RRG: ARM -1 -1 0
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	10
    Number of Sequential MCs    	:	6
    Number of DPs               	:	8
    Number of Controls          	:	2
    Number of Status            	:	2
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	16/192
    UDBS                        :	9/24
    IOs                         :	20/72


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
E2710: Unable to find <7> contiguous pins for <\LCD:LCDPort(0)\>.
E2709: Unable to complete IO placement for the design. See the report file for details.
I2722: The following instances could not be placed:
\LCD:LCDPort(0)\
   \LCD:LCDPort(1)\
   \LCD:LCDPort(2)\
   \LCD:LCDPort(3)\
   \LCD:LCDPort(4)\
   \LCD:LCDPort(5)\
   \LCD:LCDPort(6)\

IO placement:
   P0[0]: Pin_A2(0)
   P0[1]: Ultrasonic1_Input_P_12_5(0)
   P0[2]: Ultrasonic2_Input_P_12_4(0)
   P0[3]: Hall_Sensor_Out_P3_0(0)
   P0[4]: Pin_A1_1(0)
   P0[5]: Pin_B1_1(0)
   P0[6]: Pin_B2_1(0)
   P0[7]: Ultrasonic1_Trigger_P_12_7(0)
   P1[2]: Pin_B1(0)
   P1[6]: Pin_A1(0)
   P2[7]: Pin_A2_1(0)
   P7[2]: Pin_B2(0)
   P7[3]: Ultrasonic2_Trigger_P_12_6(0)
E2055: An error occurred during placement of the design.
