<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Serial_In_Serial_Or_Parallel_Out_8Bit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TESTBENCH1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TESTBENCH1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TESTBENCH1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TESTBENCH_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TESTBENCH_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TESTBENCH_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_preroute.twr" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_preroute.twx" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1418017844" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1418017844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421114744" xil_pn:in_ck="-2034180538338462308" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1421114744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TESTBENCH.v"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.v"/>
    </transform>
    <transform xil_pn:end_ts="1418017844" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1762213767409338903" xil_pn:start_ts="1418017844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418017844" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2570770025197735979" xil_pn:start_ts="1418017844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418017844" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6241526845268483052" xil_pn:start_ts="1418017844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421114744" xil_pn:in_ck="-2034180538338462308" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1421114744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TESTBENCH.v"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.v"/>
    </transform>
    <transform xil_pn:end_ts="1421114751" xil_pn:in_ck="-2034180538338462308" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6854259473308026285" xil_pn:start_ts="1421114744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TESTBENCH_beh.prj"/>
      <outfile xil_pn:name="TESTBENCH_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1421114751" xil_pn:in_ck="1661884004156137711" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5131788640472582768" xil_pn:start_ts="1421114751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TESTBENCH_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1418013167" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1418013167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418013167" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3821674893957780823" xil_pn:start_ts="1418013167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418013167" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6241526845268483052" xil_pn:start_ts="1418013167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418013167" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1418013167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418013167" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4886479753361562923" xil_pn:start_ts="1418013167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418013167" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1418013167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418013167" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4603565314585556386" xil_pn:start_ts="1418013167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418125813" xil_pn:in_ck="4296938327396749496" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3732765713004983843" xil_pn:start_ts="1418125801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.lso"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.ngc"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.ngr"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.prj"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.stx"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.syr"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.xst"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1418013406" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8139665757907669162" xil_pn:start_ts="1418013406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418013417" xil_pn:in_ck="-6107156187165914534" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5369802703593304395" xil_pn:start_ts="1418013406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.bld"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.ngd"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1418013436" xil_pn:in_ck="-6107156187165914533" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="304711778406361947" xil_pn:start_ts="1418013417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.pcf"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_map.map"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_map.mrp"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_map.ncd"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_map.ngm"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_map.xrpt"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_summary.xml"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1418013449" xil_pn:in_ck="-7220929910160879884" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="417176447551133118" xil_pn:start_ts="1418013436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.ncd"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.pad"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.par"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.ptwx"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.unroutes"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.xpi"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_pad.csv"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_pad.txt"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1418013449" xil_pn:in_ck="-6107156187165914665" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1418013444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.twr"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg.twx"/>
    </transform>
    <transform xil_pn:end_ts="1418013563" xil_pn:in_ck="-7220929910160879884" xil_pn:name="TRAN_preRouteTrce" xil_pn:prop_ck="722859607460791353" xil_pn:start_ts="1418013559">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_preroute.twr"/>
      <outfile xil_pn:name="serial_ip_serial_or_parallel_out_shift_reg_preroute.twx"/>
    </transform>
  </transforms>

</generated_project>
