// Seed: 2043479662
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    output wire id_5,
    input wire id_6,
    input supply0 id_7,
    input wand id_8
);
  assign id_1 = 1 == 1;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input tri0 id_2,
    output supply1 id_3,
    input uwire id_4,
    input wor id_5
);
  assign id_0 = 1 == id_4;
  module_0(
      id_2, id_0, id_2, id_1, id_0, id_3, id_4, id_4, id_2
  );
endmodule
