{"content":"<p>A massively parallel processor optimized for throughput over latency. Thousands of simple cores execute the same instruction on different data (SIMD/SIMT). Originally designed for rendering, now critical for <a class=\"wiki-ref\" data-address=\"ML\">ML</a> training and inference. Available as <a class=\"wiki-ref\" data-address=\"GPU//discrete\">discrete</a> add-in cards or <a class=\"wiki-ref\" data-address=\"GPU//integrated\">integrated</a> units sharing the <a class=\"wiki-ref\" data-address=\"chip//SoC\">SoC</a> die with the <a class=\"wiki-ref\" data-address=\"CPU\">CPU</a>.\n<a class=\"wiki-ref\" data-address=\"GPU//architecture\">architecture</a>\n<a class=\"wiki-ref\" data-address=\"GPU//integrated\">integrated</a>\n<a class=\"wiki-ref\" data-address=\"GPU//discrete\">discrete</a></p>\n"}