#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec 15 01:44:13 2019
# Process ID: 11720
# Current directory: F:/FILE/FPGA/ZYNQ/Image/002_OV5640_DDR3_DEMO/OV5640_DEMO/MIG_OV_PRG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17460 F:\FILE\FPGA\ZYNQ\Image\002_OV5640_DDR3_DEMO\OV5640_DEMO\MIG_OV_PRG\MIG_OV_PRG.xpr
# Log file: F:/FILE/FPGA/ZYNQ/Image/002_OV5640_DDR3_DEMO/OV5640_DEMO/MIG_OV_PRG/vivado.log
# Journal file: F:/FILE/FPGA/ZYNQ/Image/002_OV5640_DDR3_DEMO/OV5640_DEMO/MIG_OV_PRG\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FILE/FPGA/ZYNQ/Image/002_OV5640_DDR3_DEMO/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.xpr
INFO: [Project 1-313] Project file moved from 'F:/FILE/FPGA/ZYNQ/TEST/CH04_OV5640_DEMO/OV5640_TS_DATA/MIG_OV_PRG' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/FILE/FPGA/ZYNQ/Image/002_OV5640_DDR3_DEMO/OV5640_DEMO/user/I2C_OV7725_RGB565_Config.v', nor could it be found using path 'F:/FILE/FPGA/ZYNQ/TEST/CH04_OV5640_DEMO/OV5640_TS_DATA/user/I2C_OV7725_RGB565_Config.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/FILE/FPGA/ZYNQ/Image/002_OV5640_DDR3_DEMO/OV5640_DEMO/user/OV7725_TOP.v', nor could it be found using path 'F:/FILE/FPGA/ZYNQ/TEST/CH04_OV5640_DEMO/OV5640_TS_DATA/user/OV7725_TOP.v'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'F:/FILE/FPGA/ZYNQ/Image/002_OV5640_DDR3_DEMO/mia_ip_lib/HDMI_FPGA_ML_A7/HDMI_FPGA_ML', nor could it be found using path 'F:/FILE/FPGA/ZYNQ/TEST/CH04_OV5640_DEMO/mia_ip_lib/HDMI_FPGA_ML_A7/HDMI_FPGA_ML'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'F:/FILE/FPGA/ZYNQ/Image/002_OV5640_DDR3_DEMO/mia_ip_lib/HDMI_FPGA_ML_A7', nor could it be found using path 'F:/FILE/FPGA/ZYNQ/TEST/CH04_OV5640_DEMO/mia_ip_lib/HDMI_FPGA_ML_A7'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'f:/FILE/FPGA/ZYNQ/Image/002_OV5640_DDR3_DEMO/mia_ip_lib/HDMI_FPGA_ML_A7/HDMI_FPGA_ML'. The path is contained within another repository.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/FILE/FPGA/ZYNQ/Image/002_OV5640_DDR3_DEMO/mia_ip_lib/HDMI_FPGA_ML_A7'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'HDMI_FPGA_ML_A7_0' is locked:
* IP definition 'HDMI_FPGA_ML_A7 (1.0)' for IP 'HDMI_FPGA_ML_A7_0' (customized with software release 2017.4) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 881.012 ; gain = 218.254
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 01:49:47 2019...
