<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='785' type='llvm::SDValue llvm::SelectionDAG::getFPExtendOrRound(llvm::SDValue Op, const llvm::SDLoc &amp; DL, llvm::EVT VT)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='783'>/// Convert Op, which must be of float type, to the
  /// float type VT, by either extending or rounding (by truncation).</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='2427' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize20ExpandLegalINT_TO_FPEbN4llvm7SDValueENS1_3EVTERKNS1_5SDLocE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='1110' ll='1114' type='llvm::SDValue llvm::SelectionDAG::getFPExtendOrRound(llvm::SDValue Op, const llvm::SDLoc &amp; DL, llvm::EVT VT)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='486' u='c' c='_ZL22getCopyFromPartsVectorRN4llvm12SelectionDAGERKNS_5SDLocEPKNS_7SDValueEjNS_3MVTENS_3EVTEPKNS_5ValueENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='18073' u='c' c='_ZL19LowerUINT_TO_FP_i32N4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
