#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb134ca9ab0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7fb134cd7af0_0 .var "Clk", 0 0;
v0x7fb134cd7b80_0 .var "Reset", 0 0;
v0x7fb134cd7c90_0 .var "Start", 0 0;
v0x7fb134cd7d20_0 .var "address", 26 0;
v0x7fb134cd7db0_0 .var/i "counter", 31 0;
v0x7fb134cd7e80_0 .net "cpu_mem_addr", 31 0, L_0x7fb134cdc2c0;  1 drivers
v0x7fb134cd7f10_0 .net "cpu_mem_data", 255 0, L_0x7fb134cdc440;  1 drivers
v0x7fb134cd7fa0_0 .net "cpu_mem_enable", 0 0, L_0x7fb134cdbf40;  1 drivers
v0x7fb134cd8030_0 .net "cpu_mem_write", 0 0, L_0x7fb134cdc530;  1 drivers
v0x7fb134cd8140_0 .var "flag", 0 0;
v0x7fb134cd81d0_0 .var/i "i", 31 0;
v0x7fb134cd8270_0 .var "index", 4 0;
v0x7fb134cd8320_0 .net "mem_cpu_ack", 0 0, L_0x7fb134cdd330;  1 drivers
v0x7fb134cd83b0_0 .net "mem_cpu_data", 255 0, v0x7fb134cd73e0_0;  1 drivers
v0x7fb134cd8450_0 .var/i "outfile", 31 0;
v0x7fb134cd8500_0 .var/i "outfile2", 31 0;
v0x7fb134cd85b0_0 .var "tag", 23 0;
S_0x7fb134ca7c80 .scope module, "CPU" "CPU" 2 23, 3 1 0, S_0x7fb134ca9ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 256 "mem_data_i"
    .port_info 4 /INPUT 1 "mem_ack_i"
    .port_info 5 /OUTPUT 256 "mem_data_o"
    .port_info 6 /OUTPUT 32 "mem_addr_o"
    .port_info 7 /OUTPUT 1 "mem_enable_o"
    .port_info 8 /OUTPUT 1 "mem_write_o"
L_0x7fb134cd8880 .functor AND 1, v0x7fb134cc54a0_0, L_0x7fb134cd87e0, C4<1>, C4<1>;
L_0x7fb134cd8970 .functor OR 1, v0x7fb134cc56c0_0, L_0x7fb134cd8880, C4<0>, C4<0>;
L_0x7fb134cda480 .functor NOT 1, v0x7fb134cc75b0_0, C4<0>, C4<0>, C4<0>;
v0x7fb134cd4110_0 .net "ALUresult", 31 0, L_0x7fb134cd9440;  1 drivers
v0x7fb134cd41f0_0 .net "Add_pc_o", 31 0, L_0x7fb134cd8a20;  1 drivers
v0x7fb134cd4290_0 .net "EX_M", 1 0, v0x7fb134cc83e0_0;  1 drivers
v0x7fb134cd4360_0 .net "EX_Rt", 4 0, v0x7fb134cc8a10_0;  1 drivers
v0x7fb134cd4400_0 .net "EX_WB", 1 0, v0x7fb134cc8530_0;  1 drivers
v0x7fb134cd4510_0 .net "EX_extend", 31 0, v0x7fb134cc8c60_0;  1 drivers
v0x7fb134cd45e0_0 .net "Eq_flag", 0 0, L_0x7fb134cd87e0;  1 drivers
v0x7fb134cd4670_0 .net "HazardMUX_8", 0 0, v0x7fb134cc7520_0;  1 drivers
v0x7fb134cd4740_0 .net "ID_addr", 31 0, v0x7fb134cc9350_0;  1 drivers
v0x7fb134cd4850_0 .net "ID_rs", 31 0, L_0x7fb134cdaae0;  1 drivers
v0x7fb134cd4920_0 .net "ID_rt", 31 0, L_0x7fb134cdadd0;  1 drivers
v0x7fb134cd49f0_0 .net "IERs", 4 0, v0x7fb134cc8b30_0;  1 drivers
v0x7fb134cd4ac0_0 .net "IERt", 4 0, v0x7fb134cc87c0_0;  1 drivers
v0x7fb134cd4b90_0 .net "IFIDWrite", 0 0, v0x7fb134cc7490_0;  1 drivers
v0x7fb134cd4c60_0 .net "IF_inst", 31 0, L_0x7fb134cda810;  1 drivers
v0x7fb134cd4d30_0 .net "JUMP_Addr", 31 0, L_0x7fb134cd8fe0;  1 drivers
v0x7fb134cd4dc0_0 .net "MEM_ALUOut", 31 0, v0x7fb134cc5c20_0;  1 drivers
v0x7fb134cd4f50_0 .net "MEM_mux3", 4 0, v0x7fb134cc6210_0;  1 drivers
v0x7fb134cd4fe0_0 .net "MUX8_data", 7 0, v0x7fb134ccd840_0;  1 drivers
v0x7fb134cd5070_0 .net "MUX_5Out", 31 0, v0x7fb134ccc570_0;  1 drivers
v0x7fb134cd5100_0 .net "MUX_7Out", 31 0, v0x7fb134ccd260_0;  1 drivers
v0x7fb134cd5190_0 .net "PCWrite", 0 0, v0x7fb134cc75b0_0;  1 drivers
v0x7fb134cd5220_0 .net "WB_WBState", 1 0, v0x7fb134cca450_0;  1 drivers
v0x7fb134cd52b0_0 .net "WB_memState", 1 0, v0x7fb134cc5fb0_0;  1 drivers
v0x7fb134cd5340_0 .net "WB_mux3", 4 0, v0x7fb134cca7e0_0;  1 drivers
v0x7fb134cd53d0_0 .net *"_s3", 3 0, L_0x7fb134cd8740;  1 drivers
v0x7fb134cd5460_0 .net "am1", 31 0, L_0x7fb134cd8c20;  1 drivers
v0x7fb134cd5540_0 .net "branch_flag", 0 0, L_0x7fb134cd8880;  1 drivers
v0x7fb134cd55d0_0 .net "branch_flagT", 0 0, v0x7fb134cc54a0_0;  1 drivers
v0x7fb134cd5660_0 .net "clk_i", 0 0, v0x7fb134cd7af0_0;  1 drivers
v0x7fb134cd56f0_0 .net "cm8", 7 0, v0x7fb134cc5600_0;  1 drivers
v0x7fb134cd57c0_0 .net "extended", 31 0, L_0x7fb134cd94c0;  1 drivers
v0x7fb134cd5850_0 .net "flush", 0 0, L_0x7fb134cd8970;  1 drivers
v0x7fb134cd4e50_0 .net "inst", 31 0, v0x7fb134cc9650_0;  1 drivers
v0x7fb134cd5ae0_0 .net "inst_addr", 31 0, v0x7fb134ccdf30_0;  1 drivers
v0x7fb134cd5b70_0 .net "jump_flag", 0 0, v0x7fb134cc56c0_0;  1 drivers
v0x7fb134cd5c00_0 .net "memRead", 0 0, v0x7fb134cc5d80_0;  1 drivers
v0x7fb134cd5cd0_0 .net "memWrite", 0 0, v0x7fb134cc5e20_0;  1 drivers
v0x7fb134cd5da0_0 .net "mem_ack_i", 0 0, L_0x7fb134cdd330;  alias, 1 drivers
v0x7fb134cd5e30_0 .net "mem_addr_o", 31 0, L_0x7fb134cdc2c0;  alias, 1 drivers
v0x7fb134cd5ec0_0 .net "mem_data_i", 255 0, v0x7fb134cd73e0_0;  alias, 1 drivers
v0x7fb134cd5f50_0 .net "mem_data_o", 255 0, L_0x7fb134cdc440;  alias, 1 drivers
v0x7fb134cd5fe0_0 .net "mem_enable_o", 0 0, L_0x7fb134cdbf40;  alias, 1 drivers
v0x7fb134cd6090_0 .net "mem_write_o", 0 0, L_0x7fb134cdc530;  alias, 1 drivers
v0x7fb134cd6140_0 .net "mpc2", 31 0, v0x7fb134ccb390_0;  1 drivers
v0x7fb134cd6210_0 .net "mux1Out", 31 0, v0x7fb134ccae00_0;  1 drivers
v0x7fb134cd62e0_0 .net "mux3EXMEM", 4 0, v0x7fb134ccb950_0;  1 drivers
v0x7fb134cd63b0_0 .net "mux4ALU", 31 0, v0x7fb134ccbef0_0;  1 drivers
v0x7fb134cd6480_0 .net "mux6ALU", 31 0, v0x7fb134cccbd0_0;  1 drivers
v0x7fb134cd6550_0 .net "mux7Write", 31 0, v0x7fb134cc6370_0;  1 drivers
v0x7fb134cd6620_0 .net "rst_i", 0 0, v0x7fb134cd7b80_0;  1 drivers
v0x7fb134cd66f0_0 .net "stall", 0 0, L_0x7fb134cdb570;  1 drivers
v0x7fb134cd6780_0 .net "start_i", 0 0, v0x7fb134cd7c90_0;  1 drivers
L_0x7fb134cd8740 .part v0x7fb134ccae00_0, 28, 4;
L_0x7fb134cd87e0 .cmp/eq 32, L_0x7fb134cdaae0, L_0x7fb134cdadd0;
L_0x7fb134cd8ec0 .part v0x7fb134cc9650_0, 0, 26;
L_0x7fb134cd8fe0 .concat8 [ 28 4 0 0], v0x7fb134cd3ba0_0, L_0x7fb134cd8740;
L_0x7fb134cd90c0 .part v0x7fb134cca450_0, 0, 1;
L_0x7fb134cd97c0 .part v0x7fb134cc9650_0, 0, 16;
L_0x7fb134cd9910 .part v0x7fb134cc8c60_0, 0, 6;
L_0x7fb134cd99f0 .part v0x7fb134cc83e0_0, 1, 1;
L_0x7fb134cd9ab0 .part v0x7fb134cc9650_0, 11, 5;
L_0x7fb134cd9ba0 .part v0x7fb134cc9650_0, 16, 5;
L_0x7fb134cd9c60 .part v0x7fb134cc9650_0, 16, 5;
L_0x7fb134cd9e60 .part v0x7fb134cc9650_0, 21, 5;
L_0x7fb134cd9f00 .part v0x7fb134ccd840_0, 6, 2;
L_0x7fb134cda010 .part v0x7fb134ccd840_0, 4, 2;
L_0x7fb134cda0b0 .part v0x7fb134ccd840_0, 0, 4;
L_0x7fb134cda290 .part v0x7fb134cc5fb0_0, 1, 1;
L_0x7fb134cda330 .part v0x7fb134cca450_0, 1, 1;
L_0x7fb134cdaec0 .part v0x7fb134cc9650_0, 21, 5;
L_0x7fb134cdafa0 .part v0x7fb134cc9650_0, 16, 5;
L_0x7fb134cdb120 .part v0x7fb134cca450_0, 1, 1;
S_0x7fb134ca6290 .scope module, "ADD" "Adder" 3 72, 4 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fb134c55920_0 .net "data1_in", 31 0, L_0x7fb134cd8e20;  1 drivers
v0x7fb134cc3fb0_0 .net "data2_in", 31 0, v0x7fb134cc9350_0;  alias, 1 drivers
v0x7fb134cc4060_0 .net "data_o", 31 0, L_0x7fb134cd8c20;  alias, 1 drivers
L_0x7fb134cd8c20 .arith/sum 32, L_0x7fb134cd8e20, v0x7fb134cc9350_0;
S_0x7fb134cc4170 .scope module, "ALU" "ALU" 3 151, 5 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7fb134cd9440 .functor BUFZ 32, v0x7fb134cc46c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb134cc43e0_0 .net "ALUCtrl_i", 2 0, L_0x7fb134cd9860;  1 drivers
v0x7fb134cc44a0_0 .net "data1_i", 31 0, v0x7fb134cccbd0_0;  alias, 1 drivers
v0x7fb134cc4550_0 .net "data2_i", 31 0, v0x7fb134ccbef0_0;  alias, 1 drivers
v0x7fb134cc4610_0 .net "data_o", 31 0, L_0x7fb134cd9440;  alias, 1 drivers
v0x7fb134cc46c0_0 .var "result_temp", 31 0;
E_0x7fb134cc4390 .event edge, v0x7fb134cc43e0_0, v0x7fb134cc44a0_0, v0x7fb134cc4550_0;
S_0x7fb134cc47f0 .scope module, "ALU_Control" "ALU_Control" 3 158, 6 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
L_0x7fb134cd9860 .functor BUFZ 3, v0x7fb134cc4bc0_0, C4<000>, C4<000>, C4<000>;
v0x7fb134cc4a50_0 .net "ALUCtrl_o", 2 0, L_0x7fb134cd9860;  alias, 1 drivers
v0x7fb134cc4b20_0 .net "ALUOp_i", 1 0, v0x7fb134cc7ce0_0;  1 drivers
v0x7fb134cc4bc0_0 .var "aluCtrl_temp", 2 0;
v0x7fb134cc4c80_0 .net "funct_i", 5 0, L_0x7fb134cd9910;  1 drivers
E_0x7fb134cc4a10 .event edge, v0x7fb134cc4b20_0, v0x7fb134cc4c80_0;
S_0x7fb134cc4d80 .scope module, "Add_PC" "Adder" 3 66, 4 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fb134cc4f80_0 .net "data1_in", 31 0, v0x7fb134ccdf30_0;  alias, 1 drivers
L_0x1004ba008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fb134cc5040_0 .net "data2_in", 31 0, L_0x1004ba008;  1 drivers
v0x7fb134cc50f0_0 .net "data_o", 31 0, L_0x7fb134cd8a20;  alias, 1 drivers
L_0x7fb134cd8a20 .arith/sum 32, v0x7fb134ccdf30_0, L_0x1004ba008;
S_0x7fb134cc5200 .scope module, "Control" "Control" 3 59, 7 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_in"
    .port_info 1 /OUTPUT 8 "data_out"
    .port_info 2 /OUTPUT 1 "branch"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /NODIR 0 ""
v0x7fb134cc54a0_0 .var "branch", 0 0;
v0x7fb134cc5550_0 .net "data_in", 31 0, v0x7fb134cc9650_0;  alias, 1 drivers
v0x7fb134cc5600_0 .var "data_out", 7 0;
v0x7fb134cc56c0_0 .var "jump", 0 0;
E_0x7fb134cc5470 .event edge, v0x7fb134cc5550_0;
S_0x7fb134cc57c0 .scope module, "EX_MEM" "EX_MEM" 3 211, 8 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "stall_i"
    .port_info 1 /INPUT 1 "clk_i"
    .port_info 2 /INPUT 2 "WB_i"
    .port_info 3 /INPUT 32 "ALUOut_i"
    .port_info 4 /INPUT 32 "mux7_i"
    .port_info 5 /INPUT 5 "mux3_i"
    .port_info 6 /INPUT 2 "MEM_i"
    .port_info 7 /OUTPUT 2 "WB_o"
    .port_info 8 /OUTPUT 32 "ALUOut_o"
    .port_info 9 /OUTPUT 32 "mux7_o"
    .port_info 10 /OUTPUT 5 "mux3_o"
    .port_info 11 /OUTPUT 1 "MemRead_o"
    .port_info 12 /OUTPUT 1 "MemWrite_o"
v0x7fb134cc5b70_0 .net "ALUOut_i", 31 0, L_0x7fb134cd9440;  alias, 1 drivers
v0x7fb134cc5c20_0 .var "ALUOut_o", 31 0;
v0x7fb134cc5cc0_0 .net "MEM_i", 1 0, v0x7fb134cc83e0_0;  alias, 1 drivers
v0x7fb134cc5d80_0 .var "MemRead_o", 0 0;
v0x7fb134cc5e20_0 .var "MemWrite_o", 0 0;
v0x7fb134cc5f00_0 .net "WB_i", 1 0, v0x7fb134cc8530_0;  alias, 1 drivers
v0x7fb134cc5fb0_0 .var "WB_o", 1 0;
v0x7fb134cc6060_0 .net "clk_i", 0 0, v0x7fb134cd7af0_0;  alias, 1 drivers
v0x7fb134cc6100_0 .net "mux3_i", 4 0, v0x7fb134ccb950_0;  alias, 1 drivers
v0x7fb134cc6210_0 .var "mux3_o", 4 0;
v0x7fb134cc62c0_0 .net "mux7_i", 31 0, v0x7fb134ccd260_0;  alias, 1 drivers
v0x7fb134cc6370_0 .var "mux7_o", 31 0;
v0x7fb134cc6420_0 .net "stall_i", 0 0, L_0x7fb134cdb570;  alias, 1 drivers
E_0x7fb134cc5b20 .event negedge, v0x7fb134cc6060_0;
S_0x7fb134cc6600 .scope module, "ForwardingUnit" "ForwardingUnit" 3 240, 9 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_RegRs"
    .port_info 1 /INPUT 5 "ID_EX_RegRt"
    .port_info 2 /INPUT 1 "EX_MEM_regWrite_i"
    .port_info 3 /INPUT 5 "EX_MEM_RegRd_i"
    .port_info 4 /INPUT 1 "MEM_WB_regWrite_i"
    .port_info 5 /INPUT 5 "MEM_WB_RegRd_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
L_0x7fb134cd9fa0 .functor BUFZ 2, v0x7fb134cc6e30_0, C4<00>, C4<00>, C4<00>;
L_0x7fb134cd8f60 .functor BUFZ 2, v0x7fb134cc6f40_0, C4<00>, C4<00>, C4<00>;
v0x7fb134cc68e0_0 .net "EX_MEM_RegRd_i", 4 0, v0x7fb134cc6210_0;  alias, 1 drivers
v0x7fb134cc69b0_0 .net "EX_MEM_regWrite_i", 0 0, L_0x7fb134cda290;  1 drivers
v0x7fb134cc6a40_0 .net "ForwardA_o", 1 0, L_0x7fb134cd9fa0;  1 drivers
v0x7fb134cc6ad0_0 .net "ForwardB_o", 1 0, L_0x7fb134cd8f60;  1 drivers
v0x7fb134cc6b60_0 .net "ID_EX_RegRs", 4 0, v0x7fb134cc8b30_0;  alias, 1 drivers
v0x7fb134cc6c30_0 .net "ID_EX_RegRt", 4 0, v0x7fb134cc87c0_0;  alias, 1 drivers
v0x7fb134cc6ce0_0 .net "MEM_WB_RegRd_i", 4 0, v0x7fb134cca7e0_0;  alias, 1 drivers
v0x7fb134cc6d90_0 .net "MEM_WB_regWrite_i", 0 0, L_0x7fb134cda330;  1 drivers
v0x7fb134cc6e30_0 .var "fa_temp", 1 0;
v0x7fb134cc6f40_0 .var "fb_temp", 1 0;
E_0x7fb134cc6870/0 .event edge, v0x7fb134cc69b0_0, v0x7fb134cc6210_0, v0x7fb134cc6b60_0, v0x7fb134cc6c30_0;
E_0x7fb134cc6870/1 .event edge, v0x7fb134cc6d90_0, v0x7fb134cc6ce0_0;
E_0x7fb134cc6870 .event/or E_0x7fb134cc6870/0, E_0x7fb134cc6870/1;
S_0x7fb134cc7070 .scope module, "HazardDetection" "HazardDetection" 3 164, 10 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IDEX_MemRead_i"
    .port_info 1 /INPUT 5 "IDEX_RegisterRt_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /OUTPUT 1 "PCWrite_o"
    .port_info 4 /OUTPUT 1 "IFIDWrite_o"
    .port_info 5 /OUTPUT 1 "MUX8_o"
v0x7fb134cc7340_0 .net "IDEX_MemRead_i", 0 0, L_0x7fb134cd99f0;  1 drivers
v0x7fb134cc73f0_0 .net "IDEX_RegisterRt_i", 4 0, v0x7fb134cc8a10_0;  alias, 1 drivers
v0x7fb134cc7490_0 .var "IFIDWrite_o", 0 0;
v0x7fb134cc7520_0 .var "MUX8_o", 0 0;
v0x7fb134cc75b0_0 .var "PCWrite_o", 0 0;
v0x7fb134cc7690_0 .net "instr_i", 31 0, v0x7fb134cc9650_0;  alias, 1 drivers
E_0x7fb134cc72e0 .event edge, v0x7fb134cc7340_0, v0x7fb134cc73f0_0, v0x7fb134cc5550_0;
S_0x7fb134cc77b0 .scope module, "ID_EX" "ID_EX" 3 184, 11 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "instr1115_i"
    .port_info 2 /INPUT 5 "instr1620_MUX_i"
    .port_info 3 /INPUT 5 "instr1620_FW_i"
    .port_info 4 /INPUT 5 "instr2125_i"
    .port_info 5 /INPUT 32 "sign_extend_i"
    .port_info 6 /INPUT 32 "RS_data_i"
    .port_info 7 /INPUT 32 "RT_data_i"
    .port_info 8 /INPUT 2 "ctrl_WB_i"
    .port_info 9 /INPUT 2 "ctrl_M_i"
    .port_info 10 /INPUT 4 "ctrl_EX_i"
    .port_info 11 /INPUT 1 "stall_i"
    .port_info 12 /OUTPUT 5 "instr1115_o"
    .port_info 13 /OUTPUT 5 "instr1620_MUX_o"
    .port_info 14 /OUTPUT 5 "instr1620_FW_o"
    .port_info 15 /OUTPUT 5 "instr2125_o"
    .port_info 16 /OUTPUT 32 "sign_extend_o"
    .port_info 17 /OUTPUT 32 "RS_data_o"
    .port_info 18 /OUTPUT 32 "RT_data_o"
    .port_info 19 /OUTPUT 2 "ctrl_WB_o"
    .port_info 20 /OUTPUT 2 "ctrl_M_o"
    .port_info 21 /OUTPUT 1 "ALUSrc_o"
    .port_info 22 /OUTPUT 2 "ALUOp_o"
    .port_info 23 /OUTPUT 1 "RegDst_o"
v0x7fb134cc7ce0_0 .var "ALUOp_o", 1 0;
v0x7fb134cc7d90_0 .var "ALUSrc_o", 0 0;
v0x7fb134cc7e20_0 .net "RS_data_i", 31 0, L_0x7fb134cdaae0;  alias, 1 drivers
v0x7fb134cc7eb0_0 .var "RS_data_o", 31 0;
v0x7fb134cc7f40_0 .net "RT_data_i", 31 0, L_0x7fb134cdadd0;  alias, 1 drivers
v0x7fb134cc8030_0 .var "RT_data_o", 31 0;
v0x7fb134cc80e0_0 .var "RegDst_o", 0 0;
v0x7fb134cc8180_0 .net "clk_i", 0 0, v0x7fb134cd7af0_0;  alias, 1 drivers
v0x7fb134cc8210_0 .net "ctrl_EX_i", 3 0, L_0x7fb134cda0b0;  1 drivers
v0x7fb134cc8330_0 .net "ctrl_M_i", 1 0, L_0x7fb134cda010;  1 drivers
v0x7fb134cc83e0_0 .var "ctrl_M_o", 1 0;
v0x7fb134cc84a0_0 .net "ctrl_WB_i", 1 0, L_0x7fb134cd9f00;  1 drivers
v0x7fb134cc8530_0 .var "ctrl_WB_o", 1 0;
v0x7fb134cc85c0_0 .net "instr1115_i", 4 0, L_0x7fb134cd9ab0;  1 drivers
v0x7fb134cc8660_0 .var "instr1115_o", 4 0;
v0x7fb134cc8710_0 .net "instr1620_FW_i", 4 0, L_0x7fb134cd9c60;  1 drivers
v0x7fb134cc87c0_0 .var "instr1620_FW_o", 4 0;
v0x7fb134cc8980_0 .net "instr1620_MUX_i", 4 0, L_0x7fb134cd9ba0;  1 drivers
v0x7fb134cc8a10_0 .var "instr1620_MUX_o", 4 0;
v0x7fb134cc8aa0_0 .net "instr2125_i", 4 0, L_0x7fb134cd9e60;  1 drivers
v0x7fb134cc8b30_0 .var "instr2125_o", 4 0;
v0x7fb134cc8bc0_0 .net "sign_extend_i", 31 0, L_0x7fb134cd94c0;  alias, 1 drivers
v0x7fb134cc8c60_0 .var "sign_extend_o", 31 0;
v0x7fb134cc8d10_0 .net "stall_i", 0 0, L_0x7fb134cdb570;  alias, 1 drivers
S_0x7fb134cc8ff0 .scope module, "IF_ID" "IF_ID" 3 173, 12 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 1 "IFIDWrite_i"
    .port_info 4 /INPUT 1 "flush_i"
    .port_info 5 /INPUT 1 "stall_i"
    .port_info 6 /OUTPUT 32 "addr_o"
    .port_info 7 /OUTPUT 32 "instr_o"
v0x7fb134cc91e0_0 .net "IFIDWrite_i", 0 0, v0x7fb134cc7490_0;  alias, 1 drivers
v0x7fb134cc92a0_0 .net "addr_i", 31 0, L_0x7fb134cd8a20;  alias, 1 drivers
v0x7fb134cc9350_0 .var "addr_o", 31 0;
v0x7fb134cc9420_0 .net "clk_i", 0 0, v0x7fb134cd7af0_0;  alias, 1 drivers
v0x7fb134cc94f0_0 .net "flush_i", 0 0, L_0x7fb134cd8970;  alias, 1 drivers
v0x7fb134cc95c0_0 .net "instr_i", 31 0, L_0x7fb134cda810;  alias, 1 drivers
v0x7fb134cc9650_0 .var "instr_o", 31 0;
v0x7fb134cc9720_0 .net "stall_i", 0 0, L_0x7fb134cdb570;  alias, 1 drivers
S_0x7fb134cc9870 .scope module, "Instruction_Memory" "Instruction_Memory" 3 266, 13 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fb134cda810 .functor BUFZ 32, L_0x7fb134cda510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb134cc9a50_0 .net *"_s0", 31 0, L_0x7fb134cda510;  1 drivers
v0x7fb134cc9b00_0 .net *"_s2", 31 0, L_0x7fb134cda690;  1 drivers
v0x7fb134cc9ba0_0 .net *"_s4", 29 0, L_0x7fb134cda5b0;  1 drivers
L_0x1004ba0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb134cc9c30_0 .net *"_s6", 1 0, L_0x1004ba0e0;  1 drivers
v0x7fb134cc9ce0_0 .net "addr_i", 31 0, v0x7fb134ccdf30_0;  alias, 1 drivers
v0x7fb134cc9dc0_0 .net "instr_o", 31 0, L_0x7fb134cda810;  alias, 1 drivers
v0x7fb134cc9e70 .array "memory", 511 0, 31 0;
L_0x7fb134cda510 .array/port v0x7fb134cc9e70, L_0x7fb134cda690;
L_0x7fb134cda5b0 .part v0x7fb134ccdf30_0, 2, 30;
L_0x7fb134cda690 .concat [ 30 2 0 0], L_0x7fb134cda5b0, L_0x1004ba0e0;
S_0x7fb134cc9f30 .scope module, "MEM_WB" "MEM_WB" 3 227, 14 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "stall_i"
    .port_info 1 /INPUT 1 "clk_i"
    .port_info 2 /INPUT 2 "WB_i"
    .port_info 3 /INPUT 32 "ReadData_i"
    .port_info 4 /INPUT 5 "mux3_i"
    .port_info 5 /INPUT 32 "immed_i"
    .port_info 6 /OUTPUT 2 "WB_o"
    .port_info 7 /OUTPUT 32 "ReadData_o"
    .port_info 8 /OUTPUT 5 "mux3_o"
    .port_info 9 /OUTPUT 32 "immed_o"
v0x7fb134cca220_0 .net "ReadData_i", 31 0, L_0x7fb134cdb680;  1 drivers
v0x7fb134cca2d0_0 .var "ReadData_o", 31 0;
v0x7fb134cca380_0 .net "WB_i", 1 0, v0x7fb134cc5fb0_0;  alias, 1 drivers
v0x7fb134cca450_0 .var "WB_o", 1 0;
v0x7fb134cca4f0_0 .net "clk_i", 0 0, v0x7fb134cd7af0_0;  alias, 1 drivers
v0x7fb134cca5c0_0 .net "immed_i", 31 0, v0x7fb134cc5c20_0;  alias, 1 drivers
v0x7fb134cca660_0 .var "immed_o", 31 0;
v0x7fb134cca700_0 .net "mux3_i", 4 0, v0x7fb134cc6210_0;  alias, 1 drivers
v0x7fb134cca7e0_0 .var "mux3_o", 4 0;
v0x7fb134cca910_0 .net "stall_i", 0 0, L_0x7fb134cdb570;  alias, 1 drivers
S_0x7fb134ccaa30 .scope module, "MUX_1" "MUX32" 3 88, 15 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fb134ccac70_0 .net "data1_i", 31 0, L_0x7fb134cd8a20;  alias, 1 drivers
v0x7fb134ccad60_0 .net "data2_i", 31 0, L_0x7fb134cd8c20;  alias, 1 drivers
v0x7fb134ccae00_0 .var "data_o", 31 0;
v0x7fb134ccaeb0_0 .net "select_i", 0 0, L_0x7fb134cd8880;  alias, 1 drivers
E_0x7fb134ccac10 .event edge, v0x7fb134ccaeb0_0, v0x7fb134cc4060_0, v0x7fb134cc50f0_0;
S_0x7fb134ccafb0 .scope module, "MUX_2" "MUX32" 3 95, 15 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fb134ccb220_0 .net "data1_i", 31 0, v0x7fb134ccae00_0;  alias, 1 drivers
v0x7fb134ccb2f0_0 .net "data2_i", 31 0, L_0x7fb134cd8fe0;  alias, 1 drivers
v0x7fb134ccb390_0 .var "data_o", 31 0;
v0x7fb134ccb450_0 .net "select_i", 0 0, v0x7fb134cc56c0_0;  alias, 1 drivers
E_0x7fb134ccb1c0 .event edge, v0x7fb134cc56c0_0, v0x7fb134ccb2f0_0, v0x7fb134ccae00_0;
S_0x7fb134ccb550 .scope module, "MUX_3" "MUX5" 3 102, 16 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
v0x7fb134ccb7c0_0 .net "data1_i", 4 0, v0x7fb134cc8a10_0;  alias, 1 drivers
v0x7fb134ccb8b0_0 .net "data2_i", 4 0, v0x7fb134cc8660_0;  1 drivers
v0x7fb134ccb950_0 .var "data_o", 4 0;
v0x7fb134ccba20_0 .net "select_i", 0 0, v0x7fb134cc80e0_0;  1 drivers
E_0x7fb134ccb760 .event edge, v0x7fb134cc80e0_0, v0x7fb134cc8660_0, v0x7fb134cc73f0_0;
S_0x7fb134ccbb00 .scope module, "MUX_4" "MUX32" 3 109, 15 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fb134ccbd70_0 .net "data1_i", 31 0, v0x7fb134ccd260_0;  alias, 1 drivers
v0x7fb134ccbe40_0 .net "data2_i", 31 0, v0x7fb134cc8c60_0;  alias, 1 drivers
v0x7fb134ccbef0_0 .var "data_o", 31 0;
v0x7fb134ccbfc0_0 .net "select_i", 0 0, v0x7fb134cc7d90_0;  1 drivers
E_0x7fb134ccbd10 .event edge, v0x7fb134cc7d90_0, v0x7fb134cc8c60_0, v0x7fb134cc62c0_0;
S_0x7fb134ccc0a0 .scope module, "MUX_5" "MUX32" 3 116, 15 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fb134ccc410_0 .net "data1_i", 31 0, v0x7fb134cca660_0;  1 drivers
v0x7fb134ccc4e0_0 .net "data2_i", 31 0, v0x7fb134cca2d0_0;  1 drivers
v0x7fb134ccc570_0 .var "data_o", 31 0;
v0x7fb134ccc600_0 .net "select_i", 0 0, L_0x7fb134cd90c0;  1 drivers
E_0x7fb134ccc3b0 .event edge, v0x7fb134ccc600_0, v0x7fb134cca2d0_0, v0x7fb134cca660_0;
S_0x7fb134ccc6c0 .scope module, "MUX_6" "MUX3" 3 123, 17 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fb134ccc960_0 .net "data1_i", 31 0, v0x7fb134cc7eb0_0;  1 drivers
v0x7fb134ccca30_0 .net "data2_i", 31 0, v0x7fb134ccc570_0;  alias, 1 drivers
v0x7fb134cccae0_0 .net "data3_i", 31 0, v0x7fb134cc5c20_0;  alias, 1 drivers
v0x7fb134cccbd0_0 .var "data_o", 31 0;
v0x7fb134cccc60_0 .net "select_i", 1 0, L_0x7fb134cd9fa0;  alias, 1 drivers
E_0x7fb134ccc920 .event edge, v0x7fb134cc6a40_0, v0x7fb134cc5c20_0, v0x7fb134ccc570_0, v0x7fb134cc7eb0_0;
S_0x7fb134cccda0 .scope module, "MUX_7" "MUX3" 3 131, 17 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fb134ccd030_0 .net "data1_i", 31 0, v0x7fb134cc8030_0;  1 drivers
v0x7fb134ccd100_0 .net "data2_i", 31 0, v0x7fb134ccc570_0;  alias, 1 drivers
v0x7fb134ccd1d0_0 .net "data3_i", 31 0, v0x7fb134cc5c20_0;  alias, 1 drivers
v0x7fb134ccd260_0 .var "data_o", 31 0;
v0x7fb134ccd340_0 .net "select_i", 1 0, L_0x7fb134cd8f60;  alias, 1 drivers
E_0x7fb134cccfd0 .event edge, v0x7fb134cc6ad0_0, v0x7fb134cc5c20_0, v0x7fb134ccc570_0, v0x7fb134cc8030_0;
S_0x7fb134ccd470 .scope module, "MUX_8" "MUX8" 3 139, 18 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1_i"
    .port_info 1 /INPUT 8 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 8 "data_o"
v0x7fb134ccd6d0_0 .net "data1_i", 7 0, v0x7fb134cc5600_0;  alias, 1 drivers
L_0x1004ba098 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fb134ccd7a0_0 .net "data2_i", 7 0, L_0x1004ba098;  1 drivers
v0x7fb134ccd840_0 .var "data_o", 7 0;
v0x7fb134ccd900_0 .net "select_i", 0 0, v0x7fb134cc7520_0;  alias, 1 drivers
E_0x7fb134ccc870 .event edge, v0x7fb134cc7520_0, v0x7fb134ccd7a0_0, v0x7fb134cc5600_0;
S_0x7fb134ccda00 .scope module, "PC" "PC" 3 255, 19 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /INPUT 1 "pcEnable_i"
    .port_info 5 /INPUT 32 "pc_i"
    .port_info 6 /OUTPUT 32 "pc_o"
v0x7fb134ccdcf0_0 .net "clk_i", 0 0, v0x7fb134cd7af0_0;  alias, 1 drivers
v0x7fb134ccde10_0 .net "pcEnable_i", 0 0, L_0x7fb134cda480;  1 drivers
v0x7fb134ccdea0_0 .net "pc_i", 31 0, v0x7fb134ccb390_0;  alias, 1 drivers
v0x7fb134ccdf30_0 .var "pc_o", 31 0;
v0x7fb134cce000_0 .net "rst_i", 0 0, v0x7fb134cd7b80_0;  alias, 1 drivers
v0x7fb134cce0d0_0 .net "stall_i", 0 0, L_0x7fb134cdb570;  alias, 1 drivers
v0x7fb134cce1e0_0 .net "start_i", 0 0, v0x7fb134cd7c90_0;  alias, 1 drivers
E_0x7fb134ccdca0 .event negedge, v0x7fb134cce000_0, v0x7fb134cc6060_0;
S_0x7fb134cce2b0 .scope module, "Registers" "Registers" 3 271, 20 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7fb134cdaae0 .functor BUFZ 32, L_0x7fb134cda8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb134cdadd0 .functor BUFZ 32, L_0x7fb134cdabd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb134cce570_0 .net "RDaddr_i", 4 0, v0x7fb134cca7e0_0;  alias, 1 drivers
v0x7fb134cce660_0 .net "RDdata_i", 31 0, v0x7fb134ccc570_0;  alias, 1 drivers
v0x7fb134cce700_0 .net "RSaddr_i", 4 0, L_0x7fb134cdaec0;  1 drivers
v0x7fb134cce7a0_0 .net "RSdata_o", 31 0, L_0x7fb134cdaae0;  alias, 1 drivers
v0x7fb134cce860_0 .net "RTaddr_i", 4 0, L_0x7fb134cdafa0;  1 drivers
v0x7fb134cce940_0 .net "RTdata_o", 31 0, L_0x7fb134cdadd0;  alias, 1 drivers
v0x7fb134cce9e0_0 .net "RegWrite_i", 0 0, L_0x7fb134cdb120;  1 drivers
v0x7fb134ccea70_0 .net *"_s0", 31 0, L_0x7fb134cda8c0;  1 drivers
v0x7fb134cceb20_0 .net *"_s10", 6 0, L_0x7fb134cdac70;  1 drivers
L_0x1004ba170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb134ccec50_0 .net *"_s13", 1 0, L_0x1004ba170;  1 drivers
v0x7fb134cced00_0 .net *"_s2", 6 0, L_0x7fb134cda960;  1 drivers
L_0x1004ba128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb134ccedb0_0 .net *"_s5", 1 0, L_0x1004ba128;  1 drivers
v0x7fb134ccee60_0 .net *"_s8", 31 0, L_0x7fb134cdabd0;  1 drivers
v0x7fb134ccef10_0 .net "clk_i", 0 0, v0x7fb134cd7af0_0;  alias, 1 drivers
v0x7fb134ccefa0 .array "register", 31 0, 31 0;
E_0x7fb134cce520 .event posedge, v0x7fb134cc6060_0;
L_0x7fb134cda8c0 .array/port v0x7fb134ccefa0, L_0x7fb134cda960;
L_0x7fb134cda960 .concat [ 5 2 0 0], L_0x7fb134cdaec0, L_0x1004ba128;
L_0x7fb134cdabd0 .array/port v0x7fb134ccefa0, L_0x7fb134cdac70;
L_0x7fb134cdac70 .concat [ 5 2 0 0], L_0x7fb134cdafa0, L_0x1004ba170;
S_0x7fb134ccf0c0 .scope module, "Sign_Extend" "Sign_Extend" 3 146, 21 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fb134ccf2b0_0 .net *"_s1", 0 0, L_0x7fb134cd91d0;  1 drivers
v0x7fb134ccf370_0 .net *"_s2", 15 0, L_0x7fb134cd92b0;  1 drivers
v0x7fb134ccf410_0 .net "data_i", 15 0, L_0x7fb134cd97c0;  1 drivers
v0x7fb134ccf4a0_0 .net "data_o", 31 0, L_0x7fb134cd94c0;  alias, 1 drivers
L_0x7fb134cd91d0 .part L_0x7fb134cd97c0, 15, 1;
LS_0x7fb134cd92b0_0_0 .concat [ 1 1 1 1], L_0x7fb134cd91d0, L_0x7fb134cd91d0, L_0x7fb134cd91d0, L_0x7fb134cd91d0;
LS_0x7fb134cd92b0_0_4 .concat [ 1 1 1 1], L_0x7fb134cd91d0, L_0x7fb134cd91d0, L_0x7fb134cd91d0, L_0x7fb134cd91d0;
LS_0x7fb134cd92b0_0_8 .concat [ 1 1 1 1], L_0x7fb134cd91d0, L_0x7fb134cd91d0, L_0x7fb134cd91d0, L_0x7fb134cd91d0;
LS_0x7fb134cd92b0_0_12 .concat [ 1 1 1 1], L_0x7fb134cd91d0, L_0x7fb134cd91d0, L_0x7fb134cd91d0, L_0x7fb134cd91d0;
L_0x7fb134cd92b0 .concat [ 4 4 4 4], LS_0x7fb134cd92b0_0_0, LS_0x7fb134cd92b0_0_4, LS_0x7fb134cd92b0_0_8, LS_0x7fb134cd92b0_0_12;
L_0x7fb134cd94c0 .concat [ 16 16 0 0], L_0x7fb134cd97c0, L_0x7fb134cd92b0;
S_0x7fb134ccf580 .scope module, "dcache" "dcache_top" 3 283, 22 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 256 "mem_data_i"
    .port_info 3 /INPUT 1 "mem_ack_i"
    .port_info 4 /OUTPUT 256 "mem_data_o"
    .port_info 5 /OUTPUT 32 "mem_addr_o"
    .port_info 6 /OUTPUT 1 "mem_enable_o"
    .port_info 7 /OUTPUT 1 "mem_write_o"
    .port_info 8 /INPUT 32 "p1_data_i"
    .port_info 9 /INPUT 32 "p1_addr_i"
    .port_info 10 /INPUT 1 "p1_MemRead_i"
    .port_info 11 /INPUT 1 "p1_MemWrite_i"
    .port_info 12 /OUTPUT 32 "p1_data_o"
    .port_info 13 /OUTPUT 1 "p1_stall_o"
P_0x7fb134ccf730 .param/l "STATE_IDLE" 0 22 68, C4<000>;
P_0x7fb134ccf770 .param/l "STATE_MISS" 0 22 72, C4<100>;
P_0x7fb134ccf7b0 .param/l "STATE_READMISS" 0 22 69, C4<001>;
P_0x7fb134ccf7f0 .param/l "STATE_READMISSOK" 0 22 70, C4<010>;
P_0x7fb134ccf830 .param/l "STATE_WRITEBACK" 0 22 71, C4<011>;
L_0x7fb134cdb1c0 .functor OR 1, v0x7fb134cc5d80_0, v0x7fb134cc5e20_0, C4<0>, C4<0>;
L_0x7fb134cd2b60 .functor NOT 1, L_0x7fb134cdc980, C4<0>, C4<0>, C4<0>;
L_0x7fb134cdb570 .functor AND 1, L_0x7fb134cd2b60, L_0x7fb134cdb1c0, C4<1>, C4<1>;
L_0x7fb134cdb680 .functor BUFZ 32, v0x7fb134cd2be0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb134cdba00 .functor BUFZ 5, L_0x7fb134cdb2d0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fb134cdbaa0 .functor BUFZ 1, L_0x7fb134cdb1c0, C4<0>, C4<0>, C4<0>;
L_0x7fb134cdbb10 .functor OR 1, v0x7fb134cd1ed0_0, L_0x7fb134cdc620, C4<0>, C4<0>;
L_0x7fb134cdbf40 .functor BUFZ 1, v0x7fb134cd25a0_0, C4<0>, C4<0>, C4<0>;
L_0x7fb134cdc440 .functor BUFZ 256, L_0x7fb134cdd1d0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fb134cdc530 .functor BUFZ 1, v0x7fb134cd26e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fb134cdc620 .functor AND 1, L_0x7fb134cdc980, v0x7fb134cc5e20_0, C4<1>, C4<1>;
L_0x7fb134cdc710 .functor BUFZ 1, L_0x7fb134cdc620, C4<0>, C4<0>, C4<0>;
L_0x7fb134cdc8a0 .functor AND 1, L_0x7fb134cdb730, L_0x7fb134cdc780, C4<1>, C4<1>;
L_0x7fb134cdcb10 .functor BUFZ 256, L_0x7fb134cdd1d0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1004ba1b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb134cd11b0_0 .net/2u *"_s26", 0 0, L_0x1004ba1b8;  1 drivers
L_0x1004ba200 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb134cd1270_0 .net/2u *"_s34", 4 0, L_0x1004ba200;  1 drivers
v0x7fb134cd1310_0 .net *"_s36", 31 0, L_0x7fb134cdc030;  1 drivers
L_0x1004ba248 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb134cd13b0_0 .net/2u *"_s38", 4 0, L_0x1004ba248;  1 drivers
v0x7fb134cd1460_0 .net *"_s40", 31 0, L_0x7fb134cdc1a0;  1 drivers
v0x7fb134cd1550_0 .net *"_s52", 0 0, L_0x7fb134cdc780;  1 drivers
v0x7fb134cd15f0_0 .net *"_s54", 0 0, L_0x7fb134cdc8a0;  1 drivers
L_0x1004ba290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb134cd1690_0 .net/2u *"_s56", 0 0, L_0x1004ba290;  1 drivers
L_0x1004ba2d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb134cd1740_0 .net/2u *"_s58", 0 0, L_0x1004ba2d8;  1 drivers
v0x7fb134cd1850_0 .net *"_s8", 0 0, L_0x7fb134cd2b60;  1 drivers
v0x7fb134cd1900_0 .var/i "a", 31 0;
v0x7fb134cd19b0_0 .net "cache_dirty", 0 0, L_0x7fb134cdc710;  1 drivers
v0x7fb134cd1a50_0 .net "cache_sram_data", 255 0, L_0x7fb134cdbda0;  1 drivers
v0x7fb134cd1b10_0 .net "cache_sram_enable", 0 0, L_0x7fb134cdbaa0;  1 drivers
v0x7fb134cd1ba0_0 .net "cache_sram_index", 4 0, L_0x7fb134cdba00;  1 drivers
v0x7fb134cd1c70_0 .net "cache_sram_tag", 23 0, L_0x7fb134cdbc00;  1 drivers
v0x7fb134cd1d00_0 .net "cache_sram_write", 0 0, L_0x7fb134cdbb10;  1 drivers
v0x7fb134cd1ed0_0 .var "cache_we", 0 0;
v0x7fb134cd1f60_0 .net "clk_i", 0 0, v0x7fb134cd7af0_0;  alias, 1 drivers
v0x7fb134cd20f0_0 .var/i "eeee", 31 0;
v0x7fb134cd2180_0 .var/i "ffff", 31 0;
v0x7fb134cd2210_0 .var/i "flag", 31 0;
v0x7fb134cd22a0_0 .net "hit", 0 0, L_0x7fb134cdc980;  1 drivers
v0x7fb134cd2330_0 .net "mem_ack_i", 0 0, L_0x7fb134cdd330;  alias, 1 drivers
v0x7fb134cd23c0_0 .net "mem_addr_o", 31 0, L_0x7fb134cdc2c0;  alias, 1 drivers
v0x7fb134cd2450_0 .net "mem_data_i", 255 0, v0x7fb134cd73e0_0;  alias, 1 drivers
v0x7fb134cd24f0_0 .net "mem_data_o", 255 0, L_0x7fb134cdc440;  alias, 1 drivers
v0x7fb134cd25a0_0 .var "mem_enable", 0 0;
v0x7fb134cd2640_0 .net "mem_enable_o", 0 0, L_0x7fb134cdbf40;  alias, 1 drivers
v0x7fb134cd26e0_0 .var "mem_write", 0 0;
v0x7fb134cd2780_0 .net "mem_write_o", 0 0, L_0x7fb134cdc530;  alias, 1 drivers
v0x7fb134cd2820_0 .net "p1_MemRead_i", 0 0, v0x7fb134cc5d80_0;  alias, 1 drivers
v0x7fb134cd28d0_0 .net "p1_MemWrite_i", 0 0, v0x7fb134cc5e20_0;  alias, 1 drivers
v0x7fb134cd1d90_0 .net "p1_addr_i", 31 0, v0x7fb134cc5c20_0;  alias, 1 drivers
v0x7fb134cd2be0_0 .var "p1_data", 31 0;
v0x7fb134cd2c70_0 .net "p1_data_i", 31 0, v0x7fb134cc6370_0;  alias, 1 drivers
v0x7fb134cd2d00_0 .net "p1_data_o", 31 0, L_0x7fb134cdb680;  alias, 1 drivers
v0x7fb134cd2d90_0 .net "p1_index", 4 0, L_0x7fb134cdb2d0;  1 drivers
v0x7fb134cd2e20_0 .net "p1_offset", 4 0, L_0x7fb134cdb230;  1 drivers
v0x7fb134cd2eb0_0 .net "p1_req", 0 0, L_0x7fb134cdb1c0;  1 drivers
v0x7fb134cd2f40_0 .net "p1_stall_o", 0 0, L_0x7fb134cdb570;  alias, 1 drivers
v0x7fb134cd2fd0_0 .net "p1_tag", 21 0, L_0x7fb134cdb370;  1 drivers
v0x7fb134cd3060_0 .net "r_hit_data", 255 0, L_0x7fb134cdcb10;  1 drivers
v0x7fb134cd30f0_0 .net "rst_i", 0 0, v0x7fb134cd7b80_0;  alias, 1 drivers
v0x7fb134cd3180_0 .net "sram_cache_data", 255 0, L_0x7fb134cdd1d0;  1 drivers
v0x7fb134cd3230_0 .net "sram_cache_tag", 23 0, L_0x7fb134cdcd80;  1 drivers
v0x7fb134cd32e0_0 .net "sram_dirty", 0 0, L_0x7fb134cdb810;  1 drivers
v0x7fb134cd3370_0 .net "sram_tag", 21 0, L_0x7fb134cdb8e0;  1 drivers
v0x7fb134cd3410_0 .net "sram_valid", 0 0, L_0x7fb134cdb730;  1 drivers
v0x7fb134cd34b0_0 .var "state", 2 0;
v0x7fb134cd3560_0 .var "w_hit_data", 255 0;
v0x7fb134cd3610_0 .var "write_back", 0 0;
v0x7fb134cd36b0_0 .net "write_hit", 0 0, L_0x7fb134cdc620;  1 drivers
E_0x7fb134ccfbc0 .event edge, v0x7fb134cc6370_0, v0x7fb134cd3060_0, v0x7fb134cd2e20_0;
E_0x7fb134ccfc10 .event edge, v0x7fb134cd3060_0, v0x7fb134cd2e20_0;
L_0x7fb134cdb230 .part v0x7fb134cc5c20_0, 0, 5;
L_0x7fb134cdb2d0 .part v0x7fb134cc5c20_0, 5, 5;
L_0x7fb134cdb370 .part v0x7fb134cc5c20_0, 10, 22;
L_0x7fb134cdb730 .part L_0x7fb134cdcd80, 23, 1;
L_0x7fb134cdb810 .part L_0x7fb134cdcd80, 22, 1;
L_0x7fb134cdb8e0 .part L_0x7fb134cdcd80, 0, 22;
L_0x7fb134cdbc00 .concat [ 22 1 1 0], L_0x7fb134cdb370, L_0x7fb134cdc710, L_0x1004ba1b8;
L_0x7fb134cdbda0 .functor MUXZ 256, v0x7fb134cd73e0_0, v0x7fb134cd3560_0, L_0x7fb134cdc980, C4<>;
L_0x7fb134cdc030 .concat [ 5 5 22 0], L_0x1004ba200, L_0x7fb134cdb2d0, L_0x7fb134cdb8e0;
L_0x7fb134cdc1a0 .concat [ 5 5 22 0], L_0x1004ba248, L_0x7fb134cdb2d0, L_0x7fb134cdb370;
L_0x7fb134cdc2c0 .functor MUXZ 32, L_0x7fb134cdc1a0, L_0x7fb134cdc030, v0x7fb134cd3610_0, C4<>;
L_0x7fb134cdc780 .cmp/eq 22, L_0x7fb134cdb370, L_0x7fb134cdb8e0;
L_0x7fb134cdc980 .functor MUXZ 1, L_0x1004ba2d8, L_0x1004ba290, L_0x7fb134cdc8a0, C4<>;
S_0x7fb134ccfc50 .scope module, "dcache_data_sram" "dcache_data_sram" 22 243, 23 1 0, S_0x7fb134ccf580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 256 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 256 "data_o"
v0x7fb134ccfed0_0 .net *"_s0", 255 0, L_0x7fb134cdcee0;  1 drivers
v0x7fb134ccff90_0 .net *"_s2", 6 0, L_0x7fb134cdcf80;  1 drivers
L_0x1004ba3b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb134cd0040_0 .net *"_s5", 1 0, L_0x1004ba3b0;  1 drivers
L_0x1004ba3f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb134cd0100_0 .net/2u *"_s6", 255 0, L_0x1004ba3f8;  1 drivers
v0x7fb134cd01b0_0 .net "addr_i", 4 0, L_0x7fb134cdba00;  alias, 1 drivers
v0x7fb134cd02a0_0 .net "clk_i", 0 0, v0x7fb134cd7af0_0;  alias, 1 drivers
v0x7fb134cd0330_0 .net "data_i", 255 0, L_0x7fb134cdbda0;  alias, 1 drivers
v0x7fb134cd03e0_0 .net "data_o", 255 0, L_0x7fb134cdd1d0;  alias, 1 drivers
v0x7fb134cd0490_0 .net "enable_i", 0 0, L_0x7fb134cdbaa0;  alias, 1 drivers
v0x7fb134cd05a0 .array "memory", 31 0, 255 0;
v0x7fb134cd0630_0 .net "write_i", 0 0, L_0x7fb134cdbb10;  alias, 1 drivers
L_0x7fb134cdcee0 .array/port v0x7fb134cd05a0, L_0x7fb134cdcf80;
L_0x7fb134cdcf80 .concat [ 5 2 0 0], L_0x7fb134cdba00, L_0x1004ba3b0;
L_0x7fb134cdd1d0 .functor MUXZ 256, L_0x1004ba3f8, L_0x7fb134cdcee0, L_0x7fb134cdbaa0, C4<>;
S_0x7fb134cd0760 .scope module, "dcache_tag_sram" "dcache_tag_sram" 22 230, 24 1 0, S_0x7fb134ccf580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 24 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 24 "data_o"
v0x7fb134cd09a0_0 .net *"_s0", 23 0, L_0x7fb134cdcb80;  1 drivers
v0x7fb134cd0a30_0 .net *"_s2", 6 0, L_0x7fb134cdcc20;  1 drivers
L_0x1004ba320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb134cd0ad0_0 .net *"_s5", 1 0, L_0x1004ba320;  1 drivers
L_0x1004ba368 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb134cd0b90_0 .net/2u *"_s6", 23 0, L_0x1004ba368;  1 drivers
v0x7fb134cd0c40_0 .net "addr_i", 4 0, L_0x7fb134cdba00;  alias, 1 drivers
v0x7fb134cd0d20_0 .net "clk_i", 0 0, v0x7fb134cd7af0_0;  alias, 1 drivers
v0x7fb134cd0db0_0 .net "data_i", 23 0, L_0x7fb134cdbc00;  alias, 1 drivers
v0x7fb134cd0e50_0 .net "data_o", 23 0, L_0x7fb134cdcd80;  alias, 1 drivers
v0x7fb134cd0f00_0 .net "enable_i", 0 0, L_0x7fb134cdbaa0;  alias, 1 drivers
v0x7fb134cd1030 .array "memory", 31 0, 23 0;
v0x7fb134cd10c0_0 .net "write_i", 0 0, L_0x7fb134cdbb10;  alias, 1 drivers
L_0x7fb134cdcb80 .array/port v0x7fb134cd1030, L_0x7fb134cdcc20;
L_0x7fb134cdcc20 .concat [ 5 2 0 0], L_0x7fb134cdba00, L_0x1004ba320;
L_0x7fb134cdcd80 .functor MUXZ 24, L_0x1004ba368, L_0x7fb134cdcb80, L_0x7fb134cdbaa0, C4<>;
S_0x7fb134cd38a0 .scope module, "shiftLeft2_26" "shiftLeft2_26" 3 83, 25 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data_i"
    .port_info 1 /OUTPUT 28 "data_o"
v0x7fb134cd3ae0_0 .net "data_i", 25 0, L_0x7fb134cd8ec0;  1 drivers
v0x7fb134cd3ba0_0 .var "data_o", 27 0;
E_0x7fb134cd3a90 .event edge, v0x7fb134cd3ae0_0;
S_0x7fb134cd3c40 .scope module, "shiftLeft2_32" "shiftLeft2_32" 3 78, 26 1 0, S_0x7fb134ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fb134cd3df0_0 .net *"_s2", 29 0, L_0x7fb134cd8d00;  1 drivers
L_0x1004ba050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb134cd3eb0_0 .net *"_s4", 1 0, L_0x1004ba050;  1 drivers
v0x7fb134cd3f60_0 .net "data_i", 31 0, L_0x7fb134cd94c0;  alias, 1 drivers
v0x7fb134cd4050_0 .net "data_o", 31 0, L_0x7fb134cd8e20;  alias, 1 drivers
L_0x7fb134cd8d00 .part L_0x7fb134cd94c0, 0, 30;
L_0x7fb134cd8e20 .concat [ 2 30 0 0], L_0x1004ba050, L_0x7fb134cd8d00;
S_0x7fb134cd6860 .scope module, "Data_Memory" "Data_Memory" 2 36, 27 1 0, S_0x7fb134ca9ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 256 "data_i"
    .port_info 4 /INPUT 1 "enable_i"
    .port_info 5 /INPUT 1 "write_i"
    .port_info 6 /OUTPUT 1 "ack_o"
    .port_info 7 /OUTPUT 256 "data_o"
P_0x7fb134cd69c0 .param/l "STATE_ACK" 0 27 34, C4<010>;
P_0x7fb134cd6a00 .param/l "STATE_FINISH" 0 27 35, C4<011>;
P_0x7fb134cd6a40 .param/l "STATE_IDLE" 0 27 32, C4<000>;
P_0x7fb134cd6a80 .param/l "STATE_WAIT" 0 27 33, C4<001>;
L_0x7fb134cdd330 .functor BUFZ 1, v0x7fb134cd6f20_0, C4<0>, C4<0>, C4<0>;
v0x7fb134cd6d00_0 .net *"_s2", 31 0, L_0x7fb134cdd4c0;  1 drivers
v0x7fb134cd6db0_0 .net *"_s4", 26 0, L_0x7fb134cdd420;  1 drivers
L_0x1004ba440 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb134cd6e60_0 .net *"_s6", 4 0, L_0x1004ba440;  1 drivers
v0x7fb134cd6f20_0 .var "ack", 0 0;
v0x7fb134cd6fc0_0 .net "ack_o", 0 0, L_0x7fb134cdd330;  alias, 1 drivers
v0x7fb134cd70d0_0 .net "addr", 26 0, L_0x7fb134cdd5e0;  1 drivers
v0x7fb134cd7160_0 .net "addr_i", 31 0, L_0x7fb134cdc2c0;  alias, 1 drivers
v0x7fb134cd7240_0 .net "clk_i", 0 0, v0x7fb134cd7af0_0;  alias, 1 drivers
v0x7fb134cd72d0_0 .var "count", 3 0;
v0x7fb134cd73e0_0 .var "data", 255 0;
v0x7fb134cd7470_0 .net "data_i", 255 0, L_0x7fb134cdc440;  alias, 1 drivers
v0x7fb134cd7510_0 .net "data_o", 255 0, v0x7fb134cd73e0_0;  alias, 1 drivers
v0x7fb134cd75f0_0 .net "enable_i", 0 0, L_0x7fb134cdbf40;  alias, 1 drivers
v0x7fb134cd76c0 .array "memory", 511 0, 255 0;
v0x7fb134cd7750_0 .var "ok", 0 0;
v0x7fb134cd77e0_0 .net "rst_i", 0 0, v0x7fb134cd7b80_0;  alias, 1 drivers
v0x7fb134cd7870_0 .var "state", 1 0;
v0x7fb134cd7a00_0 .net "write_i", 0 0, L_0x7fb134cdc530;  alias, 1 drivers
L_0x7fb134cdd420 .part L_0x7fb134cdc2c0, 5, 27;
L_0x7fb134cdd4c0 .concat [ 27 5 0 0], L_0x7fb134cdd420, L_0x1004ba440;
L_0x7fb134cdd5e0 .part L_0x7fb134cdd4c0, 0, 27;
    .scope S_0x7fb134cc5200;
T_0 ;
    %wait E_0x7fb134cc5470;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb134cc54a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb134cc56c0_0, 0, 1;
    %load/vec4 v0x7fb134cc5550_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 129, 0, 8;
    %assign/vec4 v0x7fb134cc5600_0, 0;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 138, 0, 8;
    %assign/vec4 v0x7fb134cc5600_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x7fb134cc5600_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 236, 0, 8;
    %assign/vec4 v0x7fb134cc5600_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0x7fb134cc5600_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x7fb134cc5600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb134cc54a0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb134cc5600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb134cc56c0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fb134cd38a0;
T_1 ;
    %wait E_0x7fb134cd3a90;
    %load/vec4 v0x7fb134cd3ae0_0;
    %parti/s 1, 25, 6;
    %replicate 2;
    %load/vec4 v0x7fb134cd3ae0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fb134cd3ba0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb134ccaa30;
T_2 ;
    %wait E_0x7fb134ccac10;
    %load/vec4 v0x7fb134ccaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fb134ccad60_0;
    %store/vec4 v0x7fb134ccae00_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fb134ccac70_0;
    %store/vec4 v0x7fb134ccae00_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb134ccafb0;
T_3 ;
    %wait E_0x7fb134ccb1c0;
    %load/vec4 v0x7fb134ccb450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fb134ccb2f0_0;
    %store/vec4 v0x7fb134ccb390_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb134ccb220_0;
    %store/vec4 v0x7fb134ccb390_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb134ccb550;
T_4 ;
    %wait E_0x7fb134ccb760;
    %load/vec4 v0x7fb134ccba20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fb134ccb8b0_0;
    %store/vec4 v0x7fb134ccb950_0, 0, 5;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb134ccb7c0_0;
    %store/vec4 v0x7fb134ccb950_0, 0, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb134ccbb00;
T_5 ;
    %wait E_0x7fb134ccbd10;
    %load/vec4 v0x7fb134ccbfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fb134ccbe40_0;
    %store/vec4 v0x7fb134ccbef0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fb134ccbd70_0;
    %store/vec4 v0x7fb134ccbef0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fb134ccc0a0;
T_6 ;
    %wait E_0x7fb134ccc3b0;
    %load/vec4 v0x7fb134ccc600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fb134ccc4e0_0;
    %store/vec4 v0x7fb134ccc570_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fb134ccc410_0;
    %store/vec4 v0x7fb134ccc570_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb134ccc6c0;
T_7 ;
    %wait E_0x7fb134ccc920;
    %load/vec4 v0x7fb134cccc60_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fb134cccae0_0;
    %store/vec4 v0x7fb134cccbd0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fb134cccc60_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7fb134ccca30_0;
    %store/vec4 v0x7fb134cccbd0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fb134ccc960_0;
    %store/vec4 v0x7fb134cccbd0_0, 0, 32;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fb134cccda0;
T_8 ;
    %wait E_0x7fb134cccfd0;
    %load/vec4 v0x7fb134ccd340_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fb134ccd1d0_0;
    %store/vec4 v0x7fb134ccd260_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fb134ccd340_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fb134ccd100_0;
    %store/vec4 v0x7fb134ccd260_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fb134ccd030_0;
    %store/vec4 v0x7fb134ccd260_0, 0, 32;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fb134ccd470;
T_9 ;
    %wait E_0x7fb134ccc870;
    %load/vec4 v0x7fb134ccd900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fb134ccd7a0_0;
    %store/vec4 v0x7fb134ccd840_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fb134ccd6d0_0;
    %store/vec4 v0x7fb134ccd840_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fb134cc4170;
T_10 ;
    %wait E_0x7fb134cc4390;
    %load/vec4 v0x7fb134cc43e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x7fb134cc44a0_0;
    %load/vec4 v0x7fb134cc4550_0;
    %and;
    %store/vec4 v0x7fb134cc46c0_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x7fb134cc44a0_0;
    %load/vec4 v0x7fb134cc4550_0;
    %or;
    %store/vec4 v0x7fb134cc46c0_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x7fb134cc44a0_0;
    %load/vec4 v0x7fb134cc4550_0;
    %add;
    %store/vec4 v0x7fb134cc46c0_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x7fb134cc44a0_0;
    %load/vec4 v0x7fb134cc4550_0;
    %sub;
    %store/vec4 v0x7fb134cc46c0_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x7fb134cc44a0_0;
    %load/vec4 v0x7fb134cc4550_0;
    %mul;
    %store/vec4 v0x7fb134cc46c0_0, 0, 32;
    %jmp T_10.6;
T_10.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb134cc46c0_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fb134cc47f0;
T_11 ;
    %wait E_0x7fb134cc4a10;
    %load/vec4 v0x7fb134cc4b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x7fb134cc4c80_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb134cc4bc0_0, 0, 3;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb134cc4bc0_0, 0, 3;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fb134cc4bc0_0, 0, 3;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fb134cc4bc0_0, 0, 3;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb134cc4bc0_0, 0, 3;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb134cc4bc0_0, 0, 3;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb134cc4bc0_0, 0, 3;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fb134cc4bc0_0, 0, 3;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb134cc4bc0_0, 0, 3;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fb134cc7070;
T_12 ;
    %wait E_0x7fb134cc72e0;
    %load/vec4 v0x7fb134cc7340_0;
    %load/vec4 v0x7fb134cc73f0_0;
    %load/vec4 v0x7fb134cc7690_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb134cc73f0_0;
    %load/vec4 v0x7fb134cc7690_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb134cc75b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb134cc7490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb134cc7520_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cc75b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cc7490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cc7520_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fb134cc8ff0;
T_13 ;
    %wait E_0x7fb134cc5b20;
    %load/vec4 v0x7fb134cc94f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fb134cc92a0_0;
    %assign/vec4 v0x7fb134cc9350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb134cc9650_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fb134cc9720_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fb134cc91e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.2, 9;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7fb134cc91e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x7fb134cc92a0_0;
    %assign/vec4 v0x7fb134cc9350_0, 0;
    %load/vec4 v0x7fb134cc95c0_0;
    %assign/vec4 v0x7fb134cc9650_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fb134cc77b0;
T_14 ;
    %wait E_0x7fb134cc5b20;
    %load/vec4 v0x7fb134cc8d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fb134cc85c0_0;
    %assign/vec4 v0x7fb134cc8660_0, 0;
    %load/vec4 v0x7fb134cc8980_0;
    %assign/vec4 v0x7fb134cc8a10_0, 0;
    %load/vec4 v0x7fb134cc8710_0;
    %assign/vec4 v0x7fb134cc87c0_0, 0;
    %load/vec4 v0x7fb134cc8aa0_0;
    %assign/vec4 v0x7fb134cc8b30_0, 0;
    %load/vec4 v0x7fb134cc8bc0_0;
    %assign/vec4 v0x7fb134cc8c60_0, 0;
    %load/vec4 v0x7fb134cc7e20_0;
    %assign/vec4 v0x7fb134cc7eb0_0, 0;
    %load/vec4 v0x7fb134cc7f40_0;
    %assign/vec4 v0x7fb134cc8030_0, 0;
    %load/vec4 v0x7fb134cc84a0_0;
    %assign/vec4 v0x7fb134cc8530_0, 0;
    %load/vec4 v0x7fb134cc8330_0;
    %assign/vec4 v0x7fb134cc83e0_0, 0;
    %load/vec4 v0x7fb134cc8210_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fb134cc80e0_0, 0;
    %load/vec4 v0x7fb134cc8210_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x7fb134cc7ce0_0, 0;
    %load/vec4 v0x7fb134cc8210_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7fb134cc7d90_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fb134cc57c0;
T_15 ;
    %wait E_0x7fb134cc5b20;
    %load/vec4 v0x7fb134cc6420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fb134cc5f00_0;
    %assign/vec4 v0x7fb134cc5fb0_0, 0;
    %load/vec4 v0x7fb134cc5b70_0;
    %assign/vec4 v0x7fb134cc5c20_0, 0;
    %load/vec4 v0x7fb134cc62c0_0;
    %assign/vec4 v0x7fb134cc6370_0, 0;
    %load/vec4 v0x7fb134cc6100_0;
    %assign/vec4 v0x7fb134cc6210_0, 0;
    %load/vec4 v0x7fb134cc5cc0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fb134cc5d80_0, 0;
    %load/vec4 v0x7fb134cc5cc0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fb134cc5e20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fb134cc9f30;
T_16 ;
    %wait E_0x7fb134cc5b20;
    %load/vec4 v0x7fb134cca910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fb134cca380_0;
    %assign/vec4 v0x7fb134cca450_0, 0;
    %load/vec4 v0x7fb134cca220_0;
    %assign/vec4 v0x7fb134cca2d0_0, 0;
    %load/vec4 v0x7fb134cca5c0_0;
    %assign/vec4 v0x7fb134cca660_0, 0;
    %load/vec4 v0x7fb134cca700_0;
    %assign/vec4 v0x7fb134cca7e0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fb134cc6600;
T_17 ;
    %wait E_0x7fb134cc6870;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb134cc6e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb134cc6f40_0, 0, 2;
    %load/vec4 v0x7fb134cc69b0_0;
    %load/vec4 v0x7fb134cc68e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7fb134cc68e0_0;
    %load/vec4 v0x7fb134cc6b60_0;
    %cmp/e;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb134cc6e30_0, 0, 2;
T_17.2 ;
    %load/vec4 v0x7fb134cc68e0_0;
    %load/vec4 v0x7fb134cc6c30_0;
    %cmp/e;
    %jmp/0xz  T_17.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb134cc6f40_0, 0, 2;
T_17.4 ;
T_17.0 ;
    %load/vec4 v0x7fb134cc6d90_0;
    %load/vec4 v0x7fb134cc6ce0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x7fb134cc6ce0_0;
    %load/vec4 v0x7fb134cc6b60_0;
    %cmp/e;
    %jmp/0xz  T_17.8, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb134cc6e30_0, 0, 2;
T_17.8 ;
    %load/vec4 v0x7fb134cc6ce0_0;
    %load/vec4 v0x7fb134cc6c30_0;
    %cmp/e;
    %jmp/0xz  T_17.10, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb134cc6f40_0, 0, 2;
T_17.10 ;
T_17.6 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fb134ccda00;
T_18 ;
    %wait E_0x7fb134ccdca0;
    %load/vec4 v0x7fb134cce000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb134ccdf30_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fb134cce0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x7fb134cce1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x7fb134ccde10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x7fb134ccdea0_0;
    %assign/vec4 v0x7fb134ccdf30_0, 0;
T_18.6 ;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb134ccdf30_0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fb134cce2b0;
T_19 ;
    %wait E_0x7fb134cce520;
    %load/vec4 v0x7fb134cce9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7fb134cce660_0;
    %load/vec4 v0x7fb134cce570_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb134ccefa0, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fb134cd0760;
T_20 ;
    %wait E_0x7fb134cc5b20;
    %load/vec4 v0x7fb134cd0f00_0;
    %load/vec4 v0x7fb134cd10c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x7fb134cd0db0_0;
    %load/vec4 v0x7fb134cd0c40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb134cd1030, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fb134ccfc50;
T_21 ;
    %wait E_0x7fb134cc5b20;
    %load/vec4 v0x7fb134cd0490_0;
    %load/vec4 v0x7fb134cd0630_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x7fb134cd0330_0;
    %load/vec4 v0x7fb134cd01b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb134cd05a0, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fb134ccf580;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb134cd2210_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x7fb134ccf580;
T_23 ;
    %wait E_0x7fb134ccfc10;
    %load/vec4 v0x7fb134cd2e20_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 32, 0, 32;
    %addi 31, 0, 32;
    %store/vec4 v0x7fb134cd2180_0, 0, 32;
    %load/vec4 v0x7fb134cd2180_0;
    %subi 31, 0, 32;
    %store/vec4 v0x7fb134cd20f0_0, 0, 32;
    %load/vec4 v0x7fb134cd22a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x7fb134cd2180_0;
    %store/vec4 v0x7fb134cd1900_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x7fb134cd20f0_0;
    %load/vec4 v0x7fb134cd1900_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_23.3, 5;
    %vpi_call 22 137 "$display", v0x7fb134cd1900_0 {0 0 0};
    %load/vec4 v0x7fb134cd3060_0;
    %load/vec4 v0x7fb134cd1900_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x7fb134cd1900_0;
    %load/vec4 v0x7fb134cd2e20_0;
    %pad/u 32;
    %ix/load 6, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 6;
    %muli 32, 0, 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x7fb134cd2be0_0, 4, 5;
    %load/vec4 v0x7fb134cd1900_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb134cd1900_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb134cd2be0_0, 0, 32;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fb134ccf580;
T_24 ;
    %wait E_0x7fb134ccfbc0;
    %load/vec4 v0x7fb134cd2e20_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.0, 8;
    %load/vec4 v0x7fb134cd2c70_0;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0x7fb134cd3060_0;
    %parti/s 32, 224, 9;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %load/vec4 v0x7fb134cd2e20_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.2, 8;
    %load/vec4 v0x7fb134cd2c70_0;
    %jmp/1 T_24.3, 8;
T_24.2 ; End of true expr.
    %load/vec4 v0x7fb134cd3060_0;
    %parti/s 32, 192, 9;
    %jmp/0 T_24.3, 8;
 ; End of false expr.
    %blend;
T_24.3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb134cd2e20_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.4, 8;
    %load/vec4 v0x7fb134cd2c70_0;
    %jmp/1 T_24.5, 8;
T_24.4 ; End of true expr.
    %load/vec4 v0x7fb134cd3060_0;
    %parti/s 32, 160, 9;
    %jmp/0 T_24.5, 8;
 ; End of false expr.
    %blend;
T_24.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb134cd2e20_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.6, 8;
    %load/vec4 v0x7fb134cd2c70_0;
    %jmp/1 T_24.7, 8;
T_24.6 ; End of true expr.
    %load/vec4 v0x7fb134cd3060_0;
    %parti/s 32, 128, 9;
    %jmp/0 T_24.7, 8;
 ; End of false expr.
    %blend;
T_24.7;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb134cd2e20_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.8, 8;
    %load/vec4 v0x7fb134cd2c70_0;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %load/vec4 v0x7fb134cd3060_0;
    %parti/s 32, 96, 8;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb134cd2e20_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.10, 8;
    %load/vec4 v0x7fb134cd2c70_0;
    %jmp/1 T_24.11, 8;
T_24.10 ; End of true expr.
    %load/vec4 v0x7fb134cd3060_0;
    %parti/s 32, 64, 8;
    %jmp/0 T_24.11, 8;
 ; End of false expr.
    %blend;
T_24.11;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb134cd2e20_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.12, 8;
    %load/vec4 v0x7fb134cd2c70_0;
    %jmp/1 T_24.13, 8;
T_24.12 ; End of true expr.
    %load/vec4 v0x7fb134cd3060_0;
    %parti/s 32, 32, 7;
    %jmp/0 T_24.13, 8;
 ; End of false expr.
    %blend;
T_24.13;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb134cd2e20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.14, 8;
    %load/vec4 v0x7fb134cd2c70_0;
    %jmp/1 T_24.15, 8;
T_24.14 ; End of true expr.
    %load/vec4 v0x7fb134cd3060_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_24.15, 8;
 ; End of false expr.
    %blend;
T_24.15;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb134cd3560_0, 0, 256;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fb134ccf580;
T_25 ;
    %wait E_0x7fb134ccdca0;
    %load/vec4 v0x7fb134cd30f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb134cd34b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cd25a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cd26e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cd1ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cd3610_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7fb134cd2210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb134cd2210_0, 0, 32;
    %load/vec4 v0x7fb134cd34b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %jmp T_25.7;
T_25.2 ;
    %load/vec4 v0x7fb134cd2eb0_0;
    %load/vec4 v0x7fb134cd22a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fb134cd34b0_0, 0;
    %jmp T_25.9;
T_25.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb134cd34b0_0, 0;
T_25.9 ;
    %jmp T_25.7;
T_25.3 ;
    %load/vec4 v0x7fb134cd32e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb134cd25a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb134cd26e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb134cd3610_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb134cd34b0_0, 0;
    %jmp T_25.11;
T_25.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb134cd25a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cd26e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cd3610_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fb134cd34b0_0, 0;
T_25.11 ;
    %jmp T_25.7;
T_25.4 ;
    %load/vec4 v0x7fb134cd2330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cd25a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb134cd1ed0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fb134cd34b0_0, 0;
    %jmp T_25.13;
T_25.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fb134cd34b0_0, 0;
T_25.13 ;
    %jmp T_25.7;
T_25.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cd1ed0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb134cd34b0_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x7fb134cd2330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cd3610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cd26e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fb134cd34b0_0, 0;
    %jmp T_25.15;
T_25.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb134cd34b0_0, 0;
T_25.15 ;
    %jmp T_25.7;
T_25.7 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fb134cd6860;
T_26 ;
    %wait E_0x7fb134ccdca0;
    %load/vec4 v0x7fb134cd77e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb134cd72d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cd7750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cd6f20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb134cd7870_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fb134cd7870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %jmp T_26.6;
T_26.2 ;
    %load/vec4 v0x7fb134cd75f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.7, 8;
    %load/vec4 v0x7fb134cd72d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb134cd72d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb134cd7870_0, 0;
    %jmp T_26.8;
T_26.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb134cd7870_0, 0;
T_26.8 ;
    %jmp T_26.6;
T_26.3 ;
    %load/vec4 v0x7fb134cd72d0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_26.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb134cd7750_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb134cd7870_0, 0;
    %jmp T_26.10;
T_26.9 ;
    %load/vec4 v0x7fb134cd72d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb134cd72d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb134cd7870_0, 0;
T_26.10 ;
    %jmp T_26.6;
T_26.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb134cd72d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cd7750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb134cd6f20_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fb134cd7870_0, 0;
    %jmp T_26.6;
T_26.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb134cd6f20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb134cd7870_0, 0;
    %jmp T_26.6;
T_26.6 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fb134cd6860;
T_27 ;
    %wait E_0x7fb134cc5b20;
    %load/vec4 v0x7fb134cd7750_0;
    %load/vec4 v0x7fb134cd7a00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %ix/getv 4, v0x7fb134cd70d0_0;
    %load/vec4a v0x7fb134cd76c0, 4;
    %store/vec4 v0x7fb134cd73e0_0, 0, 256;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fb134cd6860;
T_28 ;
    %wait E_0x7fb134cce520;
    %load/vec4 v0x7fb134cd7750_0;
    %load/vec4 v0x7fb134cd7a00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x7fb134cd7470_0;
    %ix/getv 3, v0x7fb134cd70d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb134cd76c0, 0, 4;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fb134ca9ab0;
T_29 ;
    %delay 25, 0;
    %load/vec4 v0x7fb134cd7af0_0;
    %inv;
    %store/vec4 v0x7fb134cd7af0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fb134ca9ab0;
T_30 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb134cd7db0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb134cd81d0_0, 0, 32;
T_30.0 ;
    %load/vec4 v0x7fb134cd81d0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb134cd81d0_0;
    %store/vec4a v0x7fb134cc9e70, 4, 0;
    %load/vec4 v0x7fb134cd81d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb134cd81d0_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb134cd81d0_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x7fb134cd81d0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7fb134cd81d0_0;
    %store/vec4a v0x7fb134cd76c0, 4, 0;
    %load/vec4 v0x7fb134cd81d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb134cd81d0_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb134cd81d0_0, 0, 32;
T_30.4 ;
    %load/vec4 v0x7fb134cd81d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.5, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x7fb134cd81d0_0;
    %store/vec4a v0x7fb134cd1030, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7fb134cd81d0_0;
    %store/vec4a v0x7fb134cd05a0, 4, 0;
    %load/vec4 v0x7fb134cd81d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb134cd81d0_0, 0, 32;
    %jmp T_30.4;
T_30.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb134cd81d0_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x7fb134cd81d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb134cd81d0_0;
    %store/vec4a v0x7fb134ccefa0, 4, 0;
    %load/vec4 v0x7fb134cd81d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb134cd81d0_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
    %vpi_call 2 73 "$readmemb", "instruction.txt", v0x7fb134cc9e70 {0 0 0};
    %vpi_call 2 74 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 75 "$dumpvars" {0 0 0};
    %vpi_func 2 78 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fb134cd8450_0, 0, 32;
    %vpi_func 2 79 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fb134cd8500_0, 0, 32;
    %pushi/vec4 5, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb134cd76c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb134cd7af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb134cd7b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb134cd7c90_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb134cd7b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb134cd7c90_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x7fb134ca9ab0;
T_31 ;
    %wait E_0x7fb134cc5b20;
    %load/vec4 v0x7fb134cd7db0_0;
    %cmpi/e 150, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %vpi_call 2 98 "$fdisplay", v0x7fb134cd8450_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb134cd81d0_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x7fb134cd81d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_31.3, 5;
    %ix/getv/s 4, v0x7fb134cd81d0_0;
    %load/vec4a v0x7fb134cd1030, 4;
    %store/vec4 v0x7fb134cd85b0_0, 0, 24;
    %load/vec4 v0x7fb134cd81d0_0;
    %pad/s 5;
    %store/vec4 v0x7fb134cd8270_0, 0, 5;
    %load/vec4 v0x7fb134cd85b0_0;
    %parti/s 22, 0, 2;
    %load/vec4 v0x7fb134cd8270_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb134cd7d20_0, 0, 27;
    %ix/getv/s 4, v0x7fb134cd81d0_0;
    %load/vec4a v0x7fb134cd05a0, 4;
    %ix/getv 4, v0x7fb134cd7d20_0;
    %store/vec4a v0x7fb134cd76c0, 4, 0;
    %load/vec4 v0x7fb134cd81d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb134cd81d0_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
T_31.0 ;
    %pushi/vec4 150, 0, 32;
    %load/vec4 v0x7fb134cd7db0_0;
    %cmp/s;
    %jmp/0xz  T_31.4, 5;
    %vpi_call 2 107 "$stop" {0 0 0};
T_31.4 ;
    %vpi_call 2 110 "$fdisplay", v0x7fb134cd8450_0, "cycle = %d, Start = %b", v0x7fb134cd7db0_0, v0x7fb134cd7c90_0 {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7fb134cd8450_0, "PC = %d", v0x7fb134ccdf30_0 {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7fb134cd8450_0, "Registers" {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x7fb134cd8450_0, "R0(r0) = %h, R8 (t0) = %h, R16(s0) = %h, R24(t8) = %h", &A<v0x7fb134ccefa0, 0>, &A<v0x7fb134ccefa0, 8>, &A<v0x7fb134ccefa0, 16>, &A<v0x7fb134ccefa0, 24> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x7fb134cd8450_0, "R1(at) = %h, R9 (t1) = %h, R17(s1) = %h, R25(t9) = %h", &A<v0x7fb134ccefa0, 1>, &A<v0x7fb134ccefa0, 9>, &A<v0x7fb134ccefa0, 17>, &A<v0x7fb134ccefa0, 25> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x7fb134cd8450_0, "R2(v0) = %h, R10(t2) = %h, R18(s2) = %h, R26(k0) = %h", &A<v0x7fb134ccefa0, 2>, &A<v0x7fb134ccefa0, 10>, &A<v0x7fb134ccefa0, 18>, &A<v0x7fb134ccefa0, 26> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x7fb134cd8450_0, "R3(v1) = %h, R11(t3) = %h, R19(s3) = %h, R27(k1) = %h", &A<v0x7fb134ccefa0, 3>, &A<v0x7fb134ccefa0, 11>, &A<v0x7fb134ccefa0, 19>, &A<v0x7fb134ccefa0, 27> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x7fb134cd8450_0, "R4(a0) = %h, R12(t4) = %h, R20(s4) = %h, R28(gp) = %h", &A<v0x7fb134ccefa0, 4>, &A<v0x7fb134ccefa0, 12>, &A<v0x7fb134ccefa0, 20>, &A<v0x7fb134ccefa0, 28> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0x7fb134cd8450_0, "R5(a1) = %h, R13(t5) = %h, R21(s5) = %h, R29(sp) = %h", &A<v0x7fb134ccefa0, 5>, &A<v0x7fb134ccefa0, 13>, &A<v0x7fb134ccefa0, 21>, &A<v0x7fb134ccefa0, 29> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x7fb134cd8450_0, "R6(a2) = %h, R14(t6) = %h, R22(s6) = %h, R30(s8) = %h", &A<v0x7fb134ccefa0, 6>, &A<v0x7fb134ccefa0, 14>, &A<v0x7fb134ccefa0, 22>, &A<v0x7fb134ccefa0, 30> {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x7fb134cd8450_0, "R7(a3) = %h, R15(t7) = %h, R23(s7) = %h, R31(ra) = %h", &A<v0x7fb134ccefa0, 7>, &A<v0x7fb134ccefa0, 15>, &A<v0x7fb134ccefa0, 23>, &A<v0x7fb134ccefa0, 31> {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0x7fb134cd8450_0, "Data Memory: 0x0000 = %h", &A<v0x7fb134cd76c0, 0> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x7fb134cd8450_0, "Data Memory: 0x0020 = %h", &A<v0x7fb134cd76c0, 1> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x7fb134cd8450_0, "Data Memory: 0x0040 = %h", &A<v0x7fb134cd76c0, 2> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x7fb134cd8450_0, "Data Memory: 0x0060 = %h", &A<v0x7fb134cd76c0, 3> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x7fb134cd8450_0, "Data Memory: 0x0080 = %h", &A<v0x7fb134cd76c0, 4> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x7fb134cd8450_0, "Data Memory: 0x00A0 = %h", &A<v0x7fb134cd76c0, 5> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x7fb134cd8450_0, "Data Memory: 0x00C0 = %h", &A<v0x7fb134cd76c0, 6> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0x7fb134cd8450_0, "Data Memory: 0x00E0 = %h", &A<v0x7fb134cd76c0, 7> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v0x7fb134cd8450_0, "Data Memory: 0x0400 = %h", &A<v0x7fb134cd76c0, 32> {0 0 0};
    %vpi_call 2 136 "$fdisplay", v0x7fb134cd8450_0, "\012" {0 0 0};
    %load/vec4 v0x7fb134cd2f40_0;
    %load/vec4 v0x7fb134cd34b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x7fb134cd32e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %load/vec4 v0x7fb134cd28d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %vpi_call 2 142 "$fdisplay", v0x7fb134cd8500_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x7fb134cd7db0_0, v0x7fb134cd1d90_0, v0x7fb134cd2c70_0 {0 0 0};
    %jmp T_31.11;
T_31.10 ;
    %load/vec4 v0x7fb134cd2820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %vpi_call 2 144 "$fdisplay", v0x7fb134cd8500_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x7fb134cd7db0_0, v0x7fb134cd1d90_0, v0x7fb134cd2d00_0 {0 0 0};
T_31.12 ;
T_31.11 ;
    %jmp T_31.9;
T_31.8 ;
    %load/vec4 v0x7fb134cd28d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.14, 8;
    %vpi_call 2 148 "$fdisplay", v0x7fb134cd8500_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x7fb134cd7db0_0, v0x7fb134cd1d90_0, v0x7fb134cd2c70_0 {0 0 0};
    %jmp T_31.15;
T_31.14 ;
    %load/vec4 v0x7fb134cd2820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %vpi_call 2 150 "$fdisplay", v0x7fb134cd8500_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x7fb134cd7db0_0, v0x7fb134cd1d90_0, v0x7fb134cd2d00_0 {0 0 0};
T_31.16 ;
T_31.15 ;
T_31.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb134cd8140_0, 0, 1;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x7fb134cd2f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.18, 8;
    %load/vec4 v0x7fb134cd8140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.20, 8;
    %load/vec4 v0x7fb134cd28d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.22, 8;
    %vpi_call 2 157 "$fdisplay", v0x7fb134cd8500_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x7fb134cd7db0_0, v0x7fb134cd1d90_0, v0x7fb134cd2c70_0 {0 0 0};
    %jmp T_31.23;
T_31.22 ;
    %load/vec4 v0x7fb134cd2820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.24, 8;
    %vpi_call 2 159 "$fdisplay", v0x7fb134cd8500_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x7fb134cd7db0_0, v0x7fb134cd1d90_0, v0x7fb134cd2d00_0 {0 0 0};
T_31.24 ;
T_31.23 ;
T_31.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb134cd8140_0, 0, 1;
T_31.18 ;
T_31.7 ;
    %load/vec4 v0x7fb134cd7db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb134cd7db0_0, 0, 32;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "CPU.v";
    "Adder.v";
    "ALU.v";
    "ALU_Control.v";
    "Control.v";
    "EX_MEM.v";
    "ForwardingUnit.v";
    "HazardDetection.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX32.v";
    "MUX5.v";
    "MUX3.v";
    "MUX8.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
    "dcache_top.v";
    "dcache_data_sram.v";
    "dcache_tag_sram.v";
    "shiftLeft2_26.v";
    "shiftLeft2_32.v";
    "Data_Memory.v";
