Checking out license 'RTL_Compiler_Physical'... (0 seconds elapsed)
License RTL_Compiler_Physical checkout failed
Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)

                                                          Cadence Encounter(R) RTL Compiler
                                                  Version v08.10-s222_1 (64-bit), built Mar 25 2009



======================================================================================================================================================
                                                     Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  checkpoint_dofile_naming_style
       design  checkpoint_netlist_naming_style
       design  multipass_mux_optimization
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
     instance  write_positional_connections
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  bit_blast_constants
         root  bit_blast_mapped_ports
         root  checkpoint_flow
         root  checkpoint_gzipped_netlist
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  exact_match_seqs_async_controls
         root  gen_no_negative_index
         root  gen_unconnected_port_style
         root  gen_write_empty_module_for_logic_abstract
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_new_hier_comp
         root  wlec_no_exit
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_verbose
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
======================================================================================================================================================

Sourcing './RISCV.tcl' (Sat Feb 03 00:14:39 -02 2018)...
model name	: Intel(R) Core(TM) i5-3230M CPU @ 2.60GHz
model name	: Intel(R) Core(TM) i5-3230M CPU @ 2.60GHz
model name	: Intel(R) Core(TM) i5-3230M CPU @ 2.60GHz
model name	: Intel(R) Core(TM) i5-3230M CPU @ 2.60GHz
cpu MHz		: 3169.765
cpu MHz		: 3180.328
cpu MHz		: 2999.953
cpu MHz		: 2999.953
Hostname : localhost
Sourcing '/tools/cadence/soc81/tools/lib/etc/load_etc.tcl' (Sat Feb 03 00:14:39 -02 2018)...
Sourcing '/tools/cadence/soc81/tools/lib/etc/toolbox/insert_io_buffers.tcl' (Sat Feb 03 00:14:39 -02 2018)...





  Setting attribute of root '/': 'lib_search_path' = . /tools/cadence/design_kits/NandGate045/NangateOpenCellLibrary_PDKv1_3_v2009_07/liberty/ /tools/cadence/design_kits/NandGate045/NangateOpenCellLibrary_PDKv1_3_v2009_07/verilog/ /tools/cadence/design_kits/NandGate045/NangateOpenCellLibrary_PDKv1_3_v2009_07/lef/
  Setting attribute of root '/': 'script_search_path' = . ../scripts
  Setting attribute of root '/': 'hdl_search_path' = . ./
  Setting attribute of root '/': 'wireload_mode' = top
  Setting attribute of root '/': 'information_level' = 5
  Setting attribute of root '/': 'lp_power_unit' = uW
  Setting attribute of root '/': 'hdl_latch_keep_feedback' = true
    Loading library NangateOpenCellLibrary_typical_conditional_ecsm.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : NangateOpenCellLibrary_typical_conditional_ecsm.lib:48:18: Construct 'library_features' is not supported.
        : Check to see if this construct is really needed for synthesis.  Many liberty constructs are not actually required.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : NangateOpenCellLibrary_typical_conditional_ecsm.lib:63:8: Construct 'define' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : NangateOpenCellLibrary_typical_conditional_ecsm.lib:74:31: Construct 'slew_lower_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : NangateOpenCellLibrary_typical_conditional_ecsm.lib:75:31: Construct 'slew_lower_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : NangateOpenCellLibrary_typical_conditional_ecsm.lib:76:31: Construct 'slew_upper_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : NangateOpenCellLibrary_typical_conditional_ecsm.lib:77:31: Construct 'slew_upper_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : NangateOpenCellLibrary_typical_conditional_ecsm.lib:92:14: Construct 'define_group' is not supported.
Warning : Found CCS construct in the cell. [LBR-408]
        : Found 'CCS' construct in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 281, column 27.
        : Currently, CCS constructs are only parsed & ignored.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATETST_X1', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 123004, column 22.
        : Currently, state tables are only supported for scan cells for the clocked LSSD scan style and for clock-gating cells whose Liberty attribute 'clock_gating_integrated_cell' is set to 'generic'.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATETST_X2', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 123767, column 22.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATETST_X4', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 124530, column 22.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATETST_X8', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 125293, column 22.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATE_X1', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 126056, column 19.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATE_X2', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 126705, column 19.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATE_X4', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 127354, column 19.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATE_X8', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 128003, column 19.
        Cell 'ANTENNA_X1' has no outputs.
        Cell 'ANTENNA_X1' has no outputs.
        Cell 'FILLCELL_X1' has no outputs.
        Cell 'FILLCELL_X1' has no outputs.
        Cell 'FILLCELL_X16' has no outputs.
        Cell 'FILLCELL_X16' has no outputs.
        Cell 'FILLCELL_X2' has no outputs.
        Cell 'FILLCELL_X2' has no outputs.
        Cell 'FILLCELL_X32' has no outputs.
        Cell 'FILLCELL_X32' has no outputs.
        Cell 'FILLCELL_X4' has no outputs.
        Cell 'FILLCELL_X4' has no outputs.
        Cell 'FILLCELL_X8' has no outputs.
        Cell 'FILLCELL_X8' has no outputs.
  Setting attribute of root '/': 'library' =  NangateOpenCellLibrary_typical_conditional_ecsm.lib 
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.

  There are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.07, 0.8) of 'WIDTH' for layers 'metal3' and 'metal9' is too large.
        : Make sure to check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.14, 1.6) of 'PITCH' for layers 'metal3' and 'metal9' is too large.
  Setting attribute of root '/': 'lef_library' = /tools/cadence/design_kits/NandGate045/NangateOpenCellLibrary_PDKv1_3_v2009_07/lef//NangateOpenCellLibrary.lef
  Setting attribute of root '/': 'interconnect_mode' = ple
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
Reading HDLs...
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '../Test_Arch/picorv32/picorv32.v' on line 189, column 8.
        : The following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
Elaborate Design...
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
  Elaborating top-level block 'picorv32' from file '../Test_Arch/picorv32/picorv32.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpuregs' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 186.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'pcpi_wait' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 334.
        : Asynchronous logic, such as a latch or combinational logic, is inferred for this process or block. Signals that are not referenced can be removed from the sensitivity list. If the intent is to infer a flip-flop, ensure that the process or block is sensitive to the signal edge by adding 'posedge' or 'negedge' for Verilog designs or 'event' for VHDL designs.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'pcpi_mul_wait' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 334.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'pcpi_div_wait' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 334.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'pcpi_ready' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 334.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'pcpi_mul_ready' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 334.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'pcpi_div_ready' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 334.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'pcpi_wr' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 334.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'pcpi_rd' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 334.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'pcpi_mul_wr' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 334.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'pcpi_mul_rd' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 334.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'pcpi_div_wr' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 334.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'pcpi_div_rd' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 334.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'mem_la_firstword_reg' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 373.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Use 'set_attribute hdl_preserve_unused_registers true /' to preserve the flip-flop or latch.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'last_mem_valid' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 373.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'mem_la_secondword' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 548.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'dbg_insn_addr' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 759.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'dbg_valid_insn' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 759.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'instr_ecall_ebreak' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 839.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'irq_delay' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'irq_active' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'irq_mask' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'irq_pending' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'timer' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'dbg_rs1val' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'dbg_rs2val' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'dbg_rs1val_valid' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'dbg_rs2val_valid' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'latched_trace' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'current_pc' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'pcpi_timeout' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'next_irq_pending' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'alu_out_0_q' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'alu_wait' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'alu_wait_2' in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 1374.
Info    : Unused module input port. [CDFG-500]
        : Input port 'pcpi_wr' is not used in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 109.
        : The value of the input port is not used within the design.
Info    : Unused module input port. [CDFG-500]
        : Input port 'pcpi_rd' is not used in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 110.
Info    : Unused module input port. [CDFG-500]
        : Input port 'pcpi_wait' is not used in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 111.
Info    : Unused module input port. [CDFG-500]
        : Input port 'pcpi_ready' is not used in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 112.
Info    : Unused module input port. [CDFG-500]
        : Input port 'irq' is not used in module 'picorv32' in file '../Test_Arch/picorv32/picorv32.v' on line 115.
  Done elaborating 'picorv32'.
Runtime & Memory after 'read_hdl'
===========================================
The RUNTIME after Elaboration is 4 secs
and the MEMORY_USAGE after Elaboration is 87.24 MB
===========================================
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'picorv32'

No empty modules in design 'picorv32'

  Done Checking the design.
Error   : A required object parameter could not be found. [TUI-61] [external_delay]
        : An object of type 'clock' named '' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
  external_delay: specifies delay that is outside the design 

Usage: external_delay  ( -input <delay {r f R F} in picoseconds> | -output <delay {r f R F} in picoseconds> ) [-mode <mode>] [-clock <clock>]
           [ -edge_rise |
             -edge_fall ] [-level_sensitive] [-accumulate] [-name <string>] <pin|port>+

    -input <delay {r f R F} in picoseconds>:
        clock to input valid time 
    -output <delay {r f R F} in picoseconds>:
        output valid to clock time 
    [-mode <mode>]:
        the mode for the external delay 
    [-clock <clock>]:
        clock object 
    [-edge_rise]:
        rise clock edge 
    [-edge_fall]:
        fall clock edge 
    [-level_sensitive]:
        external event is level-sensitive 
    [-accumulate]:
        allows more than one external delay per clock per phase (default=false) 
    [-name <string>]:
        external delay name 
    <pin|port>+:
        object(s) 
Warning : Message truncated because it exceeds the maximum length of 4K. [MESG-6]
        : Message truncated to length 4K from 13455
        : Messages should be maximum 4K in size.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '11' of the SDC file './constraints.sdc': Failed on external_delay -clock {} -output 10 {/designs/picorv32/ports_out/trap /designs/picorv32/ports_out/mem_valid /designs/picorv32/ports_out/mem_instr {/designs/picorv32/ports_out/mem_addr[31]} {/designs/picorv32/ports_out/mem_addr[30]} {/designs/picorv32/ports_out/mem_addr[29]} {/designs/picorv32/ports_out/mem_addr[28]} {/designs/picorv32/ports_out/mem_addr[27]} {/designs/picorv32/ports_out/mem_addr[26]} {/designs/picorv32/ports_out/mem_addr[25]} {/designs/picorv32/ports_out/mem_addr[24]} {/designs/picorv32/ports_out/mem_addr[23]} {/designs/picorv32/ports_out/mem_addr[22]} {/designs/picorv32/ports_out/mem_addr[21]} {/designs/picorv32/ports_out/mem_addr[20]} {/designs/picorv32/ports_out/mem_addr[19]} {/designs/picorv32/ports_out/mem_addr[18]} {/designs/picorv32/ports_out/mem_addr[17]} {/designs/picorv32/ports_out/mem_addr[16]} {/designs/picorv32/ports_out/mem_addr[15]} {/designs/picorv32/ports_out/mem_addr[14]} {/designs/picorv32/ports_out/mem_addr[13]} {/designs/picorv32/ports_out/mem_addr[12]} {/designs/picorv32/ports_out/mem_addr[11]} {/designs/picorv32/ports_out/mem_addr[10]} {/designs/picorv32/ports_out/mem_addr[9]} {/designs/picorv32/ports_out/mem_addr[8]} {/designs/picorv32/ports_out/mem_addr[7]} {/designs/picorv32/ports_out/mem_addr[6]} {/designs/picorv32/ports_out/mem_addr[5]} {/designs/picorv32/ports_out/mem_addr[4]} {/designs/picorv32/ports_out/mem_addr[3]} {/designs/picorv32/ports_out/mem_addr[2]} {/designs/picorv32/ports_out/mem_addr[1]} {/designs/picorv32/ports_out/mem_addr[0]} {/designs/picorv32/ports_out/mem_wdata[31]} {/designs/picorv32/ports_out/mem_wdata[30]} {/designs/picorv32/ports_out/mem_wdata[29]} {/designs/picorv32/ports_out/mem_wdata[28]} {/designs/picorv32/ports_out/mem_wdata[27]} {/designs/picorv32/ports_out/mem_wdata[26]} {/designs/picorv32/ports_out/mem_wdata[25]} {/designs/picorv32/ports_out/mem_wdata[24]} {/designs/picorv32/ports_out/mem_wdata[23]} {/designs/picorv32/ports_out/mem_wdata[22]} {/designs/picorv32/ports_out/mem_wdata[21]} {/designs/picorv32/ports_out/mem_wdata[20]} {/designs/picorv32/ports_out/mem_wdata[19]} {/designs/picorv32/ports_out/mem_wdata[18]} {/designs/picorv32/ports_out/mem_wdata[17]} {/designs/picorv32/ports_out/mem_wdata[16]} {/designs/picorv32/ports_out/mem_wdata[15]} {/designs/picorv32/ports_out/mem_wdata[14]} {/designs/picorv32/ports_out/mem_wdata[13]} {/designs/picorv32/ports_out/mem_wdata[12]} {/designs/picorv32/ports_out/mem_wdata[11]} {/designs/picorv32/ports_out/mem_wdata[10]} {/designs/picorv32/ports_out/mem_wdata[9]} {/designs/picorv32/ports_out/mem_wdata[8]} {/designs/picorv32/ports_out/mem_wdata[7]} {/designs/picorv32/ports_out/mem_wdata[6]} {/designs/picorv32/ports_out/mem_wdata[5]} {/designs/picorv32/ports_out/mem_wdata[4]} {/designs/picorv32/ports_out/mem_wdata[3]} {/designs/picorv32/ports_out/mem_wdata[2]} {/designs/picorv32/ports_out/mem_wdata[1]} {/designs/picorv32/ports_out/mem_wdata[0]} {/designs/picorv32/ports_out/mem_wstrb[3]} {/designs/picorv32/ports_out/mem_wstrb[2]} {/designs/picorv32/ports_out/mem_wstrb[1]} {/designs/picorv32/ports_out/mem_wstrb[0]} /designs/picorv32/ports_out/mem_la_read /designs/picorv32/ports_out/mem_la_write {/designs/picorv32/ports_out/mem_la_addr[31]} {/designs/picorv32/ports_out/mem_la_addr[30]} {/designs/picorv32/ports_out/mem_la_addr[29]} {/designs/picorv32/ports_out/mem_la_addr[28]} {/designs/picorv32/ports_out/mem_la_addr[27]} {/designs/picorv32/ports_out/mem_la_addr[26]} {/designs/picorv32/ports_out/mem_la_addr[25]} {/designs/picorv32/ports_out/mem_la_addr[24]} {/designs/picorv32/ports_out/mem_la_addr[23]} {/designs/picorv32/ports_out/mem_la_addr[22]} {/designs/picorv32/ports_out/mem_la_addr[21]} {/designs/picorv32/ports_out/mem_la_addr[20]} {/designs/picorv32/ports_out/mem_la_addr[19]} {/designs/picorv32/ports_out/mem_la_addr[18]} {/designs/picorv32/ports_out/mem_la_addr[17]} {/designs/picorv32/ports_out/mem_la_addr[16]} {/designs/picorv32/ports_out/mem_la_addr[15]} {/designs/picorv32/ports
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Error   : A required object parameter could not be found. [TUI-61] [external_delay]
        : An object of type 'clock' named '' could not be found.
  external_delay: specifies delay that is outside the design 

Usage: external_delay  ( -input <delay {r f R F} in picoseconds> | -output <delay {r f R F} in picoseconds> ) [-mode <mode>] [-clock <clock>]
           [ -edge_rise |
             -edge_fall ] [-level_sensitive] [-accumulate] [-name <string>] <pin|port>+

    -input <delay {r f R F} in picoseconds>:
        clock to input valid time 
    -output <delay {r f R F} in picoseconds>:
        output valid to clock time 
    [-mode <mode>]:
        the mode for the external delay 
    [-clock <clock>]:
        clock object 
    [-edge_rise]:
        rise clock edge 
    [-edge_fall]:
        fall clock edge 
    [-level_sensitive]:
        external event is level-sensitive 
    [-accumulate]:
        allows more than one external delay per clock per phase (default=false) 
    [-name <string>]:
        external delay name 
    <pin|port>+:
        object(s) 
Warning : Message truncated because it exceeds the maximum length of 4K. [MESG-6]
        : Message truncated to length 4K from 4217
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '12' of the SDC file './constraints.sdc': Failed on external_delay -clock {} -input 10 {/designs/picorv32/ports_in/clk /designs/picorv32/ports_in/resetn /designs/picorv32/ports_in/mem_ready {/designs/picorv32/ports_in/mem_rdata[31]} {/designs/picorv32/ports_in/mem_rdata[30]} {/designs/picorv32/ports_in/mem_rdata[29]} {/designs/picorv32/ports_in/mem_rdata[28]} {/designs/picorv32/ports_in/mem_rdata[27]} {/designs/picorv32/ports_in/mem_rdata[26]} {/designs/picorv32/ports_in/mem_rdata[25]} {/designs/picorv32/ports_in/mem_rdata[24]} {/designs/picorv32/ports_in/mem_rdata[23]} {/designs/picorv32/ports_in/mem_rdata[22]} {/designs/picorv32/ports_in/mem_rdata[21]} {/designs/picorv32/ports_in/mem_rdata[20]} {/designs/picorv32/ports_in/mem_rdata[19]} {/designs/picorv32/ports_in/mem_rdata[18]} {/designs/picorv32/ports_in/mem_rdata[17]} {/designs/picorv32/ports_in/mem_rdata[16]} {/designs/picorv32/ports_in/mem_rdata[15]} {/designs/picorv32/ports_in/mem_rdata[14]} {/designs/picorv32/ports_in/mem_rdata[13]} {/designs/picorv32/ports_in/mem_rdata[12]} {/designs/picorv32/ports_in/mem_rdata[11]} {/designs/picorv32/ports_in/mem_rdata[10]} {/designs/picorv32/ports_in/mem_rdata[9]} {/designs/picorv32/ports_in/mem_rdata[8]} {/designs/picorv32/ports_in/mem_rdata[7]} {/designs/picorv32/ports_in/mem_rdata[6]} {/designs/picorv32/ports_in/mem_rdata[5]} {/designs/picorv32/ports_in/mem_rdata[4]} {/designs/picorv32/ports_in/mem_rdata[3]} {/designs/picorv32/ports_in/mem_rdata[2]} {/designs/picorv32/ports_in/mem_rdata[1]} {/designs/picorv32/ports_in/mem_rdata[0]} /designs/picorv32/ports_in/pcpi_wr {/designs/picorv32/ports_in/pcpi_rd[31]} {/designs/picorv32/ports_in/pcpi_rd[30]} {/designs/picorv32/ports_in/pcpi_rd[29]} {/designs/picorv32/ports_in/pcpi_rd[28]} {/designs/picorv32/ports_in/pcpi_rd[27]} {/designs/picorv32/ports_in/pcpi_rd[26]} {/designs/picorv32/ports_in/pcpi_rd[25]} {/designs/picorv32/ports_in/pcpi_rd[24]} {/designs/picorv32/ports_in/pcpi_rd[23]} {/designs/picorv32/ports_in/pcpi_rd[22]} {/designs/picorv32/ports_in/pcpi_rd[21]} {/designs/picorv32/ports_in/pcpi_rd[20]} {/designs/picorv32/ports_in/pcpi_rd[19]} {/designs/picorv32/ports_in/pcpi_rd[18]} {/designs/picorv32/ports_in/pcpi_rd[17]} {/designs/picorv32/ports_in/pcpi_rd[16]} {/designs/picorv32/ports_in/pcpi_rd[15]} {/designs/picorv32/ports_in/pcpi_rd[14]} {/designs/picorv32/ports_in/pcpi_rd[13]} {/designs/picorv32/ports_in/pcpi_rd[12]} {/designs/picorv32/ports_in/pcpi_rd[11]} {/designs/picorv32/ports_in/pcpi_rd[10]} {/designs/picorv32/ports_in/pcpi_rd[9]} {/designs/picorv32/ports_in/pcpi_rd[8]} {/designs/picorv32/ports_in/pcpi_rd[7]} {/designs/picorv32/ports_in/pcpi_rd[6]} {/designs/picorv32/ports_in/pcpi_rd[5]} {/designs/picorv32/ports_in/pcpi_rd[4]} {/designs/picorv32/ports_in/pcpi_rd[3]} {/designs/picorv32/ports_in/pcpi_rd[2]} {/designs/picorv32/ports_in/pcpi_rd[1]} {/designs/picorv32/ports_in/pcpi_rd[0]} /designs/picorv32/ports_in/pcpi_wait /designs/picorv32/ports_in/pcpi_ready {/designs/picorv32/ports_in/irq[31]} {/designs/picorv32/ports_in/irq[30]} {/designs/picorv32/ports_in/irq[29]} {/designs/picorv32/ports_in/irq[28]} {/designs/picorv32/ports_in/irq[27]} {/designs/picorv32/ports_in/irq[26]} {/designs/picorv32/ports_in/irq[25]} {/designs/picorv32/ports_in/irq[24]} {/designs/picorv32/ports_in/irq[23]} {/designs/picorv32/ports_in/irq[22]} {/designs/picorv32/ports_in/irq[21]} {/designs/picorv32/ports_in/irq[20]} {/designs/picorv32/ports_in/irq[19]} {/designs/picorv32/ports_in/irq[18]} {/designs/picorv32/ports_in/irq[17]} {/designs/picorv32/ports_in/irq[16]} {/designs/picorv32/ports_in/irq[15]} {/designs/picorv32/ports_in/irq[14]} {/designs/picorv32/ports_in/irq[13]} {/designs/picorv32/ports_in/irq[12]} {/designs/picorv32/ports_in/irq[11]} {/designs/picorv32/ports_in/irq[10]} {/designs/picorv32/ports_in/irq[9]} {/designs/picorv32/ports_in/irq[8]} {/designs/picorv32/ports_in/irq[7]} {/designs/picorv32/ports_in/irq[6]} {/designs/picorv32/ports_in/irq[5]} {/designs/picorv32/ports_in/irq[4]} {/designs/picorv32/port
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"             - successful      1 , failed      0 (runtime  0.00)
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0
The number of exceptions is 0
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s222_1
  Generated on:           Feb 03 2018  12:14:42 AM
  Module:                 picorv32
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   typical 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/picorv32/ports_in/irq[0]
/designs/picorv32/ports_in/irq[10]
/designs/picorv32/ports_in/irq[11]
  ... 98 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

/designs/picorv32/ports_out/eoi[0]
/designs/picorv32/ports_out/eoi[10]
/designs/picorv32/ports_out/eoi[11]
  ... 304 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


  Setting attribute of root '/': 'dp_perform_csa_operations' = false
  Setting attribute of root '/': 'dp_perform_shannon_operations' = false
  Setting attribute of root '/': 'dp_perform_sharing_operations' = false
  Setting attribute of root '/': 'dp_perform_speculation_operations' = false
 Reading VCD file  
Cannot open "./multiplication.vcd"
---------------------------------------------------------------
Asserted primary inputs in design         : 0 (0.00%)
Total connected primary inputs in design  : 35 (100.00%)
---------------------------------------------------------------
Asserted sequential outputs               : 0 (0.00%)
Total connected sequential outputs        : 2051 (100.00%)
------------------------------------------------------------------------------------
Total nets in design                      : 25432 (100.00%)
Nets asserted                             : 0 (0.00%)
Constant nets                             : 2 (0.01)
Nets with no assertions                   : 25432 (100.00%)
------------------------------------------------------------------------------------
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design /designs/picorv32 has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
  Setting attribute of design 'picorv32': 'lp_optimize_dynamic_power_first' = true
  Setting attribute of design 'picorv32': 'max_dynamic_power' = 0.0
Info    : Resetting power analysis results. [PA-7]
        : Power analysis effort level changed from 'medium' to 'high'.
        : All computed switching activities are removed.
  Setting attribute of root '/': 'lp_power_analysis_effort' = high
  Setting attribute of design 'picorv32': 'lp_power_optimization_weight' = 1.0
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design /designs/picorv32 has no power models available.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design /designs/picorv32 has no power models available.
  The '-incremental' option can only be used with a
  mapped design.  Disabling '-incremental' option.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 1.59 um (from lef [tech+cell])

                   Capacitance  
Layer               / Length         Data source:
Name    Direction  (pF/micron)       lef_library
--------------------------------
metal1      H         0.000083  
metal2      V         0.000044  
metal3      H         0.000030  
metal4      V         0.000024  
metal5      H         0.000015  
metal6      V         0.000011  
metal7      H         0.000011  
metal8      V         0.000007  
metal9      H         0.000007  
metal10     V         0.000004  

                    Resistance   
Layer                / Length         Data source:
Name    Direction  (ohm/micron)       lef_library
---------------------------------
metal1      H          5.428571  
metal2      V          3.571429  
metal3      H          3.571429  
metal4      V          1.500000  
metal5      H          1.500000  
metal6      V          1.500000  
metal7      H          0.187500  
metal8      V          0.187500  
metal9      H          0.037500  
metal10     V          0.037500  

                        Area     
Layer                 / Length        Data source:
Name    Direction     (micron)        lef_library
---------------------------------
metal1      H          0.070000  
metal2      V          0.070000  
metal3      H          0.070000  
metal4      V          0.140000  
metal5      H          0.140000  
metal6      V          0.140000  
metal7      H          0.400000  
metal8      V          0.400000  
metal9      H          0.800000  
metal10     V          0.800000  

Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 325 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'cached_ascii_instr_reg[0]', 'cached_ascii_instr_reg[1]', 
'cached_ascii_instr_reg[2]', 'cached_ascii_instr_reg[3]', 
'cached_ascii_instr_reg[4]', 'cached_ascii_instr_reg[5]', 
'cached_ascii_instr_reg[6]', 'cached_ascii_instr_reg[7]', 
'cached_ascii_instr_reg[8]', 'cached_ascii_instr_reg[9]', 
'cached_ascii_instr_reg[10]', 'cached_ascii_instr_reg[11]', 
'cached_ascii_instr_reg[12]', 'cached_ascii_instr_reg[13]', 
'cached_ascii_instr_reg[14]', 'cached_ascii_instr_reg[15]', 
'cached_ascii_instr_reg[16]', 'cached_ascii_instr_reg[17]', 
'cached_ascii_instr_reg[18]', 'cached_ascii_instr_reg[19]', 
'cached_ascii_instr_reg[20]', 'cached_ascii_instr_reg[21]', 
'cached_ascii_instr_reg[22]', 'cached_ascii_instr_reg[23]', 
'cached_ascii_instr_reg[24]', 'cached_ascii_instr_reg[25]', 
'cached_ascii_instr_reg[26]', 'cached_ascii_instr_reg[27]', 
'cached_ascii_instr_reg[28]', 'cached_ascii_instr_reg[29]', 
'cached_ascii_instr_reg[30]', 'cached_ascii_instr_reg[31]', 
'cached_ascii_instr_reg[32]', 'cached_ascii_instr_reg[33]', 
'cached_ascii_instr_reg[34]', 'cached_ascii_instr_reg[35]', 
'cached_ascii_instr_reg[36]', 'cached_ascii_instr_reg[37]', 
'cached_ascii_instr_reg[38]', 'cached_ascii_instr_reg[39]', 
'cached_ascii_instr_reg[40]', 'cached_ascii_instr_reg[41]', 
'cached_ascii_instr_reg[42]', 'cached_ascii_instr_reg[43]', 
'cached_ascii_instr_reg[44]', 'cached_ascii_instr_reg[45]', 
'cached_ascii_instr_reg[46]', 'cached_ascii_instr_reg[47]', 
'cached_ascii_instr_reg[48]', 'cached_ascii_instr_reg[49]', 
'cached_ascii_instr_reg[50]', 'cached_ascii_instr_reg[51]', 
'cached_ascii_instr_reg[52]', 'cached_ascii_instr_reg[53]', 
'cached_ascii_instr_reg[54]', 'cached_ascii_instr_reg[55]', 
'cached_ascii_instr_reg[56]', 'cached_ascii_instr_reg[57]', 
'cached_ascii_instr_reg[58]', 'cached_ascii_instr_reg[59]', 
'cached_ascii_instr_reg[60]', 'cached_ascii_instr_reg[61]', 
'cached_ascii_instr_reg[62]', 'cached_ascii_instr_reg[63]', 
'cached_insn_imm_reg[0]', 'cached_insn_imm_reg[1]', 
'cached_insn_imm_reg[2]', 'cached_insn_imm_reg[3]', 
'cached_insn_imm_reg[4]', 'cached_insn_imm_reg[5]', 
'cached_insn_imm_reg[6]', 'cached_insn_imm_reg[7]', 
'cached_insn_imm_reg[8]', 'cached_insn_imm_reg[9]', 
'cached_insn_imm_reg[10]', 'cached_insn_imm_reg[11]', 
'cached_insn_imm_reg[12]', 'cached_insn_imm_reg[13]', 
'cached_insn_imm_reg[14]', 'cached_insn_imm_reg[15]', 
'cached_insn_imm_reg[16]', 'cached_insn_imm_reg[17]', 
'cached_insn_imm_reg[18]', 'cached_insn_imm_reg[19]', 
'cached_insn_imm_reg[20]', 'cached_insn_imm_reg[21]', 
'cached_insn_imm_reg[22]', 'cached_insn_imm_reg[23]', 
'cached_insn_imm_reg[24]', 'cached_insn_imm_reg[25]', 
'cached_insn_imm_reg[26]', 'cached_insn_imm_reg[27]', 
'cached_insn_imm_reg[28]', 'cached_insn_imm_reg[29]', 
'cached_insn_imm_reg[30]', 'cached_insn_imm_reg[31]', 
'cached_insn_opcode_reg[0]', 'cached_insn_opcode_reg[1]', 
'cached_insn_opcode_reg[2]', 'cached_insn_opcode_reg[3]', 
'cached_insn_opcode_reg[4]', 'cached_insn_opcode_reg[5]', 
'cached_insn_opcode_reg[6]', 'cached_insn_opcode_reg[7]', 
'cached_insn_opcode_reg[8]', 'cached_insn_opcode_reg[9]', 
'cached_insn_opcode_reg[10]', 'cached_insn_opcode_reg[11]', 
'cached_insn_opcode_reg[12]', 'cached_insn_opcode_reg[13]', 
'cached_insn_opcode_reg[14]', 'cached_insn_opcode_reg[15]', 
'cached_insn_opcode_reg[16]', 'cached_insn_opcode_reg[17]', 
'cached_insn_opcode_reg[18]', 'cached_insn_opcode_reg[19]', 
'cached_insn_opcode_reg[20]', 'cached_insn_opcode_reg[21]', 
'cached_insn_opcode_reg[22]', 'cached_insn_opcode_reg[23]', 
'cached_insn_opcode_reg[24]', 'cached_insn_opcode_reg[25]', 
'cached_insn_opcode_reg[26]', 'cached_insn_opcode_reg[27]', 
'cached_insn_opcode_reg[28]', 'cached_insn_opcode_reg[29]', 
'cached_insn_opcode_reg[30]', 'cached_insn_opcode_reg[31]', 
'cached_insn_rd_reg[0]', 'cached_insn_rd_reg[1]', 'cached_insn_rd_reg[2]', 
'cached_insn_rd_reg[3]', 'cached_insn_rd_reg[4]', 'cached_insn_rs1_reg[0]', 
'cached_insn_rs1_reg[1]', 'cached_insn_rs1_reg[2]', 
'cached_insn_rs1_reg[3]', 'cached_insn_rs1_reg[4]', 
'cached_insn_rs2_reg[0]', 'cached_insn_rs2_reg[1]', 
'cached_insn_rs2_reg[2]', 'cached_insn_rs2_reg[3]', 
'cached_insn_rs2_reg[4]', 'clear_prefetched_high_word_q_reg', 
'dbg_next_reg', 'decoder_pseudo_trigger_q_reg', 'decoder_trigger_q_reg', 
'irq_state_reg[0]', 'irq_state_reg[1]', 'next_insn_opcode_reg[0]', 
'next_insn_opcode_reg[1]', 'next_insn_opcode_reg[2]', 
'next_insn_opcode_reg[3]', 'next_insn_opcode_reg[4]', 
'next_insn_opcode_reg[5]', 'next_insn_opcode_reg[6]', 
'next_insn_opcode_reg[7]', 'next_insn_opcode_reg[8]', 
'next_insn_opcode_reg[9]', 'next_insn_opcode_reg[10]', 
'next_insn_opcode_reg[11]', 'next_insn_opcode_reg[12]', 
'next_insn_opcode_reg[13]', 'next_insn_opcode_reg[14]', 
'next_insn_opcode_reg[15]', 'next_insn_opcode_reg[16]', 
'next_insn_opcode_reg[17]', 'next_insn_opcode_reg[18]', 
'next_insn_opcode_reg[19]', 'next_insn_opcode_reg[20]', 
'next_insn_opcode_reg[21]', 'next_insn_opcode_reg[22]', 
'next_insn_opcode_reg[23]', 'next_insn_opcode_reg[24]', 
'next_insn_opcode_reg[25]', 'next_insn_opcode_reg[26]', 
'next_insn_opcode_reg[27]', 'next_insn_opcode_reg[28]', 
'next_insn_opcode_reg[29]', 'next_insn_opcode_reg[30]', 
'next_insn_opcode_reg[31]', 
'prefetched_high_word_reg (floating-loop root)', 
'q_ascii_instr_reg[0] (floating-loop root)', 
'q_ascii_instr_reg[1] (floating-loop root)', 
'q_ascii_instr_reg[2] (floating-loop root)', 
'q_ascii_instr_reg[3] (floating-loop root)', 
'q_ascii_instr_reg[4] (floating-loop root)', 
'q_ascii_instr_reg[5] (floating-loop root)', 
'q_ascii_instr_reg[6] (floating-loop root)', 
'q_ascii_instr_reg[7] (floating-loop root)', 
'q_ascii_instr_reg[8] (floating-loop root)', 
'q_ascii_instr_reg[9] (floating-loop root)', 
'q_ascii_instr_reg[10] (floating-loop root)', 
'q_ascii_instr_reg[11] (floating-loop root)', 
'q_ascii_instr_reg[12] (floating-loop root)', 
'q_ascii_instr_reg[13] (floating-loop root)', 
'q_ascii_instr_reg[14] (floating-loop root)', 
'q_ascii_instr_reg[15] (floating-loop root)', 
'q_ascii_instr_reg[16] (floating-loop root)', 
'q_ascii_instr_reg[17] (floating-loop root)', 
'q_ascii_instr_reg[18] (floating-loop root)', 
'q_ascii_instr_reg[19] (floating-loop root)', 
'q_ascii_instr_reg[20] (floating-loop root)', 
'q_ascii_instr_reg[21] (floating-loop root)', 
'q_ascii_instr_reg[22] (floating-loop root)', 
'q_ascii_instr_reg[23] (floating-loop root)', 
'q_ascii_instr_reg[24] (floating-loop root)', 
'q_ascii_instr_reg[25] (floating-loop root)', 
'q_ascii_instr_reg[26] (floating-loop root)', 
'q_ascii_instr_reg[27] (floating-loop root)', 
'q_ascii_instr_reg[28] (floating-loop root)', 
'q_ascii_instr_reg[29] (floating-loop root)', 
'q_ascii_instr_reg[30] (floating-loop root)', 
'q_ascii_instr_reg[31] (floating-loop root)', 
'q_ascii_instr_reg[32] (floating-loop root)', 
'q_ascii_instr_reg[33] (floating-loop root)', 
'q_ascii_instr_reg[34] (floating-loop root)', 
'q_ascii_instr_reg[35] (floating-loop root)', 
'q_ascii_instr_reg[36] (floating-loop root)', 
'q_ascii_instr_reg[37] (floating-loop root)', 
'q_ascii_instr_reg[38] (floating-loop root)', 
'q_ascii_instr_reg[39] (floating-loop root)', 
'q_ascii_instr_reg[40] (floating-loop root)', 
'q_ascii_instr_reg[41] (floating-loop root)', 
'q_ascii_instr_reg[42] (floating-loop root)', 
'q_ascii_instr_reg[43] (floating-loop root)', 
'q_ascii_instr_reg[44] (floating-loop root)', 
'q_ascii_instr_reg[45] (floating-loop root)', 
'q_ascii_instr_reg[46] (floating-loop root)', 
'q_ascii_instr_reg[47] (floating-loop root)', 
'q_ascii_instr_reg[48] (floating-loop root)', 
'q_ascii_instr_reg[49] (floating-loop root)', 
'q_ascii_instr_reg[50] (floating-loop root)', 
'q_ascii_instr_reg[51] (floating-loop root)', 
'q_ascii_instr_reg[52] (floating-loop root)', 
'q_ascii_instr_reg[53] (floating-loop root)', 
'q_ascii_instr_reg[54] (floating-loop root)', 
'q_ascii_instr_reg[55] (floating-loop root)', 
'q_ascii_instr_reg[56] (floating-loop root)', 
'q_ascii_instr_reg[57] (floating-loop root)', 
'q_ascii_instr_reg[58] (floating-loop root)', 
'q_ascii_instr_reg[59] (floating-loop root)', 
'q_ascii_instr_reg[60] (floating-loop root)', 
'q_ascii_instr_reg[61] (floating-loop root)', 
'q_ascii_instr_reg[62] (floating-loop root)', 
'q_ascii_instr_reg[63] (floating-loop root)', 
'q_insn_imm_reg[0] (floating-loop root)', 
'q_insn_imm_reg[1] (floating-loop root)', 
'q_insn_imm_reg[2] (floating-loop root)', 
'q_insn_imm_reg[3] (floating-loop root)', 
'q_insn_imm_reg[4] (floating-loop root)', 
'q_insn_imm_reg[5] (floating-loop root)', 
'q_insn_imm_reg[6] (floating-loop root)', 
'q_insn_imm_reg[7] (floating-loop root)', 
'q_insn_imm_reg[8] (floating-loop root)', 
'q_insn_imm_reg[9] (floating-loop root)', 
'q_insn_imm_reg[10] (floating-loop root)', 
'q_insn_imm_reg[11] (floating-loop root)', 
'q_insn_imm_reg[12] (floating-loop root)', 
'q_insn_imm_reg[13] (floating-loop root)', 
'q_insn_imm_reg[14] (floating-loop root)', 
'q_insn_imm_reg[15] (floating-loop root)', 
'q_insn_imm_reg[16] (floating-loop root)', 
'q_insn_imm_reg[17] (floating-loop root)', 
'q_insn_imm_reg[18] (floating-loop root)', 
'q_insn_imm_reg[19] (floating-loop root)', 
'q_insn_imm_reg[20] (floating-loop root)', 
'q_insn_imm_reg[21] (floating-loop root)', 
'q_insn_imm_reg[22] (floating-loop root)', 
'q_insn_imm_reg[23] (floating-loop root)', 
'q_insn_imm_reg[24] (floating-loop root)', 
'q_insn_imm_reg[25] (floating-loop root)', 
'q_insn_imm_reg[26] (floating-loop root)', 
'q_insn_imm_reg[27] (floating-loop root)', 
'q_insn_imm_reg[28] (floating-loop root)', 
'q_insn_imm_reg[29] (floating-loop root)', 
'q_insn_imm_reg[30] (floating-loop root)', 
'q_insn_imm_reg[31] (floating-loop root)', 
'q_insn_opcode_reg[0] (floating-loop root)', 
'q_insn_opcode_reg[1] (floating-loop root)', 
'q_insn_opcode_reg[2] (floating-loop root)', 
'q_insn_opcode_reg[3] (floating-loop root)', 
'q_insn_opcode_reg[4] (floating-loop root)', 
'q_insn_opcode_reg[5] (floating-loop root)', 
'q_insn_opcode_reg[6] (floating-loop root)', 
'q_insn_opcode_reg[7] (floating-loop root)', 
'q_insn_opcode_reg[8] (floating-loop root)', 
'q_insn_opcode_reg[9] (floating-loop root)', 
'q_insn_opcode_reg[10] (floating-loop root)', 
'q_insn_opcode_reg[11] (floating-loop root)', 
'q_insn_opcode_reg[12] (floating-loop root)', 
'q_insn_opcode_reg[13] (floating-loop root)', 
'q_insn_opcode_reg[14] (floating-loop root)', 
'q_insn_opcode_reg[15] (floating-loop root)', 
'q_insn_opcode_reg[16] (floating-loop root)', 
'q_insn_opcode_reg[17] (floating-loop root)', 
'q_insn_opcode_reg[18] (floating-loop root)', 
'q_insn_opcode_reg[19] (floating-loop root)', 
'q_insn_opcode_reg[20] (floating-loop root)', 
'q_insn_opcode_reg[21] (floating-loop root)', 
'q_insn_opcode_reg[22] (floating-loop root)', 
'q_insn_opcode_reg[23] (floating-loop root)', 
'q_insn_opcode_reg[24] (floating-loop root)', 
'q_insn_opcode_reg[25] (floating-loop root)', 
'q_insn_opcode_reg[26] (floating-loop root)', 
'q_insn_opcode_reg[27] (floating-loop root)', 
'q_insn_opcode_reg[28] (floating-loop root)', 
'q_insn_opcode_reg[29] (floating-loop root)', 
'q_insn_opcode_reg[30] (floating-loop root)', 
'q_insn_opcode_reg[31] (floating-loop root)', 
'q_insn_rd_reg[0] (floating-loop root)', 
'q_insn_rd_reg[1] (floating-loop root)', 
'q_insn_rd_reg[2] (floating-loop root)', 
'q_insn_rd_reg[3] (floating-loop root)', 
'q_insn_rd_reg[4] (floating-loop root)', 
'q_insn_rs1_reg[0] (floating-loop root)', 
'q_insn_rs1_reg[1] (floating-loop root)', 
'q_insn_rs1_reg[2] (floating-loop root)', 
'q_insn_rs1_reg[3] (floating-loop root)', 
'q_insn_rs1_reg[4] (floating-loop root)', 
'q_insn_rs2_reg[0] (floating-loop root)', 
'q_insn_rs2_reg[1] (floating-loop root)', 
'q_insn_rs2_reg[2] (floating-loop root)', 
'q_insn_rs2_reg[3] (floating-loop root)', 
'q_insn_rs2_reg[4] (floating-loop root)'.
        : To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 104 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'mux_cached_insn_opcode_776_8', 'mux_clear_prefetched_high_word_1275_7', 
'mux_clear_prefetched_high_word_1277_35', 'mux_count_instr_1435_7', 
'mux_cpu_state_1909_48', 'mux_dbg_ascii_instr_798_7', 
'mux_dbg_ascii_instr_799_8', 'mux_dbg_insn_imm_798_7', 
'mux_dbg_insn_imm_799_8', 'mux_dbg_insn_opcode_798_7', 
'mux_dbg_insn_opcode_799_8', 'mux_dbg_insn_rd_798_7', 
'mux_dbg_insn_rd_799_8', 'mux_dbg_insn_rs1_798_7', 
'mux_dbg_insn_rs1_799_8', 'mux_dbg_insn_rs2_798_7', 
'mux_dbg_insn_rs2_799_8', 'mux_decoder_pseudo_trigger_1435_7', 
'mux_instr_add_1116_7', 'mux_instr_addi_1116_7', 'mux_instr_and_1116_7', 
'mux_instr_andi_1116_7', 'mux_instr_beq_1116_7', 'mux_instr_bge_1116_7', 
'mux_instr_bgeu_1116_7', 'mux_instr_blt_1116_7', 'mux_instr_bltu_1116_7', 
'mux_instr_bne_1116_7', 'mux_instr_or_1116_7', 'mux_instr_ori_1116_7', 
'mux_instr_sll_1116_7', 'mux_instr_slt_1116_7', 'mux_instr_slti_1116_7', 
'mux_instr_sltiu_1116_7', 'mux_instr_sltu_1116_7', 'mux_instr_sra_1116_7', 
'mux_instr_srl_1116_7', 'mux_instr_sub_1116_7', 'mux_instr_xor_1116_7', 
'mux_instr_xori_1116_7', 'mux_is_beq_bne_blt_bge_bltu_bgeu_1116_7', 
'mux_is_compare_1116_7', 'mux_is_lui_auipc_jal_jalr_addi_add_sub_1018_23', 
'mux_latched_branch_1435_7', 'mux_latched_is_lb_1435_7', 
'mux_latched_is_lh_1435_7', 'mux_latched_is_lu_1435_7', 
'mux_latched_stalu_1435_7', 'mux_latched_store_1435_7', 
'mux_mem_do_prefetch_1920_15', 'mux_mem_do_rdata_1929_7', 
'mux_mem_do_rinst_1920_15', 'mux_mem_do_rinst_1927_7', 
'mux_mem_do_wdata_1931_7', 'mux_new_ascii_instr_686_7', 
'mux_new_ascii_instr_687_7', 'mux_new_ascii_instr_688_7', 
'mux_new_ascii_instr_689_7', 'mux_new_ascii_instr_691_7', 
'mux_new_ascii_instr_692_7', 'mux_new_ascii_instr_693_7', 
'mux_new_ascii_instr_694_7', 'mux_new_ascii_instr_695_7', 
'mux_new_ascii_instr_696_7', 'mux_new_ascii_instr_698_7', 
'mux_new_ascii_instr_699_7', 'mux_new_ascii_instr_700_7', 
'mux_new_ascii_instr_701_7', 'mux_new_ascii_instr_702_7', 
'mux_new_ascii_instr_703_7', 'mux_new_ascii_instr_704_7', 
'mux_new_ascii_instr_705_7', 'mux_new_ascii_instr_707_7', 
'mux_new_ascii_instr_708_7', 'mux_new_ascii_instr_709_7', 
'mux_new_ascii_instr_710_7', 'mux_new_ascii_instr_711_7', 
'mux_new_ascii_instr_712_7', 'mux_new_ascii_instr_713_7', 
'mux_new_ascii_instr_714_7', 'mux_new_ascii_instr_715_7', 
'mux_new_ascii_instr_717_7', 'mux_new_ascii_instr_718_7', 
'mux_new_ascii_instr_719_7', 'mux_new_ascii_instr_720_7', 
'mux_new_ascii_instr_721_7', 'mux_new_ascii_instr_722_7', 
'mux_new_ascii_instr_723_7', 'mux_new_ascii_instr_724_7', 
'mux_new_ascii_instr_725_7', 'mux_new_ascii_instr_726_7', 
'mux_new_ascii_instr_728_7', 'mux_new_ascii_instr_729_7', 
'mux_new_ascii_instr_730_7', 'mux_new_ascii_instr_731_7', 
'mux_new_ascii_instr_733_7', 'mux_new_ascii_instr_734_7', 
'mux_new_ascii_instr_735_7', 'mux_new_ascii_instr_736_7', 
'mux_new_ascii_instr_737_7', 'mux_new_ascii_instr_738_7', 
'mux_reg_next_pc_1435_7', 'mux_reg_pc_1435_7', 'mux_trap_1435_7'.
Info    : Library has missing unit. [LBR-54]
        : Library 'TIMING MODELS' has missing time unit, using 1ns as default.
        : Current library has missing unit.
      Timing geq_unsigned...
      Timing sub_unsigned...
      Timing sub_unsigned_1535...
      Removing temporary intermediate hierarchies under picorv32
Mapping picorv32 to gates.
      Mapping 'picorv32'...
        Preparing the circuit
          Pruning unused logic
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'trace_valid_reg'.
        : This optimization was enabled by the root attribute 'optimize_constant_0_flops'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[9]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[8]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[7]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[6]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[5]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[4]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[3]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[35]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[34]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[33]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[32]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[31]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[30]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[2]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[29]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[28]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[27]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[26]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[25]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[24]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[23]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[22]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[21]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[20]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[19]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[18]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[17]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[16]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[15]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[14]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[13]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[12]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[11]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[10]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_insn_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_timer_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_setq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_maskirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_getq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'do_waitirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu_state_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_valid_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_waitirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_retirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'decoded_imm_uj_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'compressed_instr_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'latched_compr_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_next_pc_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_pc_reg[0]'.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 149 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'compressed_instr_reg (floating root)', 'cpu_state_reg[4] (floating root)', 
'cpuregs_reg[0][0] (floating root)', 'cpuregs_reg[0][1] (floating root)', 
'cpuregs_reg[0][2] (floating root)', 'cpuregs_reg[0][3] (floating root)', 
'cpuregs_reg[0][4] (floating root)', 'cpuregs_reg[0][5] (floating root)', 
'cpuregs_reg[0][6] (floating root)', 'cpuregs_reg[0][7] (floating root)', 
'cpuregs_reg[0][8] (floating root)', 'cpuregs_reg[0][9] (floating root)', 
'cpuregs_reg[0][10] (floating root)', 'cpuregs_reg[0][11] (floating root)', 
'cpuregs_reg[0][12] (floating root)', 'cpuregs_reg[0][13] (floating root)', 
'cpuregs_reg[0][14] (floating root)', 'cpuregs_reg[0][15] (floating root)', 
'cpuregs_reg[0][16] (floating root)', 'cpuregs_reg[0][17] (floating root)', 
'cpuregs_reg[0][18] (floating root)', 'cpuregs_reg[0][19] (floating root)', 
'cpuregs_reg[0][20] (floating root)', 'cpuregs_reg[0][21] (floating root)', 
'cpuregs_reg[0][22] (floating root)', 'cpuregs_reg[0][23] (floating root)', 
'cpuregs_reg[0][24] (floating root)', 'cpuregs_reg[0][25] (floating root)', 
'cpuregs_reg[0][26] (floating root)', 'cpuregs_reg[0][27] (floating root)', 
'cpuregs_reg[0][28] (floating root)', 'cpuregs_reg[0][29] (floating root)', 
'cpuregs_reg[0][30] (floating root)', 'cpuregs_reg[0][31] (floating root)', 
'decoded_imm_uj_reg[0] (floating root)', 'do_waitirq_reg (floating root)', 
'eoi_reg[0] (floating root)', 'eoi_reg[1] (floating root)', 
'eoi_reg[2] (floating root)', 'eoi_reg[3] (floating root)', 
'eoi_reg[4] (floating root)', 'eoi_reg[5] (floating root)', 
'eoi_reg[6] (floating root)', 'eoi_reg[7] (floating root)', 
'eoi_reg[8] (floating root)', 'eoi_reg[9] (floating root)', 
'eoi_reg[10] (floating root)', 'eoi_reg[11] (floating root)', 
'eoi_reg[12] (floating root)', 'eoi_reg[13] (floating root)', 
'eoi_reg[14] (floating root)', 'eoi_reg[15] (floating root)', 
'eoi_reg[16] (floating root)', 'eoi_reg[17] (floating root)', 
'eoi_reg[18] (floating root)', 'eoi_reg[19] (floating root)', 
'eoi_reg[20] (floating root)', 'eoi_reg[21] (floating root)', 
'eoi_reg[22] (floating root)', 'eoi_reg[23] (floating root)', 
'eoi_reg[24] (floating root)', 'eoi_reg[25] (floating root)', 
'eoi_reg[26] (floating root)', 'eoi_reg[27] (floating root)', 
'eoi_reg[28] (floating root)', 'eoi_reg[29] (floating root)', 
'eoi_reg[30] (floating root)', 'eoi_reg[31] (floating root)', 
'instr_getq_reg (floating root)', 'instr_maskirq_reg (floating root)', 
'instr_retirq_reg (floating root)', 'instr_setq_reg (floating root)', 
'instr_timer_reg (floating root)', 'instr_waitirq_reg (floating root)', 
'latched_compr_reg (floating root)', 'mem_addr_reg[0] (floating root)', 
'mem_addr_reg[1] (floating root)', 'pcpi_insn_reg[0] (floating root)', 
'pcpi_insn_reg[1] (floating root)', 'pcpi_insn_reg[2] (floating root)', 
'pcpi_insn_reg[3] (floating root)', 'pcpi_insn_reg[4] (floating root)', 
'pcpi_insn_reg[5] (floating root)', 'pcpi_insn_reg[6] (floating root)', 
'pcpi_insn_reg[7] (floating root)', 'pcpi_insn_reg[8] (floating root)', 
'pcpi_insn_reg[9] (floating root)', 'pcpi_insn_reg[10] (floating root)', 
'pcpi_insn_reg[11] (floating root)', 'pcpi_insn_reg[12] (floating root)', 
'pcpi_insn_reg[13] (floating root)', 'pcpi_insn_reg[14] (floating root)', 
'pcpi_insn_reg[15] (floating root)', 'pcpi_insn_reg[16] (floating root)', 
'pcpi_insn_reg[17] (floating root)', 'pcpi_insn_reg[18] (floating root)', 
'pcpi_insn_reg[19] (floating root)', 'pcpi_insn_reg[20] (floating root)', 
'pcpi_insn_reg[21] (floating root)', 'pcpi_insn_reg[22] (floating root)', 
'pcpi_insn_reg[23] (floating root)', 'pcpi_insn_reg[24] (floating root)', 
'pcpi_insn_reg[25] (floating root)', 'pcpi_insn_reg[26] (floating root)', 
'pcpi_insn_reg[27] (floating root)', 'pcpi_insn_reg[28] (floating root)', 
'pcpi_insn_reg[29] (floating root)', 'pcpi_insn_reg[30] (floating root)', 
'pcpi_insn_reg[31] (floating root)', 'pcpi_valid_reg (floating root)', 
'reg_next_pc_reg[0] (floating root)', 'reg_pc_reg[0] (floating root)', 
'trace_data_reg[0] (floating root)', 'trace_data_reg[1] (floating root)', 
'trace_data_reg[2] (floating root)', 'trace_data_reg[3] (floating root)', 
'trace_data_reg[4] (floating root)', 'trace_data_reg[5] (floating root)', 
'trace_data_reg[6] (floating root)', 'trace_data_reg[7] (floating root)', 
'trace_data_reg[8] (floating root)', 'trace_data_reg[9] (floating root)', 
'trace_data_reg[10] (floating root)', 'trace_data_reg[11] (floating root)', 
'trace_data_reg[12] (floating root)', 'trace_data_reg[13] (floating root)', 
'trace_data_reg[14] (floating root)', 'trace_data_reg[15] (floating root)', 
'trace_data_reg[16] (floating root)', 'trace_data_reg[17] (floating root)', 
'trace_data_reg[18] (floating root)', 'trace_data_reg[19] (floating root)', 
'trace_data_reg[20] (floating root)', 'trace_data_reg[21] (floating root)', 
'trace_data_reg[22] (floating root)', 'trace_data_reg[23] (floating root)', 
'trace_data_reg[24] (floating root)', 'trace_data_reg[25] (floating root)', 
'trace_data_reg[26] (floating root)', 'trace_data_reg[27] (floating root)', 
'trace_data_reg[28] (floating root)', 'trace_data_reg[29] (floating root)', 
'trace_data_reg[30] (floating root)', 'trace_data_reg[31] (floating root)', 
'trace_data_reg[32] (floating root)', 'trace_data_reg[33] (floating root)', 
'trace_data_reg[34] (floating root)', 'trace_data_reg[35] (floating root)', 
'trace_valid_reg (floating root)'.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) picorv32...
          Done structuring (delay-based) picorv32
          Structuring (delay-based) logic partition in picorv32...
          Done structuring (delay-based) logic partition in picorv32
        Mapping logic partition in picorv32...
          Structuring (delay-based) logic partition in picorv32...
          Done structuring (delay-based) logic partition in picorv32
        Mapping logic partition in picorv32...
          Structuring (delay-based) add_unsigned_760...
          Done structuring (delay-based) add_unsigned_760
        Mapping component add_unsigned_760...
          Structuring (delay-based) add_unsigned_12...
          Done structuring (delay-based) add_unsigned_12
        Mapping component add_unsigned_12...
          Structuring (delay-based) add_unsigned_12_763...
          Done structuring (delay-based) add_unsigned_12_763
        Mapping component add_unsigned_12_763...
          Structuring (delay-based) lt_signed...
          Done structuring (delay-based) lt_signed
        Mapping component lt_signed...
          Structuring (delay-based) lt_unsigned...
          Done structuring (delay-based) lt_unsigned
        Mapping component lt_unsigned...
          Structuring (delay-based) add_unsigned...
          Done structuring (delay-based) add_unsigned
        Mapping component add_unsigned...
          Structuring (delay-based) add_unsigned_758...
          Done structuring (delay-based) add_unsigned_758
        Mapping component add_unsigned_758...
          Structuring (delay-based) add_unsigned_761...
          Done structuring (delay-based) add_unsigned_761
        Mapping component add_unsigned_761...
          Structuring (delay-based) cb_part_3863...
          Done structuring (delay-based) cb_part_3863
        Mapping component cb_part_3863...
          Structuring (delay-based) add_unsigned_762...
          Done structuring (delay-based) add_unsigned_762
        Mapping component add_unsigned_762...
          Structuring (delay-based) add_unsigned_759...
          Done structuring (delay-based) add_unsigned_759
        Mapping component add_unsigned_759...
          Structuring (delay-based) add_unsigned_757...
          Done structuring (delay-based) add_unsigned_757
        Mapping component add_unsigned_757...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'default' target slack:   149 ps
Target path end-point (Pin: reg_next_pc_reg[31]/d)

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
        : Use 'report timing -lint' for more information.
          Pin                       Type          Fanout  Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock clk)               <<<  launch                                0 R 
cb_seqi
  latched_store_reg/clk                                                  
  latched_store_reg/q     (u)  unmapped_d_flop         4  20.0           
cb_seqi/g25405_in_1 
cb_parti26001/cb_seqi_g25405_in_1 
  g27843/in_1                                                            
  g27843/z                (u)  unmapped_nand2         65 325.0           
  g27485/in_0                                                            
  g27485/z                (u)  unmapped_complex2       1   5.0           
  g27320/in_1                                                            
  g27320/z                (u)  unmapped_nand2          7  35.0           
cb_parti26001/add_1538_32_A[0] 
add_1547_33/A[2] 
  g953/in_1                                                              
  g953/z                  (u)  unmapped_or2            2  10.0           
  g1450/in_1                                                             
  g1450/z                 (u)  unmapped_complex2       1   5.0           
  g1440/in_1                                                             
  g1440/z                 (u)  unmapped_nand2          3  15.0           
  g1436/in_1                                                             
  g1436/z                 (u)  unmapped_nand2          1   5.0           
  g1435/in_1                                                             
  g1435/z                 (u)  unmapped_nand2          3  15.0           
  g1434/in_1                                                             
  g1434/z                 (u)  unmapped_nand2          1   5.0           
  g1430/in_1                                                             
  g1430/z                 (u)  unmapped_nand2          3  15.0           
  g1429/in_1                                                             
  g1429/z                 (u)  unmapped_nand2          1   5.0           
  g1425/in_1                                                             
  g1425/z                 (u)  unmapped_nand2          3  15.0           
  g1421/in_1                                                             
  g1421/z                 (u)  unmapped_nand2          1   5.0           
  g1420/in_1                                                             
  g1420/z                 (u)  unmapped_nand2          3  15.0           
  g1416/in_1                                                             
  g1416/z                 (u)  unmapped_nand2          1   5.0           
  g1415/in_1                                                             
  g1415/z                 (u)  unmapped_nand2          3  15.0           
  g1414/in_1                                                             
  g1414/z                 (u)  unmapped_nand2          1   5.0           
  g1410/in_1                                                             
  g1410/z                 (u)  unmapped_nand2          3  15.0           
  g1409/in_1                                                             
  g1409/z                 (u)  unmapped_nand2          1   5.0           
  g1405/in_1                                                             
  g1405/z                 (u)  unmapped_nand2          3  15.0           
  g1401/in_1                                                             
  g1401/z                 (u)  unmapped_nand2          1   5.0           
  g1400/in_0                                                             
  g1400/z                 (u)  unmapped_nand2          3  15.0           
  g1399/in_1                                                             
  g1399/z                 (u)  unmapped_nand2          1   5.0           
  g1395/in_1                                                             
  g1395/z                 (u)  unmapped_nand2          3  15.0           
  g1391/in_1                                                             
  g1391/z                 (u)  unmapped_nand2          1   5.0           
  g1390/in_1                                                             
  g1390/z                 (u)  unmapped_nand2          3  15.0           
  g1389/in_1                                                             
  g1389/z                 (u)  unmapped_nand2          1   5.0           
  g1385/in_1                                                             
  g1385/z                 (u)  unmapped_nand2          3  15.0           
  g1381/in_1                                                             
  g1381/z                 (u)  unmapped_nand2          1   5.0           
  g1380/in_0                                                             
  g1380/z                 (u)  unmapped_nand2          3  15.0           
  g1379/in_1                                                             
  g1379/z                 (u)  unmapped_nand2          1   5.0           
  g1375/in_1                                                             
  g1375/z                 (u)  unmapped_nand2          3  15.0           
  g1374/in_1                                                             
  g1374/z                 (u)  unmapped_nand2          1   5.0           
  g1370/in_1                                                             
  g1370/z                 (u)  unmapped_nand2          3  15.0           
  g1366/in_1                                                             
  g1366/z                 (u)  unmapped_nand2          1   5.0           
  g1365/in_1                                                             
  g1365/z                 (u)  unmapped_nand2          3  15.0           
  g1361/in_1                                                             
  g1361/z                 (u)  unmapped_nand2          1   5.0           
  g1360/in_0                                                             
  g1360/z                 (u)  unmapped_nand2          3  15.0           
  g1356/in_1                                                             
  g1356/z                 (u)  unmapped_nand2          1   5.0           
  g1355/in_1                                                             
  g1355/z                 (u)  unmapped_nand2          3  15.0           
  g1354/in_1                                                             
  g1354/z                 (u)  unmapped_nand2          1   5.0           
  g1350/in_0                                                             
  g1350/z                 (u)  unmapped_nand2          3  15.0           
  g1349/in_1                                                             
  g1349/z                 (u)  unmapped_nand2          1   5.0           
  g1345/in_1                                                             
  g1345/z                 (u)  unmapped_nand2          3  15.0           
  g1344/in_1                                                             
  g1344/z                 (u)  unmapped_nand2          1   5.0           
  g1340/in_0                                                             
  g1340/z                 (u)  unmapped_nand2          3  15.0           
  g1339/in_1                                                             
  g1339/z                 (u)  unmapped_nand2          1   5.0           
  g1335/in_1                                                             
  g1335/z                 (u)  unmapped_nand2          3  15.0           
  g1331/in_1                                                             
  g1331/z                 (u)  unmapped_nand2          1   5.0           
  g1330/in_0                                                             
  g1330/z                 (u)  unmapped_nand2          3  15.0           
  g1329/in_1                                                             
  g1329/z                 (u)  unmapped_nand2          1   5.0           
  g1325/in_1                                                             
  g1325/z                 (u)  unmapped_nand2          3  15.0           
  g1321/in_1                                                             
  g1321/z                 (u)  unmapped_nand2          1   5.0           
  g1320/in_0                                                             
  g1320/z                 (u)  unmapped_nand2          3  15.0           
  g1316/in_1                                                             
  g1316/z                 (u)  unmapped_nand2          1   5.0           
  g1315/in_1                                                             
  g1315/z                 (u)  unmapped_nand2          3  15.0           
  g1314/in_1                                                             
  g1314/z                 (u)  unmapped_nand2          1   5.0           
  g1310/in_0                                                             
  g1310/z                 (u)  unmapped_nand2          3  15.0           
  g1306/in_1                                                             
  g1306/z                 (u)  unmapped_nand2          1   5.0           
  g1305/in_1                                                             
  g1305/z                 (u)  unmapped_nand2          3  15.0           
  g1304/in_1                                                             
  g1304/z                 (u)  unmapped_nand2          1   5.0           
  g1300/in_1                                                             
  g1300/z                 (u)  unmapped_nand2          2  10.0           
  g1298/in_0                                                             
  g1298/z                 (u)  unmapped_or2            1   5.0           
  g1299/in_1                                                             
  g1299/z                 (u)  unmapped_nand2          1   5.0           
add_1547_33/Z[31] 
cb_seqi/add_1547_33_Z[30] 
  g52060/in_1                                                            
  g52060/z                (u)  unmapped_complex2       1   5.0           
  g50695/in_0                                                            
  g50695/z                (u)  unmapped_complex2       1   5.0           
  reg_next_pc_reg[31]/d   <<<  unmapped_d_flop                           
  reg_next_pc_reg[31]/clk      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                            5000 R 
-------------------------------------------------------------------------
Start-point  : cb_seqi/latched_store_reg/clk
End-point    : cb_seqi/reg_next_pc_reg[31]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1912ps.
 
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) add_unsigned_762...
          Done restructuring (delay-based) add_unsigned_762
        Optimizing component add_unsigned_762...
        Early Area Reclamation for add_unsigned_762 'very_fast' (slack=221, area=182)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Pre-mapped Exploration for add_unsigned_762 'slow' (slack=214, area=140)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned_759...
          Done restructuring (delay-based) add_unsigned_759
        Optimizing component add_unsigned_759...
        Early Area Reclamation for add_unsigned_759 'very_fast' (slack=1310, area=76)...
          Restructuring (delay-based) add_unsigned_3875...
          Done restructuring (delay-based) add_unsigned_3875
        Optimizing component add_unsigned_3875...
          Restructuring (delay-based) add_unsigned_3879...
          Done restructuring (delay-based) add_unsigned_3879
        Optimizing component add_unsigned_3879...
          Restructuring (delay-based) add_unsigned_757...
          Done restructuring (delay-based) add_unsigned_757
        Optimizing component add_unsigned_757...
        Early Area Reclamation for add_unsigned_757 'very_fast' (slack=1406, area=76)...
          Restructuring (delay-based) add_unsigned_3883...
          Done restructuring (delay-based) add_unsigned_3883
        Optimizing component add_unsigned_3883...
          Restructuring (delay-based) add_unsigned_3887...
          Done restructuring (delay-based) add_unsigned_3887
        Optimizing component add_unsigned_3887...
          Restructuring (delay-based) cb_part_3863...
          Done restructuring (delay-based) cb_part_3863
        Optimizing component cb_part_3863...
          Restructuring (delay-based) add_unsigned_758...
          Done restructuring (delay-based) add_unsigned_758
        Optimizing component add_unsigned_758...
        Early Area Reclamation for add_unsigned_758 'very_fast' (slack=208, area=185)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Pre-mapped Exploration for add_unsigned_758 'slow' (slack=180, area=145)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned_761...
          Done restructuring (delay-based) add_unsigned_761
        Optimizing component add_unsigned_761...
        Early Area Reclamation for add_unsigned_761 'very_fast' (slack=226, area=187)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Pre-mapped Exploration for add_unsigned_761 'slow' (slack=195, area=145)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned_12...
          Done restructuring (delay-based) add_unsigned_12
        Optimizing component add_unsigned_12...
        Early Area Reclamation for add_unsigned_12 'very_fast' (slack=1050, area=175)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned_12_763...
          Done restructuring (delay-based) add_unsigned_12_763
        Optimizing component add_unsigned_12_763...
        Early Area Reclamation for add_unsigned_12_763 'very_fast' (slack=227, area=172)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned_760...
          Done restructuring (delay-based) add_unsigned_760
        Optimizing component add_unsigned_760...
        Early Area Reclamation for add_unsigned_760 'very_fast' (slack=219, area=178)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Pre-mapped Exploration for add_unsigned_760 'slow' (slack=212, area=139)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
        Early Area Reclamation for lt_unsigned 'very_fast' (slack=2039, area=106)...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_signed...
          Done restructuring (delay-based) lt_signed
        Optimizing component lt_signed...
        Early Area Reclamation for lt_signed 'very_fast' (slack=2024, area=106)...
          Restructuring (delay-based) lt_signed...
          Done restructuring (delay-based) lt_signed
        Optimizing component lt_signed...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Early Area Reclamation for add_unsigned 'very_fast' (slack=173, area=92)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) logic partition in picorv32...
          Done restructuring (delay-based) logic partition in picorv32
        Optimizing logic partition in picorv32...
          Restructuring (delay-based) logic partition in picorv32...
          Done restructuring (delay-based) logic partition in picorv32
        Optimizing logic partition in picorv32...

Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
        Pin                 Type      Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock clk)                launch                                  0 R 
cb_seqi
  reg_op1_reg[0]/CK                                  0             0 R 
  reg_op1_reg[0]/Q         DFF_X1         12 11.4  135  +207     207 R 
cb_seqi/pcpi_rs1[0] 
lt_1221_22/A[0] 
  g969/A                                                  +0     207   
  g969/ZN                  INV_X2          1  1.4   29   +17     224 F 
  g916/A1                                                 +0     224   
  g916/ZN                  NAND2_X2        2  2.4   24   +39     264 R 
  g914/A1                                                 +0     264   
  g914/ZN                  OR2_X1          1  1.6   26   +52     316 R 
  g913/A1                                                 +0     316   
  g913/ZN                  AOI22_X2        1  1.4   19   +24     340 F 
  g912/A1                                                 +0     340   
  g912/ZN                  OAI22_X2        1  1.6   48   +43     383 R 
  g911/A1                                                 +0     383   
  g911/ZN                  AOI22_X2        1  1.3   35   +27     410 F 
  g910/A                                                  +0     410   
  g910/ZN                  AOI21_X2        2  3.3   49   +83     493 R 
  g909/A1                                                 +0     493   
  g909/ZN                  NOR3_X2         1  1.4   38   +25     518 F 
  g907/B1                                                 +0     518   
  g907/ZN                  OAI21_X2        1  1.3   29   +49     566 R 
  g906/A                                                  +0     566   
  g906/ZN                  OAI21_X2        1  0.7   40   +27     594 F 
  g905/A                                                  +0     594   
  g905/ZN                  OAI21_X1        1  1.3   45   +68     661 R 
  g904/A                                                  +0     661   
  g904/ZN                  OAI21_X2        1  0.7   34   +30     692 F 
  g903/A                                                  +0     692   
  g903/ZN                  OAI21_X1        1  0.8   38   +58     750 R 
  g902/A                                                  +0     750   
  g902/ZN                  OAI21_X1        1  0.7   38   +38     788 F 
  g901/A                                                  +0     788   
  g901/ZN                  OAI21_X1        1  0.8   38   +61     849 R 
  g900/A                                                  +0     849   
  g900/ZN                  OAI21_X1        1  0.7   44   +38     887 F 
  g899/A                                                  +0     887   
  g899/ZN                  OAI21_X1        1  0.8   39   +64     951 R 
  g898/A                                                  +0     951   
  g898/ZN                  OAI21_X1        1  0.7   38   +38     990 F 
  g897/A                                                  +0     990   
  g897/ZN                  OAI21_X1        1  0.8   38   +61    1050 R 
  g896/A                                                  +0    1050   
  g896/ZN                  OAI21_X1        1  0.7   40   +38    1088 F 
  g895/A                                                  +0    1088   
  g895/ZN                  OAI21_X1        1  0.8   38   +62    1150 R 
  g894/A                                                  +0    1150   
  g894/ZN                  OAI21_X1        1  0.7   44   +38    1189 F 
  g893/A                                                  +0    1189   
  g893/ZN                  OAI21_X1        1  0.8   39   +64    1253 R 
  g892/A                                                  +0    1253   
  g892/ZN                  OAI21_X1        1  0.7   38   +38    1291 F 
  g891/A                                                  +0    1291   
  g891/ZN                  OAI21_X1        1  0.8   38   +61    1352 R 
  g890/A                                                  +0    1352   
  g890/ZN                  OAI21_X1        1  0.7   41   +38    1390 F 
  g889/A                                                  +0    1390   
  g889/ZN                  OAI21_X1        1  0.8   38   +62    1453 R 
  g888/A                                                  +0    1453   
  g888/ZN                  OAI21_X1        1  0.7   45   +38    1491 F 
  g887/A                                                  +0    1491   
  g887/ZN                  OAI21_X1        1  0.8   39   +65    1556 R 
  g886/A                                                  +0    1556   
  g886/ZN                  OAI21_X1        1  0.7   46   +38    1594 F 
  g885/A                                                  +0    1594   
  g885/ZN                  OAI21_X1        1  0.8   39   +65    1659 R 
  g884/A                                                  +0    1659   
  g884/ZN                  OAI21_X1        1  0.7   39   +38    1697 F 
  g883/A                                                  +0    1697   
  g883/ZN                  OAI21_X1        1  0.8   38   +61    1759 R 
  g882/A                                                  +0    1759   
  g882/ZN                  OAI21_X1        2  1.6   51   +45    1804 F 
  g880/B1                                                 +0    1804   
  g880/ZN                  AOI21_X1        1  0.8   43   +63    1867 R 
  g879/A                                                  +0    1867   
  g879/ZN                  AOI21_X1        1  0.7   29   +38    1905 F 
  g878/A                                                  +0    1905   
  g878/ZN                  AOI21_X1        1  0.8   43   +78    1983 R 
  g877/A                                                  +0    1983   
  g877/ZN                  AOI21_X1        1  0.7   30   +38    2021 F 
  g876/A                                                  +0    2021   
  g876/ZN                  AOI21_X1        1  0.8   44   +78    2100 R 
  g875/A                                                  +0    2100   
  g875/ZN                  AOI21_X1        1  0.7   34   +38    2138 F 
  g874/A                                                  +0    2138   
  g874/ZN                  AOI21_X1        1  0.8   43   +80    2218 R 
  g873/A                                                  +0    2218   
  g873/ZN                  AOI21_X1        1  0.7   30   +38    2256 F 
  g872/A                                                  +0    2256   
  g872/ZN                  AOI21_X1        1  0.8   43   +78    2335 R 
  g871/A                                                  +0    2335   
  g871/ZN                  AOI21_X1        1  0.7   31   +38    2373 F 
  g870/A                                                  +0    2373   
  g870/ZN                  AOI21_X1        1  0.8   44   +79    2452 R 
  g869/A                                                  +0    2452   
  g869/ZN                  AOI21_X1        1  0.7   33   +38    2490 F 
  g868/A                                                  +0    2490   
  g868/ZN                  AOI21_X1        1  0.8   43   +80    2570 R 
  g867/A                                                  +0    2570   
  g867/ZN                  AOI21_X1        1  0.7   29   +38    2608 F 
  g866/A                                                  +0    2608   
  g866/ZN                  AOI21_X1        1  0.8   43   +78    2686 R 
  g865/A                                                  +0    2686   
  g865/ZN                  AOI21_X1        1  0.7   30   +38    2724 F 
  g864/A                                                  +0    2724   
  g864/ZN                  AOI21_X1        1  0.8   44   +78    2803 R 
  g863/A                                                  +0    2803   
  g863/ZN                  AOI21_X1        1  0.7   33   +38    2841 F 
  g862/A                                                  +0    2841   
  g862/ZN                  AOI21_X1        1  0.8   43   +80    2921 R 
  g861/A                                                  +0    2921   
  g861/ZN                  AOI21_X1        1  0.7   29   +38    2960 F 
  g860/A                                                  +0    2960   
  g860/ZN                  AOI21_X1        1  0.8   43   +78    3037 R 
  g859/A                                                  +0    3037   
  g859/ZN                  AOI21_X1        1  0.7   30   +38    3076 F 
  g858/A                                                  +0    3076   
  g858/ZN                  OAI21_X1        1  0.8   37   +57    3132 R 
  g857/A                                                  +0    3132   
  g857/ZN                  OAI21_X1        1  0.7   45   +38    3170 F 
  g856/A                                                  +0    3170   
  g856/ZN                  OAI21_X1        1  0.8   39   +65    3235 R 
  g855/A                                                  +0    3235   
  g855/ZN                  OAI21_X1        2  1.9   40   +47    3282 F 
lt_1221_22/Z 
cb_seqi/lt_1221_22_Z 
  g90105/A1                                               +0    3282   
  g90105/ZN                AOI22_X1        1  0.8   49   +66    3349 R 
  g88058/A2                                               +0    3349   
  g88058/ZN                AND2_X1         3  2.8   39   +77    3426 R 
  g88022/A1                                               +0    3426   
  g88022/ZN                NOR2_X1         3  2.3   22   +37    3463 F 
  g86605/A                                                +0    3463   
  g86605/ZN                AOI211_X1       1  1.2   65  +112    3575 R 
  g86604/A                                                +0    3575   
  g86604/ZN                INV_X2          1  1.0   16   +15    3591 F 
  mem_do_rinst_reg/D  <<<  DFF_X2                         +0    3591   
  mem_do_rinst_reg/CK      setup                     0   +45    3636 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                capture                              5000 R 
-----------------------------------------------------------------------
Timing slack :    1364ps 
Start-point  : cb_seqi/reg_op1_reg[0]/CK
End-point    : cb_seqi/mem_do_rinst_reg/D

 
 
Global mapping status
=====================
                         Worst  
                 Total    Neg       Switching  
Operation         Area   Slack        Power  
-------------------------------------------------------------------------------
 global_map      41458       0     2270847 
 
Global incremental target info
==============================
Cost Group 'default' target slack:    99 ps
Target path end-point (Pin: mem_do_rinst_reg/D (DFF_X2/D))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
        Pin                 Type      Fanout Load Arrival   
                                             (fF)   (ps)    
------------------------------------------------------------
(clock clk)           <<<  launch                       0 R 
cb_seqi
  reg_op1_reg[0]/CK                                         
  reg_op1_reg[0]/Q         DFF_X1         12 11.4           
cb_seqi/pcpi_rs1[0] 
lt_1221_22/A[0] 
  g969/A                                                    
  g969/ZN                  INV_X2          1  1.4           
  g916/A1                                                   
  g916/ZN                  NAND2_X2        2  2.4           
  g914/A1                                                   
  g914/ZN                  OR2_X1          1  1.6           
  g913/A1                                                   
  g913/ZN                  AOI22_X2        1  1.4           
  g912/A1                                                   
  g912/ZN                  OAI22_X2        1  1.6           
  g911/A1                                                   
  g911/ZN                  AOI22_X2        1  1.3           
  g910/A                                                    
  g910/ZN                  AOI21_X2        2  3.3           
  g909/A1                                                   
  g909/ZN                  NOR3_X2         1  1.4           
  g907/B1                                                   
  g907/ZN                  OAI21_X2        1  1.3           
  g906/A                                                    
  g906/ZN                  OAI21_X2        1  0.7           
  g905/A                                                    
  g905/ZN                  OAI21_X1        1  1.3           
  g904/A                                                    
  g904/ZN                  OAI21_X2        1  0.7           
  g903/A                                                    
  g903/ZN                  OAI21_X1        1  0.8           
  g902/A                                                    
  g902/ZN                  OAI21_X1        1  0.7           
  g901/A                                                    
  g901/ZN                  OAI21_X1        1  0.8           
  g900/A                                                    
  g900/ZN                  OAI21_X1        1  0.7           
  g899/A                                                    
  g899/ZN                  OAI21_X1        1  0.8           
  g898/A                                                    
  g898/ZN                  OAI21_X1        1  0.7           
  g897/A                                                    
  g897/ZN                  OAI21_X1        1  0.8           
  g896/A                                                    
  g896/ZN                  OAI21_X1        1  0.7           
  g895/A                                                    
  g895/ZN                  OAI21_X1        1  0.8           
  g894/A                                                    
  g894/ZN                  OAI21_X1        1  0.7           
  g893/A                                                    
  g893/ZN                  OAI21_X1        1  0.8           
  g892/A                                                    
  g892/ZN                  OAI21_X1        1  0.7           
  g891/A                                                    
  g891/ZN                  OAI21_X1        1  0.8           
  g890/A                                                    
  g890/ZN                  OAI21_X1        1  0.7           
  g889/A                                                    
  g889/ZN                  OAI21_X1        1  0.8           
  g888/A                                                    
  g888/ZN                  OAI21_X1        1  0.7           
  g887/A                                                    
  g887/ZN                  OAI21_X1        1  0.8           
  g886/A                                                    
  g886/ZN                  OAI21_X1        1  0.7           
  g885/A                                                    
  g885/ZN                  OAI21_X1        1  0.8           
  g884/A                                                    
  g884/ZN                  OAI21_X1        1  0.7           
  g883/A                                                    
  g883/ZN                  OAI21_X1        1  0.8           
  g882/A                                                    
  g882/ZN                  OAI21_X1        2  1.6           
  g880/B1                                                   
  g880/ZN                  AOI21_X1        1  0.8           
  g879/A                                                    
  g879/ZN                  AOI21_X1        1  0.7           
  g878/A                                                    
  g878/ZN                  AOI21_X1        1  0.8           
  g877/A                                                    
  g877/ZN                  AOI21_X1        1  0.7           
  g876/A                                                    
  g876/ZN                  AOI21_X1        1  0.8           
  g875/A                                                    
  g875/ZN                  AOI21_X1        1  0.7           
  g874/A                                                    
  g874/ZN                  AOI21_X1        1  0.8           
  g873/A                                                    
  g873/ZN                  AOI21_X1        1  0.7           
  g872/A                                                    
  g872/ZN                  AOI21_X1        1  0.8           
  g871/A                                                    
  g871/ZN                  AOI21_X1        1  0.7           
  g870/A                                                    
  g870/ZN                  AOI21_X1        1  0.8           
  g869/A                                                    
  g869/ZN                  AOI21_X1        1  0.7           
  g868/A                                                    
  g868/ZN                  AOI21_X1        1  0.8           
  g867/A                                                    
  g867/ZN                  AOI21_X1        1  0.7           
  g866/A                                                    
  g866/ZN                  AOI21_X1        1  0.8           
  g865/A                                                    
  g865/ZN                  AOI21_X1        1  0.7           
  g864/A                                                    
  g864/ZN                  AOI21_X1        1  0.8           
  g863/A                                                    
  g863/ZN                  AOI21_X1        1  0.7           
  g862/A                                                    
  g862/ZN                  AOI21_X1        1  0.8           
  g861/A                                                    
  g861/ZN                  AOI21_X1        1  0.7           
  g860/A                                                    
  g860/ZN                  AOI21_X1        1  0.8           
  g859/A                                                    
  g859/ZN                  AOI21_X1        1  0.7           
  g858/A                                                    
  g858/ZN                  OAI21_X1        1  0.8           
  g857/A                                                    
  g857/ZN                  OAI21_X1        1  0.7           
  g856/A                                                    
  g856/ZN                  OAI21_X1        1  0.8           
  g855/A                                                    
  g855/ZN                  OAI21_X1        2  1.9           
lt_1221_22/Z 
cb_seqi/lt_1221_22_Z 
  g90105/A1                                                 
  g90105/ZN                AOI22_X1        1  0.8           
  g88058/A2                                                 
  g88058/ZN                AND2_X1         3  2.8           
  g88022/A1                                                 
  g88022/ZN                NOR2_X1         3  2.3           
  g86605/A                                                  
  g86605/ZN                AOI211_X1       1  1.2           
  g86604/A                                                  
  g86604/ZN                INV_X2          1  1.0           
  mem_do_rinst_reg/D  <<<  DFF_X2                           
  mem_do_rinst_reg/CK      setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                capture                   5000 R 
------------------------------------------------------------
Start-point  : cb_seqi/reg_op1_reg[0]/CK
End-point    : cb_seqi/mem_do_rinst_reg/D

The global mapper estimates a slack for this path of 959ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
        Pin                 Type      Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock clk)                launch                                  0 R 
cb_seqi
  reg_op1_reg[0]/CK                                  0             0 R 
  reg_op1_reg[0]/Q         DFF_X1         19 18.5  215  +291     291 R 
cb_seqi/pcpi_rs1[0] 
lt_1221_22/A[0] 
  g969/A                                                  +0     291   
  g969/ZN                  INV_X2          1  1.4   41   +12     303 F 
  g916/A1                                                 +0     303   
  g916/ZN                  NAND2_X2        2  2.4   25   +45     348 R 
  g914/A1                                                 +0     348   
  g914/ZN                  OR2_X1          1  1.6   26   +53     400 R 
  g913/A1                                                 +0     400   
  g913/ZN                  AOI22_X2        1  1.4   19   +24     424 F 
  g912/A1                                                 +0     424   
  g912/ZN                  OAI22_X2        1  1.6   50   +43     467 R 
  g911/A1                                                 +0     467   
  g911/ZN                  AOI22_X2        1  1.3   43   +27     494 F 
  g910/A                                                  +0     494   
  g910/ZN                  AOI21_X2        2  3.3   50   +86     580 R 
  g909/A1                                                 +0     580   
  g909/ZN                  NOR3_X2         1  1.4   46   +25     605 F 
  g907/B1                                                 +0     605   
  g907/ZN                  OAI21_X2        1  1.3   31   +52     657 R 
  g906/A                                                  +0     657   
  g906/ZN                  OAI21_X2        1  0.7   43   +28     685 F 
  g905/A                                                  +0     685   
  g905/ZN                  OAI21_X1        1  1.3   46   +69     754 R 
  g904/A                                                  +0     754   
  g904/ZN                  OAI21_X2        1  0.7   42   +31     785 F 
  g903/A                                                  +0     785   
  g903/ZN                  OAI21_X1        1  0.8   38   +63     848 R 
  g902/A                                                  +0     848   
  g902/ZN                  OAI21_X1        1  0.7   49   +38     886 F 
  g901/A                                                  +0     886   
  g901/ZN                  OAI21_X1        1  0.8   40   +67     952 R 
  g900/A                                                  +0     952   
  g900/ZN                  OAI21_X1        1  0.7   51   +38     991 F 
  g899/A                                                  +0     991   
  g899/ZN                  OAI21_X1        1  0.8   40   +68    1059 R 
  g898/A                                                  +0    1059   
  g898/ZN                  OAI21_X1        1  0.7   50   +38    1097 F 
  g897/A                                                  +0    1097   
  g897/ZN                  OAI21_X1        1  0.8   40   +68    1165 R 
  g896/A                                                  +0    1165   
  g896/ZN                  OAI21_X1        1  0.7   50   +38    1203 F 
  g895/A                                                  +0    1203   
  g895/ZN                  OAI21_X1        1  0.8   40   +68    1271 R 
  g894/A                                                  +0    1271   
  g894/ZN                  OAI21_X1        1  0.7   53   +38    1309 F 
  g893/A                                                  +0    1309   
  g893/ZN                  OAI21_X1        1  0.8   40   +69    1378 R 
  g892/A                                                  +0    1378   
  g892/ZN                  OAI21_X1        1  0.7   50   +39    1417 F 
  g891/A                                                  +0    1417   
  g891/ZN                  OAI21_X1        1  0.8   40   +68    1484 R 
  g890/A                                                  +0    1484   
  g890/ZN                  OAI21_X1        1  0.7   53   +38    1523 F 
  g889/A                                                  +0    1523   
  g889/ZN                  OAI21_X1        1  0.8   40   +69    1592 R 
  g888/A                                                  +0    1592   
  g888/ZN                  OAI21_X1        1  0.7   54   +39    1630 F 
  g887/A                                                  +0    1630   
  g887/ZN                  OAI21_X1        1  0.8   40   +69    1700 R 
  g886/A                                                  +0    1700   
  g886/ZN                  OAI21_X1        1  0.7   54   +39    1738 F 
  g885/A                                                  +0    1738   
  g885/ZN                  OAI21_X1        1  0.8   40   +69    1808 R 
  g884/A                                                  +0    1808   
  g884/ZN                  OAI21_X1        1  0.7   53   +39    1846 F 
  g883/A                                                  +0    1846   
  g883/ZN                  OAI21_X1        1  0.8   40   +69    1915 R 
  g882/A                                                  +0    1915   
  g882/ZN                  OAI21_X1        2  1.6   58   +46    1961 F 
  g880/B1                                                 +0    1961   
  g880/ZN                  AOI21_X1        1  0.8   44   +67    2027 R 
  g879/A                                                  +0    2027   
  g879/ZN                  AOI21_X1        1  0.7   40   +38    2066 F 
  g878/A                                                  +0    2066   
  g878/ZN                  AOI21_X1        1  0.8   44   +82    2148 R 
  g877/A                                                  +0    2148   
  g877/ZN                  AOI21_X1        1  0.7   40   +38    2187 F 
  g876/A                                                  +0    2187   
  g876/ZN                  AOI21_X1        1  0.8   44   +83    2269 R 
  g875/A                                                  +0    2269   
  g875/ZN                  AOI21_X1        1  0.7   39   +38    2308 F 
  g874/A                                                  +0    2308   
  g874/ZN                  AOI21_X1        1  0.8   44   +82    2390 R 
  g873/A                                                  +0    2390   
  g873/ZN                  AOI21_X1        1  0.7   39   +38    2429 F 
  g872/A                                                  +0    2429   
  g872/ZN                  AOI21_X1        1  0.8   44   +82    2511 R 
  g871/A                                                  +0    2511   
  g871/ZN                  AOI21_X1        1  0.7   38   +38    2549 F 
  g870/A                                                  +0    2549   
  g870/ZN                  AOI21_X1        1  0.8   44   +82    2631 R 
  g869/A                                                  +0    2631   
  g869/ZN                  AOI21_X1        1  0.7   37   +38    2670 F 
  g868/A                                                  +0    2670   
  g868/ZN                  AOI21_X1        1  0.8   43   +81    2751 R 
  g867/A                                                  +0    2751   
  g867/ZN                  AOI21_X1        1  0.7   37   +38    2789 F 
  g866/A                                                  +0    2789   
  g866/ZN                  AOI21_X1        1  0.8   44   +81    2871 R 
  g865/A                                                  +0    2871   
  g865/ZN                  AOI21_X1        1  0.7   39   +38    2909 F 
  g864/A                                                  +0    2909   
  g864/ZN                  AOI21_X1        1  0.8   44   +82    2992 R 
  g863/A                                                  +0    2992   
  g863/ZN                  AOI21_X1        1  0.7   38   +38    3030 F 
  g862/A                                                  +0    3030   
  g862/ZN                  AOI21_X1        1  0.8   44   +82    3112 R 
  g861/A                                                  +0    3112   
  g861/ZN                  AOI21_X1        1  0.7   37   +38    3150 F 
  g860/A                                                  +0    3150   
  g860/ZN                  AOI21_X1        1  0.8   44   +81    3232 R 
  g859/A                                                  +0    3232   
  g859/ZN                  AOI21_X1        1  0.7   36   +38    3270 F 
  g858/A                                                  +0    3270   
  g858/ZN                  OAI21_X1        1  0.8   38   +60    3330 R 
  g857/A                                                  +0    3330   
  g857/ZN                  OAI21_X1        1  0.7   50   +38    3368 F 
  g856/A                                                  +0    3368   
  g856/ZN                  OAI21_X1        1  0.8   40   +67    3435 R 
  g855/A                                                  +0    3435   
  g855/ZN                  OAI21_X1        2  1.9   47   +48    3483 F 
lt_1221_22/Z 
cb_seqi/lt_1221_22_Z 
  g90105/A1                                               +0    3483   
  g90105/ZN                AOI22_X1        1  0.8   49   +70    3553 R 
  g88058/A2                                               +0    3553   
  g88058/ZN                AND2_X1         3  2.8   39   +77    3630 R 
  g88022/A1                                               +0    3630   
  g88022/ZN                NOR2_X1         3  2.3   22   +37    3667 F 
  g86605/A                                                +0    3667   
  g86605/ZN                AOI211_X1       1  1.2   65  +112    3780 R 
  g86604/A                                                +0    3780   
  g86604/ZN                INV_X2          1  1.0   16   +15    3795 F 
  mem_do_rinst_reg/D  <<<  DFF_X2                         +0    3795   
  mem_do_rinst_reg/CK      setup                     0   +45    3840 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                capture                              5000 R 
-----------------------------------------------------------------------
Timing slack :    1160ps 
Start-point  : cb_seqi/reg_op1_reg[0]/CK
End-point    : cb_seqi/mem_do_rinst_reg/D

 
 
Global incremental optimization status
======================================
                         Worst  
                 Total    Neg       Switching  
Operation         Area   Slack        Power  
-------------------------------------------------------------------------------
 global_inc      40434       0     2261203 
                         Worst  - - DRC Totals - - 
                 Total    Neg       Max       Max     Switching  
Operation         Area   Slack     Trans      Cap       Power  
-------------------------------------------------------------------------------
 simp_cc_in      40432       0         0        0    2261196 
 
Incremental optimization status
===============================
                         Worst  - - DRC Totals - - 
                 Total    Neg       Max       Max     Switching  
Operation         Area   Slack     Trans      Cap       Power  
-------------------------------------------------------------------------------
 init_delay      40432       0         0        0    2261196 
 init_drc        40432       0         0        0    2261196 
 init_power      40432       0         0        0    2261196 
 p_rem_buf       40410       0         0        0    2260957 
 p_rem_inv       40402       0         0        0    2260922 
 glob_power      40401       0         0        0    2253941 
 power_down      40401       0         0        0    2249512 
 
Incremental optimization status
===============================
                         Worst  - - DRC Totals - - 
                 Total    Neg       Max       Max     Switching  
Operation         Area   Slack     Trans      Cap       Power  
-------------------------------------------------------------------------------
 init_delay      40401       0         0        0    2249512 
 init_drc        40401       0         0        0    2249512 
 init_power      40401       0         0        0    2249512 
 glob_power      40401       0         0        0    2249512 
 
Incremental optimization status
===============================
                         Worst  - - DRC Totals - - 
                 Total    Neg       Max       Max     Switching  
Operation         Area   Slack     Trans      Cap       Power  
-------------------------------------------------------------------------------
 init_delay      40401       0         0        0    2249512 
 init_drc        40401       0         0        0    2249512 
 init_power      40401       0         0        0    2249512 

  Done mapping picorv32
  Synthesis succeeded.
Runtime & Memory after incremental synthesis
===========================================
The RUNTIME after INCREMENTAL is 154 secs
and the MEMORY_USAGE after INCREMENTAL is 221.36 MB
===========================================
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'picorv32'

No empty modules in design 'picorv32'

 Unloaded Pin(s), Port(s)
 -------------------------
No unloaded sequential element in 'picorv32'

design 'picorv32' has the following unloaded port(s)
/designs/picorv32/ports_in/irq[0]
/designs/picorv32/ports_in/irq[10]
/designs/picorv32/ports_in/irq[11]
/designs/picorv32/ports_in/irq[12]
/designs/picorv32/ports_in/irq[13]
/designs/picorv32/ports_in/irq[14]
/designs/picorv32/ports_in/irq[15]
/designs/picorv32/ports_in/irq[16]
/designs/picorv32/ports_in/irq[17]
/designs/picorv32/ports_in/irq[18]
/designs/picorv32/ports_in/irq[19]
/designs/picorv32/ports_in/irq[1]
/designs/picorv32/ports_in/irq[20]
/designs/picorv32/ports_in/irq[21]
/designs/picorv32/ports_in/irq[22]
/designs/picorv32/ports_in/irq[23]
/designs/picorv32/ports_in/irq[24]
/designs/picorv32/ports_in/irq[25]
/designs/picorv32/ports_in/irq[26]
/designs/picorv32/ports_in/irq[27]
/designs/picorv32/ports_in/irq[28]
/designs/picorv32/ports_in/irq[29]
/designs/picorv32/ports_in/irq[2]
/designs/picorv32/ports_in/irq[30]
/designs/picorv32/ports_in/irq[31]
/designs/picorv32/ports_in/irq[3]
/designs/picorv32/ports_in/irq[4]
/designs/picorv32/ports_in/irq[5]
/designs/picorv32/ports_in/irq[6]
/designs/picorv32/ports_in/irq[7]
/designs/picorv32/ports_in/irq[8]
/designs/picorv32/ports_in/irq[9]
/designs/picorv32/ports_in/pcpi_rd[0]
/designs/picorv32/ports_in/pcpi_rd[10]
/designs/picorv32/ports_in/pcpi_rd[11]
/designs/picorv32/ports_in/pcpi_rd[12]
/designs/picorv32/ports_in/pcpi_rd[13]
/designs/picorv32/ports_in/pcpi_rd[14]
/designs/picorv32/ports_in/pcpi_rd[15]
/designs/picorv32/ports_in/pcpi_rd[16]
/designs/picorv32/ports_in/pcpi_rd[17]
/designs/picorv32/ports_in/pcpi_rd[18]
/designs/picorv32/ports_in/pcpi_rd[19]
/designs/picorv32/ports_in/pcpi_rd[1]
/designs/picorv32/ports_in/pcpi_rd[20]
/designs/picorv32/ports_in/pcpi_rd[21]
/designs/picorv32/ports_in/pcpi_rd[22]
/designs/picorv32/ports_in/pcpi_rd[23]
/designs/picorv32/ports_in/pcpi_rd[24]
/designs/picorv32/ports_in/pcpi_rd[25]
/designs/picorv32/ports_in/pcpi_rd[26]
/designs/picorv32/ports_in/pcpi_rd[27]
/designs/picorv32/ports_in/pcpi_rd[28]
/designs/picorv32/ports_in/pcpi_rd[29]
/designs/picorv32/ports_in/pcpi_rd[2]
/designs/picorv32/ports_in/pcpi_rd[30]
/designs/picorv32/ports_in/pcpi_rd[31]
/designs/picorv32/ports_in/pcpi_rd[3]
/designs/picorv32/ports_in/pcpi_rd[4]
/designs/picorv32/ports_in/pcpi_rd[5]
/designs/picorv32/ports_in/pcpi_rd[6]
/designs/picorv32/ports_in/pcpi_rd[7]
/designs/picorv32/ports_in/pcpi_rd[8]
/designs/picorv32/ports_in/pcpi_rd[9]
/designs/picorv32/ports_in/pcpi_ready
/designs/picorv32/ports_in/pcpi_wait
/designs/picorv32/ports_in/pcpi_wr
Total number of unloaded ports in design 'picorv32' : 67

 Assigns
 ------- 
Encountered an assign statement at port '/designs/picorv32/ports_out/mem_addr[1]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/mem_addr[0]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/mem_la_addr[1]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/mem_la_addr[0]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/mem_la_wdata[7]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/mem_la_wdata[6]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/mem_la_wdata[5]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/mem_la_wdata[4]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/mem_la_wdata[3]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/mem_la_wdata[2]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/mem_la_wdata[1]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/mem_la_wdata[0]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_valid' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[31]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[30]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[29]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[28]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[27]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[26]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[25]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[24]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[23]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[22]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[21]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[20]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[19]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[18]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[17]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[16]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[15]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[14]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[13]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[12]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[11]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[10]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[9]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[8]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[7]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[6]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[5]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[4]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[3]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[2]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[1]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_insn[0]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_rs2[7]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_rs2[6]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_rs2[5]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_rs2[4]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_rs2[3]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_rs2[2]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_rs2[1]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/pcpi_rs2[0]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[31]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[30]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[29]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[28]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[27]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[26]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[25]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[24]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[23]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[22]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[21]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[20]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[19]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[18]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[17]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[16]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[15]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[14]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[13]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[12]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[11]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[10]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[9]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[8]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[7]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[6]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[5]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[4]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[3]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[2]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[1]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/eoi[0]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_valid' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[35]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[34]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[33]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[32]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[31]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[30]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[29]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[28]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[27]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[26]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[25]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[24]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[23]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[22]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[21]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[20]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[19]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[18]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[17]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[16]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[15]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[14]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[13]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[12]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[11]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[10]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[9]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[8]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[7]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[6]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[5]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[4]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[3]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[2]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[1]' in design picorv32
Encountered an assign statement at port '/designs/picorv32/ports_out/trace_data[0]' in design picorv32
Encountered an assign statement at subport '/designs/picorv32/instances_hier/add_1542_34/subports_out/Z[0]' in subdesign add_unsigned_12
Encountered an assign statement at subport '/designs/picorv32/instances_hier/add_1405_40/subports_out/Z[0]' in subdesign add_unsigned_12_763
Encountered an assign statement at subport '/designs/picorv32/instances_hier/add_1538_32/subports_out/Z[2]' in subdesign add_unsigned_757
Encountered an assign statement at subport '/designs/picorv32/instances_hier/add_1538_32/subports_out/Z[1]' in subdesign add_unsigned_757
Encountered an assign statement at subport '/designs/picorv32/instances_hier/add_1538_32/subports_out/Z[0]' in subdesign add_unsigned_757
Encountered an assign statement at subport '/designs/picorv32/instances_hier/add_1295_30/subports_out/Z[2]' in subdesign add_unsigned_759
Encountered an assign statement at subport '/designs/picorv32/instances_hier/add_1295_30/subports_out/Z[1]' in subdesign add_unsigned_759
Encountered an assign statement at subport '/designs/picorv32/instances_hier/add_1295_30/subports_out/Z[0]' in subdesign add_unsigned_759
Encountered an assign statement at subport '/designs/picorv32/instances_hier/add_1784_23/subports_out/Z[0]' in subdesign add_unsigned_760
Encountered an assign statement at subport '/designs/picorv32/instances_hier/add_1547_33/subports_out/Z[0]' in subdesign add_unsigned_762
Total number of assign statements in design 'picorv32' : 132

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'picorv32'

No undriven sequential pin in 'picorv32'

No undriven hierarchical pin in 'picorv32'

No undriven port in 'picorv32'

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'picorv32'

No multidriven sequential pin in 'picorv32'

No multidriven hierarchical pin in 'picorv32'

No multidriven ports in 'picorv32'

  Constant Pin(s)
  ----------------
No constant combinational pin(s) in design 'picorv32'

No constant sequential pin(s) in design 'picorv32'

design 'picorv32' has the following constant input hierarchical pin(s)
/designs/picorv32/instances_hier/add_1295_30/pins_in/A[0]
/designs/picorv32/instances_hier/add_1295_30/pins_in/A[1]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[0]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[10]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[11]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[12]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[13]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[14]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[15]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[16]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[17]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[18]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[19]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[1]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[20]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[21]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[22]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[23]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[24]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[25]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[26]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[27]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[28]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[29]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[2]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[30]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[31]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[3]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[4]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[5]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[6]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[7]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[8]
/designs/picorv32/instances_hier/add_1295_30/pins_in/B[9]
/designs/picorv32/instances_hier/add_1405_40/pins_in/B
/designs/picorv32/instances_hier/add_1538_32/pins_in/A[0]
/designs/picorv32/instances_hier/add_1538_32/pins_in/A[1]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[0]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[10]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[11]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[12]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[13]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[14]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[15]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[16]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[17]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[18]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[19]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[1]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[20]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[21]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[22]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[23]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[24]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[25]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[26]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[27]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[28]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[29]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[2]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[30]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[31]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[3]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[4]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[5]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[6]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[7]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[8]
/designs/picorv32/instances_hier/add_1538_32/pins_in/B[9]
/designs/picorv32/instances_hier/add_1542_34/pins_in/B
/designs/picorv32/instances_hier/add_1547_33/pins_in/A[0]
/designs/picorv32/instances_hier/add_1547_33/pins_in/B[0]
/designs/picorv32/instances_hier/add_1784_23/pins_in/A[0]
/designs/picorv32/instances_hier/add_1784_23/pins_in/B[0]
Total number of constant hierarchical pins in design 'picorv32' : 74

design 'picorv32' has the following constant port(s)
/designs/picorv32/ports_out/eoi[0]
/designs/picorv32/ports_out/eoi[10]
/designs/picorv32/ports_out/eoi[11]
/designs/picorv32/ports_out/eoi[12]
/designs/picorv32/ports_out/eoi[13]
/designs/picorv32/ports_out/eoi[14]
/designs/picorv32/ports_out/eoi[15]
/designs/picorv32/ports_out/eoi[16]
/designs/picorv32/ports_out/eoi[17]
/designs/picorv32/ports_out/eoi[18]
/designs/picorv32/ports_out/eoi[19]
/designs/picorv32/ports_out/eoi[1]
/designs/picorv32/ports_out/eoi[20]
/designs/picorv32/ports_out/eoi[21]
/designs/picorv32/ports_out/eoi[22]
/designs/picorv32/ports_out/eoi[23]
/designs/picorv32/ports_out/eoi[24]
/designs/picorv32/ports_out/eoi[25]
/designs/picorv32/ports_out/eoi[26]
/designs/picorv32/ports_out/eoi[27]
/designs/picorv32/ports_out/eoi[28]
/designs/picorv32/ports_out/eoi[29]
/designs/picorv32/ports_out/eoi[2]
/designs/picorv32/ports_out/eoi[30]
/designs/picorv32/ports_out/eoi[31]
/designs/picorv32/ports_out/eoi[3]
/designs/picorv32/ports_out/eoi[4]
/designs/picorv32/ports_out/eoi[5]
/designs/picorv32/ports_out/eoi[6]
/designs/picorv32/ports_out/eoi[7]
/designs/picorv32/ports_out/eoi[8]
/designs/picorv32/ports_out/eoi[9]
/designs/picorv32/ports_out/mem_addr[0]
/designs/picorv32/ports_out/mem_addr[1]
/designs/picorv32/ports_out/mem_la_addr[0]
/designs/picorv32/ports_out/mem_la_addr[1]
/designs/picorv32/ports_out/pcpi_insn[0]
/designs/picorv32/ports_out/pcpi_insn[10]
/designs/picorv32/ports_out/pcpi_insn[11]
/designs/picorv32/ports_out/pcpi_insn[12]
/designs/picorv32/ports_out/pcpi_insn[13]
/designs/picorv32/ports_out/pcpi_insn[14]
/designs/picorv32/ports_out/pcpi_insn[15]
/designs/picorv32/ports_out/pcpi_insn[16]
/designs/picorv32/ports_out/pcpi_insn[17]
/designs/picorv32/ports_out/pcpi_insn[18]
/designs/picorv32/ports_out/pcpi_insn[19]
/designs/picorv32/ports_out/pcpi_insn[1]
/designs/picorv32/ports_out/pcpi_insn[20]
/designs/picorv32/ports_out/pcpi_insn[21]
/designs/picorv32/ports_out/pcpi_insn[22]
/designs/picorv32/ports_out/pcpi_insn[23]
/designs/picorv32/ports_out/pcpi_insn[24]
/designs/picorv32/ports_out/pcpi_insn[25]
/designs/picorv32/ports_out/pcpi_insn[26]
/designs/picorv32/ports_out/pcpi_insn[27]
/designs/picorv32/ports_out/pcpi_insn[28]
/designs/picorv32/ports_out/pcpi_insn[29]
/designs/picorv32/ports_out/pcpi_insn[2]
/designs/picorv32/ports_out/pcpi_insn[30]
/designs/picorv32/ports_out/pcpi_insn[31]
/designs/picorv32/ports_out/pcpi_insn[3]
/designs/picorv32/ports_out/pcpi_insn[4]
/designs/picorv32/ports_out/pcpi_insn[5]
/designs/picorv32/ports_out/pcpi_insn[6]
/designs/picorv32/ports_out/pcpi_insn[7]
/designs/picorv32/ports_out/pcpi_insn[8]
/designs/picorv32/ports_out/pcpi_insn[9]
/designs/picorv32/ports_out/pcpi_valid
/designs/picorv32/ports_out/trace_data[0]
/designs/picorv32/ports_out/trace_data[10]
/designs/picorv32/ports_out/trace_data[11]
/designs/picorv32/ports_out/trace_data[12]
/designs/picorv32/ports_out/trace_data[13]
/designs/picorv32/ports_out/trace_data[14]
/designs/picorv32/ports_out/trace_data[15]
/designs/picorv32/ports_out/trace_data[16]
/designs/picorv32/ports_out/trace_data[17]
/designs/picorv32/ports_out/trace_data[18]
/designs/picorv32/ports_out/trace_data[19]
/designs/picorv32/ports_out/trace_data[1]
/designs/picorv32/ports_out/trace_data[20]
/designs/picorv32/ports_out/trace_data[21]
/designs/picorv32/ports_out/trace_data[22]
/designs/picorv32/ports_out/trace_data[23]
/designs/picorv32/ports_out/trace_data[24]
/designs/picorv32/ports_out/trace_data[25]
/designs/picorv32/ports_out/trace_data[26]
/designs/picorv32/ports_out/trace_data[27]
/designs/picorv32/ports_out/trace_data[28]
/designs/picorv32/ports_out/trace_data[29]
/designs/picorv32/ports_out/trace_data[2]
/designs/picorv32/ports_out/trace_data[30]
/designs/picorv32/ports_out/trace_data[31]
/designs/picorv32/ports_out/trace_data[32]
/designs/picorv32/ports_out/trace_data[33]
/designs/picorv32/ports_out/trace_data[34]
/designs/picorv32/ports_out/trace_data[35]
/designs/picorv32/ports_out/trace_data[3]
/designs/picorv32/ports_out/trace_data[4]
/designs/picorv32/ports_out/trace_data[5]
/designs/picorv32/ports_out/trace_data[6]
/designs/picorv32/ports_out/trace_data[7]
/designs/picorv32/ports_out/trace_data[8]
/designs/picorv32/ports_out/trace_data[9]
/designs/picorv32/ports_out/trace_valid
Total number of constant port(s) in design 'picorv32' : 106

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'picorv32'
No preserved sequential instance(s) in design 'picorv32'
No preserved hierarchical instance(s) in design 'picorv32'

Libcells with no corresponding LEF
----------------------------------
No libcell(s) found.

LEF cells with no corresponding libcell
---------------------------------------

No physical (LEF) cells found.

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                        67 
Unloaded Sequential Pin(s)               0 
Assigns                                132 
Undriven Port(s)                         0 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Constant Port(s)                       106 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)            74 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 

  Done Checking the design.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s222_1
  Generated on:           Feb 03 2018  12:17:13 AM
  Module:                 picorv32
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   typical 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

Timing
------

  Cost    Critical       Violating 
 Group   Path Slack TNS    Paths   
-----------------------------------
default      1063.1   0          0 
-----------------------------------
Total                 0          0 

Instance Count
--------------

Leaf Instance Count            5634 
Sequential Instance Count      1576 
Combinational Instance Count   4058 
Hierarchical Instance Count      11 

Area & Power
------------
Total Area                         40401.079
Cell Area                          14415.072
Leakage Power                      131.379 uW
Dynamic Power                      2067.300 uW
Total Power                        2198.679 uW


Max Fanout                         1576 (clk)
Min Fanout                         0 (n_4624)
Average Fanout                     2.8
Terms to net ratio                 3.6
Terms to instance ratio            4.5
Runtime                            156 seconds
Hostname                           localhost
Final Runtime & Memory.
===========================================
The RUNTIME after FINAL is 156 secs
and the MEMORY_USAGE after FINAL is 221.36 MB
===========================================
============================
Synthesis Finished .........
============================
============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s222_1
  Generated on:           Feb 03 2018  12:17:14 AM
  Module:                 picorv32
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   typical 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

                      Leakage   Dynamic    Total   
   Instance    Cells Power(uW) Power(uW) Power(uW) 
---------------------------------------------------
picorv32        5634   131.379  2067.300  2198.679 
  ADD_UNS_OP_2    50     1.144    23.666    24.810 
  add_1847_26     50     1.227    23.483    24.711 
  add_1547_33     49     0.966    16.064    17.030 
  add_1784_23     47     1.006    15.712    16.718 
  lt_1221_22     121     0.622    12.073    12.695 
  lt_1220_31     119     0.616    12.008    12.624 
  ADD_UNS_OP      44     0.573     7.795     8.368 
  add_1538_32     29     0.438     5.634     6.073 
  add_1542_34     76     0.977     4.916     5.893 
  add_1405_40     74     0.961     4.498     5.459 
  add_1295_30     29     0.434     4.429     4.862 

