#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jan 15 18:52:11 2018
# Process ID: 2422
# Current directory: /home/zynq-fyp/Desktop/maxi_final_180112/drivers_180114
# Command line: vivado
# Log file: /home/zynq-fyp/Desktop/maxi_final_180112/drivers_180114/vivado.log
# Journal file: /home/zynq-fyp/Desktop/maxi_final_180112/drivers_180114/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.xpr
open_bd_design {/home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_feature_0_0 design_1_feature_0_2 design_1_feature_0_1}]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
open_bd_design {/home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {0} CONFIG.PCW_EN_RST1_PORT {0}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET1_N]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_processing_system7_0_142M/ext_reset_in]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_ports reset_rtl]
connect_bd_net [get_bd_pins rst_processing_system7_0_142M/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.runs/impl_1/design_1_wrapper.sysdef /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.sdk -hwspec /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.sdk/design_1_wrapper.hdf
launch_sdk -workspace /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.sdk -hwspec /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.sdk/design_1_wrapper.hdf
