From eb21b1ed4eebcf2f79c8086b05bd4c92fdb217f1 Mon Sep 17 00:00:00 2001
From: Philippe Sauter <phsauter@iis.ee.ethz.ch>
Date: Wed, 21 Aug 2024 12:23:16 +0200
Subject: [PATCH] adjust Bender source paths

---
 Bender.yml | 36 +++++++-----------------------------
 1 file changed, 7 insertions(+), 29 deletions(-)

diff --git a/Bender.yml b/Bender.yml
index e0df268..9f23104 100644
--- a/Bender.yml
+++ b/Bender.yml
@@ -9,39 +9,17 @@ sources:
   - target: all(any(all(not(asic), not(fpga)), tech_cells_generic_include_tc_sram), not(tech_cells_generic_exclude_tc_sram))
     files:
       # Level 0
-      - src/rtl/tc_sram.sv
-      - src/rtl/tc_sram_impl.sv
+      - tc_sram.sv
+      - tc_sram_impl.sv
 
   - target: all(any(all(not(asic), not(fpga)), tech_cells_generic_include_tc_clk), not(tech_cells_generic_exclude_tc_clk))
     files:
       # Level 0
-      - src/rtl/tc_clk.sv
+      - tc_clk.sv
 
   - target: all(any(fpga, tech_cells_generic_include_xilinx_xpm), not(tech_cells_generic_exclude_xilinx_xpm))
     files:
-      - src/fpga/pad_functional_xilinx.sv
-      - src/fpga/tc_clk_xilinx.sv
-      - src/fpga/tc_sram_xilinx.sv
-      - src/rtl/tc_sram_impl.sv
-
-  - target: all(any(not(synthesis), tech_cells_generic_include_deprecated), not(tech_cells_generic_exclude_deprecated))
-    files:
-      - src/deprecated/cluster_pwr_cells.sv
-      - src/deprecated/generic_memory.sv
-      - src/deprecated/generic_rom.sv
-      - src/deprecated/pad_functional.sv
-      - src/deprecated/pulp_buffer.sv
-      - src/deprecated/pulp_pwr_cells.sv
-      
-  - target: all(any(not(synthesis), tech_cells_generic_include_pwr_cells), not(tech_cells_generic_exclude_pwr_cells))
-    files:
-      - src/tc_pwr.sv
-
-  - target: all(any(test, tech_cells_generic_include_tb_cells), not(tech_cells_generic_exclude_tb_cells))
-    files:
-      - test/tb_tc_sram.sv
-  - src/deprecated/pulp_clock_gating_async.sv
-
-  # These simply wrap tc_* cells and are fine to use in any case
-  - src/deprecated/cluster_clk_cells.sv
-  - src/deprecated/pulp_clk_cells.sv
+      - fpga/pad_functional_xilinx.sv
+      - fpga/tc_clk_xilinx.sv
+      - fpga/tc_sram_xilinx.sv
+      - tc_sram_impl.sv
-- 
2.25.1

