Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 53b03ab1a0fc43e09e9425d9fbed0942 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ten_q_sim_behav xil_defaultlib.ten_q_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sub_logic
Compiling module xil_defaultlib.ten_q
Compiling module xil_defaultlib.ten_q_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ten_q_sim_behav
