

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_323_1'
================================================================
* Date:           Fri Mar 21 12:04:01 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.986 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       71|       71|  0.710 us|  0.710 us|   66|   66|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_323_1  |       69|       69|        16|          6|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 6, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.98>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_45 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:98]   --->   Operation 19 'alloca' 'i_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 20 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %weights_l3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%final_error_0_19_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_19_reload"   --->   Operation 22 'read' 'final_error_0_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%final_error_0_10_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_10_reload"   --->   Operation 23 'read' 'final_error_0_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%final_error_0_11_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_11_reload"   --->   Operation 24 'read' 'final_error_0_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%final_error_0_12_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_12_reload"   --->   Operation 25 'read' 'final_error_0_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%final_error_0_13_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_13_reload"   --->   Operation 26 'read' 'final_error_0_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%final_error_0_14_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_14_reload"   --->   Operation 27 'read' 'final_error_0_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%final_error_0_15_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_15_reload"   --->   Operation 28 'read' 'final_error_0_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%final_error_0_16_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_16_reload"   --->   Operation 29 'read' 'final_error_0_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%final_error_0_17_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_17_reload"   --->   Operation 30 'read' 'final_error_0_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%final_error_0_18_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_18_reload"   --->   Operation 31 'read' 'final_error_0_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%biases_l3_load_read = read i640 @_ssdm_op_Read.ap_auto.i640, i640 %biases_l3_load"   --->   Operation 32 'read' 'biases_l3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln0 = store i640 %biases_l3_load_read, i640 %empty"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 0, i4 %i_45" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:98]   --->   Operation 34 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_324_2.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i = load i4 %i_45" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 36 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.86ns)   --->   "%icmp_ln323 = icmp_eq  i4 %i, i4 10" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 37 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln323 = br i1 %icmp_ln323, void %VITIS_LOOP_324_2.i.split, void %_Z16updateWeightBiasILi8ELi10EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 38 'br' 'br_ln323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln323 = zext i4 %i" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 39 'zext' 'zext_ln323' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%weights_l3_addr = getelementptr i512 %weights_l3, i64 0, i64 %zext_ln323" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 40 'getelementptr' 'weights_l3_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.35ns)   --->   "%weights_l3_load = load i4 %weights_l3_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 41 'load' 'weights_l3_load' <Predicate = (!icmp_ln323)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 10> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%update_temp_mat_129_addr = getelementptr i64 %update_temp_mat_129, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 42 'getelementptr' 'update_temp_mat_129_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.79ns)   --->   "%update_temp_mat_129_load = load i4 %update_temp_mat_129_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 43 'load' 'update_temp_mat_129_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%update_temp_mat_130_addr = getelementptr i64 %update_temp_mat_130, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 44 'getelementptr' 'update_temp_mat_130_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.79ns)   --->   "%update_temp_mat_130_load = load i4 %update_temp_mat_130_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 45 'load' 'update_temp_mat_130_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%update_temp_mat_131_addr = getelementptr i64 %update_temp_mat_131, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 46 'getelementptr' 'update_temp_mat_131_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.79ns)   --->   "%update_temp_mat_131_load = load i4 %update_temp_mat_131_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 47 'load' 'update_temp_mat_131_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%update_temp_mat_132_addr = getelementptr i64 %update_temp_mat_132, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 48 'getelementptr' 'update_temp_mat_132_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.79ns)   --->   "%update_temp_mat_132_load = load i4 %update_temp_mat_132_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 49 'load' 'update_temp_mat_132_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%update_temp_mat_133_addr = getelementptr i64 %update_temp_mat_133, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 50 'getelementptr' 'update_temp_mat_133_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.79ns)   --->   "%update_temp_mat_133_load = load i4 %update_temp_mat_133_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 51 'load' 'update_temp_mat_133_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%update_temp_mat_134_addr = getelementptr i64 %update_temp_mat_134, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 52 'getelementptr' 'update_temp_mat_134_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.79ns)   --->   "%update_temp_mat_134_load = load i4 %update_temp_mat_134_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 53 'load' 'update_temp_mat_134_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%update_temp_mat_135_addr = getelementptr i64 %update_temp_mat_135, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 54 'getelementptr' 'update_temp_mat_135_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.79ns)   --->   "%update_temp_mat_135_load = load i4 %update_temp_mat_135_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 55 'load' 'update_temp_mat_135_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%update_temp_mat_136_addr = getelementptr i64 %update_temp_mat_136, i64 0, i64 %zext_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:98]   --->   Operation 56 'getelementptr' 'update_temp_mat_136_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (0.79ns)   --->   "%update_temp_mat_136_load = load i4 %update_temp_mat_136_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 57 'load' 'update_temp_mat_136_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 58 [1/1] (0.89ns)   --->   "%tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.10double.double.i4, i4 0, i64 %final_error_0_18_reload_read, i4 1, i64 %final_error_0_17_reload_read, i4 2, i64 %final_error_0_16_reload_read, i4 3, i64 %final_error_0_15_reload_read, i4 4, i64 %final_error_0_14_reload_read, i4 5, i64 %final_error_0_13_reload_read, i4 6, i64 %final_error_0_12_reload_read, i4 7, i64 %final_error_0_11_reload_read, i4 8, i64 %final_error_0_10_reload_read, i4 9, i64 %final_error_0_19_reload_read, i64 <undef>, i4 %i" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 58 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln323)> <Delay = 0.89> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [6/6] (6.60ns)   --->   "%mul29_i = dmul i64 %tmp_s, i64 0.001" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 59 'dmul' 'mul29_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.39>
ST_2 : Operation 60 [1/2] (1.35ns)   --->   "%weights_l3_load = load i4 %weights_l3_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 60 'load' 'weights_l3_load' <Predicate = (!icmp_ln323)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 10> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln325 = trunc i512 %weights_l3_load" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 61 'trunc' 'trunc_ln325' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (0.79ns)   --->   "%update_temp_mat_129_load = load i4 %update_temp_mat_129_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 62 'load' 'update_temp_mat_129_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 63 [6/6] (6.60ns)   --->   "%mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 63 'dmul' 'mul_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln325_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 64, i32 127" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 64 'partselect' 'trunc_ln325_1' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (0.79ns)   --->   "%update_temp_mat_130_load = load i4 %update_temp_mat_130_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 65 'load' 'update_temp_mat_130_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 66 [6/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 66 'dmul' 'mul_i_1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln325_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 128, i32 191" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 67 'partselect' 'trunc_ln325_2' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 68 [1/2] (0.79ns)   --->   "%update_temp_mat_131_load = load i4 %update_temp_mat_131_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 68 'load' 'update_temp_mat_131_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln325_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 192, i32 255" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 69 'partselect' 'trunc_ln325_3' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 70 [1/2] (0.79ns)   --->   "%update_temp_mat_132_load = load i4 %update_temp_mat_132_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 70 'load' 'update_temp_mat_132_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln325_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 256, i32 319" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 71 'partselect' 'trunc_ln325_4' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (0.79ns)   --->   "%update_temp_mat_133_load = load i4 %update_temp_mat_133_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 72 'load' 'update_temp_mat_133_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln325_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 320, i32 383" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 73 'partselect' 'trunc_ln325_5' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (0.79ns)   --->   "%update_temp_mat_134_load = load i4 %update_temp_mat_134_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 74 'load' 'update_temp_mat_134_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln325_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 384, i32 447" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 75 'partselect' 'trunc_ln325_6' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 76 [1/2] (0.79ns)   --->   "%update_temp_mat_135_load = load i4 %update_temp_mat_135_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 76 'load' 'update_temp_mat_135_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln325_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 448, i32 511" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 77 'partselect' 'trunc_ln325_7' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 78 [1/2] (0.79ns)   --->   "%update_temp_mat_136_load = load i4 %update_temp_mat_136_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 78 'load' 'update_temp_mat_136_load' <Predicate = (!icmp_ln323)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 79 [5/6] (6.60ns)   --->   "%mul29_i = dmul i64 %tmp_s, i64 0.001" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 79 'dmul' 'mul29_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 80 [5/6] (6.60ns)   --->   "%mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 80 'dmul' 'mul_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [5/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 81 'dmul' 'mul_i_1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [6/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 82 'dmul' 'mul_i_2' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [6/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 83 'dmul' 'mul_i_3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [4/6] (6.60ns)   --->   "%mul29_i = dmul i64 %tmp_s, i64 0.001" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 84 'dmul' 'mul29_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 85 [4/6] (6.60ns)   --->   "%mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 85 'dmul' 'mul_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [4/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 86 'dmul' 'mul_i_1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [5/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 87 'dmul' 'mul_i_2' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [5/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 88 'dmul' 'mul_i_3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [6/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 89 'dmul' 'mul_i_4' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [6/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 90 'dmul' 'mul_i_5' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [3/6] (6.60ns)   --->   "%mul29_i = dmul i64 %tmp_s, i64 0.001" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 91 'dmul' 'mul29_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 92 [3/6] (6.60ns)   --->   "%mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 92 'dmul' 'mul_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [3/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 93 'dmul' 'mul_i_1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [4/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 94 'dmul' 'mul_i_2' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [4/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 95 'dmul' 'mul_i_3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [5/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 96 'dmul' 'mul_i_4' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [5/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 97 'dmul' 'mul_i_5' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [6/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 98 'dmul' 'mul_i_6' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [6/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 99 'dmul' 'mul_i_7' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [2/6] (6.60ns)   --->   "%mul29_i = dmul i64 %tmp_s, i64 0.001" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 100 'dmul' 'mul29_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 101 [1/1] (0.86ns)   --->   "%add_ln323 = add i4 %i, i4 1" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 101 'add' 'add_ln323' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%p_load = load i640 %empty" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 102 'load' 'p_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_6 : Operation 103 [2/6] (6.60ns)   --->   "%mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 103 'dmul' 'mul_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [2/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 104 'dmul' 'mul_i_1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [3/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 105 'dmul' 'mul_i_2' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [3/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 106 'dmul' 'mul_i_3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [4/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 107 'dmul' 'mul_i_4' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [4/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 108 'dmul' 'mul_i_5' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [5/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 109 'dmul' 'mul_i_6' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [5/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 110 'dmul' 'mul_i_7' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln56_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i, i6 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:98]   --->   Operation 111 'bitconcatenate' 'shl_ln56_1' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln327 = zext i10 %shl_ln56_1" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 112 'zext' 'zext_ln327' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (2.13ns)   --->   "%lshr_ln327 = lshr i640 %p_load, i640 %zext_ln327" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 113 'lshr' 'lshr_ln327' <Predicate = (!icmp_ln323)> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln327 = trunc i640 %lshr_ln327" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 114 'trunc' 'trunc_ln327' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_6 : Operation 115 [1/6] (6.60ns)   --->   "%mul29_i = dmul i64 %tmp_s, i64 0.001" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 115 'dmul' 'mul29_i' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 %add_ln323, i4 %i_45" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:98]   --->   Operation 116 'store' 'store_ln55' <Predicate = (!icmp_ln323)> <Delay = 0.48>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 117 [1/6] (6.60ns)   --->   "%mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 117 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 118 'dmul' 'mul_i_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [2/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 119 'dmul' 'mul_i_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [2/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 120 'dmul' 'mul_i_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [3/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 121 'dmul' 'mul_i_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [3/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 122 'dmul' 'mul_i_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [4/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 123 'dmul' 'mul_i_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [4/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 124 'dmul' 'mul_i_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln327 = bitcast i64 %trunc_ln327" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 125 'bitcast' 'bitcast_ln327' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [5/5] (6.91ns)   --->   "%sub30_i = dsub i64 %bitcast_ln327, i64 %mul29_i" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 126 'dsub' 'sub30_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (1.71ns)   --->   "%shl_ln327 = shl i640 18446744073709551615, i640 %zext_ln327" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 127 'shl' 'shl_ln327' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln325 = bitcast i64 %trunc_ln325" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 128 'bitcast' 'bitcast_ln325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [5/5] (6.91ns)   --->   "%sub_i = dsub i64 %bitcast_ln325, i64 %mul_i" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 129 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln325_2 = bitcast i64 %trunc_ln325_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 130 'bitcast' 'bitcast_ln325_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [5/5] (6.91ns)   --->   "%sub_i_1 = dsub i64 %bitcast_ln325_2, i64 %mul_i_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 131 'dsub' 'sub_i_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 132 'dmul' 'mul_i_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 133 'dmul' 'mul_i_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [2/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 134 'dmul' 'mul_i_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [2/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 135 'dmul' 'mul_i_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [3/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 136 'dmul' 'mul_i_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [3/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 137 'dmul' 'mul_i_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [4/5] (6.91ns)   --->   "%sub30_i = dsub i64 %bitcast_ln327, i64 %mul29_i" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 138 'dsub' 'sub30_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 139 [4/5] (6.91ns)   --->   "%sub_i = dsub i64 %bitcast_ln325, i64 %mul_i" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 139 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [4/5] (6.91ns)   --->   "%sub_i_1 = dsub i64 %bitcast_ln325_2, i64 %mul_i_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 140 'dsub' 'sub_i_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln325_4 = bitcast i64 %trunc_ln325_2" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 141 'bitcast' 'bitcast_ln325_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [5/5] (6.91ns)   --->   "%sub_i_2 = dsub i64 %bitcast_ln325_4, i64 %mul_i_2" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 142 'dsub' 'sub_i_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln325_6 = bitcast i64 %trunc_ln325_3" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 143 'bitcast' 'bitcast_ln325_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [5/5] (6.91ns)   --->   "%sub_i_3 = dsub i64 %bitcast_ln325_6, i64 %mul_i_3" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 144 'dsub' 'sub_i_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 145 'dmul' 'mul_i_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 146 'dmul' 'mul_i_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [2/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 147 'dmul' 'mul_i_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [2/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 148 'dmul' 'mul_i_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [3/5] (6.91ns)   --->   "%sub30_i = dsub i64 %bitcast_ln327, i64 %mul29_i" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 149 'dsub' 'sub30_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 150 [3/5] (6.91ns)   --->   "%sub_i = dsub i64 %bitcast_ln325, i64 %mul_i" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 150 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [3/5] (6.91ns)   --->   "%sub_i_1 = dsub i64 %bitcast_ln325_2, i64 %mul_i_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 151 'dsub' 'sub_i_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [4/5] (6.91ns)   --->   "%sub_i_2 = dsub i64 %bitcast_ln325_4, i64 %mul_i_2" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 152 'dsub' 'sub_i_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [4/5] (6.91ns)   --->   "%sub_i_3 = dsub i64 %bitcast_ln325_6, i64 %mul_i_3" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 153 'dsub' 'sub_i_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln325_8 = bitcast i64 %trunc_ln325_4" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 154 'bitcast' 'bitcast_ln325_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [5/5] (6.91ns)   --->   "%sub_i_4 = dsub i64 %bitcast_ln325_8, i64 %mul_i_4" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 155 'dsub' 'sub_i_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln325_10 = bitcast i64 %trunc_ln325_5" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 156 'bitcast' 'bitcast_ln325_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [5/5] (6.91ns)   --->   "%sub_i_5 = dsub i64 %bitcast_ln325_10, i64 %mul_i_5" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 157 'dsub' 'sub_i_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 158 'dmul' 'mul_i_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 159 'dmul' 'mul_i_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [2/5] (6.91ns)   --->   "%sub30_i = dsub i64 %bitcast_ln327, i64 %mul29_i" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 160 'dsub' 'sub30_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%p_load14 = load i640 %empty"   --->   Operation 213 'load' 'p_load14' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i640P0A, i640 %p_out, i640 %p_load14"   --->   Operation 214 'write' 'write_ln0' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 215 'ret' 'ret_ln0' <Predicate = (icmp_ln323)> <Delay = 0.48>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 161 [2/5] (6.91ns)   --->   "%sub_i = dsub i64 %bitcast_ln325, i64 %mul_i" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 161 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [2/5] (6.91ns)   --->   "%sub_i_1 = dsub i64 %bitcast_ln325_2, i64 %mul_i_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 162 'dsub' 'sub_i_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [3/5] (6.91ns)   --->   "%sub_i_2 = dsub i64 %bitcast_ln325_4, i64 %mul_i_2" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 163 'dsub' 'sub_i_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [3/5] (6.91ns)   --->   "%sub_i_3 = dsub i64 %bitcast_ln325_6, i64 %mul_i_3" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 164 'dsub' 'sub_i_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [4/5] (6.91ns)   --->   "%sub_i_4 = dsub i64 %bitcast_ln325_8, i64 %mul_i_4" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 165 'dsub' 'sub_i_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [4/5] (6.91ns)   --->   "%sub_i_5 = dsub i64 %bitcast_ln325_10, i64 %mul_i_5" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 166 'dsub' 'sub_i_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln325_12 = bitcast i64 %trunc_ln325_6" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 167 'bitcast' 'bitcast_ln325_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [5/5] (6.91ns)   --->   "%sub_i_6 = dsub i64 %bitcast_ln325_12, i64 %mul_i_6" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 168 'dsub' 'sub_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln325_14 = bitcast i64 %trunc_ln325_7" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 169 'bitcast' 'bitcast_ln325_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [5/5] (6.91ns)   --->   "%sub_i_7 = dsub i64 %bitcast_ln325_14, i64 %mul_i_7" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 170 'dsub' 'sub_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/5] (6.91ns)   --->   "%sub30_i = dsub i64 %bitcast_ln327, i64 %mul29_i" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 171 'dsub' 'sub30_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 172 [1/5] (6.91ns)   --->   "%sub_i = dsub i64 %bitcast_ln325, i64 %mul_i" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 172 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/5] (6.91ns)   --->   "%sub_i_1 = dsub i64 %bitcast_ln325_2, i64 %mul_i_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 173 'dsub' 'sub_i_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [2/5] (6.91ns)   --->   "%sub_i_2 = dsub i64 %bitcast_ln325_4, i64 %mul_i_2" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 174 'dsub' 'sub_i_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [2/5] (6.91ns)   --->   "%sub_i_3 = dsub i64 %bitcast_ln325_6, i64 %mul_i_3" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 175 'dsub' 'sub_i_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [3/5] (6.91ns)   --->   "%sub_i_4 = dsub i64 %bitcast_ln325_8, i64 %mul_i_4" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 176 'dsub' 'sub_i_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [3/5] (6.91ns)   --->   "%sub_i_5 = dsub i64 %bitcast_ln325_10, i64 %mul_i_5" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 177 'dsub' 'sub_i_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [4/5] (6.91ns)   --->   "%sub_i_6 = dsub i64 %bitcast_ln325_12, i64 %mul_i_6" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 178 'dsub' 'sub_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [4/5] (6.91ns)   --->   "%sub_i_7 = dsub i64 %bitcast_ln325_14, i64 %mul_i_7" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 179 'dsub' 'sub_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln327_1 = bitcast i64 %sub30_i" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 180 'bitcast' 'bitcast_ln327_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln327_1 = zext i64 %bitcast_ln327_1" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 181 'zext' 'zext_ln327_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (1.71ns)   --->   "%shl_ln327_1 = shl i640 %zext_ln327_1, i640 %zext_ln327" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 182 'shl' 'shl_ln327_1' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln327)   --->   "%xor_ln327 = xor i640 %shl_ln327, i640 4562440617622195218641171605700291324893228507248559930579192517899275167208677386505912811317371399778642309573594407310688704721375437998252661319722214188251994674360264950082874192246603775" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 183 'xor' 'xor_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln327)   --->   "%and_ln327 = and i640 %p_load, i640 %xor_ln327" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 184 'and' 'and_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (0.44ns) (out node of the LUT)   --->   "%or_ln327 = or i640 %shl_ln327_1, i640 %and_ln327" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 185 'or' 'or_ln327' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.48ns)   --->   "%store_ln327 = store i640 %or_ln327, i640 %empty" [../layer.h:327->../accelerator.cpp:98]   --->   Operation 186 'store' 'store_ln327' <Predicate = true> <Delay = 0.48>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 187 [1/5] (6.91ns)   --->   "%sub_i_2 = dsub i64 %bitcast_ln325_4, i64 %mul_i_2" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 187 'dsub' 'sub_i_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/5] (6.91ns)   --->   "%sub_i_3 = dsub i64 %bitcast_ln325_6, i64 %mul_i_3" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 188 'dsub' 'sub_i_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [2/5] (6.91ns)   --->   "%sub_i_4 = dsub i64 %bitcast_ln325_8, i64 %mul_i_4" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 189 'dsub' 'sub_i_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [2/5] (6.91ns)   --->   "%sub_i_5 = dsub i64 %bitcast_ln325_10, i64 %mul_i_5" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 190 'dsub' 'sub_i_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [3/5] (6.91ns)   --->   "%sub_i_6 = dsub i64 %bitcast_ln325_12, i64 %mul_i_6" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 191 'dsub' 'sub_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [3/5] (6.91ns)   --->   "%sub_i_7 = dsub i64 %bitcast_ln325_14, i64 %mul_i_7" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 192 'dsub' 'sub_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 193 [1/5] (6.91ns)   --->   "%sub_i_4 = dsub i64 %bitcast_ln325_8, i64 %mul_i_4" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 193 'dsub' 'sub_i_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/5] (6.91ns)   --->   "%sub_i_5 = dsub i64 %bitcast_ln325_10, i64 %mul_i_5" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 194 'dsub' 'sub_i_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [2/5] (6.91ns)   --->   "%sub_i_6 = dsub i64 %bitcast_ln325_12, i64 %mul_i_6" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 195 'dsub' 'sub_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [2/5] (6.91ns)   --->   "%sub_i_7 = dsub i64 %bitcast_ln325_14, i64 %mul_i_7" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 196 'dsub' 'sub_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 197 [1/5] (6.91ns)   --->   "%sub_i_6 = dsub i64 %bitcast_ln325_12, i64 %mul_i_6" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 197 'dsub' 'sub_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/5] (6.91ns)   --->   "%sub_i_7 = dsub i64 %bitcast_ln325_14, i64 %mul_i_7" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 198 'dsub' 'sub_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.35>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%specpipeline_ln323 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 199 'specpipeline' 'specpipeline_ln323' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%speclooptripcount_ln323 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 200 'speclooptripcount' 'speclooptripcount_ln323' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln323 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 201 'specloopname' 'specloopname_ln323' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln325_1 = bitcast i64 %sub_i" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 202 'bitcast' 'bitcast_ln325_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln325_3 = bitcast i64 %sub_i_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 203 'bitcast' 'bitcast_ln325_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln325_5 = bitcast i64 %sub_i_2" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 204 'bitcast' 'bitcast_ln325_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln325_7 = bitcast i64 %sub_i_3" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 205 'bitcast' 'bitcast_ln325_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln325_9 = bitcast i64 %sub_i_4" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 206 'bitcast' 'bitcast_ln325_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln325_11 = bitcast i64 %sub_i_5" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 207 'bitcast' 'bitcast_ln325_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln325_13 = bitcast i64 %sub_i_6" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 208 'bitcast' 'bitcast_ln325_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln325_15 = bitcast i64 %sub_i_7" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 209 'bitcast' 'bitcast_ln325_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%or_ln325_6 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln325_15, i64 %bitcast_ln325_13, i64 %bitcast_ln325_11, i64 %bitcast_ln325_9, i64 %bitcast_ln325_7, i64 %bitcast_ln325_5, i64 %bitcast_ln325_3, i64 %bitcast_ln325_1" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 210 'bitconcatenate' 'or_ln325_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (1.35ns)   --->   "%store_ln325 = store i512 %or_ln325_6, i4 %weights_l3_addr" [../layer.h:325->../accelerator.cpp:98]   --->   Operation 211 'store' 'store_ln325' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 10> <RAM>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln323 = br void %VITIS_LOOP_324_2.i" [../layer.h:323->../accelerator.cpp:98]   --->   Operation 212 'br' 'br_ln323' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 7.986ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln55', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:98) of constant 0 on local variable '__n', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:98 [37]  (0.489 ns)
	'load' operation 4 bit ('i', ../layer.h:323->../accelerator.cpp:98) on local variable '__n', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:98 [40]  (0.000 ns)
	'sparsemux' operation 64 bit ('tmp_s', ../layer.h:327->../accelerator.cpp:98) [115]  (0.895 ns)
	'dmul' operation 64 bit ('mul29_i', ../layer.h:327->../accelerator.cpp:98) [116]  (6.602 ns)

 <State 2>: 7.392ns
The critical path consists of the following:
	'load' operation 64 bit ('update_temp_mat_129_load', ../layer.h:325->../accelerator.cpp:98) on array 'update_temp_mat_129' [55]  (0.790 ns)
	'dmul' operation 64 bit ('mul_i', ../layer.h:325->../accelerator.cpp:98) [56]  (6.602 ns)

 <State 3>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:325->../accelerator.cpp:98) [56]  (6.602 ns)

 <State 4>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:325->../accelerator.cpp:98) [56]  (6.602 ns)

 <State 5>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:325->../accelerator.cpp:98) [56]  (6.602 ns)

 <State 6>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:325->../accelerator.cpp:98) [56]  (6.602 ns)

 <State 7>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub30_i', ../layer.h:327->../accelerator.cpp:98) [117]  (6.919 ns)

 <State 8>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i', ../layer.h:325->../accelerator.cpp:98) [57]  (6.919 ns)

 <State 9>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i', ../layer.h:325->../accelerator.cpp:98) [57]  (6.919 ns)

 <State 10>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i', ../layer.h:325->../accelerator.cpp:98) [57]  (6.919 ns)

 <State 11>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i', ../layer.h:325->../accelerator.cpp:98) [57]  (6.919 ns)

 <State 12>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i', ../layer.h:325->../accelerator.cpp:98) [57]  (6.919 ns)

 <State 13>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i_2', ../layer.h:325->../accelerator.cpp:98) [71]  (6.919 ns)

 <State 14>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i_4', ../layer.h:325->../accelerator.cpp:98) [85]  (6.919 ns)

 <State 15>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i_6', ../layer.h:325->../accelerator.cpp:98) [99]  (6.919 ns)

 <State 16>: 1.352ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln325', ../layer.h:325->../accelerator.cpp:98) of variable 'or_ln325_6', ../layer.h:325->../accelerator.cpp:98 on array 'weights_l3' [109]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
