{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569530369849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569530369853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 15:39:29 2019 " "Processing started: Thu Sep 26 15:39:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569530369853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530369853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530369853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569530370177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569530370177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_transceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_transceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_transceiver-logic " "Found design unit 1: ps2_transceiver-logic" {  } { { "ps2_transceiver.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_transceiver.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379225 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_transceiver " "Found entity 1: ps2_transceiver" {  } { { "ps2_transceiver.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_transceiver.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_mouse-logic " "Found design unit 1: ps2_mouse-logic" {  } { { "ps2_mouse.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_mouse.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379227 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_mouse " "Found entity 1: ps2_mouse" {  } { { "ps2_mouse.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_mouse.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379229 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_with_hw_test_image.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_with_hw_test_image.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_with_hw_test_image " "Found entity 1: vga_with_hw_test_image" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379232 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379234 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-SYN " "Found design unit 1: vga_pll-SYN" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379237 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379239 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_with_hw_test_image " "Elaborating entity \"vga_with_hw_test_image\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569530379281 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ld\[23..0\] " "Pin \"ld\[23..0\]\" is missing source" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1569530379282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst2 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst2\"" {  } { { "vga_with_hw_test_image.bdf" "inst2" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 80 -248 0 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569530379289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst2\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569530379320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst2\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569530379321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst2\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379322 ""}  } { { "altpll0.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569530379322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/db/altpll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530379366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569530379367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:inst1 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:inst1\"" {  } { { "vga_with_hw_test_image.bdf" "inst1" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 112 64 248 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569530379371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_mouse ps2_mouse:inst5 " "Elaborating entity \"ps2_mouse\" for hierarchy \"ps2_mouse:inst5\"" {  } { { "vga_with_hw_test_image.bdf" "inst5" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 392 -304 -96 504 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569530379373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_transceiver ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0 " "Elaborating entity \"ps2_transceiver\" for hierarchy \"ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\"" {  } { { "ps2_mouse.vhd" "ps2_transceiver_0" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_mouse.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569530379374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|debounce:debounce_ps2_clk " "Elaborating entity \"debounce\" for hierarchy \"ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|debounce:debounce_ps2_clk\"" {  } { { "ps2_transceiver.vhd" "debounce_ps2_clk" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_transceiver.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569530379376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:inst " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:inst\"" {  } { { "vga_with_hw_test_image.bdf" "inst" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 144 456 672 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569530379378 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tamano hw_image_generator.vhd(53) " "VHDL Process Statement warning at hw_image_generator.vhd(53): signal \"tamano\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569530379380 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x hw_image_generator.vhd(56) " "VHDL Process Statement warning at hw_image_generator.vhd(56): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569530379380 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tamano hw_image_generator.vhd(56) " "VHDL Process Statement warning at hw_image_generator.vhd(56): signal \"tamano\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569530379380 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y hw_image_generator.vhd(56) " "VHDL Process Statement warning at hw_image_generator.vhd(56): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569530379380 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x hw_image_generator.vhd(64) " "VHDL Process Statement warning at hw_image_generator.vhd(64): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569530379380 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y hw_image_generator.vhd(65) " "VHDL Process Statement warning at hw_image_generator.vhd(65): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569530379380 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x hw_image_generator.vhd(66) " "VHDL Process Statement warning at hw_image_generator.vhd(66): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569530379380 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tamano hw_image_generator.vhd(66) " "VHDL Process Statement warning at hw_image_generator.vhd(66): signal \"tamano\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569530379380 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y hw_image_generator.vhd(66) " "VHDL Process Statement warning at hw_image_generator.vhd(66): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569530379380 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r hw_image_generator.vhd(66) " "VHDL Process Statement warning at hw_image_generator.vhd(66): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569530379380 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c hw_image_generator.vhd(66) " "VHDL Process Statement warning at hw_image_generator.vhd(66): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569530379380 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inc2 hw_image_generator.vhd(66) " "VHDL Process Statement warning at hw_image_generator.vhd(66): signal \"inc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569530379381 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc2 hw_image_generator.vhd(49) " "VHDL Process Statement warning at hw_image_generator.vhd(49): inferring latch(es) for signal or variable \"inc2\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569530379381 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r hw_image_generator.vhd(49) " "VHDL Process Statement warning at hw_image_generator.vhd(49): inferring latch(es) for signal or variable \"r\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569530379381 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c hw_image_generator.vhd(49) " "VHDL Process Statement warning at hw_image_generator.vhd(49): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569530379381 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] hw_image_generator.vhd(49) " "Inferred latch for \"c\[0\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379389 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] hw_image_generator.vhd(49) " "Inferred latch for \"c\[1\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379389 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] hw_image_generator.vhd(49) " "Inferred latch for \"c\[2\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379389 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] hw_image_generator.vhd(49) " "Inferred latch for \"c\[3\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379389 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] hw_image_generator.vhd(49) " "Inferred latch for \"c\[4\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379389 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] hw_image_generator.vhd(49) " "Inferred latch for \"c\[5\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379389 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] hw_image_generator.vhd(49) " "Inferred latch for \"c\[6\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379389 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] hw_image_generator.vhd(49) " "Inferred latch for \"c\[7\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379389 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] hw_image_generator.vhd(49) " "Inferred latch for \"c\[8\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379389 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] hw_image_generator.vhd(49) " "Inferred latch for \"c\[9\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379389 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] hw_image_generator.vhd(49) " "Inferred latch for \"c\[10\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379389 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] hw_image_generator.vhd(49) " "Inferred latch for \"r\[0\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379389 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] hw_image_generator.vhd(49) " "Inferred latch for \"r\[1\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379389 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] hw_image_generator.vhd(49) " "Inferred latch for \"r\[2\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379389 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] hw_image_generator.vhd(49) " "Inferred latch for \"r\[3\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379389 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] hw_image_generator.vhd(49) " "Inferred latch for \"r\[4\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] hw_image_generator.vhd(49) " "Inferred latch for \"r\[5\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] hw_image_generator.vhd(49) " "Inferred latch for \"r\[6\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] hw_image_generator.vhd(49) " "Inferred latch for \"r\[7\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[8\] hw_image_generator.vhd(49) " "Inferred latch for \"r\[8\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[9\] hw_image_generator.vhd(49) " "Inferred latch for \"r\[9\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[10\] hw_image_generator.vhd(49) " "Inferred latch for \"r\[10\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc2\[0\] hw_image_generator.vhd(49) " "Inferred latch for \"inc2\[0\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc2\[1\] hw_image_generator.vhd(49) " "Inferred latch for \"inc2\[1\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc2\[2\] hw_image_generator.vhd(49) " "Inferred latch for \"inc2\[2\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc2\[3\] hw_image_generator.vhd(49) " "Inferred latch for \"inc2\[3\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc2\[4\] hw_image_generator.vhd(49) " "Inferred latch for \"inc2\[4\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc2\[5\] hw_image_generator.vhd(49) " "Inferred latch for \"inc2\[5\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc2\[6\] hw_image_generator.vhd(49) " "Inferred latch for \"inc2\[6\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc2\[7\] hw_image_generator.vhd(49) " "Inferred latch for \"inc2\[7\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc2\[8\] hw_image_generator.vhd(49) " "Inferred latch for \"inc2\[8\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc2\[9\] hw_image_generator.vhd(49) " "Inferred latch for \"inc2\[9\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379390 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc2\[10\] hw_image_generator.vhd(49) " "Inferred latch for \"inc2\[10\]\" at hw_image_generator.vhd(49)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530379391 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:inst\|Div0\"" {  } { { "hw_image_generator.vhd" "Div0" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569530379927 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1569530379927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"hw_image_generator:inst\|lpm_divide:Div0\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569530379962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:inst\|lpm_divide:Div0 " "Instantiated megafunction \"hw_image_generator:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569530379963 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569530379963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/db/lpm_divide_p0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530380001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530380001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530380013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530380013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530380049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530380049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530380095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530380095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530380135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530380135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/db/lpm_abs_2v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530380146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530380146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569530380157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530380157 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1569530380481 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1569530380481 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ps2_transceiver.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_transceiver.vhd" 40 -1 0 } } { "ps2_transceiver.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_transceiver.vhd" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1569530380489 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1569530380489 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_blank VCC " "Pin \"n_blank\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 216 264 440 232 "n_blank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|n_blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sync GND " "Pin \"n_sync\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 232 264 440 248 "n_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|n_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[23\] GND " "Pin \"ld\[23\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[22\] GND " "Pin \"ld\[22\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[21\] GND " "Pin \"ld\[21\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[20\] GND " "Pin \"ld\[20\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[19\] GND " "Pin \"ld\[19\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[18\] GND " "Pin \"ld\[18\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[17\] GND " "Pin \"ld\[17\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[16\] GND " "Pin \"ld\[16\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[15\] GND " "Pin \"ld\[15\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[14\] GND " "Pin \"ld\[14\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[13\] GND " "Pin \"ld\[13\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[12\] GND " "Pin \"ld\[12\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[11\] GND " "Pin \"ld\[11\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[10\] GND " "Pin \"ld\[10\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[9\] GND " "Pin \"ld\[9\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[8\] GND " "Pin \"ld\[8\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[7\] GND " "Pin \"ld\[7\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[6\] GND " "Pin \"ld\[6\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[5\] GND " "Pin \"ld\[5\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[4\] GND " "Pin \"ld\[4\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[3\] GND " "Pin \"ld\[3\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[2\] GND " "Pin \"ld\[2\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[1\] GND " "Pin \"ld\[1\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld\[0\] GND " "Pin \"ld\[0\]\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 0 176 504 "ld\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569530380799 "|vga_with_hw_test_image|ld[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1569530380799 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1569530380908 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|ps2_clk~en High " "Register ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|ps2_clk~en will power up to High" {  } { { "ps2_transceiver.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_transceiver.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1569530381053 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1569530381053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1569530382019 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569530382019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1405 " "Implemented 1405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1569530382129 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1569530382129 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1569530382129 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1347 " "Implemented 1347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1569530382129 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1569530382129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1569530382129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569530382167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 15:39:42 2019 " "Processing ended: Thu Sep 26 15:39:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569530382167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569530382167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569530382167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569530382167 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1569530383342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569530383347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 15:39:43 2019 " "Processing started: Thu Sep 26 15:39:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569530383347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1569530383347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1569530383347 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1569530383433 ""}
{ "Info" "0" "" "Project  = vga_with_hw_test_image" {  } {  } 0 0 "Project  = vga_with_hw_test_image" 0 0 "Fitter" 0 0 1569530383433 ""}
{ "Info" "0" "" "Revision = vga_with_hw_test_image" {  } {  } 0 0 "Revision = vga_with_hw_test_image" 0 0 "Fitter" 0 0 1569530383434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1569530383512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1569530383513 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_with_hw_test_image EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"vga_with_hw_test_image\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1569530383524 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1569530383590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1569530383590 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/db/altpll0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1569530383653 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/db/altpll0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1569530383653 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1569530383919 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1569530383924 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569530384071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569530384071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569530384071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569530384071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569530384071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569530384071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569530384071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569530384071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569530384071 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1569530384071 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569530384076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569530384076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569530384076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569530384076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569530384076 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1569530384076 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1569530384078 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 57 " "No exact pin location assignment(s) for 1 pins of 57 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1569530385066 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1569530385372 ""}
{ "Info" "ISTA_SDC_FOUND" "vga_with_hw_test_image.out.sdc " "Reading SDC File: 'vga_with_hw_test_image.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1569530385373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1569530385377 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:inst1\|disp_ena " "Node: vga_controller:inst1\|disp_ena was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hw_image_generator:inst\|y\[0\] vga_controller:inst1\|disp_ena " "Register hw_image_generator:inst\|y\[0\] is being clocked by vga_controller:inst1\|disp_ena" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569530385381 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1569530385381 "|vga_with_hw_test_image|vga_controller:inst1|disp_ena"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1569530385385 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1569530385386 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1569530385386 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1569530385386 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1569530385386 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1569530385386 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1569530385386 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1569530385386 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569530385475 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/db/altpll0_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569530385475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569530385475 ""}  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 112 -480 -304 128 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569530385475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:inst1\|disp_ena  " "Automatically promoted node vga_controller:inst1\|disp_ena " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569530385475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:inst\|tamano\[31\] " "Destination node hw_image_generator:inst\|tamano\[31\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:inst\|y\[31\] " "Destination node hw_image_generator:inst\|y\[31\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:inst\|y\[30\] " "Destination node hw_image_generator:inst\|y\[30\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:inst\|y\[29\] " "Destination node hw_image_generator:inst\|y\[29\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:inst\|y\[28\] " "Destination node hw_image_generator:inst\|y\[28\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:inst\|y\[27\] " "Destination node hw_image_generator:inst\|y\[27\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:inst\|y\[26\] " "Destination node hw_image_generator:inst\|y\[26\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:inst\|y\[25\] " "Destination node hw_image_generator:inst\|y\[25\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:inst\|y\[24\] " "Destination node hw_image_generator:inst\|y\[24\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:inst\|y\[23\] " "Destination node hw_image_generator:inst\|y\[23\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1569530385475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1569530385475 ""}  } { { "vga_controller.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_controller.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569530385475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|blue\[7\]~1  " "Automatically promoted node hw_image_generator:inst\|blue\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blue\[7\]~output " "Destination node blue\[7\]~output" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 200 688 864 216 "blue" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blue\[6\]~output " "Destination node blue\[6\]~output" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 200 688 864 216 "blue" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blue\[5\]~output " "Destination node blue\[5\]~output" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 200 688 864 216 "blue" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blue\[4\]~output " "Destination node blue\[4\]~output" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 200 688 864 216 "blue" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blue\[3\]~output " "Destination node blue\[3\]~output" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 200 688 864 216 "blue" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blue\[2\]~output " "Destination node blue\[2\]~output" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 200 688 864 216 "blue" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blue\[1\]~output " "Destination node blue\[1\]~output" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 200 688 864 216 "blue" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blue\[0\]~output " "Destination node blue\[0\]~output" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 200 688 864 216 "blue" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1569530385476 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 1416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569530385476 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetmouse~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node resetmouse~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_mouse:inst5\|ps2_code_new_prev " "Destination node ps2_mouse:inst5\|ps2_code_new_prev" {  } { { "ps2_mouse.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_mouse.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_mouse:inst5\|Decoder0~2 " "Destination node ps2_mouse:inst5\|Decoder0~2" {  } { { "ps2_mouse.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_mouse.vhd" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|ps2_word\[0\] " "Destination node ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|ps2_word\[0\]" {  } { { "ps2_transceiver.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_transceiver.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|timer\[12\]~27 " "Destination node ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|timer\[12\]~27" {  } { { "ps2_transceiver.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_transceiver.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|ps2_clk_int_prev " "Destination node ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|ps2_clk_int_prev" {  } { { "ps2_transceiver.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_transceiver.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|ps2_word\[10\]~1 " "Destination node ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|ps2_word\[10\]~1" {  } { { "ps2_transceiver.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_transceiver.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_mouse:inst5\|tx_ena~0 " "Destination node ps2_mouse:inst5\|tx_ena~0" {  } { { "ps2_mouse.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_mouse.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|ps2_word\[8\]~4 " "Destination node ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|ps2_word\[8\]~4" {  } { { "ps2_transceiver.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_transceiver.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|bit_cnt\[0\]~1 " "Destination node ps2_mouse:inst5\|ps2_transceiver:ps2_transceiver_0\|bit_cnt\[0\]~1" {  } { { "ps2_transceiver.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/ps2_transceiver.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569530385476 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1569530385476 ""}  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 440 -504 -328 456 "resetmouse" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 2813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569530385476 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1569530385763 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1569530385764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1569530385764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1569530385765 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1569530385767 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1569530385768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1569530385768 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1569530385769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1569530385804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1569530385805 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1569530385805 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 clk\[0\] pixel_clk~output " "PLL \"altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"pixel_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/db/altpll0_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altpll0.vhd" "" { Text "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 135 0 0 } } { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 80 -248 0 232 "inst2" "" } } } } { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 304 48 224 320 "pixel_clk" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1569530385844 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569530386076 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1569530386084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1569530388459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569530388741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1569530388779 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1569530389598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569530389598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1569530389942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1569530393268 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1569530393268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1569530393925 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1569530393925 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1569530393925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569530393928 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1569530394059 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1569530394073 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1569530394379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1569530394380 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1569530394673 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569530395169 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone IV E " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pin_name1 3.3-V LVTTL G6 " "Pin pin_name1 uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pin_name1 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name1" } } } } { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 424 -56 120 440 "pin_name1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569530395763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pin_name2 3.3-V LVTTL H5 " "Pin pin_name2 uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pin_name2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name2" } } } } { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 440 -56 120 456 "pin_name2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569530395763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL Y2 " "Pin clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 112 -480 -304 128 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569530395763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resetmouse 3.3-V LVTTL J1 " "Pin resetmouse uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { resetmouse } } } { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 440 -504 -328 456 "resetmouse" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569530395763 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1569530395763 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.fit.smsg " "Generated suppressed messages file C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1569530395859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1515 " "Peak virtual memory: 1515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569530396295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 15:39:56 2019 " "Processing ended: Thu Sep 26 15:39:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569530396295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569530396295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569530396295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1569530396295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1569530397357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569530397360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 15:39:57 2019 " "Processing started: Thu Sep 26 15:39:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569530397360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1569530397360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1569530397360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1569530397623 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1569530400041 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1569530400143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569530400405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 15:40:00 2019 " "Processing ended: Thu Sep 26 15:40:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569530400405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569530400405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569530400405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1569530400405 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1569530401047 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1569530401542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569530401546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 15:40:01 2019 " "Processing started: Thu Sep 26 15:40:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569530401546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530401546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_with_hw_test_image -c vga_with_hw_test_image " "Command: quartus_sta vga_with_hw_test_image -c vga_with_hw_test_image" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530401546 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1569530401630 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530401817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530401817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530401883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530401883 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402310 ""}
{ "Info" "ISTA_SDC_FOUND" "vga_with_hw_test_image.out.sdc " "Reading SDC File: 'vga_with_hw_test_image.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402350 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:inst1\|disp_ena " "Node: vga_controller:inst1\|disp_ena was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hw_image_generator:inst\|y\[0\] vga_controller:inst1\|disp_ena " "Register hw_image_generator:inst\|y\[0\] is being clocked by vga_controller:inst1\|disp_ena" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569530402359 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402359 "|vga_with_hw_test_image|vga_controller:inst1|disp_ena"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402362 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1569530402362 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402362 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1569530402363 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1569530402373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.115 " "Worst-case setup slack is 11.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.115               0.000 clk  " "   11.115               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.678 " "Worst-case minimum pulse width slack is 9.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.678               0.000 clk  " "    9.678               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402465 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402488 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530402498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530402498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530402498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530402498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.220 ns " "Worst Case Available Settling Time: 18.220 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530402498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530402498 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402498 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1569530402504 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402529 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402849 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:inst1\|disp_ena " "Node: vga_controller:inst1\|disp_ena was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hw_image_generator:inst\|y\[0\] vga_controller:inst1\|disp_ena " "Register hw_image_generator:inst\|y\[0\] is being clocked by vga_controller:inst1\|disp_ena" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569530402925 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402925 "|vga_with_hw_test_image|vga_controller:inst1|disp_ena"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402925 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1569530402926 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.867 " "Worst-case setup slack is 11.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.867               0.000 clk  " "   11.867               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk  " "    0.354               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.681 " "Worst-case minimum pulse width slack is 9.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.681               0.000 clk  " "    9.681               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530402969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402969 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530402995 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530403005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530403005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530403005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530403005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.358 ns " "Worst Case Available Settling Time: 18.358 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530403005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530403005 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530403005 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1569530403011 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:inst1\|disp_ena " "Node: vga_controller:inst1\|disp_ena was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hw_image_generator:inst\|y\[0\] vga_controller:inst1\|disp_ena " "Register hw_image_generator:inst\|y\[0\] is being clocked by vga_controller:inst1\|disp_ena" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569530403102 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530403102 "|vga_with_hw_test_image|vga_controller:inst1|disp_ena"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530403102 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1569530403103 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530403103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.631 " "Worst-case setup slack is 15.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530403110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530403110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.631               0.000 clk  " "   15.631               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530403110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530403110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530403117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530403117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530403117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530403117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530403123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530403129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.214 " "Worst-case minimum pulse width slack is 9.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530403134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530403134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.214               0.000 clk  " "    9.214               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569530403134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530403134 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530403159 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530403169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530403169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530403169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530403169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.083 ns " "Worst Case Available Settling Time: 19.083 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530403169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569530403169 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530403169 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530403666 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530403673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569530403787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 15:40:03 2019 " "Processing ended: Thu Sep 26 15:40:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569530403787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569530403787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569530403787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530403787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569530404818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569530404822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 15:40:04 2019 " "Processing started: Thu Sep 26 15:40:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569530404822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1569530404822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1569530404822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1569530405244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_7_1200mv_85c_slow.vho C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_7_1200mv_85c_slow.vho in folder \"C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1569530405526 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_7_1200mv_0c_slow.vho C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_7_1200mv_0c_slow.vho in folder \"C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1569530405688 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_min_1200mv_0c_fast.vho C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_min_1200mv_0c_fast.vho in folder \"C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1569530405850 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image.vho C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image.vho in folder \"C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1569530406009 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_7_1200mv_85c_vhd_slow.sdo C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1569530406301 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_7_1200mv_0c_vhd_slow.sdo C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1569530406588 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_min_1200mv_0c_vhd_fast.sdo C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1569530406876 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_vhd.sdo C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_vhd.sdo in folder \"C:/Users/Estudiante/Music/vga_with_hw_test_image_v1_1_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1569530407166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569530407230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 15:40:07 2019 " "Processing ended: Thu Sep 26 15:40:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569530407230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569530407230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569530407230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1569530407230 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1569530407891 ""}
