Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: LCD_20X4_DEM_0_99_HIENTHI_SO_TO.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LCD_20X4_DEM_0_99_HIENTHI_SO_TO.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LCD_20X4_DEM_0_99_HIENTHI_SO_TO"
Output Format                      : NGC
Target Device                      : xc3s500e-5-pq208

---- Source Options
Top Module Name                    : LCD_20X4_DEM_0_99_HIENTHI_SO_TO
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Admin/Documents/TT-HDL-N7-S2/VHDL/BAI_644_LCD_20X4_DEM_0_99_HIENTHI_SO_TO/CHIA_10ENA.vhd" in Library work.
Architecture behavioral of Entity chia_10ena is up to date.
Compiling vhdl file "C:/Users/Admin/Documents/TT-HDL-N7-S2/VHDL/BAI_644_LCD_20X4_DEM_0_99_HIENTHI_SO_TO/DEM_2SO.vhd" in Library work.
Architecture behavioral of Entity dem_2so is up to date.
Compiling vhdl file "C:/Users/Admin/Documents/TT-HDL-N7-S2/VHDL/BAI_644_LCD_20X4_DEM_0_99_HIENTHI_SO_TO/LCD_GIAI_MA_SO_TO.vhd" in Library work.
Architecture behavioral of Entity lcd_giai_ma_so_to is up to date.
Compiling vhdl file "C:/Users/Admin/Documents/TT-HDL-N7-S2/VHDL/BAI_644_LCD_20X4_DEM_0_99_HIENTHI_SO_TO/LCD_20X4_GAN_DULIEU_1SO_TO.vhd" in Library work.
Architecture behavioral of Entity lcd_20x4_gan_dulieu_1so_to is up to date.
Compiling vhdl file "C:/Users/Admin/Documents/TT-HDL-N7-S2/VHDL/BAI_644_LCD_20X4_DEM_0_99_HIENTHI_SO_TO/LCD_KHOITAO_HIENTHI_SO_TO.vhd" in Library work.
Architecture behavioral of Entity lcd_khoitao_hienthi_so_to is up to date.
Compiling vhdl file "C:/Users/Admin/Documents/TT-HDL-N7-S2/VHDL/BAI_644_LCD_20X4_DEM_0_99_HIENTHI_SO_TO/LCD_20X4_DEM_0_99_HIENTHI_SO_TO.vhd" in Library work.
Architecture behavioral of Entity lcd_20x4_dem_0_99_hienthi_so_to is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LCD_20X4_DEM_0_99_HIENTHI_SO_TO> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CHIA_10ENA> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEM_2SO> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LCD_GIAI_MA_SO_TO> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LCD_20X4_GAN_DULIEU_1SO_TO> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LCD_KHOITAO_HIENTHI_SO_TO> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LCD_20X4_DEM_0_99_HIENTHI_SO_TO> in library <work> (Architecture <behavioral>).
Entity <LCD_20X4_DEM_0_99_HIENTHI_SO_TO> analyzed. Unit <LCD_20X4_DEM_0_99_HIENTHI_SO_TO> generated.

Analyzing Entity <CHIA_10ENA> in library <work> (Architecture <Behavioral>).
Entity <CHIA_10ENA> analyzed. Unit <CHIA_10ENA> generated.

Analyzing Entity <DEM_2SO> in library <work> (Architecture <Behavioral>).
Entity <DEM_2SO> analyzed. Unit <DEM_2SO> generated.

Analyzing Entity <LCD_GIAI_MA_SO_TO> in library <work> (Architecture <Behavioral>).
Entity <LCD_GIAI_MA_SO_TO> analyzed. Unit <LCD_GIAI_MA_SO_TO> generated.

Analyzing Entity <LCD_20X4_GAN_DULIEU_1SO_TO> in library <work> (Architecture <Behavioral>).
Entity <LCD_20X4_GAN_DULIEU_1SO_TO> analyzed. Unit <LCD_20X4_GAN_DULIEU_1SO_TO> generated.

Analyzing Entity <LCD_KHOITAO_HIENTHI_SO_TO> in library <work> (Architecture <Behavioral>).
INFO:Xst:1433 - Contents of array <LCD_DIS1> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <LCD_DIS2> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <LCD_DIS3> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <LCD_DIS4> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <LCD_KHOITAO_HIENTHI_SO_TO> analyzed. Unit <LCD_KHOITAO_HIENTHI_SO_TO> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CHIA_10ENA>.
    Related source file is "C:/Users/Admin/Documents/TT-HDL-N7-S2/VHDL/BAI_644_LCD_20X4_DEM_0_99_HIENTHI_SO_TO/CHIA_10ENA.vhd".
    Found 26-bit adder for signal <D1HZ_N$addsub0000> created at line 102.
    Found 26-bit register for signal <D1HZ_R>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CHIA_10ENA> synthesized.


Synthesizing Unit <DEM_2SO>.
    Related source file is "C:/Users/Admin/Documents/TT-HDL-N7-S2/VHDL/BAI_644_LCD_20X4_DEM_0_99_HIENTHI_SO_TO/DEM_2SO.vhd".
    Found 4-bit up counter for signal <CHUC_R>.
    Found 4-bit up counter for signal <DONVI_R>.
    Summary:
	inferred   2 Counter(s).
Unit <DEM_2SO> synthesized.


Synthesizing Unit <LCD_GIAI_MA_SO_TO>.
    Related source file is "C:/Users/Admin/Documents/TT-HDL-N7-S2/VHDL/BAI_644_LCD_20X4_DEM_0_99_HIENTHI_SO_TO/LCD_GIAI_MA_SO_TO.vhd".
    Found 60x8-bit ROM for signal <MA_SO<0>>.
    Found 59x8-bit ROM for signal <MA_SO<1>>.
    Found 58x8-bit ROM for signal <MA_SO<2>>.
    Found 57x8-bit ROM for signal <MA_SO<3>>.
    Found 56x8-bit ROM for signal <MA_SO<4>>.
    Found 55x8-bit ROM for signal <MA_SO<5>>.
    Found 4x3-bit multiplier for signal <MA_SO_0$mult0000> created at line 67.
    Summary:
	inferred   6 ROM(s).
	inferred   1 Multiplier(s).
Unit <LCD_GIAI_MA_SO_TO> synthesized.


Synthesizing Unit <LCD_20X4_GAN_DULIEU_1SO_TO>.
    Related source file is "C:/Users/Admin/Documents/TT-HDL-N7-S2/VHDL/BAI_644_LCD_20X4_DEM_0_99_HIENTHI_SO_TO/LCD_20X4_GAN_DULIEU_1SO_TO.vhd".
    Found 48-bit comparator equal for signal <lcd_ma_ch$cmp_eq0000> created at line 47.
    Summary:
	inferred   1 Comparator(s).
Unit <LCD_20X4_GAN_DULIEU_1SO_TO> synthesized.


Synthesizing Unit <LCD_KHOITAO_HIENTHI_SO_TO>.
    Related source file is "C:/Users/Admin/Documents/TT-HDL-N7-S2/VHDL/BAI_644_LCD_20X4_DEM_0_99_HIENTHI_SO_TO/LCD_KHOITAO_HIENTHI_SO_TO.vhd".
    Found 64x8-bit ROM for signal <LCD_DB$rom0000> created at line 169.
    Found finite state machine <FSM_0> for signal <LCD_STATE>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 30                                             |
    | Inputs             | 6                                              |
    | Outputs            | 12                                             |
    | Clock              | LCD_CK                    (falling_edge)       |
    | Reset              | LCD_RST                   (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | lcd_initial                                    |
    | Power Up State     | lcd_initial                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6x8-bit ROM for signal <LCD_DB$mux0000> created at line 145.
    Found 1-bit register for signal <LCD_E>.
    Found 1-bit register for signal <LCD_RS>.
    Found 8-bit register for signal <LCD_DB>.
    Found 8-bit 20-to-1 multiplexer for signal <$varindex0000> created at line 195.
    Found 8-bit 20-to-1 multiplexer for signal <$varindex0001> created at line 217.
    Found 8-bit 20-to-1 multiplexer for signal <$varindex0002> created at line 239.
    Found 8-bit 20-to-1 multiplexer for signal <$varindex0003> created at line 262.
    Found 6-bit register for signal <PTR>.
    Found 6-bit adder for signal <PTR$share0000> created at line 136.
    Found 20-bit register for signal <SLX>.
    Found 20-bit adder for signal <SLX$share0000> created at line 136.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <LCD_KHOITAO_HIENTHI_SO_TO> synthesized.


Synthesizing Unit <LCD_20X4_DEM_0_99_HIENTHI_SO_TO>.
    Related source file is "C:/Users/Admin/Documents/TT-HDL-N7-S2/VHDL/BAI_644_LCD_20X4_DEM_0_99_HIENTHI_SO_TO/LCD_20X4_DEM_0_99_HIENTHI_SO_TO.vhd".
Unit <LCD_20X4_DEM_0_99_HIENTHI_SO_TO> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 14
 55x8-bit ROM                                          : 2
 56x8-bit ROM                                          : 2
 57x8-bit ROM                                          : 2
 58x8-bit ROM                                          : 2
 59x8-bit ROM                                          : 2
 60x8-bit ROM                                          : 2
 64x8-bit ROM                                          : 1
 6x8-bit ROM                                           : 1
# Multipliers                                          : 2
 4x3-bit multiplier                                    : 2
# Adders/Subtractors                                   : 3
 20-bit adder                                          : 1
 26-bit adder                                          : 1
 6-bit adder                                           : 1
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 6
 1-bit register                                        : 2
 20-bit register                                       : 1
 26-bit register                                       : 1
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 48-bit comparator equal                               : 1
# Multiplexers                                         : 4
 8-bit 20-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <IC3/LCD_STATE/FSM> on signal <LCD_STATE[1:4]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 lcd_initial | 0000
 lcd_cg_addr | 0001
 lcd_cg_data | 0010
 lcd_addr_l1 | 0011
 lcd_data_l1 | 0100
 lcd_addr_l2 | 0101
 lcd_data_l2 | 0110
 lcd_addr_l3 | 0111
 lcd_data_l3 | 1000
 lcd_addr_l4 | 1001
 lcd_data_l4 | 1010
 lcd_stop    | 1011
-------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 14
 55x8-bit ROM                                          : 2
 56x8-bit ROM                                          : 2
 57x8-bit ROM                                          : 2
 58x8-bit ROM                                          : 2
 59x8-bit ROM                                          : 2
 60x8-bit ROM                                          : 2
 64x8-bit ROM                                          : 1
 6x8-bit ROM                                           : 1
# Multipliers                                          : 2
 4x3-bit multiplier                                    : 2
# Adders/Subtractors                                   : 3
 20-bit adder                                          : 1
 26-bit adder                                          : 1
 6-bit adder                                           : 1
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 62
 Flip-Flops                                            : 62
# Comparators                                          : 1
 48-bit comparator equal                               : 1
# Multiplexers                                         : 4
 8-bit 20-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <LCD_20X4_DEM_0_99_HIENTHI_SO_TO> ...

Optimizing unit <CHIA_10ENA> ...

Optimizing unit <DEM_2SO> ...

Optimizing unit <LCD_20X4_GAN_DULIEU_1SO_TO> ...

Optimizing unit <LCD_KHOITAO_HIENTHI_SO_TO> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LCD_20X4_DEM_0_99_HIENTHI_SO_TO, actual ratio is 8.
FlipFlop IC2/CHUC_R_0 has been replicated 1 time(s)
FlipFlop IC2/CHUC_R_1 has been replicated 1 time(s)
FlipFlop IC2/CHUC_R_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 77
 Flip-Flops                                            : 77

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LCD_20X4_DEM_0_99_HIENTHI_SO_TO.ngr
Top Level Output File Name         : LCD_20X4_DEM_0_99_HIENTHI_SO_TO
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 999
#      GND                         : 1
#      INV                         : 40
#      LUT1                        : 82
#      LUT2                        : 28
#      LUT2_L                      : 1
#      LUT3                        : 204
#      LUT3_D                      : 2
#      LUT3_L                      : 6
#      LUT4                        : 177
#      LUT4_D                      : 8
#      LUT4_L                      : 22
#      MUXCY                       : 57
#      MUXF5                       : 201
#      MUXF6                       : 105
#      MUXF7                       : 18
#      VCC                         : 1
#      XORCY                       : 46
# FlipFlops/Latches                : 77
#      FDC_1                       : 30
#      FDCE                        : 11
#      FDE_1                       : 10
#      FDR_1                       : 25
#      FDS_1                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-5 

 Number of Slices:                      363  out of   4656     7%  
 Number of Slice Flip Flops:             77  out of   9312     0%  
 Number of 4 input LUTs:                570  out of   9312     6%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    158     9%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CKHT                               | BUFGP                  | 77    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
BTN0                               | IBUF                   | 41    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.992ns (Maximum Frequency: 83.388MHz)
   Minimum input arrival time before clock: 4.212ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: 4.632ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CKHT'
  Clock period: 11.992ns (frequency: 83.388MHz)
  Total number of paths / destination ports: 21407 / 114
-------------------------------------------------------------------------
Delay:               11.992ns (Levels of Logic = 23)
  Source:            IC2/CHUC_R_3 (FF)
  Destination:       IC3/LCD_DB_5 (FF)
  Source Clock:      CKHT falling
  Destination Clock: CKHT falling

  Data Path: IC2/CHUC_R_3 to IC3/LCD_DB_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            16   0.514   0.882  IC2/CHUC_R_3 (IC2/CHUC_R_3)
     LUT4:I3->O           29   0.612   1.072  IC19/MA_SO_0_mult0000<4>1_1 (IC19/MA_SO_0_mult0000<4>1)
     MUXF5:S->O            1   0.641   0.000  IC19/Mrom_MA_SO<5>5_f5 (IC19/Mrom_MA_SO<5>5_f5)
     MUXF6:I0->O           2   0.451   0.449  IC19/Mrom_MA_SO<5>5_f6 (IC19/Mrom_MA_SO<5>5_f6)
     LUT2:I1->O            1   0.612   0.000  IC29/Mcompar_lcd_ma_ch_cmp_eq0000_lut<0>1 (IC29/Mcompar_lcd_ma_ch_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<0> (IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<1> (IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<2> (IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<3> (IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<4> (IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<5> (IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<6> (IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<7> (IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<8> (IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<9> (IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<10> (IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<11> (IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<11>)
     MUXCY:CI->O          24   0.399   1.094  IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<12> (IC29/Mcompar_lcd_ma_ch_cmp_eq0000_cy<12>)
     LUT3:I2->O            1   0.612   0.000  IC3/Mmux__varindex0001_8 (IC3/Mmux__varindex0001_8)
     MUXF5:I1->O           1   0.278   0.000  IC3/Mmux__varindex0001_7_f5 (IC3/Mmux__varindex0001_7_f5)
     MUXF6:I1->O           1   0.451   0.387  IC3/Mmux__varindex0001_6_f6 (IC3/Mmux__varindex0001_6_f6)
     LUT3:I2->O            1   0.612   0.360  IC3/LCD_DB_mux0001<7>67_SW0 (N77)
     LUT4_L:I3->LO         1   0.612   0.103  IC3/LCD_DB_mux0001<7>102_SW0 (N53)
     LUT4:I3->O            1   0.612   0.000  IC3/LCD_DB_mux0001<7>130 (IC3/LCD_DB_mux0001<7>)
     FDE_1:D                   0.268          IC3/LCD_DB_0
    ----------------------------------------
    Total                     11.992ns (7.645ns logic, 4.347ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CKHT'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              4.212ns (Levels of Logic = 3)
  Source:            SW1 (PAD)
  Destination:       IC2/CHUC_R_3 (FF)
  Destination Clock: CKHT falling

  Data Path: SW1 to IC2/CHUC_R_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.410  SW1_IBUF (SW1_IBUF)
     LUT3:I2->O            1   0.612   0.387  IC2/CHUC_R_not0002_SW0 (N2)
     LUT4:I2->O            7   0.612   0.602  IC2/CHUC_R_not0002 (IC2/CHUC_R_not0002)
     FDCE:CE                   0.483          IC2/CHUC_R_0
    ----------------------------------------
    Total                      4.212ns (2.813ns logic, 1.399ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CKHT'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            IC3/LCD_E (FF)
  Destination:       LCD_E (PAD)
  Source Clock:      CKHT falling

  Data Path: IC3/LCD_E to LCD_E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.514   0.380  IC3/LCD_E (IC3/LCD_E)
     OBUF:I->O                 3.169          LCD_E_OBUF (LCD_E)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.632ns (Levels of Logic = 2)
  Source:            SW0 (PAD)
  Destination:       LCD_P (PAD)

  Data Path: SW0 to LCD_P
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  SW0_IBUF (LCD_P_OBUF)
     OBUF:I->O                 3.169          LCD_P_OBUF (LCD_P)
    ----------------------------------------
    Total                      4.632ns (4.275ns logic, 0.357ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.92 secs
 
--> 

Total memory usage is 4537612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    5 (   0 filtered)

