{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653834712550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653834712551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 23:31:52 2022 " "Processing started: Sun May 29 23:31:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653834712551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653834712551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vedic_32x32 -c vedic_32x32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vedic_32x32 -c vedic_32x32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653834712551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1653834713041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vedic_32x32.v 17 17 " "Found 17 design units, including 17 entities, in source file vedic_32x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "2 vedic_2x2 " "Found entity 2: vedic_2x2" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "3 add_N_bit " "Found entity 3: add_N_bit" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "4 half_adder " "Found entity 4: half_adder" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "5 full_adder " "Found entity 5: full_adder" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "6 add_4_bit " "Found entity 6: add_4_bit" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "7 add_6_bit " "Found entity 7: add_6_bit" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "8 vedic_4x4 " "Found entity 8: vedic_4x4" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "9 add_8_bit " "Found entity 9: add_8_bit" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "10 add_12_bit " "Found entity 10: add_12_bit" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "11 vedic_8x8 " "Found entity 11: vedic_8x8" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "12 add_16_bit " "Found entity 12: add_16_bit" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "13 add_24_bit " "Found entity 13: add_24_bit" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "14 vedic_16x16 " "Found entity 14: vedic_16x16" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "15 add_32_bit " "Found entity 15: add_32_bit" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "16 add_48_bit " "Found entity 16: add_48_bit" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""} { "Info" "ISGN_ENTITY_NAME" "17 vedic_32x32 " "Found entity 17: vedic_32x32" {  } { { "vedic_32x32.v" "" { Text "C:/altera/verilog_220412/vedic_32x32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653834713076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vedic_32x32 " "Elaborating entity \"vedic_32x32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653834713096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vedic_16x16 vedic_16x16:z1 " "Elaborating entity \"vedic_16x16\" for hierarchy \"vedic_16x16:z1\"" {  } { { "vedic_32x32.v" "z1" { Text "C:/altera/verilog_220412/vedic_32x32.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653834713111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vedic_8x8 vedic_16x16:z1\|vedic_8x8:z1 " "Elaborating entity \"vedic_8x8\" for hierarchy \"vedic_16x16:z1\|vedic_8x8:z1\"" {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653834713120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vedic_4x4 vedic_16x16:z1\|vedic_8x8:z1\|vedic_4x4:z1 " "Elaborating entity \"vedic_4x4\" for hierarchy \"vedic_16x16:z1\|vedic_8x8:z1\|vedic_4x4:z1\"" {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653834713128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vedic_2x2 vedic_16x16:z1\|vedic_8x8:z1\|vedic_4x4:z1\|vedic_2x2:z1 " "Elaborating entity \"vedic_2x2\" for hierarchy \"vedic_16x16:z1\|vedic_8x8:z1\|vedic_4x4:z1\|vedic_2x2:z1\"" {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653834713135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha vedic_16x16:z1\|vedic_8x8:z1\|vedic_4x4:z1\|vedic_2x2:z1\|ha:z1 " "Elaborating entity \"ha\" for hierarchy \"vedic_16x16:z1\|vedic_8x8:z1\|vedic_4x4:z1\|vedic_2x2:z1\|ha:z1\"" {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653834713140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_4_bit vedic_16x16:z1\|vedic_8x8:z1\|vedic_4x4:z1\|add_4_bit:z5 " "Elaborating entity \"add_4_bit\" for hierarchy \"vedic_16x16:z1\|vedic_8x8:z1\|vedic_4x4:z1\|add_4_bit:z5\"" {  } { { "add_32_bit.v" "z5" { Text "C:/altera/verilog_220412/add_32_bit.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653834713157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out add_32_bit.v(71) " "Verilog HDL or VHDL warning at add_32_bit.v(71): object \"carry_out\" assigned a value but never read" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653834713157 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder vedic_16x16:z1\|vedic_8x8:z1\|vedic_4x4:z1\|add_4_bit:z5\|half_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"half_adder\" for hierarchy \"vedic_16x16:z1\|vedic_8x8:z1\|vedic_4x4:z1\|add_4_bit:z5\|half_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "add_32_bit.v" "generate_N_bit_Adder\[0\].f" { Text "C:/altera/verilog_220412/add_32_bit.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653834713163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder vedic_16x16:z1\|vedic_8x8:z1\|vedic_4x4:z1\|add_4_bit:z5\|full_adder:generate_N_bit_Adder\[1\].f " "Elaborating entity \"full_adder\" for hierarchy \"vedic_16x16:z1\|vedic_8x8:z1\|vedic_4x4:z1\|add_4_bit:z5\|full_adder:generate_N_bit_Adder\[1\].f\"" {  } { { "add_32_bit.v" "generate_N_bit_Adder\[1\].f" { Text "C:/altera/verilog_220412/add_32_bit.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653834713170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_6_bit vedic_16x16:z1\|vedic_8x8:z1\|vedic_4x4:z1\|add_6_bit:z6 " "Elaborating entity \"add_6_bit\" for hierarchy \"vedic_16x16:z1\|vedic_8x8:z1\|vedic_4x4:z1\|add_6_bit:z6\"" {  } { { "add_32_bit.v" "z6" { Text "C:/altera/verilog_220412/add_32_bit.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653834713177 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out add_32_bit.v(90) " "Verilog HDL or VHDL warning at add_32_bit.v(90): object \"carry_out\" assigned a value but never read" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653834713178 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8_bit vedic_16x16:z1\|vedic_8x8:z1\|add_8_bit:z5 " "Elaborating entity \"add_8_bit\" for hierarchy \"vedic_16x16:z1\|vedic_8x8:z1\|add_8_bit:z5\"" {  } { { "add_32_bit.v" "z5" { Text "C:/altera/verilog_220412/add_32_bit.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653834713332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out add_32_bit.v(148) " "Verilog HDL or VHDL warning at add_32_bit.v(148): object \"carry_out\" assigned a value but never read" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653834713332 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_12_bit vedic_16x16:z1\|vedic_8x8:z1\|add_12_bit:z6 " "Elaborating entity \"add_12_bit\" for hierarchy \"vedic_16x16:z1\|vedic_8x8:z1\|add_12_bit:z6\"" {  } { { "add_32_bit.v" "z6" { Text "C:/altera/verilog_220412/add_32_bit.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653834713351 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out add_32_bit.v(167) " "Verilog HDL or VHDL warning at add_32_bit.v(167): object \"carry_out\" assigned a value but never read" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653834713351 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_bit vedic_16x16:z1\|add_16_bit:z5 " "Elaborating entity \"add_16_bit\" for hierarchy \"vedic_16x16:z1\|add_16_bit:z5\"" {  } { { "add_32_bit.v" "z5" { Text "C:/altera/verilog_220412/add_32_bit.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653834714001 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out add_32_bit.v(228) " "Verilog HDL or VHDL warning at add_32_bit.v(228): object \"carry_out\" assigned a value but never read" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653834714002 "|vedic_32x32|vedic_16x16:z1|add_16_bit:z5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_24_bit vedic_16x16:z1\|add_24_bit:z6 " "Elaborating entity \"add_24_bit\" for hierarchy \"vedic_16x16:z1\|add_24_bit:z6\"" {  } { { "add_32_bit.v" "z6" { Text "C:/altera/verilog_220412/add_32_bit.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653834714038 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out add_32_bit.v(247) " "Verilog HDL or VHDL warning at add_32_bit.v(247): object \"carry_out\" assigned a value but never read" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653834714039 "|vedic_32x32|vedic_16x16:z1|add_24_bit:z6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_32_bit add_32_bit:z5 " "Elaborating entity \"add_32_bit\" for hierarchy \"add_32_bit:z5\"" {  } { { "vedic_32x32.v" "z5" { Text "C:/altera/verilog_220412/vedic_32x32.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653834716716 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out add_32_bit.v(306) " "Verilog HDL or VHDL warning at add_32_bit.v(306): object \"carry_out\" assigned a value but never read" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653834716717 "|vedic_32x32|add_32_bit:z5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_48_bit add_48_bit:z6 " "Elaborating entity \"add_48_bit\" for hierarchy \"add_48_bit:z6\"" {  } { { "vedic_32x32.v" "z6" { Text "C:/altera/verilog_220412/vedic_32x32.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653834716769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out add_32_bit.v(325) " "Verilog HDL or VHDL warning at add_32_bit.v(325): object \"carry_out\" assigned a value but never read" {  } { { "add_32_bit.v" "" { Text "C:/altera/verilog_220412/add_32_bit.v" 325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653834716770 "|vedic_32x32|add_48_bit:z6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z4 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z4\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z4" { Text "C:/altera/verilog_220412/add_32_bit.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717053 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z3 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z3\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z3" { Text "C:/altera/verilog_220412/add_32_bit.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717054 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z2 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z2\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z2" { Text "C:/altera/verilog_220412/add_32_bit.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717055 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z1 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717056 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z4 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z4\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z4" { Text "C:/altera/verilog_220412/add_32_bit.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717058 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z3 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z3\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z3" { Text "C:/altera/verilog_220412/add_32_bit.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717060 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z2 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z2\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z2" { Text "C:/altera/verilog_220412/add_32_bit.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717061 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z1 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717062 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z4 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z4\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z4" { Text "C:/altera/verilog_220412/add_32_bit.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717064 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z3 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z3\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z3" { Text "C:/altera/verilog_220412/add_32_bit.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717065 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z2 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z2\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z2" { Text "C:/altera/verilog_220412/add_32_bit.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717066 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z1 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717067 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z4 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z4\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z4" { Text "C:/altera/verilog_220412/add_32_bit.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717069 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z3 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z3\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z3" { Text "C:/altera/verilog_220412/add_32_bit.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717070 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z2 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z2\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z2" { Text "C:/altera/verilog_220412/add_32_bit.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717071 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z1 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717071 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z4 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z4\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z4" { Text "C:/altera/verilog_220412/add_32_bit.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717076 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z3 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z3\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z3" { Text "C:/altera/verilog_220412/add_32_bit.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717077 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z2 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z2\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z2" { Text "C:/altera/verilog_220412/add_32_bit.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717078 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z1 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717079 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z4 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z4\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z4" { Text "C:/altera/verilog_220412/add_32_bit.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717081 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z3 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z3\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z3" { Text "C:/altera/verilog_220412/add_32_bit.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717082 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z2 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z2\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z2" { Text "C:/altera/verilog_220412/add_32_bit.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717083 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z1 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717083 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z4 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z4\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z4" { Text "C:/altera/verilog_220412/add_32_bit.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717086 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z3 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z3\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z3" { Text "C:/altera/verilog_220412/add_32_bit.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717086 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z2 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z2\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z2" { Text "C:/altera/verilog_220412/add_32_bit.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717087 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z1 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717090 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z4 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z4\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z4" { Text "C:/altera/verilog_220412/add_32_bit.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717092 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z3 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z3\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z3" { Text "C:/altera/verilog_220412/add_32_bit.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717093 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z2 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z2\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z2" { Text "C:/altera/verilog_220412/add_32_bit.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717094 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z1 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717095 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z4 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z4\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z4" { Text "C:/altera/verilog_220412/add_32_bit.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717100 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z3 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z3\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z3" { Text "C:/altera/verilog_220412/add_32_bit.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717102 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z2 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z2\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z2" { Text "C:/altera/verilog_220412/add_32_bit.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717103 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z1 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717104 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z4 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z4\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z4" { Text "C:/altera/verilog_220412/add_32_bit.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717106 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z3 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z3\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z3" { Text "C:/altera/verilog_220412/add_32_bit.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717106 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z2 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z2\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z2" { Text "C:/altera/verilog_220412/add_32_bit.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717107 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z1 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717108 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z4 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z4\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z4" { Text "C:/altera/verilog_220412/add_32_bit.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717111 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z3 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z3\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z3" { Text "C:/altera/verilog_220412/add_32_bit.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717112 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z2 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z2\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z2" { Text "C:/altera/verilog_220412/add_32_bit.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717113 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z1 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717114 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z4 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z4\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z4" { Text "C:/altera/verilog_220412/add_32_bit.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717116 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z3 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z3\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z3" { Text "C:/altera/verilog_220412/add_32_bit.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717117 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z2 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z2\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z2" { Text "C:/altera/verilog_220412/add_32_bit.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717119 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z1 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717120 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z4 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z4\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z4" { Text "C:/altera/verilog_220412/add_32_bit.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717126 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z3 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z3\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z3" { Text "C:/altera/verilog_220412/add_32_bit.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717127 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z2 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z2\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z2" { Text "C:/altera/verilog_220412/add_32_bit.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717128 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z1 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717129 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z4 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z4\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z4" { Text "C:/altera/verilog_220412/add_32_bit.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717131 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z3 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z3\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z3" { Text "C:/altera/verilog_220412/add_32_bit.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717132 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z2 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z2\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z2" { Text "C:/altera/verilog_220412/add_32_bit.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717133 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z1 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717134 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z4 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z4\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z4" { Text "C:/altera/verilog_220412/add_32_bit.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717136 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z3 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z3\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z3" { Text "C:/altera/verilog_220412/add_32_bit.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717137 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z2 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z2\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z2" { Text "C:/altera/verilog_220412/add_32_bit.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717138 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 z1 16 8 " "Port \"ordered port 2\" on the entity instantiation of \"z1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "add_32_bit.v" "z1" { Text "C:/altera/verilog_220412/add_32_bit.v" 202 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1653834717139 "|vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1653834720118 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653834725687 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653834725687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3590 " "Implemented 3590 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653834725891 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653834725891 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3462 " "Implemented 3462 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1653834725891 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653834725891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653834725947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 23:32:05 2022 " "Processing ended: Sun May 29 23:32:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653834725947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653834725947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653834725947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653834725947 ""}
