<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/2042458649</prism:url><dc:identifier>SCOPUS_ID:2042458649</dc:identifier><eid>2-s2.0-2042458649</eid><prism:doi>10.1145/641865.641867</prism:doi><dc:title>A survey of processors with explicit multithreading</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>re</subtype><subtypeDescription>Review</subtypeDescription><citedby-count>113</citedby-count><prism:publicationName>ACM Computing Surveys</prism:publicationName><source-id>23038</source-id><prism:issn>03600300 03600300</prism:issn><prism:volume>35</prism:volume><prism:issueIdentifier>1</prism:issueIdentifier><prism:startingPage>29</prism:startingPage><prism:endingPage>63</prism:endingPage><prism:pageRange>29-63</prism:pageRange><prism:coverDate>2003-03-01</prism:coverDate><openaccess>0</openaccess><openaccessFlag>false</openaccessFlag><dc:creator><author seq="1" auid="6603728018"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603728018</author-url><affiliation id="60016060" href="https://api.elsevier.com/content/affiliation/affiliation_id/60016060"/><affiliation id="60016060" href="https://api.elsevier.com/content/affiliation/affiliation_id/60016060"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>Hardware multithreading is becoming a generally applied technique in the next generation of microprocessors. Several multithreaded processors are announced by industry or already into production in the areas of high-performance microprocessors, media, and network processors. A multithreaded processor is able to pursue two or more threads of control in parallel within the processor pipeline. The contexts of two or more threads of control are often stored in separate on-chip register sets. Unused instruction slots, which arise from latencies during the pipelined execution of single-threaded programs by a contemporary microprocessor, are filled by instructions of other threads within a multithreaded processor. The execution units are multiplexed between the thread contexts that are loaded in the register sets. Underutilization of a superscalar processor due to missing instruction-level parallelism can be overcome by simultaneous multithreading, where a processor can issue multiple instructions from multiple threads each cycle. Simultaneous multithreaded processors combine the multithreading technique with a wide-issue superscalar processor to utilize a larger part of the issue bandwidth by issuing instructions from different threads simultaneously. Explicit multithreaded processors are multithreaded processors that apply processes or operating system threads in their hardware thread slots. These processors optimize the throughput of multiprogramming workloads rather than single-thread performance. We distinguish these processors from implicit multithreaded processors © 2003 ACM.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/2042458649" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=2042458649&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=2042458649&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"><affilname>Jozef Stefan Institute</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><affiliation id="60016060" href="https://api.elsevier.com/content/affiliation/affiliation_id/60016060"><affilname>Universität Augsburg</affilname><affiliation-city>Augsburg</affiliation-city><affiliation-country>Germany</affiliation-country></affiliation><authors><author seq="1" auid="6603728018"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603728018</author-url><affiliation id="60016060" href="https://api.elsevier.com/content/affiliation/affiliation_id/60016060"/><affiliation id="60016060" href="https://api.elsevier.com/content/affiliation/affiliation_id/60016060"/></author><author seq="2" auid="55947972500"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55947972500</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="3" auid="6602885301"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Šilc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6602885301</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>Blocked multithreading</author-keyword><author-keyword>Interleaved multithreading</author-keyword><author-keyword>Simultaneous multithreading</author-keyword></authkeywords><idxterms><mainterm weight="a" candidate="n">Blocked multithreading</mainterm><mainterm weight="a" candidate="n">Interleaved multithreading</mainterm><mainterm weight="a" candidate="n">Multiprogramming workloads</mainterm><mainterm weight="a" candidate="n">Simultaneous multithreading</mainterm></idxterms><subject-areas><subject-area code="2614" abbrev="MATH">Theoretical Computer Science</subject-area><subject-area code="1700" abbrev="COMP">Computer Science (all)</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered day="02" month="08" timestamp="2019-08-02T15:22:26.000026-04:00" year="2019"/><ait:date-sort day="01" month="03" year="2003"/><ait:status stage="S300" state="update" type="core"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2011 Elsevier B.V., All rights reserved.</copyright><itemidlist><ce:doi>10.1145/641865.641867</ce:doi><itemid idtype="PUI">44159292</itemid><itemid idtype="CPX">20063210050774</itemid><itemid idtype="SCP">2042458649</itemid><itemid idtype="SGR">2042458649</itemid></itemidlist><history><date-created day="08" month="08" year="2006"/></history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="re"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><author-keywords><author-keyword xml:lang="eng">Blocked multithreading</author-keyword><author-keyword xml:lang="eng">Interleaved multithreading</author-keyword><author-keyword xml:lang="eng">Simultaneous multithreading</author-keyword></author-keywords></citation-info><citation-title><titletext original="y" xml:lang="eng" language="English">A survey of processors with explicit multithreading</titletext></citation-title><author-group><author auid="6603728018" seq="1"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name></preferred-name></author><affiliation afid="60016060" country="deu"><organization>University of Augsburg</organization><affiliation-id afid="60016060"/><country>Germany</country></affiliation></author-group><author-group><author auid="55947972500" seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>University of Ljubljana</organization><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><author-group><author auid="6602885301" seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Šilc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name></preferred-name></author><affiliation afid="60023955" country="svn"><organization>Jožef Stefan Institute</organization><affiliation-id afid="60023955"/><country>Slovenia</country></affiliation></author-group><author-group><author auid="6603728018" seq="1"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name></preferred-name></author><affiliation afid="60016060" country="deu" dptid="112634513"><organization>Institute of Computer Science</organization><organization>University of Augsburg</organization><address-part>Eichleitnerstrasse 30</address-part><city-group>D-86135 Augsburg</city-group><affiliation-id afid="60016060" dptid="112634513"/><country>Germany</country></affiliation></author-group><author-group><author auid="55947972500" seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><address-part>Tržaška 25</address-part><city-group>Sl-1000 Ljubljana</city-group><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><author-group><author auid="6602885301" seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Šilc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name></preferred-name></author><affiliation afid="60023955" country="svn" dptid="104208728"><organization>Computer Systems Department</organization><organization>Jožef Stefan Institute</organization><address-part>Jamova 39</address-part><city-group>Sl-1000 Ljubljana</city-group><affiliation-id afid="60023955" dptid="104208728"/><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></person><affiliation country="deu"><organization>University of Augsburg</organization><city-group>Augsburg</city-group><country>Germany</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>Hardware multithreading is becoming a generally applied technique in the next generation of microprocessors. Several multithreaded processors are announced by industry or already into production in the areas of high-performance microprocessors, media, and network processors. A multithreaded processor is able to pursue two or more threads of control in parallel within the processor pipeline. The contexts of two or more threads of control are often stored in separate on-chip register sets. Unused instruction slots, which arise from latencies during the pipelined execution of single-threaded programs by a contemporary microprocessor, are filled by instructions of other threads within a multithreaded processor. The execution units are multiplexed between the thread contexts that are loaded in the register sets. Underutilization of a superscalar processor due to missing instruction-level parallelism can be overcome by simultaneous multithreading, where a processor can issue multiple instructions from multiple threads each cycle. Simultaneous multithreaded processors combine the multithreading technique with a wide-issue superscalar processor to utilize a larger part of the issue bandwidth by issuing instructions from different threads simultaneously. Explicit multithreaded processors are multithreaded processors that apply processes or operating system threads in their hardware thread slots. These processors optimize the throughput of multiprogramming workloads rather than single-thread performance. We distinguish these processors from implicit multithreaded processors © 2003 ACM.</ce:para></abstract></abstracts><source country="usa" srcid="23038" type="j"><sourcetitle>ACM Computing Surveys</sourcetitle><sourcetitle-abbrev>ACM Comput Surv</sourcetitle-abbrev><issn type="print">03600300</issn><issn type="electronic">03600300</issn><codencode>ACSUE</codencode><volisspag><voliss issue="1" volume="35"/><pagerange first="29" last="63"/></volisspag><publicationyear first="2003"/><publicationdate><year>2003</year><month>03</month><date-text xfab-added="true">March 2003</date-text></publicationdate></source><enhancement><classificationgroup><classifications type="CPXCLASS"><classification> <classification-code>716.1</classification-code> <classification-description>Information and Communication Theory</classification-description> </classification><classification> <classification-code>721</classification-code> <classification-description>Computer Circuits and Logic Elements</classification-description> </classification><classification> <classification-code>722.4</classification-code> <classification-description>Digital Computers and Systems</classification-description> </classification><classification> <classification-code>723</classification-code> <classification-description>Computer Software, Data Handling and Applications</classification-description> </classification><classification> <classification-code>723.1</classification-code> <classification-description>Computer Programming</classification-description> </classification><classification> <classification-code>731.1</classification-code> <classification-description>Control Systems</classification-description> </classification></classifications><classifications type="ASJC"><classification>2614</classification><classification>1700</classification></classifications><classifications type="SUBJABBR"><classification>MATH</classification><classification>COMP</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="110"><reference id="1"><ref-info><ref-title><ref-titletext>The MIT Alewife machine: Architecture and performance</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029180378</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Agarwal A.</ce:indexed-name><ce:surname>Agarwal</ce:surname></author><author seq="2"><ce:initials>R.</ce:initials><ce:indexed-name>Bianchini R.</ce:indexed-name><ce:surname>Bianchini</ce:surname></author><author seq="3"><ce:initials>D.</ce:initials><ce:indexed-name>Chaiken D.</ce:indexed-name><ce:surname>Chaiken</ce:surname></author><author seq="4"><ce:initials>K.L.</ce:initials><ce:indexed-name>Johnson K.L.</ce:indexed-name><ce:surname>Johnson</ce:surname></author><author seq="5"><ce:initials>D.</ce:initials><ce:indexed-name>Kranz D.</ce:indexed-name><ce:surname>Kranz</ce:surname></author><author seq="6"><ce:initials>J.</ce:initials><ce:indexed-name>Kubiatowicz J.</ce:indexed-name><ce:surname>Kubiatowicz</ce:surname></author><author seq="7"><ce:initials>B.H.</ce:initials><ce:indexed-name>Lim B.H.</ce:indexed-name><ce:surname>Lim</ce:surname></author><author seq="8"><ce:initials>K.</ce:initials><ce:indexed-name>Mackenzie K.</ce:indexed-name><ce:surname>Mackenzie</ce:surname></author><author seq="9"><ce:initials>D.</ce:initials><ce:indexed-name>Yeung D.</ce:indexed-name><ce:surname>Yeung</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 22nd Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><pagerange first="2" last="13"/></ref-volisspag><ref-text>Santa Margherita Ligure, Italy</ref-text></ref-info><ref-fulltext>AGARWAL, A., BIANCHINI, R., CHAIKEN, D., JOHNSON, K. L., KRANZ, D., KUBIATOWICZ, J., LIM, B. H., MACKENZIE, K., AND YEUNG, D. 1995. The MIT Alewife machine: architecture and performance. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (Santa Margherita Ligure, Italy). 2-13.</ref-fulltext></reference><reference id="2"><ref-info><ref-title><ref-titletext>Sparcle: An evolutionary processor design for large-scale multiprocessors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84945714902</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Agarwal A.</ce:indexed-name><ce:surname>Agarwal</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Kubiatowicz J.</ce:indexed-name><ce:surname>Kubiatowicz</ce:surname></author><author seq="3"><ce:initials>D.</ce:initials><ce:indexed-name>Kranz D.</ce:indexed-name><ce:surname>Kranz</ce:surname></author><author seq="4"><ce:initials>B.H.</ce:initials><ce:indexed-name>Lim B.H.</ce:indexed-name><ce:surname>Lim</ce:surname></author><author seq="5"><ce:initials>D.</ce:initials><ce:indexed-name>Yeoung D.</ce:indexed-name><ce:surname>Yeoung</ce:surname></author><author seq="6"><ce:initials>G.</ce:initials><ce:indexed-name>D'Souza G.</ce:indexed-name><ce:surname>D'Souza</ce:surname></author><author seq="7"><ce:initials>M.</ce:initials><ce:indexed-name>Parkin M.</ce:indexed-name><ce:surname>Parkin</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1993"/><ref-volisspag><voliss issue="3" volume="13"/><pagerange first="48" last="61"/></ref-volisspag></ref-info><ref-fulltext>AGARWAL, A., KUBIATOWICZ, J., KRANZ, D., LIM, B. H., YEOUNG, D., D'SOUZA, G., AND PARKIN, M. 1993. Sparcle: an evolutionary processor design for large-scale multiprocessors. IEEE Micro 13, 3, 48-61.</ref-fulltext></reference><reference id="3"><ref-info><ref-title><ref-titletext>A dynamic multithreading processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032315403</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.</ce:initials><ce:indexed-name>Akkary H.</ce:indexed-name><ce:surname>Akkary</ce:surname></author><author seq="2"><ce:initials>M.A.</ce:initials><ce:indexed-name>Driscoll M.A.</ce:indexed-name><ce:surname>Driscoll</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 31st Annual International Symposium on Microarchitecture</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="226" last="236"/></ref-volisspag><ref-text>Dallas, TX</ref-text></ref-info><ref-fulltext>AKKARY, H. AND DRISCOLL, M. A. 1998. A dynamic multithreading processor. In Proceedings of the 31st Annual International Symposium on Microarchitecture (Dallas, TX). 226-236.</ref-fulltext></reference><reference id="4"><ref-info><ref-title><ref-titletext>Blue Gene: A vision for protein science using a petaflops supercomputer</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034958341</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>F.</ce:initials><ce:indexed-name>Allen F.</ce:indexed-name><ce:surname>Allen</ce:surname></author><author seq="2"><ce:initials>G.</ce:initials><ce:indexed-name>Almasi G.</ce:indexed-name><ce:surname>Almasi</ce:surname></author><author seq="3"><ce:initials>W.</ce:initials><ce:indexed-name>Andreoni W.</ce:indexed-name><ce:surname>Andreoni</ce:surname></author><author seq="4"><ce:initials>D.</ce:initials><ce:indexed-name>Beece D.</ce:indexed-name><ce:surname>Beece</ce:surname></author><author seq="5"><ce:initials>B.J.</ce:initials><ce:indexed-name>Berne B.J.</ce:indexed-name><ce:surname>Berne</ce:surname></author><author seq="6"><ce:initials>A.</ce:initials><ce:indexed-name>Bright A.</ce:indexed-name><ce:surname>Bright</ce:surname></author><author seq="7"><ce:initials>J.</ce:initials><ce:indexed-name>Brunheroto J.</ce:indexed-name><ce:surname>Brunheroto</ce:surname></author><author seq="8"><ce:initials>C.</ce:initials><ce:indexed-name>Cascaval C.</ce:indexed-name><ce:surname>Cascaval</ce:surname></author><author seq="9"><ce:initials>J.</ce:initials><ce:indexed-name>Castanos J.</ce:indexed-name><ce:surname>Castanos</ce:surname></author><author seq="10"><ce:initials>P.</ce:initials><ce:indexed-name>Coteus P.</ce:indexed-name><ce:surname>Coteus</ce:surname></author><author seq="11"><ce:initials>P.</ce:initials><ce:indexed-name>Crumley P.</ce:indexed-name><ce:surname>Crumley</ce:surname></author><author seq="12"><ce:initials>A.</ce:initials><ce:indexed-name>Curioni A.</ce:indexed-name><ce:surname>Curioni</ce:surname></author><author seq="13"><ce:initials>M.</ce:initials><ce:indexed-name>Denneau M.</ce:indexed-name><ce:surname>Denneau</ce:surname></author><author seq="14"><ce:initials>W.</ce:initials><ce:indexed-name>Donath W.</ce:indexed-name><ce:surname>Donath</ce:surname></author><author seq="15"><ce:initials>M.</ce:initials><ce:indexed-name>Eleftheriou M.</ce:indexed-name><ce:surname>Eleftheriou</ce:surname></author><author seq="16"><ce:initials>B.</ce:initials><ce:indexed-name>Pitch B.</ce:indexed-name><ce:surname>Pitch</ce:surname></author><author seq="17"><ce:initials>B.</ce:initials><ce:indexed-name>Fleischer B.</ce:indexed-name><ce:surname>Fleischer</ce:surname></author><author seq="18"><ce:initials>C.J.</ce:initials><ce:indexed-name>Georgiou C.J.</ce:indexed-name><ce:surname>Georgiou</ce:surname></author><author seq="19"><ce:initials>R.</ce:initials><ce:indexed-name>Germain R.</ce:indexed-name><ce:surname>Germain</ce:surname></author><author seq="20"><ce:initials>M.</ce:initials><ce:indexed-name>Giampapa M.</ce:indexed-name><ce:surname>Giampapa</ce:surname></author><author seq="21"><ce:initials>D.</ce:initials><ce:indexed-name>Gresh D.</ce:indexed-name><ce:surname>Gresh</ce:surname></author><author seq="22"><ce:initials>M.</ce:initials><ce:indexed-name>Gupta M.</ce:indexed-name><ce:surname>Gupta</ce:surname></author><author seq="23"><ce:initials>R.</ce:initials><ce:indexed-name>Haring R.</ce:indexed-name><ce:surname>Haring</ce:surname></author><author seq="24"><ce:initials>H.</ce:initials><ce:indexed-name>Ho H.</ce:indexed-name><ce:surname>Ho</ce:surname></author><author seq="25"><ce:initials>P.</ce:initials><ce:indexed-name>Hochschild P.</ce:indexed-name><ce:surname>Hochschild</ce:surname></author><author seq="26"><ce:initials>S.</ce:initials><ce:indexed-name>Hummel S.</ce:indexed-name><ce:surname>Hummel</ce:surname></author><author seq="27"><ce:initials>T.</ce:initials><ce:indexed-name>Jonas T.</ce:indexed-name><ce:surname>Jonas</ce:surname></author><author seq="28"><ce:initials>D.</ce:initials><ce:indexed-name>Lieber D.</ce:indexed-name><ce:surname>Lieber</ce:surname></author><author seq="29"><ce:initials>G.</ce:initials><ce:indexed-name>Martyna G.</ce:indexed-name><ce:surname>Martyna</ce:surname></author><author seq="30"><ce:initials>K.</ce:initials><ce:indexed-name>Maturu K.</ce:indexed-name><ce:surname>Maturu</ce:surname></author><author seq="31"><ce:initials>J.</ce:initials><ce:indexed-name>Moreira J.</ce:indexed-name><ce:surname>Moreira</ce:surname></author><author seq="32"><ce:initials>D.</ce:initials><ce:indexed-name>Newns D.</ce:indexed-name><ce:surname>Newns</ce:surname></author><author seq="33"><ce:initials>M.</ce:initials><ce:indexed-name>Newton M.</ce:indexed-name><ce:surname>Newton</ce:surname></author><author seq="34"><ce:initials>R.</ce:initials><ce:indexed-name>Philhower R.</ce:indexed-name><ce:surname>Philhower</ce:surname></author><author seq="35"><ce:initials>T.</ce:initials><ce:indexed-name>Picunko T.</ce:indexed-name><ce:surname>Picunko</ce:surname></author><author seq="36"><ce:initials>J.</ce:initials><ce:indexed-name>Pitera J.</ce:indexed-name><ce:surname>Pitera</ce:surname></author><author seq="37"><ce:initials>M.</ce:initials><ce:indexed-name>Pitman M.</ce:indexed-name><ce:surname>Pitman</ce:surname></author><author seq="38"><ce:initials>R.</ce:initials><ce:indexed-name>Rand R.</ce:indexed-name><ce:surname>Rand</ce:surname></author><author seq="39"><ce:initials>A.</ce:initials><ce:indexed-name>Royyuru A.</ce:indexed-name><ce:surname>Royyuru</ce:surname></author><author seq="40"><ce:initials>V.</ce:initials><ce:indexed-name>Salapura V.</ce:indexed-name><ce:surname>Salapura</ce:surname></author><author seq="41"><ce:initials>A.</ce:initials><ce:indexed-name>Sanomiya A.</ce:indexed-name><ce:surname>Sanomiya</ce:surname></author><author seq="42"><ce:initials>R.</ce:initials><ce:indexed-name>Shah R.</ce:indexed-name><ce:surname>Shah</ce:surname></author><author seq="43"><ce:initials>Y.</ce:initials><ce:indexed-name>Sham Y.</ce:indexed-name><ce:surname>Sham</ce:surname></author><author seq="44"><ce:initials>S.</ce:initials><ce:indexed-name>Singh S.</ce:indexed-name><ce:surname>Singh</ce:surname></author><author seq="45"><ce:initials>M.</ce:initials><ce:indexed-name>Snir M.</ce:indexed-name><ce:surname>Snir</ce:surname></author><author seq="46"><ce:initials>R.</ce:initials><ce:indexed-name>Suits R.</ce:indexed-name><ce:surname>Suits</ce:surname></author><author seq="47"><ce:initials>R.</ce:initials><ce:indexed-name>Swetz R.</ce:indexed-name><ce:surname>Swetz</ce:surname></author><author seq="48"><ce:initials>W.C.</ce:initials><ce:indexed-name>Swope W.C.</ce:indexed-name><ce:surname>Swope</ce:surname></author><author seq="49"><ce:initials>N.</ce:initials><ce:indexed-name>Vishnumurthy N.</ce:indexed-name><ce:surname>Vishnumurthy</ce:surname></author><author seq="50"><ce:initials>T.G.J.</ce:initials><ce:indexed-name>Ward T.G.J.</ce:indexed-name><ce:surname>Ward</ce:surname></author><author seq="51"><ce:initials>H.</ce:initials><ce:indexed-name>Warren H.</ce:indexed-name><ce:surname>Warren</ce:surname></author><author seq="52"><ce:initials>R.</ce:initials><ce:indexed-name>Zhou R.</ce:indexed-name><ce:surname>Zhou</ce:surname></author></ref-authors><ref-sourcetitle>IBM Syst. J.</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><voliss issue="2" volume="40"/><pagerange first="310" last="326"/></ref-volisspag></ref-info><ref-fulltext>ALLEN, F., ALMASI, G., ANDREONI, W., BEECE, D., BERNE, B. J., BRIGHT, A., BRUNHEROTO, J., CASCAVAL, C., CASTANOS, J., COTEUS, P., CRUMLEY, P., CURIONI, A., DENNEAU, M., DONATH, W., ELEFTHERIOU, M., PITCH, B., FLEISCHER, B., GEORGIOU, C. J., GERMAIN, R., GIAMPAPA, M., GRESH, D., GUPTA, M., HARING, R., Ho, H., HOCHSCHILD, P., HUMMEL, S., JONAS, T., LIEBER, D., MARTYNA, G., MATURU, K., MOREIRA, J., NEWNS, D., NEWTON, M., PHILHOWER, R., PICUNKO, T., PITERA, J., PITMAN, M., RAND, R., ROYYURU, A., SALAPURA, V., SANOMIYA, A., SHAH, R., SHAM, Y., SINGH, S., SNIR, M., SUITS, R., SWETZ, R., SWOPE, W. C., VISHNUMURTHY, N., WARD, T. G. J., WARREN, H., AND ZHOU, R. 2001. Blue Gene: a vision for protein science using a petaflops supercomputer. IBM Syst. J. 40, 2, 310-326.</ref-fulltext></reference><reference id="5"><ref-info><refd-itemidlist><itemid idtype="SGR">0004290519</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.S.</ce:initials><ce:indexed-name>Almasi G.S.</ce:indexed-name><ce:surname>Almasi</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Gottlieb A.</ce:indexed-name><ce:surname>Gottlieb</ce:surname></author></ref-authors><ref-sourcetitle>Highly Parallel Computing, 2nd Ed.</ref-sourcetitle><ref-publicationyear first="1994"/><ref-text>Benjamin/Cummings, Menlo Park, CA</ref-text></ref-info><ref-fulltext>ALMASI, G. S. AND GOTTLIEB, A. 1994. Highly Parallel Computing, 2nd ed. Benjamin/Cummings, Menlo Park, CA.</ref-fulltext></reference><reference id="6"><ref-info><ref-title><ref-titletext>Scheduling on the tera MTA</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84947739367</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.</ce:initials><ce:indexed-name>Alverson G.</ce:indexed-name><ce:surname>Alverson</ce:surname></author><author seq="2"><ce:initials>S.</ce:initials><ce:indexed-name>Kahan S.</ce:indexed-name><ce:surname>Kahan</ce:surname></author><author seq="3"><ce:initials>R.</ce:initials><ce:indexed-name>Korry R.</ce:indexed-name><ce:surname>Korry</ce:surname></author><author seq="4"><ce:initials>C.</ce:initials><ce:indexed-name>Mccann C.</ce:indexed-name><ce:surname>Mccann</ce:surname></author><author seq="5"><ce:initials>B.J.</ce:initials><ce:indexed-name>Smith B.J.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes in Computer Science</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><voliss volume="949"/><pagerange first="19" last="44"/></ref-volisspag><ref-text>Springer-Verlag, Heidelberg, Germany</ref-text></ref-info><ref-fulltext>ALVERSON, G., KAHAN, S., KORRY, R., MCCANN, C., AND SMITH, B. J. 1995. Scheduling on the Tera MTA. In Lecture Notes in Computer Science, vol. 949. Springer-Verlag, Heidelberg, Germany. 19-44.</ref-fulltext></reference><reference id="7"><ref-info><ref-title><ref-titletext>The Tera computer system</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0025028257</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Alverson R.</ce:indexed-name><ce:surname>Alverson</ce:surname></author><author seq="2"><ce:initials>D.</ce:initials><ce:indexed-name>Callahan D.</ce:indexed-name><ce:surname>Callahan</ce:surname></author><author seq="3"><ce:initials>D.</ce:initials><ce:indexed-name>Cummings D.</ce:indexed-name><ce:surname>Cummings</ce:surname></author><author seq="4"><ce:initials>B.</ce:initials><ce:indexed-name>Koblenz B.</ce:indexed-name><ce:surname>Koblenz</ce:surname></author><author seq="5"><ce:initials>A.</ce:initials><ce:indexed-name>Porterfield A.</ce:indexed-name><ce:surname>Porterfield</ce:surname></author><author seq="6"><ce:initials>B.J.</ce:initials><ce:indexed-name>Smith B.J.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 4th International Conference on Supercomputing</ref-sourcetitle><ref-publicationyear first="1990"/><ref-volisspag><pagerange first="1" last="6"/></ref-volisspag><ref-text>Amsterdam, The Netherlands.</ref-text></ref-info><ref-fulltext>ALVERSON, R., CALLAHAN, D., CUMMINGS, D., KOBLENZ, B., PORTERFIELD, A., AND SMITH, B. J. 1990. The Tera computer system. In Proceedings of the 4th International Conference on Supercomputing (Amsterdam, The Netherlands). 1-6.</ref-fulltext></reference><reference id="8"><ref-info><ref-title><ref-titletext>Building the 4 processor SB-PRAM prototype</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031365424</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Bach P.</ce:indexed-name><ce:surname>Bach</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Braun M.</ce:indexed-name><ce:surname>Braun</ce:surname></author><author seq="3"><ce:initials>A.</ce:initials><ce:indexed-name>Formella A.</ce:indexed-name><ce:surname>Formella</ce:surname></author><author seq="4"><ce:initials>J.</ce:initials><ce:indexed-name>Friedrich J.</ce:indexed-name><ce:surname>Friedrich</ce:surname></author><author seq="5"><ce:initials>T.</ce:initials><ce:indexed-name>Grun T.</ce:indexed-name><ce:surname>Grün</ce:surname></author><author seq="6"><ce:initials>C.</ce:initials><ce:indexed-name>Linchtenau C.</ce:indexed-name><ce:surname>Linchtenau</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 30th Hawaii International Conference on System Science</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="5"/><pagerange first="14" last="23"/></ref-volisspag><ref-text>Maui, HI.</ref-text></ref-info><ref-fulltext>BACH, P., BRAUN, M., FORMELLA, A., FRIEDRICH, J., GRÜN, T., AND LINCHTENAU, C. 1997. Building the 4 processor SB-PRAM prototype. In Proceedings of the 30th Hawaii International Conference on System Science (Maui, HI). 5:14-23.</ref-fulltext></reference><reference id="9"><ref-info><ref-title><ref-titletext>Piranha: A scalable architecture based on single-chip multiprocessing</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0033722744</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>L.A.</ce:initials><ce:indexed-name>Barroso L.A.</ce:indexed-name><ce:surname>Barroso</ce:surname></author><author seq="2"><ce:initials>K.</ce:initials><ce:indexed-name>Gharachorloo K.</ce:indexed-name><ce:surname>Gharachorloo</ce:surname></author><author seq="3"><ce:initials>R.</ce:initials><ce:indexed-name>Mcnamara R.</ce:indexed-name><ce:surname>Mcnamara</ce:surname></author><author seq="4"><ce:initials>A.</ce:initials><ce:indexed-name>Nowatzyk A.</ce:indexed-name><ce:surname>Nowatzyk</ce:surname></author><author seq="5"><ce:initials>S.</ce:initials><ce:indexed-name>Qadeer S.</ce:indexed-name><ce:surname>Qadeer</ce:surname></author><author seq="6"><ce:initials>B.</ce:initials><ce:indexed-name>Sano B.</ce:indexed-name><ce:surname>Sano</ce:surname></author><author seq="7"><ce:initials>S.</ce:initials><ce:indexed-name>Smith S.</ce:indexed-name><ce:surname>Smith</ce:surname></author><author seq="8"><ce:initials>R.</ce:initials><ce:indexed-name>Stets R.</ce:indexed-name><ce:surname>Stets</ce:surname></author><author seq="9"><ce:initials>B.</ce:initials><ce:indexed-name>Verghese B.</ce:indexed-name><ce:surname>Verghese</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 27th Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><pagerange first="282" last="293"/></ref-volisspag><ref-text>Vancouver, B.C., Canada</ref-text></ref-info><ref-fulltext>BARROSO, L. A., GHARACHORLOO, K., MCNAMARA, R., NOWATZYK, A., QADEER, S., SANO, B., SMITH, S., STETS, R., AND VERGHESE, B. 2000. Piranha: a scalable architecture based on single-chip multiprocessing. In Proceedings of the 27th Annual International Symposium on Computer Architecture (Vancouver, B.C., Canada). 282-293.</ref-fulltext></reference><reference id="10"><ref-info><ref-title><ref-titletext>Dynamic scheduling in RISC architectures</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030232590</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Bolychevsky A.</ce:indexed-name><ce:surname>Bolychevsky</ce:surname></author><author seq="2"><ce:initials>C.R.</ce:initials><ce:indexed-name>Jesshope C.R.</ce:indexed-name><ce:surname>Jesshope</ce:surname></author><author seq="3"><ce:initials>V.B.</ce:initials><ce:indexed-name>Muchnik V.B.</ce:indexed-name><ce:surname>Muchnik</ce:surname></author></ref-authors><ref-sourcetitle>IEE P. Comput. Dig. Itch.</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss issue="5" volume="143"/><pagerange first="309" last="317"/></ref-volisspag></ref-info><ref-fulltext>BOLYCHEVSKY, A., JESSHOPE, C. R., AND MUCHNIK, V. B. 1996. Dynamic scheduling in RISC architectures. IEE P. Comput. Dig. Itch. 143, 5, 309-317.</ref-fulltext></reference><reference id="11"><ref-info><ref-title><ref-titletext>Evaluation of multithreading and caching in large shared memory parallel computers</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009379932</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.F.</ce:initials><ce:indexed-name>Boothe R.F.</ce:indexed-name><ce:surname>Boothe</ce:surname></author></ref-authors><ref-sourcetitle>Tech. Rep.</ref-sourcetitle><ref-publicationyear first="1993"/><ref-volisspag><voliss volume="UCB-CSD-93-766"/></ref-volisspag><ref-text>Computer Science Division, University of California, Berkeley, Berkeley, CA</ref-text></ref-info><ref-fulltext>BOOTHE, R. F. 1993. Evaluation of multithreading and caching in large shared memory parallel computers. Tech. Rep. UCB/CSD-93-766. Computer Science Division, University of California, Berkeley, Berkeley, CA.</ref-fulltext></reference><reference id="12"><ref-info><ref-title><ref-titletext>Improved multithreading techniques for hiding communication latency in multiprocessors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026869165</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.F.</ce:initials><ce:indexed-name>Boothe R.F.</ce:indexed-name><ce:surname>Boothe</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Ranade A.</ce:indexed-name><ce:surname>Ranade</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 19th International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><pagerange first="214" last="223"/></ref-volisspag><ref-text>Gold Coast, Australia</ref-text></ref-info><ref-fulltext>BOOTHE, R. F. AND RANADE, A. 1992. Improved multithreading techniques for hiding communication latency in multiprocessors. In Proceedings of the 19th International Symposium on Computer Architecture (Gold Coast, Australia). 214-223.</ref-fulltext></reference><reference id="13"><ref-info><ref-title><ref-titletext>A multithreaded PowerPC processor for commercial servers</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034312472</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.M.</ce:initials><ce:indexed-name>Borkenhagen J.M.</ce:indexed-name><ce:surname>Borkenhagen</ce:surname></author><author seq="2"><ce:initials>R.J.</ce:initials><ce:indexed-name>Eickemeyer R.J.</ce:indexed-name><ce:surname>Eickemeyer</ce:surname></author><author seq="3"><ce:initials>R.N.</ce:initials><ce:indexed-name>Kalla R.N.</ce:indexed-name><ce:surname>Kalla</ce:surname></author><author seq="4"><ce:initials>S.R.</ce:initials><ce:indexed-name>Kunkel S.R.</ce:indexed-name><ce:surname>Kunkel</ce:surname></author></ref-authors><ref-sourcetitle>IBM J. Res. Dev.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss issue="6" volume="44"/><pagerange first="885" last="898"/></ref-volisspag></ref-info><ref-fulltext>BORKENHAGEN, J. M., EICKEMEYER, R. J., KALLA, R. N., AND KUNKEL, S. R. 2000. A multithreaded PowerPC processor for commercial servers. IBM J. Res. Dev. 44, 6, 885-898.</ref-fulltext></reference><reference id="14"><ref-info><ref-title><ref-titletext>A microkernel middleware architecture for distributed embedded real-time systems</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0035195203</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Brinkschulte U.</ce:indexed-name><ce:surname>Brinkschulte</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Bechina A.</ce:indexed-name><ce:surname>Bechina</ce:surname></author><author seq="3"><ce:initials>F.</ce:initials><ce:indexed-name>Picioroaga F.</ce:indexed-name><ce:surname>Picioroaga</ce:surname></author><author seq="4"><ce:initials>E.</ce:initials><ce:indexed-name>Schneider E.</ce:indexed-name><ce:surname>Schneider</ce:surname></author><author seq="5"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author><author seq="6"><ce:initials>J.</ce:initials><ce:indexed-name>Kreuzinger J.</ce:indexed-name><ce:surname>Kreuzinger</ce:surname></author><author seq="7"><ce:initials>M.</ce:initials><ce:indexed-name>Pfeffer M.</ce:indexed-name><ce:surname>Pfeffer</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 20th IEEE Symposium on Reliable Distributed Systems</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><pagerange first="218" last="226"/></ref-volisspag><ref-text>New Orleans LA</ref-text></ref-info><ref-fulltext>BRINKSCHULTE, U., BECHINA, A., PICIOROAGA, F., SCHNEIDER, E., UNGERER, T., KREUZINGER, J., AND PFEFFER, M. 2000. A microkernel middleware architecture for distributed embedded real-time systems. In Proceedings of the 20th IEEE Symposium on Reliable Distributed Systems (New Orleans LA). 218-226.</ref-fulltext></reference><reference id="15"><ref-info><ref-title><ref-titletext>A multithreaded Java microcontroller for thread-oriented real-time event-handling</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0033359215</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Brinkschulte U.</ce:indexed-name><ce:surname>Brinkschulte</ce:surname></author><author seq="2"><ce:initials>C.</ce:initials><ce:indexed-name>Krakowski C.</ce:indexed-name><ce:surname>Krakowski</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Kreuzinger J.</ce:indexed-name><ce:surname>Kreuzinger</ce:surname></author><author seq="4"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the International Conference on Parallel Architectures and Compilation Techniques</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="34" last="39"/></ref-volisspag><ref-text>Newport Beach, CA</ref-text></ref-info><ref-fulltext>BRINKSCHULTE, U., KRAKOWSKI, C., KREUZINGER, J., AND UNGERER, T. 1999a. A multithreaded Java microcontroller for thread-oriented real-time event-handling. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (Newport Beach, CA). 34-39.</ref-fulltext></reference><reference id="16"><ref-info><ref-title><ref-titletext>The Komodo project: Thread-based event handling supported by a multithreaded Java microcontroller</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84889060299</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Brinkschulte U.</ce:indexed-name><ce:surname>Brinkschulte</ce:surname></author><author seq="2"><ce:initials>C.</ce:initials><ce:indexed-name>Krakowski C.</ce:indexed-name><ce:surname>Krakowski</ce:surname></author><author seq="3"><ce:initials>R.</ce:initials><ce:indexed-name>Marston R.</ce:indexed-name><ce:surname>Marston</ce:surname></author><author seq="4"><ce:initials>J.</ce:initials><ce:indexed-name>Kreuzinger J.</ce:indexed-name><ce:surname>Kreuzinger</ce:surname></author><author seq="5"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 25th Euromicro Conference</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="122" last="128"/></ref-volisspag><ref-text>Milan, Italy</ref-text></ref-info><ref-fulltext>BRINKSCHULTE, U., KRAKOWSKI, C., MARSTON, R., KREUZINGER, J., AND UNGERER, T. 1999b. The Komodo project: thread-based event handling supported by a multithreaded Java microcontroller. In Proceedings of the 25th Euromicro Conference (Milan, Italy). 122-128.</ref-fulltext></reference><reference id="17"><ref-info><ref-title><ref-titletext>A scheduling technique providing a strict isolation of real-time threads</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">4544380577</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Brinkschulte U.</ce:indexed-name><ce:surname>Brinkschulte</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Kreuzinger J.</ce:indexed-name><ce:surname>Kreuzinger</ce:surname></author><author seq="3"><ce:initials>M.</ce:initials><ce:indexed-name>Pfeffer M.</ce:indexed-name><ce:surname>Pfeffer</ce:surname></author><author seq="4"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 7th IEEE International Workshop on Object-oriented Real-time Dependable Systems</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><pagerange first="169" last="172"/></ref-volisspag><ref-text>San Diego, CA</ref-text></ref-info><ref-fulltext>BRINKSCHULTE, U., KREUZINGER, J., PFEFFER, M., AND UNGERER, T. 2002. A scheduling technique providing a strict isolation of real-time threads. In Proceedings of the 7th IEEE International Workshop on Object-oriented Real-time Dependable Systems (San Diego, CA). 169-172.</ref-fulltext></reference><reference id="18"><ref-info><ref-title><ref-titletext>Power-aware microarchitecture: Designing and modeling challenges for next-generation microprocessors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034316092</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.M.</ce:initials><ce:indexed-name>Brooks D.M.</ce:indexed-name><ce:surname>Brooks</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Bose P.</ce:indexed-name><ce:surname>Bose</ce:surname></author><author seq="3"><ce:initials>S.E.</ce:initials><ce:indexed-name>Schuster S.E.</ce:indexed-name><ce:surname>Schuster</ce:surname></author><author seq="4"><ce:initials>H.</ce:initials><ce:indexed-name>Jacobson H.</ce:indexed-name><ce:surname>Jacobson</ce:surname></author><author seq="5"><ce:initials>P.N.</ce:initials><ce:indexed-name>Kudva P.N.</ce:indexed-name><ce:surname>Kudva</ce:surname></author><author seq="6"><ce:initials>A.</ce:initials><ce:indexed-name>Buyuktosunoglu A.</ce:indexed-name><ce:surname>Buyuktosunoglu</ce:surname></author><author seq="7"><ce:initials>J.D.</ce:initials><ce:indexed-name>Wellman J.D.</ce:indexed-name><ce:surname>Wellman</ce:surname></author><author seq="8"><ce:initials>V.</ce:initials><ce:indexed-name>Zyuban V.</ce:indexed-name><ce:surname>Zyuban</ce:surname></author><author seq="9"><ce:initials>M.</ce:initials><ce:indexed-name>Gupta M.</ce:indexed-name><ce:surname>Gupta</ce:surname></author><author seq="10"><ce:initials>P.W.</ce:initials><ce:indexed-name>Cook P.W.</ce:indexed-name><ce:surname>Cook</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss issue="6" volume="20"/><pagerange first="26" last="44"/></ref-volisspag></ref-info><ref-fulltext>BROOKS, D. M., BOSE, P., SCHUSTER, S. E., JACOBSON, H., KUDVA, P. N., BUYUKTOSUNOGLU, A., WELLMAN, J. D., ZYUBAN, V., GUPTA, M., AND COOK, P. W. 2000. Power-aware microarchitecture: designing and modeling challenges for next-generation microprocessors. IEEE Micro 20, 6, 26-44.</ref-fulltext></reference><reference id="19"><ref-info><ref-title><ref-titletext>SMT layout overhead and scalability</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0036473377</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Burns J.</ce:indexed-name><ce:surname>Burns</ce:surname></author><author seq="2"><ce:initials>J.L.</ce:initials><ce:indexed-name>Gaudiot J.L.</ce:indexed-name><ce:surname>Gaudiot</ce:surname></author></ref-authors><ref-sourcetitle>IEEE T. Parall. Distr. Syst.</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss issue="2" volume="13"/><pagerange first="142" last="155"/></ref-volisspag></ref-info><ref-fulltext>BURNS, J. AND GAUDIOT, J. L. 2002. SMT layout overhead and scalability. IEEE T. Parall. Distr. Syst. 13, 2, 142-155.</ref-fulltext></reference><reference id="20"><ref-info><ref-title><ref-titletext>Single instruction stream parallelism is greater than two</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026155511</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Butler M.</ce:indexed-name><ce:surname>Butler</ce:surname></author><author seq="2"><ce:initials>T.Y.</ce:initials><ce:indexed-name>Yeh T.Y.</ce:indexed-name><ce:surname>Yeh</ce:surname></author><author seq="3"><ce:initials>Y.N.</ce:initials><ce:indexed-name>Patt Y.N.</ce:indexed-name><ce:surname>Patt</ce:surname></author><author seq="4"><ce:initials>M.</ce:initials><ce:indexed-name>Alsup M.</ce:indexed-name><ce:surname>Alsup</ce:surname></author><author seq="5"><ce:initials>H.</ce:initials><ce:indexed-name>Scales H.</ce:indexed-name><ce:surname>Scales</ce:surname></author><author seq="6"><ce:initials>M.</ce:initials><ce:indexed-name>Shebanow M.</ce:indexed-name><ce:surname>Shebanow</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 18th International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1991"/><ref-volisspag><pagerange first="276" last="286"/></ref-volisspag><ref-text>Toronto, Ont., Canada</ref-text></ref-info><ref-fulltext>BUTLER, M., YEH, T. Y., PATT, Y. N., ALSUP, M., SCALES, H., AND SHEBANOW, M. 1991. Single instruction stream parallelism is greater than two. In Proceedings of the 18th International Symposium on Computer Architecture (Toronto, Ont., Canada). 276-286.</ref-fulltext></reference><reference id="21"><ref-info><ref-title><ref-titletext>Simultaneous subordinate microthreading (SSMT)</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032662989</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.S.</ce:initials><ce:indexed-name>Chappell R.S.</ce:indexed-name><ce:surname>Chappell</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Stark J.</ce:indexed-name><ce:surname>Stark</ce:surname></author><author seq="3"><ce:initials>S.P.</ce:initials><ce:indexed-name>Kim S.P.</ce:indexed-name><ce:surname>Kim</ce:surname></author><author seq="4"><ce:initials>S.K.</ce:initials><ce:indexed-name>Reinhardt S.K.</ce:indexed-name><ce:surname>Reinhardt</ce:surname></author><author seq="5"><ce:initials>Y.N.</ce:initials><ce:indexed-name>Patt Y.N.</ce:indexed-name><ce:surname>Patt</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 26th Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="186" last="195"/></ref-volisspag><ref-text>Atlanta, GA</ref-text></ref-info><ref-fulltext>CHAPPELL, R. S., STARK, J., KIM, S. P., REINHARDT, S. K., AND PATT, Y. N. 1999. Simultaneous subordinate microthreading (SSMT). In Proceedings of the 26th Annual International Symposium on Computer Architecture (Atlanta, GA). 186-195.</ref-fulltext></reference><reference id="22"><ref-info><ref-title><ref-titletext>Memory dependence prediction using store sets</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594025</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.Z.</ce:initials><ce:indexed-name>Chrysos G.Z.</ce:indexed-name><ce:surname>Chrysos</ce:surname></author><author seq="2"><ce:initials>J.S.</ce:initials><ce:indexed-name>Emer J.S.</ce:indexed-name><ce:surname>Emer</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 25th Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="142" last="153"/></ref-volisspag><ref-text>Barcelona, Spain</ref-text></ref-info><ref-fulltext>CHRYSOS, G. Z. AND EMER, J. S. 1998. Memory dependence prediction using store sets. In Proceedings of the 25th Annual International Symposium on Computer Architecture (Barcelona, Spain). 142-153.</ref-fulltext></reference><reference id="23"><ref-info><refd-itemidlist><itemid idtype="SGR">0003662159</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.E.</ce:initials><ce:indexed-name>Culler D.E.</ce:indexed-name><ce:surname>Culler</ce:surname></author><author seq="2"><ce:initials>J.P.</ce:initials><ce:indexed-name>Singh J.P.</ce:indexed-name><ce:surname>Singh</ce:surname></author><author seq="3"><ce:initials>A.</ce:initials><ce:indexed-name>Gupta A.</ce:indexed-name><ce:surname>Gupta</ce:surname></author></ref-authors><ref-sourcetitle>Parallel Computer Architecture: A Hardware/Software Approach</ref-sourcetitle><ref-publicationyear first="1998"/><ref-text>Morgan Kaufmann, San Francisco, CA</ref-text></ref-info><ref-fulltext>CULLER, D. E., SINGH, J. P., AND GUPTA, A. 1998. Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann, San Francisco, CA.</ref-fulltext></reference><reference id="24"><ref-info><ref-title><ref-titletext>The message-driven processor: A multicomputer processing node with efficient mechanisms</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026854499</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.J.</ce:initials><ce:indexed-name>Dally W.J.</ce:indexed-name><ce:surname>Dally</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Fiske J.</ce:indexed-name><ce:surname>Fiske</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Keen J.</ce:indexed-name><ce:surname>Keen</ce:surname></author><author seq="4"><ce:initials>R.</ce:initials><ce:indexed-name>Lethin R.</ce:indexed-name><ce:surname>Lethin</ce:surname></author><author seq="5"><ce:initials>M.</ce:initials><ce:indexed-name>Noakes M.</ce:indexed-name><ce:surname>Noakes</ce:surname></author><author seq="6"><ce:initials>P.</ce:initials><ce:indexed-name>Nuth P.</ce:indexed-name><ce:surname>Nuth</ce:surname></author><author seq="7"><ce:initials>R.</ce:initials><ce:indexed-name>Davison R.</ce:indexed-name><ce:surname>Davison</ce:surname></author><author seq="8"><ce:initials>G.</ce:initials><ce:indexed-name>Fyler G.</ce:indexed-name><ce:surname>Fyler</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><voliss issue="2" volume="12"/><pagerange first="23" last="39"/></ref-volisspag></ref-info><ref-fulltext>DALLY, W. J., FISKE, J., KEEN, J., LETHIN, R., NOAKES, M., NUTH, P., DAVISON, R., AND FYLER, G. 1992. The message-driven processor: a multicomputer processing node with efficient mechanisms. IEEE Micro 12, 2, 23-39.</ref-fulltext></reference><reference id="25"><ref-info><ref-title><ref-titletext>Multithreaded architectures: Principles, projects, and issues</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0002911580</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.B.</ce:initials><ce:indexed-name>Dennis J.B.</ce:indexed-name><ce:surname>Dennis</ce:surname></author><author seq="2"><ce:initials>G.R.</ce:initials><ce:indexed-name>Gao G.R.</ce:indexed-name><ce:surname>Gao</ce:surname></author></ref-authors><ref-sourcetitle>Multithreaded Computer Architecture: A Summary of the State of the Art</ref-sourcetitle><ref-publicationyear first="1994"/><ref-volisspag><pagerange first="1" last="74"/></ref-volisspag><ref-text>R. A. Iannucci, G. R. Gao, R. Halstead, and B. J. Smith, Eds. Kluwer Boston, MA, Dordrecht, The Netherlands, London, U.K.</ref-text></ref-info><ref-fulltext>DENNIS, J. B. AND GAO, G. R. 1994. Multithreaded architectures: principles, projects, and issues. In Multithreaded Computer Architecture: A Summary of the State of the Art, R. A. Iannucci, G. R. Gao, R. Halstead, and B. J. Smith, Eds. Kluwer Boston, MA, Dordrecht, The Netherlands, London, U.K. 1-74.</ref-fulltext></reference><reference id="26"><ref-info><ref-title><ref-titletext>COOL multithreading in HTMT SPELL-1 processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0000976599</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Dorojevets M.</ce:indexed-name><ce:surname>Dorojevets</ce:surname></author></ref-authors><ref-sourcetitle>Int. J. High Speed Electron. Sys.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss issue="1" volume="10"/><pagerange first="247" last="253"/></ref-volisspag></ref-info><ref-fulltext>DOROJEVETS, M. 2000. COOL multithreading in HTMT SPELL-1 processors. Int. J. High Speed Electron. Sys. 10, 1, 247-253.</ref-fulltext></reference><reference id="27"><ref-info><ref-title><ref-titletext>The El'brus-3 and MARS-M: Recent advances in Russian high-performance computing</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009361641</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.N.</ce:initials><ce:indexed-name>Dorozhevets M.N.</ce:indexed-name><ce:surname>Dorozhevets</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Wolcott P.</ce:indexed-name><ce:surname>Wolcott</ce:surname></author></ref-authors><ref-sourcetitle>J. Supercomput.</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><voliss issue="1" volume="6"/><pagerange first="5" last="48"/></ref-volisspag></ref-info><ref-fulltext>DOROZHEVETS, M. N. AND WOLCOTT, P. 1992. The El'brus-3 and MARS-M: recent advances in Russian high-performance computing. J. Supercomput. 6, 1, 5-48.</ref-fulltext></reference><reference id="28"><ref-info><ref-title><ref-titletext>Single-program speculative multithreading (SPSM) architecture: Compiler-assisted fine-grain multithreading</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">13944249732</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.K.</ce:initials><ce:indexed-name>Dubey P.K.</ce:indexed-name><ce:surname>Dubey</ce:surname></author><author seq="2"><ce:initials>K.</ce:initials><ce:indexed-name>O'Brien K.</ce:indexed-name><ce:surname>O'Brien</ce:surname></author><author seq="3"><ce:initials>K.M.</ce:initials><ce:indexed-name>O'Brien K.M.</ce:indexed-name><ce:surname>O'Brien</ce:surname></author><author seq="4"><ce:initials>C.</ce:initials><ce:indexed-name>Barton C.</ce:indexed-name><ce:surname>Barton</ce:surname></author></ref-authors><ref-sourcetitle>Tech. Rep.</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><voliss volume="RC 19928"/></ref-volisspag><ref-text>IBM, Yorktown Heights, NY</ref-text></ref-info><ref-fulltext>DUBEY, P. K., O'BRIEN, K., O'BRIEN, K. M., AND BARTON, C. 1995. Single-program speculative multithreading (SPSM) architecture: compiler-assisted fine-grain multithreading. Tech. Rep. RC 19928. IBM, Yorktown Heights, NY.</ref-fulltext></reference><reference id="29"><ref-info><ref-title><ref-titletext>Simultaneous multithreading: A platform for next-generation processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031237789</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.J.</ce:initials><ce:indexed-name>Eggers S.J.</ce:indexed-name><ce:surname>Eggers</ce:surname></author><author seq="2"><ce:initials>J.S.</ce:initials><ce:indexed-name>Emer J.S.</ce:indexed-name><ce:surname>Emer</ce:surname></author><author seq="3"><ce:initials>H.M.</ce:initials><ce:indexed-name>Levy H.M.</ce:indexed-name><ce:surname>Levy</ce:surname></author><author seq="4"><ce:initials>J.L.</ce:initials><ce:indexed-name>Lo J.L.</ce:indexed-name><ce:surname>Lo</ce:surname></author><author seq="5"><ce:initials>R.M.</ce:initials><ce:indexed-name>Stamm R.M.</ce:indexed-name><ce:surname>Stamm</ce:surname></author><author seq="6"><ce:initials>D.M.</ce:initials><ce:indexed-name>Tullsen D.M.</ce:indexed-name><ce:surname>Tullsen</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss issue="5" volume="17"/><pagerange first="12" last="19"/></ref-volisspag></ref-info><ref-fulltext>EGGERS, S. J., EMER, J. S., LEVY, H. M., LO, J. L., STAMM, R. M., AND TULLSEN, D. M. 1997. Simultaneous multithreading: a platform for next-generation processors. IEEE Micro 17, 5, 12-19.</ref-fulltext></reference><reference id="30"><ref-info><ref-title><ref-titletext>Simultaneous multithreading: Multiplying Alpha's performance</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0003336316</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.S.</ce:initials><ce:indexed-name>Emer J.S.</ce:indexed-name><ce:surname>Emer</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the Microprocessor Forum</ref-sourcetitle><ref-publicationyear first="1999"/><ref-text>San Jose, CA</ref-text></ref-info><ref-fulltext>EMER, J. S. 1999. Simultaneous multithreading: multiplying Alpha's performance. In Proceedings of the Microprocessor Forum (San Jose, CA).</ref-fulltext></reference><reference id="31"><ref-info><ref-title><ref-titletext>Exploiting instruction- And data-level parallelism</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031238147</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Espasa R.</ce:indexed-name><ce:surname>Espasa</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Valero M.</ce:indexed-name><ce:surname>Valero</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss issue="5" volume="17"/><pagerange first="20" last="27"/></ref-volisspag></ref-info><ref-fulltext>ESPASA, R. AND VALERO, M. 1997. Exploiting instruction- and data-level parallelism. IEEE Micro 17, 5, 20-27.</ref-fulltext></reference><reference id="32"><ref-info><ref-title><ref-titletext>The M-machine multicomputer</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029547346</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Fillo M.</ce:indexed-name><ce:surname>Fillo</ce:surname></author><author seq="2"><ce:initials>S.W.</ce:initials><ce:indexed-name>Keckler S.W.</ce:indexed-name><ce:surname>Keckler</ce:surname></author><author seq="3"><ce:initials>W.J.</ce:initials><ce:indexed-name>Dally W.J.</ce:indexed-name><ce:surname>Dally</ce:surname></author><author seq="4"><ce:initials>N.P.</ce:initials><ce:indexed-name>Carter N.P.</ce:indexed-name><ce:surname>Carter</ce:surname></author><author seq="5"><ce:initials>A.</ce:initials><ce:indexed-name>Chang A.</ce:indexed-name><ce:surname>Chang</ce:surname></author><author seq="6"><ce:initials>Y.</ce:initials><ce:indexed-name>Gurevich Y.</ce:indexed-name><ce:surname>Gurevich</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 28th Annual International Symposium on Microarchitecture</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><pagerange first="146" last="156"/></ref-volisspag><ref-text>Ann Arbor, MI</ref-text></ref-info><ref-fulltext>FILLO, M., KECKLER, S. W., DALLY, W. J., CARTER, N. P., CHANG, A., AND GUREVICH, Y. 1995. The M-machine multicomputer. In Proceedings of the 28th Annual International Symposium on Microarchitecture (Ann Arbor, MI). 146-156.</ref-fulltext></reference><reference id="33"><ref-info><ref-title><ref-titletext>HPP: A high performance PRAM</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84947916117</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Formella A.</ce:indexed-name><ce:surname>Formella</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Keller J.</ce:indexed-name><ce:surname>Keller</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Walle T.</ce:indexed-name><ce:surname>Walle</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes in Computer Science</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="1123"/><pagerange first="425" last="434"/></ref-volisspag><ref-text>Springer-Verlag, Heidelberg, Germany</ref-text></ref-info><ref-fulltext>FORMELLA, A., KELLER, J., AND WALLE, T. 1996. HPP: A high performance PRAM. In Lecture Notes in Computer Science, vol. 1123. Springer-Verlag, Heidelberg, Germany. 425-434.</ref-fulltext></reference><reference id="34"><ref-info><ref-title><ref-titletext>The multiscalar architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0003675845</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Franklin M.</ce:indexed-name><ce:surname>Franklin</ce:surname></author></ref-authors><ref-sourcetitle>Tech. Rep.</ref-sourcetitle><ref-publicationyear first="1993"/><ref-volisspag><voliss volume="1196"/></ref-volisspag><ref-text>Department of Computer Science, University of Wisconsin-Madison, Madison, WI</ref-text></ref-info><ref-fulltext>FRANKLIN, M. 1993. The multiscalar architecture. Tech. Rep. 1196. Department of Computer Science, University of Wisconsin-Madison, Madison, WI.</ref-fulltext></reference><reference id="35"><ref-info><ref-title><ref-titletext>Real-time garbage collection for a multithreaded Java microcontroller</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84863331414</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Fuhrmann S.</ce:indexed-name><ce:surname>Fuhrmann</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Pfeffer M.</ce:indexed-name><ce:surname>Pfeffer</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Kreuzinger J.</ce:indexed-name><ce:surname>Kreuzinger</ce:surname></author><author seq="4"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author><author seq="5"><ce:initials>U.</ce:initials><ce:indexed-name>Brinkschulte U.</ce:indexed-name><ce:surname>Brinkschulte</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 4th IEEE International Symposium on Object-oriented Real-time Distributed Computing</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><pagerange first="69" last="76"/></ref-volisspag><ref-text>Magdeburg, Germany</ref-text></ref-info><ref-fulltext>FUHRMANN, S., PFEFFER, M., KREUZINGER, J., UNGERER, T., AND BRINKSCHULTE, U. 2001. Real-time garbage collection for a multithreaded Java microcontroller. In Proceedings of the 4th IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (Magdeburg, Germany). 69-76.</ref-fulltext></reference><reference id="36"><ref-info><refd-itemidlist><itemid idtype="SGR">33746679521</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.</ce:initials><ce:indexed-name>Gelinas B.</ce:indexed-name><ce:surname>Gelinas</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Hays P.</ce:indexed-name><ce:surname>Hays</ce:surname></author><author seq="3"><ce:initials>S.</ce:initials><ce:indexed-name>Katzman S.</ce:indexed-name><ce:surname>Katzman</ce:surname></author></ref-authors><ref-sourcetitle>Fine-grained Hardware Multi-threading: A CPU Architecture for High-touch Packed Processing</ref-sourcetitle><ref-publicationyear first="2002"/><ref-text>Lexra Inc., Waltham, MA. White paper</ref-text></ref-info><ref-fulltext>GELINAS, B., HAYS, P., AND KATZMAN, S. 2002. Fine-grained hardware multi-threading: A CPU architecture for high-touch packed processing. Lexra Inc., Waltham, MA. White paper.</ref-fulltext></reference><reference id="37"><ref-info><ref-title><ref-titletext>Network processors mature in 2001</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33746700471</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.N.</ce:initials><ce:indexed-name>Glaskowsky P.N.</ce:indexed-name><ce:surname>Glaskowsky</ce:surname></author></ref-authors><ref-sourcetitle>Microproc. Report</ref-sourcetitle><ref-publicationyear first="2002"/><ref-text>February 19, 2002 (online journal)</ref-text></ref-info><ref-fulltext>GLASKOWSKY, P. N. 2002. Network processors mature in 2001. Microproc. Report. February 19, 2002 (online journal).</ref-fulltext></reference><reference id="38"><ref-info><ref-title><ref-titletext>Towards extremely fast context switching in a blockmultithreaded processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009376053</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.</ce:initials><ce:indexed-name>Grunewald W.</ce:indexed-name><ce:surname>Grünewald</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 22nd Euromicro Conference</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="592" last="599"/></ref-volisspag><ref-text>Prague, Czech Republic</ref-text></ref-info><ref-fulltext>GRÜNEWALD, W. AND UNGERER, T. 1996. Towards extremely fast context switching in a blockmultithreaded processor. In Proceedings of the 22nd Euromicro Conference (Prague, Czech Republic). 592-599.</ref-fulltext></reference><reference id="39"><ref-info><ref-title><ref-titletext>A multithreaded processor designed for distributed shared memory systems</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030737373</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.</ce:initials><ce:indexed-name>Grunewald W.</ce:indexed-name><ce:surname>Grünewald</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the International Conference on Advances in Parallel and Distributed Computing</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><pagerange first="206" last="213"/></ref-volisspag><ref-text>Shanghai, China</ref-text></ref-info><ref-fulltext>GRÜNEWALD, W. AND UNGERER, T. 1997. A multithreaded processor designed for distributed shared memory systems. In Proceedings of the International Conference on Advances in Parallel and Distributed Computing (Shanghai, China). 206-213.</ref-fulltext></reference><reference id="40"><ref-info><ref-title><ref-titletext>Performance study of a multithreaded superscalar microprocessor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029721650</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Gulati M.</ce:indexed-name><ce:surname>Gulati</ce:surname></author><author seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Bagherzadeh N.</ce:indexed-name><ce:surname>Bagherzadeh</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 2nd International Symposium on High-performance Computer Architecture</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="291" last="301"/></ref-volisspag><ref-text>San Jose, CA</ref-text></ref-info><ref-fulltext>GULATI, M. AND BAGHERZADEH, N. 1996. Performance study of a multithreaded superscalar microprocessor. In Proceedings of the 2nd International Symposium on High-Performance Computer Architecture (San Jose, CA). 291-301.</ref-fulltext></reference><reference id="41"><ref-info><ref-title><ref-titletext>DanSoft develops VLIW design</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009361044</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>L.</ce:initials><ce:indexed-name>Gwennap L.</ce:indexed-name><ce:surname>Gwennap</ce:surname></author></ref-authors><ref-sourcetitle>Microproc. Report</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss issue="2" volume="11"/><pagerange first="18" last="22"/></ref-volisspag><ref-text>Feb. 17</ref-text></ref-info><ref-fulltext>GWENNAP, L. 1997. DanSoft develops VLIW design. Microproc. Report 11, 2 (Feb. 17), 18-22.</ref-fulltext></reference><reference id="42"><ref-info><ref-title><ref-titletext>MULTILISP: A language for concurrent symbolic computation</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84976721284</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.H.</ce:initials><ce:indexed-name>Halstead R.H.</ce:indexed-name><ce:surname>Halstead</ce:surname></author></ref-authors><ref-sourcetitle>ACM Trans. Program. Lang. Syst.</ref-sourcetitle><ref-publicationyear first="1985"/><ref-volisspag><voliss issue="4" volume="7"/><pagerange first="501" last="538"/></ref-volisspag></ref-info><ref-fulltext>HALSTEAD, R. H. 1985. MULTILISP: a language for concurrent symbolic computation. ACM Trans. Program. Lang. Syst. 7, 4, 501-538.</ref-fulltext></reference><reference id="43"><ref-info><ref-title><ref-titletext>MASA: A multithreaded processor architecture for parallel symbolic computing</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0023704057</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.H.</ce:initials><ce:indexed-name>Halstead R.H.</ce:indexed-name><ce:surname>Halstead</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Fujita T.</ce:indexed-name><ce:surname>Fujita</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 15th International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1988"/><ref-volisspag><pagerange first="443" last="451"/></ref-volisspag><ref-text>Honolulu, HI</ref-text></ref-info><ref-fulltext>HALSTEAD, R. H. AND FUJITA, T. 1988. MASA: a multithreaded processor architecture for parallel symbolic computing. In Proceedings of the 15th International Symposium on Computer Architecture (Honolulu, HI). 443-451.</ref-fulltext></reference><reference id="44"><ref-info><ref-title><ref-titletext>Considerations in the design of Hydra: A multiprocessor-on-chip microarchitecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009376728</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>L.</ce:initials><ce:indexed-name>Hammond L.</ce:indexed-name><ce:surname>Hammond</ce:surname></author><author seq="2"><ce:initials>K.</ce:initials><ce:indexed-name>Olukotun K.</ce:indexed-name><ce:surname>Olukotun</ce:surname></author></ref-authors><ref-sourcetitle>Tech. Rep.</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><voliss volume="CSL-TR-98-749"/></ref-volisspag><ref-text>Computer Systems Laboratory, Stanford University, Stanford, CA</ref-text></ref-info><ref-fulltext>HAMMOND, L. AND OLUKOTUN, K. 1998. Considerations in the design of Hydra: a multiprocessor-on-chip microarchitecture. Tech. Rep. CSL-TR-98-749. Computer Systems Laboratory, Stanford University, Stanford, CA.</ref-fulltext></reference><reference id="45"><ref-info><ref-title><ref-titletext>MicroUnity's MediaProcessor architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">3743061467</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.</ce:initials><ce:indexed-name>Hansen C.</ce:indexed-name><ce:surname>Hansen</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss issue="4" volume="16"/><pagerange first="34" last="41"/></ref-volisspag></ref-info><ref-fulltext>HANSEN, C. 1996. MicroUnity's MediaProcessor architecture. IEEE Micro 16, 4, 34-41.</ref-fulltext></reference><reference id="46"><ref-info><ref-title><ref-titletext>An elementary processor architecture with simultaneous instruction issuing from multiple threads</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026869325</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.</ce:initials><ce:indexed-name>Hirata H.</ce:indexed-name><ce:surname>Hirata</ce:surname></author><author seq="2"><ce:initials>K.</ce:initials><ce:indexed-name>Kimura K.</ce:indexed-name><ce:surname>Kimura</ce:surname></author><author seq="3"><ce:initials>S.</ce:initials><ce:indexed-name>Nagamine S.</ce:indexed-name><ce:surname>Nagamine</ce:surname></author><author seq="4"><ce:initials>Y.</ce:initials><ce:indexed-name>Mochizum Y.</ce:indexed-name><ce:surname>Mochizum</ce:surname></author><author seq="5"><ce:initials>A.</ce:initials><ce:indexed-name>Nishimura A.</ce:indexed-name><ce:surname>Nishimura</ce:surname></author><author seq="6"><ce:initials>Y.</ce:initials><ce:indexed-name>Nakase Y.</ce:indexed-name><ce:surname>Nakase</ce:surname></author><author seq="7"><ce:initials>T.</ce:initials><ce:indexed-name>Nishizawa T.</ce:indexed-name><ce:surname>Nishizawa</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 19th International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><pagerange first="136" last="145"/></ref-volisspag><ref-text>Gold Coast, Australia</ref-text></ref-info><ref-fulltext>HIRATA, H., KIMURA, K., NAGAMINE, S., MOCHIZUM, Y., NISHIMURA, A., NAKASE, Y., AND NISHIZAWA, T. 1992. An elementary processor architecture with simultaneous instruction issuing from multiple threads. In Proceedings of the 19th International Symposium on Computer Architecture (Gold Coast, Australia). 136-145.</ref-fulltext></reference><reference id="47"><ref-info><refd-itemidlist><itemid idtype="SGR">0004160487</itemid></refd-itemidlist><ref-sourcetitle>Multithreaded Computer Architecture: A Summary of the State of the Art</ref-sourcetitle><ref-publicationyear first="1994"/><ref-text>IANNUCCI, R. A., GAO, G. R., HALSTEAD, R., AND SMITH, B. J., Eds.. Kluwer Boston, MA, Dordrecht, The Netherlands, London, U.K</ref-text></ref-info><ref-fulltext>IANNUCCI, R. A., GAO, G. R., HALSTEAD, R., AND SMITH, B. J., Eds. 1994. Multithreaded Computer Architecture: A Summary of the State of the Art. Kluwer Boston, MA, Dordrecht, The Netherlands, London, U.K.</ref-fulltext></reference><reference id="48"><ref-info><ref-title><ref-titletext>IBM network processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33746692216</itemid></refd-itemidlist><ref-sourcetitle>Product Overview</ref-sourcetitle><ref-publicationyear first="1999"/><ref-text>IBM, Yorktown Heights, NY</ref-text></ref-info><ref-fulltext>IBM CORPORATION. 1999. IBM network processor. Product overview. IBM, Yorktown Heights, NY.</ref-fulltext></reference><reference id="49"><ref-info><ref-title><ref-titletext>Intel Internet exchange architecture network processors: Flexible, wire-speed processing from the customer premises to the network core</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33746670910</itemid></refd-itemidlist><ref-sourcetitle>White Paper</ref-sourcetitle><ref-publicationyear first="2002"/><ref-text>Intel, Santa Clara, CA</ref-text></ref-info><ref-fulltext>INTEL CORPORATION. 2002. Intel Internet exchange architecture network processors: flexible, wire-speed processing from the customer premises to the network core. White paper. Intel, Santa Clara, CA.</ref-fulltext></reference><reference id="50"><ref-info><ref-title><ref-titletext>Implementing an efficient vector instruction set in a chip multi-processor using micro-threaded pipelines</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84949521500</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.R.</ce:initials><ce:indexed-name>Jesshope C.R.</ce:indexed-name><ce:surname>Jesshope</ce:surname></author></ref-authors><ref-sourcetitle>Aust. Comput. Sci. Commun.</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><voliss issue="4" volume="23"/><pagerange first="80" last="88"/></ref-volisspag></ref-info><ref-fulltext>JESSHOPE, C. R. 2001. Implementing an efficient vector instruction set in a chip multi-processor using micro-threaded pipelines. Aust. Comput. Sci. Commun. 23, 4, 80-88.</ref-fulltext></reference><reference id="51"><ref-info><ref-title><ref-titletext>Micro-threading: A new approach to future RISC</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009315694</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.R.</ce:initials><ce:indexed-name>Jesshope C.R.</ce:indexed-name><ce:surname>Jesshope</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Luo B.</ce:indexed-name><ce:surname>Luo</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the Australasian Computer Architecture Conference</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><pagerange first="34" last="41"/></ref-volisspag><ref-text>Canbera, Australia</ref-text></ref-info><ref-fulltext>JESSHOPE, C. R. AND LUO, B. 2000. Micro-threading: a new approach to future RISC. In Proceedings of the Australasian Computer Architecture Conference (Canbera, Australia). 34-41.</ref-fulltext></reference><reference id="52"><ref-info><ref-title><ref-titletext>A non-blocking multithreaded architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009442393</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.M.</ce:initials><ce:indexed-name>Kavi K.M.</ce:indexed-name><ce:surname>Kavi</ce:surname></author><author seq="2"><ce:initials>D.L.</ce:initials><ce:indexed-name>Levine D.L.</ce:indexed-name><ce:surname>Levine</ce:surname></author><author seq="3"><ce:initials>A.R.</ce:initials><ce:indexed-name>Hurson A.R.</ce:indexed-name><ce:surname>Hurson</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 5th International Conference on Advanced Computing</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><pagerange first="171" last="177"/></ref-volisspag><ref-text>Madras, India</ref-text></ref-info><ref-fulltext>KAVI, K. M., LEVINE, D. L., AND HURSON, A. R. 1997. A non-blocking multithreaded architecture. In Proceedings of the 5th International Conference on Advanced Computing (Madras, India). 171-177.</ref-fulltext></reference><reference id="53"><ref-info><ref-title><ref-titletext>Dynamic hammock predication for non-predicated instruction sets</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0007993303</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Klauser A.</ce:indexed-name><ce:surname>Klauser</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Austin T.</ce:indexed-name><ce:surname>Austin</ce:surname></author><author seq="3"><ce:initials>D.</ce:initials><ce:indexed-name>Grunwald D.</ce:indexed-name><ce:surname>Grunwald</ce:surname></author><author seq="4"><ce:initials>B.</ce:initials><ce:indexed-name>Calder B.</ce:indexed-name><ce:surname>Calder</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the International Conference on Parallel Architectures and Compilation Techniques</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="278" last="285"/></ref-volisspag><ref-text>Paris, France</ref-text></ref-info><ref-fulltext>KLAUSER, A., AUSTIN, T., GRUNWALD, D., AND CALDER, B. 1998a. Dynamic hammock predication for non-predicated instruction sets. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (Paris, France). 278-285.</ref-fulltext></reference><reference id="54"><ref-info><ref-title><ref-titletext>Selective eager execution on the PolyPath architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594004</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Klauser A.</ce:indexed-name><ce:surname>Klauser</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Paithankar A.</ce:indexed-name><ce:surname>Paithankar</ce:surname></author><author seq="3"><ce:initials>D.</ce:initials><ce:indexed-name>Grunwald D.</ce:indexed-name><ce:surname>Grunwald</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 25th Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="250" last="259"/></ref-volisspag><ref-text>Barcelona, Spain</ref-text></ref-info><ref-fulltext>KLAUSER, A., PAITHANKAR, A., AND GRUNWALD, D. 1998b. Selective eager execution on the PolyPath architecture. In Proceedings of the 25th Annual International Symposium on Computer Architecture (Barcelona, Spain). 250-259.</ref-fulltext></reference><reference id="55"><ref-info><ref-title><ref-titletext>Real-time scheduling on multithreaded processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84953260150</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Kreuzinger J.</ce:indexed-name><ce:surname>Kreuzinger</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Schulz A.</ce:indexed-name><ce:surname>Schulz</ce:surname></author><author seq="3"><ce:initials>M.</ce:initials><ce:indexed-name>Pfeffer M.</ce:indexed-name><ce:surname>Pfeffer</ce:surname></author><author seq="4"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author><author seq="5"><ce:initials>U.</ce:initials><ce:indexed-name>Brinkschulte U.</ce:indexed-name><ce:surname>Brinkschulte</ce:surname></author><author seq="6"><ce:initials>G.</ce:initials><ce:indexed-name>Krakowsh G.</ce:indexed-name><ce:surname>Krakowsh</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 7th International Conference on Real-Time Computer Systems and Applications</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><pagerange first="155" last="159"/></ref-volisspag><ref-text>Cheju Island, South Korea</ref-text></ref-info><ref-fulltext>KREUZINGER, J., SCHULZ, A., PFEFFER, M., UNGERER, T., BRINKSCHULTE, U., AND KRAKOWSH, G. 2000. Real-time scheduling on multithreaded processors. In Proceedings of the 7th International Conference on Real-Time Computer Systems and Applications (Cheju Island, South Korea). 155-159.</ref-fulltext></reference><reference id="56"><ref-info><ref-title><ref-titletext>Context-switching techniques for decoupled multithreaded processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33746780368</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Kreuzinger J.</ce:indexed-name><ce:surname>Kreuzinger</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 25th Euromicro Conference</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><voliss volume="1"/><pagerange first="248" last="251"/></ref-volisspag><ref-text>Milan, Italy</ref-text></ref-info><ref-fulltext>KREUZINGER, J. AND UNGERER, T. 1999. Context-switching techniques for decoupled multithreaded processors. In Proceedings of the 25th Euromicro Conference (Milan, Italy). 1:248-251.</ref-fulltext></reference><reference id="57"><ref-info><ref-title><ref-titletext>Limits of control flow on parallelism</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026867146</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.S.</ce:initials><ce:indexed-name>Lam M.S.</ce:indexed-name><ce:surname>Lam</ce:surname></author><author seq="2"><ce:initials>R.P.</ce:initials><ce:indexed-name>Wilson R.P.</ce:indexed-name><ce:surname>Wilson</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 18th International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><pagerange first="46" last="57"/></ref-volisspag><ref-text>Toronto, Ont., Canada</ref-text></ref-info><ref-fulltext>LAM, M. S. AND WILSON, R. P. 1992. Limits of control flow on parallelism. In Proceedings of the 18th International Symposium on Computer Architecture (Toronto, Ont., Canada). 46-57.</ref-fulltext></reference><reference id="58"><ref-info><ref-title><ref-titletext>Interleaving: A multithreading technique targeting multiprocessors and workstations</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84976738400</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Laudon J.</ce:indexed-name><ce:surname>Laudon</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Gupta A.</ce:indexed-name><ce:surname>Gupta</ce:surname></author><author seq="3"><ce:initials>M.</ce:initials><ce:indexed-name>Horowitz M.</ce:indexed-name><ce:surname>Horowitz</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems</ref-sourcetitle><ref-publicationyear first="1994"/><ref-volisspag><pagerange first="308" last="318"/></ref-volisspag><ref-text>San Jose, CA</ref-text></ref-info><ref-fulltext>LAUDON, J., GUPTA, A., AND HOROWITZ, M. 1994. Interleaving: a multithreading technique targeting multiprocessors and workstations. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (San Jose, CA). 308-318.</ref-fulltext></reference><reference id="59"><ref-info><refd-itemidlist><itemid idtype="SGR">84858949148</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Lawson S.</ce:indexed-name><ce:surname>Lawson</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Vance A.</ce:indexed-name><ce:surname>Vance</ce:surname></author></ref-authors><ref-sourcetitle>Sun Hints at UltraSparc v and beyond</ref-sourcetitle><ref-publicationyear first="2002"/><ref-website><websitename>PC World.com</websitename></ref-website></ref-info><ref-fulltext>LAWSON, S. AND VANCE, A. 2002. Sun hints at UltraSparc V and beyond. Available online at PC World.com.</ref-fulltext></reference><reference id="60"><ref-info><ref-title><ref-titletext>Compiler techniques for concurrent multithreading with hardware speculation support</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84957692552</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>Z.</ce:initials><ce:indexed-name>Li Z.</ce:indexed-name><ce:surname>Li</ce:surname></author><author seq="2"><ce:initials>J.Y.</ce:initials><ce:indexed-name>Tsai J.Y.</ce:indexed-name><ce:surname>Tsai</ce:surname></author><author seq="3"><ce:initials>X.</ce:initials><ce:indexed-name>Wang X.</ce:indexed-name><ce:surname>Wang</ce:surname></author><author seq="4"><ce:initials>P.C.</ce:initials><ce:indexed-name>Yew P.C.</ce:indexed-name><ce:surname>Yew</ce:surname></author><author seq="5"><ce:initials>B.</ce:initials><ce:indexed-name>Zheng B.</ce:indexed-name><ce:surname>Zheng</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes in Computer Science</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="1239"/><pagerange first="175" last="191"/></ref-volisspag><ref-text>Springer-Verlag, Heidelberg, Germany</ref-text></ref-info><ref-fulltext>LI, Z., TSAI, J. Y., WANG, X., YEW, P. C., AND ZHENG, B. 1996. Compiler techniques for concurrent multithreading with hardware speculation support. In Lecture Notes in Computer Science, vol. 1239. Springer-Verlag, Heidelberg, Germany. 175-191.</ref-fulltext></reference><reference id="61"><ref-info><ref-title><ref-titletext>The performance potential of value and dependence prediction</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">21744451773</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.H.</ce:initials><ce:indexed-name>Lipasti M.H.</ce:indexed-name><ce:surname>Lipasti</ce:surname></author><author seq="2"><ce:initials>J.P.</ce:initials><ce:indexed-name>Shen J.P.</ce:indexed-name><ce:surname>Shen</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes Computer Science</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="1300"/><pagerange first="1043" last="1052"/></ref-volisspag><ref-text>Springer-Verlag, Heidelberg, Germany</ref-text></ref-info><ref-fulltext>LIPASTI, M. H. AND SHEN, J. P. 1997. The performance potential of value and dependence prediction. In Lecture Notes Computer Science, vol. 1300. Springer-Verlag, Heidelberg, Germany. 1043-1052.</ref-fulltext></reference><reference id="62"><ref-info><ref-title><ref-titletext>Value locality and load value prediction</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030265013</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.H.</ce:initials><ce:indexed-name>Lipasti M.H.</ce:indexed-name><ce:surname>Lipasti</ce:surname></author><author seq="2"><ce:initials>C.B.</ce:initials><ce:indexed-name>Wilkerson C.B.</ce:indexed-name><ce:surname>Wilkerson</ce:surname></author><author seq="3"><ce:initials>J.P.</ce:initials><ce:indexed-name>Shen J.P.</ce:indexed-name><ce:surname>Shen</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="138" last="147"/></ref-volisspag><ref-text>Cambridge, MA</ref-text></ref-info><ref-fulltext>LIPASTI, M. H., WILKERSON, C. B., AND SHEN, J. P. 1996. Value locality and load value prediction. In Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems (Cambridge, MA). 138-147.</ref-fulltext></reference><reference id="63"><ref-info><ref-title><ref-titletext>An analysis of database workload performance on simultaneous multithreaded processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594020</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.L.</ce:initials><ce:indexed-name>Lo J.L.</ce:indexed-name><ce:surname>Lo</ce:surname></author><author seq="2"><ce:initials>L.A.</ce:initials><ce:indexed-name>Barroso L.A.</ce:indexed-name><ce:surname>Barroso</ce:surname></author><author seq="3"><ce:initials>S.J.</ce:initials><ce:indexed-name>Eggers S.J.</ce:indexed-name><ce:surname>Eggers</ce:surname></author><author seq="4"><ce:initials>K.</ce:initials><ce:indexed-name>Gharachorloo K.</ce:indexed-name><ce:surname>Gharachorloo</ce:surname></author><author seq="5"><ce:initials>H.M.</ce:initials><ce:indexed-name>Levy H.M.</ce:indexed-name><ce:surname>Levy</ce:surname></author><author seq="6"><ce:initials>S.S.</ce:initials><ce:indexed-name>Parekh S.S.</ce:indexed-name><ce:surname>Parekh</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 25th Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="39" last="50"/></ref-volisspag><ref-text>Barcelona, Spain</ref-text></ref-info><ref-fulltext>LO, J. L., BARROSO, L. A., EGGERS, S. J., GHARACHORLOO, K., LEVY, H. M., AND PAREKH, S. S. 1998. An analysis of database workload performance on simultaneous multithreaded processors. In Proceedings of the 25th Annual International Symposium on Computer Architecture (Barcelona, Spain). 39-50.</ref-fulltext></reference><reference id="64"><ref-info><ref-title><ref-titletext>Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031199614</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.L.</ce:initials><ce:indexed-name>Lo J.L.</ce:indexed-name><ce:surname>Lo</ce:surname></author><author seq="2"><ce:initials>S.J.</ce:initials><ce:indexed-name>Eggers S.J.</ce:indexed-name><ce:surname>Eggers</ce:surname></author><author seq="3"><ce:initials>J.S.</ce:initials><ce:indexed-name>Emer J.S.</ce:indexed-name><ce:surname>Emer</ce:surname></author><author seq="4"><ce:initials>H.M.</ce:initials><ce:indexed-name>Lew H.M.</ce:indexed-name><ce:surname>Lew</ce:surname></author><author seq="5"><ce:initials>R.L.</ce:initials><ce:indexed-name>Stamm R.L.</ce:indexed-name><ce:surname>Stamm</ce:surname></author><author seq="6"><ce:initials>D.M.</ce:initials><ce:indexed-name>Tullsen D.M.</ce:indexed-name><ce:surname>Tullsen</ce:surname></author></ref-authors><ref-sourcetitle>ACM Trans. Comput. Syst.</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss issue="3" volume="15"/><pagerange first="322" last="354"/></ref-volisspag></ref-info><ref-fulltext>LO, J. L., EGGERS, S. J., EMER, J. S., LEW, H. M., STAMM, R. L., AND TULLSEN, D. M. 1997. Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading. ACM Trans. Comput. Syst. 15, 3, 322-354.</ref-fulltext></reference><reference id="65"><ref-info><ref-title><ref-titletext>A fine-grain multithreading superscalar architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029748831</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Loikkanen M.</ce:indexed-name><ce:surname>Loikkanen</ce:surname></author><author seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Bagherzadeh N.</ce:indexed-name><ce:surname>Bagherzadeh</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the International Conference on Parallel Architectures and Compilation Techniques</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="163" last="168"/></ref-volisspag><ref-text>Boston, MA</ref-text></ref-info><ref-fulltext>LOIKKANEN, M. AND BAGHERZADEH, N. 1996. A fine-grain multithreading superscalar architecture. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (Boston, MA). 163-168.</ref-fulltext></reference><reference id="66"><ref-info><ref-title><ref-titletext>The events approach to rapid prototyping for embedded control system</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009382967</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.</ce:initials><ce:indexed-name>Luth K.</ce:indexed-name><ce:surname>Lüth</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Metzner A.</ce:indexed-name><ce:surname>Metzner</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Piekenkamp T.</ce:indexed-name><ce:surname>Piekenkamp</ce:surname></author><author seq="4"><ce:initials>J.</ce:initials><ce:indexed-name>Risu J.</ce:indexed-name><ce:surname>Risu</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the Workshop Zielarchitekturen, Eingebetteter Syststeme</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><pagerange first="45" last="54"/></ref-volisspag><ref-text>Rostock, Germany</ref-text></ref-info><ref-fulltext>LÜTH, K., METZNER, A., PIEKENKAMP, T., AND RISU, J. 1997. The events approach to rapid prototyping for embedded control system. In Proceedings of the Workshop Zielarchitekturen, eingebetteter Syststeme (Rostock, Germany). 45-54.</ref-fulltext></reference><reference id="67"><ref-info><ref-title><ref-titletext>CHoPP prieiples of operations</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009440567</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.E.</ce:initials><ce:indexed-name>Mankovic T.E.</ce:indexed-name><ce:surname>Mankovic</ce:surname></author><author seq="2"><ce:initials>V.</ce:initials><ce:indexed-name>Popescu V.</ce:indexed-name><ce:surname>Popescu</ce:surname></author><author seq="3"><ce:initials>H.</ce:initials><ce:indexed-name>Sullivan H.</ce:indexed-name><ce:surname>Sullivan</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 2nd International Supercomputer Conference</ref-sourcetitle><ref-publicationyear first="1987"/><ref-volisspag><pagerange first="2" last="10"/></ref-volisspag><ref-text>Mannheim, Germany</ref-text></ref-info><ref-fulltext>MANKOVIC, T. E., POPESCU, V., AND SULLIVAN, H. 1987. CHoPP prieiples of operations. In Proceedings of the 2nd International Supercomputer Conference (Mannheim, Germany). 2-10.</ref-fulltext></reference><reference id="68"><ref-info><ref-title><ref-titletext>Speculative multithreaded processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031639308</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Marcuello P.</ce:indexed-name><ce:surname>Marcuello</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Gonzales A.</ce:indexed-name><ce:surname>Gonzales</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Tubella J.</ce:indexed-name><ce:surname>Tubella</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 12th International Conference on Supercomputing</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="77" last="84"/></ref-volisspag><ref-text>Melbourne, Australia</ref-text></ref-info><ref-fulltext>MARCUELLO, P., GONZALES, A., AND TUBELLA, J. 1998. Speculative multithreaded processors. In Proceedings of the 12th International Conference on Supercomputing (Melbourne, Australia). 77-84.</ref-fulltext></reference><reference id="69"><ref-info><ref-title><ref-titletext>Hyper-threading technology architecture and microarchitecture: A hypertext history</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0038059736</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.T.</ce:initials><ce:indexed-name>Mark D.T.</ce:indexed-name><ce:surname>Mark</ce:surname></author><author seq="2"><ce:initials>F.</ce:initials><ce:indexed-name>Binns F.</ce:indexed-name><ce:surname>Binns</ce:surname></author><author seq="3"><ce:initials>D.L.</ce:initials><ce:indexed-name>Hill D.L.</ce:indexed-name><ce:surname>Hill</ce:surname></author><author seq="4"><ce:initials>G.</ce:initials><ce:indexed-name>Hinton G.</ce:indexed-name><ce:surname>Hinton</ce:surname></author><author seq="5"><ce:initials>D.A.</ce:initials><ce:indexed-name>Koufaty D.A.</ce:indexed-name><ce:surname>Koufaty</ce:surname></author><author seq="6"><ce:initials>J.A.</ce:initials><ce:indexed-name>Miller J.A.</ce:indexed-name><ce:surname>Miller</ce:surname></author><author seq="7"><ce:initials>M.</ce:initials><ce:indexed-name>Upton M.</ce:indexed-name><ce:surname>Upton</ce:surname></author></ref-authors><ref-sourcetitle>Intel Technology J.</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss issue="1" volume="6"/></ref-volisspag><ref-text>online journal</ref-text></ref-info><ref-fulltext>MARK, D. T., BINNS, F., HILL, D. L., HINTON, G., KOUFATY, D. A., MILLER, J. A., AND UPTON, M. 2002. Hyper-threading technology architecture and microarchitecture: a hypertext history. Intel Technology J. 6, 1 (online journal).</ref-fulltext></reference><reference id="70"><ref-info><ref-title><ref-titletext>MSparc: Multithreading in real-time architectures</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009415133</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Metzner A.</ce:indexed-name><ce:surname>Metzner</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Niehaus J.</ce:indexed-name><ce:surname>Niehaus</ce:surname></author></ref-authors><ref-sourcetitle>J. Universal Comput. Sci.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss issue="10" volume="6"/><pagerange first="1034" last="1051"/></ref-volisspag></ref-info><ref-fulltext>METZNER, A. AND NIEHAUS, J. 2000. MSparc: multithreading in real-time architectures. J. Universal Comput. Sci. 6, 10, 1034-1051.</ref-fulltext></reference><reference id="71"><ref-info><ref-title><ref-titletext>Msparc: A multithreaded Spare</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84947937870</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Mikschl A.</ce:indexed-name><ce:surname>Mikschl</ce:surname></author><author seq="2"><ce:initials>W.</ce:initials><ce:indexed-name>Damm W.</ce:indexed-name><ce:surname>Damm</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes in Computer Science</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="1123"/><pagerange first="461" last="469"/></ref-volisspag><ref-text>Springer-Verlag, Heidelberg, Germany</ref-text></ref-info><ref-fulltext>MIKSCHL, A. AND DAMM, W. 1996. Msparc: a multithreaded Spare. In Lecture Notes in Computer Science, vol. 1123. Springer-Verlag, Heidelberg, Germany. 461-469.</ref-fulltext></reference><reference id="72"><ref-info><ref-title><ref-titletext>MPEG-2 video decompression on simultaneous multithreaded multimedia processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0033365580</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.</ce:initials><ce:indexed-name>Oehring H.</ce:indexed-name><ce:surname>Oehring</ce:surname></author><author seq="2"><ce:initials>U.</ce:initials><ce:indexed-name>Sigmund U.</ce:indexed-name><ce:surname>Sigmund</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the International Conference on Parallel Architectures and Compilation Techniques</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="11" last="16"/></ref-volisspag><ref-text>Newport Beach, CA</ref-text></ref-info><ref-fulltext>OEHRING, H., SIGMUND, U., AND UNGERER, T. 1999a. MPEG-2 video decompression on simultaneous multithreaded multimedia processors. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (Newport Beach, CA). 11-16.</ref-fulltext></reference><reference id="73"><ref-info><ref-title><ref-titletext>Simultaneous multithreading and multimedia</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0042073882</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.</ce:initials><ce:indexed-name>Oehring H.</ce:indexed-name><ce:surname>Oehring</ce:surname></author><author seq="2"><ce:initials>U.</ce:initials><ce:indexed-name>Sigmund U.</ce:indexed-name><ce:surname>Sigmund</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the Workshop on Multithreaded Execution, Architecture and Compilation</ref-sourcetitle><ref-publicationyear first="1999"/><ref-text>Orlando, FL</ref-text></ref-info><ref-fulltext>OEHRING, H., SIGMUND, U., AND UNGERER, T. 1999b. Simultaneous multithreading and multimedia. In Proceedings of the Workshop on Multithreaded Execution, Architecture and Compilation (Orlando, FL).</ref-fulltext></reference><reference id="74"><ref-info><ref-title><ref-titletext>One billion transistors, one uniprocessor, one chip</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031235595</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>Y.N.</ce:initials><ce:indexed-name>Patt Y.N.</ce:indexed-name><ce:surname>Patt</ce:surname></author><author seq="2"><ce:initials>S.J.</ce:initials><ce:indexed-name>Patel S.J.</ce:indexed-name><ce:surname>Patel</ce:surname></author><author seq="3"><ce:initials>M.</ce:initials><ce:indexed-name>Evers M.</ce:indexed-name><ce:surname>Evers</ce:surname></author><author seq="4"><ce:initials>D.H.</ce:initials><ce:indexed-name>Friendly D.H.</ce:indexed-name><ce:surname>Friendly</ce:surname></author><author seq="5"><ce:initials>J.</ce:initials><ce:indexed-name>Stark J.</ce:indexed-name><ce:surname>Stark</ce:surname></author></ref-authors><ref-sourcetitle>Computer</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss issue="9" volume="30"/><pagerange first="51" last="57"/></ref-volisspag></ref-info><ref-fulltext>PATT, Y. N., PATEL, S. J., EVERS, M., FRIENDLY, D. H., AND STARK, J. 1997. One billion transistors, one uniprocessor, one chip. Computer 30, 9, 51-57.</ref-fulltext></reference><reference id="75"><ref-info><ref-title><ref-titletext>Real PRAM programming</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84858937798</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.J.</ce:initials><ce:indexed-name>Paul W.J.</ce:indexed-name><ce:surname>Paul</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Bach P.</ce:indexed-name><ce:surname>Bach</ce:surname></author><author seq="3"><ce:initials>M.</ce:initials><ce:indexed-name>Bosch M.</ce:indexed-name><ce:surname>Bosch</ce:surname></author><author seq="4"><ce:initials>J.</ce:initials><ce:indexed-name>Fischer J.</ce:indexed-name><ce:surname>Fischer</ce:surname></author><author seq="5"><ce:initials>C.</ce:initials><ce:indexed-name>Lichtenau C.</ce:indexed-name><ce:surname>Lichtenau</ce:surname></author><author seq="6"><ce:initials>J.</ce:initials><ce:indexed-name>Rohrig J.</ce:indexed-name><ce:surname>Röhrig</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes in Computer Science</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss volume="2400"/><pagerange first="522" last="531"/></ref-volisspag><ref-text>Springer-Verlag, Heidelberg, Germany</ref-text></ref-info><ref-fulltext>PAUL, W. J., BACH, P., BOSCH, M., FISCHER, J., LICHTENAU, C., AND RÖHRIG, J. 2002. Real PRAM programming. In Lecture Notes in Computer Science, vol. 2400. Springer-Verlag, Heidelberg, Germany. 522-531.</ref-fulltext></reference><reference id="76"><ref-info><ref-title><ref-titletext>Multithreaded extensions enhance multimedia performance</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33746707190</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>N.</ce:initials><ce:indexed-name>Pontius N.</ce:indexed-name><ce:surname>Pontius</ce:surname></author><author seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Bagherzadeh N.</ce:indexed-name><ce:surname>Bagherzadeh</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the Workshop on Multithreaded Execution, Architecture and Compilation</ref-sourcetitle><ref-publicationyear first="1999"/><ref-text>Orlando, FL</ref-text></ref-info><ref-fulltext>PONTIUS, N. AND BAGHERZADEH, N. 1999. Multithreaded extensions enhance multimedia performance. In Proceedings of the Workshop on Multithreaded Execution, Architecture and Compilation (Orlando, FL).</ref-fulltext></reference><reference id="77"><ref-info><ref-title><ref-titletext>Trace processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031374420</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.</ce:initials><ce:indexed-name>Rotenberg E.</ce:indexed-name><ce:surname>Rotenberg</ce:surname></author><author seq="2"><ce:initials>Q.</ce:initials><ce:indexed-name>Jacobson Q.</ce:indexed-name><ce:surname>Jacobson</ce:surname></author><author seq="3"><ce:initials>Y.</ce:initials><ce:indexed-name>Sazeides Y.</ce:indexed-name><ce:surname>Sazeides</ce:surname></author><author seq="4"><ce:initials>J.E.</ce:initials><ce:indexed-name>Smith J.E.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 30th Annual International Symposium on Microarchitecture</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><pagerange first="138" last="148"/></ref-volisspag><ref-text>Research Triangle Park, NC</ref-text></ref-info><ref-fulltext>ROTENBERG, E., JACOBSON, Q., SAZEIDES, Y., AND SMITH, J. E. 1997. Trace processors. In Proceedings of the 30th Annual International Symposium on Microarchitecture (Research Triangle Park, NC). 138-148.</ref-fulltext></reference><reference id="78"><ref-info><ref-title><ref-titletext>Efficiency and performance impact of value prediction</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">78149276203</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.</ce:initials><ce:indexed-name>Rychlik B.</ce:indexed-name><ce:surname>Rychlik</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Faistl J.</ce:indexed-name><ce:surname>Faistl</ce:surname></author><author seq="3"><ce:initials>B.</ce:initials><ce:indexed-name>Krug B.</ce:indexed-name><ce:surname>Krug</ce:surname></author><author seq="4"><ce:initials>J.P.</ce:initials><ce:indexed-name>Shen J.P.</ce:indexed-name><ce:surname>Shen</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the International Conference on Parallel Architectures and Compilation Techniques</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="148" last="154"/></ref-volisspag><ref-text>Paris, France</ref-text></ref-info><ref-fulltext>RYCHLIK, B., FAISTL, J., KRUG, B., AND SHEN, J. P. 1998. Efficiency and performance impact of value prediction. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (Paris, France). 148-154.</ref-fulltext></reference><reference id="79"><ref-info><ref-title><ref-titletext>Power-sensitive multithreaded architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0033696388</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.S.</ce:initials><ce:indexed-name>Seng J.S.</ce:indexed-name><ce:surname>Seng</ce:surname></author><author seq="2"><ce:initials>D.M.</ce:initials><ce:indexed-name>Tullsen D.M.</ce:indexed-name><ce:surname>Tullsen</ce:surname></author><author seq="3"><ce:initials>G.Z.N.</ce:initials><ce:indexed-name>Cai G.Z.N.</ce:indexed-name><ce:surname>Cai</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><pagerange first="199" last="206"/></ref-volisspag><ref-text>Austin, TX</ref-text></ref-info><ref-fulltext>SENG, J. S., TULLSEN, D. M., AND CAI, G. Z. N. 2000. Power-sensitive multithreaded architecture. In Proceedings of the IEEE International Conference on Computer design: VLSI in Computers and Processors (Austin, TX). 199-206.</ref-fulltext></reference><reference id="80"><ref-info><ref-title><ref-titletext>Performance estimation in a multistreamed superscalar processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009383533</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.J.</ce:initials><ce:indexed-name>Serrano M.J.</ce:indexed-name><ce:surname>Serrano</ce:surname></author><author seq="2"><ce:initials>W.</ce:initials><ce:indexed-name>Yamamoto W.</ce:indexed-name><ce:surname>Yamamoto</ce:surname></author><author seq="3"><ce:initials>R.</ce:initials><ce:indexed-name>Wood R.</ce:indexed-name><ce:surname>Wood</ce:surname></author><author seq="4"><ce:initials>M.D.</ce:initials><ce:indexed-name>Nemirovsky M.D.</ce:indexed-name><ce:surname>Nemirovsky</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes in Computer Science</ref-sourcetitle><ref-publicationyear first="1994"/><ref-volisspag><voliss volume="794"/><pagerange first="213" last="230"/></ref-volisspag><ref-text>Springer-Verlag, Heidelberg, Germany</ref-text></ref-info><ref-fulltext>SERRANO, M. J., YAMAMOTO, W., WOOD, R., AND NEMIROVSKY, M. D. 1994. Performance estimation in a multistreamed superscalar processor. In Lecture Notes in Computer Science, vol. 794. Springer-Verlag, Heidelberg, Germany. 213-230.</ref-fulltext></reference><reference id="81"><ref-info><ref-title><ref-titletext>Transistor count and chip space assessment of multimedia-enhanced simultaneous multithreaded processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0142191132</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Sigmund U.</ce:indexed-name><ce:surname>Sigmund</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Steinhaus M.</ce:indexed-name><ce:surname>Steinhaus</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 4th Workshop on Multithreaded Execution, Architecture and Compilation</ref-sourcetitle><ref-publicationyear first="2000"/><ref-text>Monterrey, CA</ref-text></ref-info><ref-fulltext>SIGMUND, U., STEINHAUS, M., AND UNGERER, T. 2000. Transistor count and chip space assessment of multimedia-enhanced simultaneous multithreaded processors. In Proceedings of the 4th Workshop on Multithreaded Execution, Architecture and Compilation (Monterrey, CA).</ref-fulltext></reference><reference id="82"><ref-info><ref-title><ref-titletext>Evaluating a multithreaded superscalar microprocessor versus a multiprocessor chip</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009407875</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Sigmund U.</ce:indexed-name><ce:surname>Sigmund</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 4th PASA Workshop on Parallel Systems and Algorithms</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="147" last="159"/></ref-volisspag><ref-text>Jülich, Germany</ref-text></ref-info><ref-fulltext>SIGMUND, U. AND UNGERER, T. 1996a. Evaluating a multithreaded superscalar microprocessor versus a multiprocessor chip. In Proceedings of the 4th PASA Workshop on Parallel Systems and Algorithms (Jülich, Germany). 147-159.</ref-fulltext></reference><reference id="83"><ref-info><ref-title><ref-titletext>Identifying bottlenecks in multithreaded superscalar multiprocessors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84889036959</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Sigmund U.</ce:indexed-name><ce:surname>Sigmund</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes in Computer Science</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="1123"/><pagerange first="797" last="800"/></ref-volisspag><ref-text>Springer-Verlag, Heidelberg, Germany</ref-text></ref-info><ref-fulltext>SIGMUND, U. AND UNGERER, T. 1996b. Identifying bottlenecks in multithreaded superscalar multiprocessors. In Lecture Notes in Computer Science, vol. 1123. Springer-Verlag, Heidelberg, Germany. 797-800.</ref-fulltext></reference><reference id="84"><ref-info><ref-title><ref-titletext>Asynchrony in parallel computing: From dataflow to multithreading</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0039285280</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Parall. Distr. Comput. Practices</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><voliss issue="1" volume="1"/><pagerange first="57" last="83"/></ref-volisspag></ref-info><ref-fulltext>ŠILC, J., ROBIČ, B., AND UNGERER, T. 1998. Asynchrony in parallel computing: from dataflow to multithreading. Parall. Distr. Comput. Practices 1, 1, 57-83.</ref-fulltext></reference><reference id="85"><ref-info><refd-itemidlist><itemid idtype="SGR">0004204741</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Processor Architecture: from Dataflow to Superscalar and beyond</ref-sourcetitle><ref-publicationyear first="1999"/><ref-text>Springer-Verlag, Heidelberg and Berlin, Germany, and New York, NY</ref-text></ref-info><ref-fulltext>ŠILC, J., ROBIČ, B., AND UNGERER, T. 1999. Processor Architecture: From Dataflow to Superscalar and Beyond. Springer-Verlag, Heidelberg and Berlin, Germany, and New York, NY.</ref-fulltext></reference><reference id="86"><ref-info><ref-title><ref-titletext>Architecture and applications of the HEP multiprocessor computer system</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0020289466</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.J.</ce:initials><ce:indexed-name>Smith B.J.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>SPIE Real-time Signal Processing IV</ref-sourcetitle><ref-publicationyear first="1981"/><ref-volisspag><voliss volume="298"/><pagerange first="241" last="248"/></ref-volisspag></ref-info><ref-fulltext>SMITH, B. J. 1981. Architecture and applications of the HEP multiprocessor computer system. SPIE Real-Time Signal Processing IV 298, 241-248.</ref-fulltext></reference><reference id="87"><ref-info><ref-title><ref-titletext>The architecture of hep</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009384049</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.J.</ce:initials><ce:indexed-name>Smith B.J.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Parallel MIMD Computation: HEP Supercomputer and Its Applications</ref-sourcetitle><ref-publicationyear first="1985"/><ref-volisspag><pagerange first="41" last="55"/></ref-volisspag><ref-text>J. S. Kowalik, Ed. MIT Press, Cambridge, MA</ref-text></ref-info><ref-fulltext>SMITH, B. J. 1985. The architecture of hep. In Parallel MIMD Computation: HEP Supercomputer and Its Applications, J. S. Kowalik, Ed. MIT Press, Cambridge, MA, 41-55.</ref-fulltext></reference><reference id="88"><ref-info><ref-title><ref-titletext>Trace processors: Moving to fourth-generation microarchitectures</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031234685</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.E.</ce:initials><ce:indexed-name>Smith J.E.</ce:indexed-name><ce:surname>Smith</ce:surname></author><author seq="2"><ce:initials>S.</ce:initials><ce:indexed-name>Vajapeyam S.</ce:indexed-name><ce:surname>Vajapeyam</ce:surname></author></ref-authors><ref-sourcetitle>Computer</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss issue="9" volume="30"/><pagerange first="68" last="74"/></ref-volisspag></ref-info><ref-fulltext>SMITH, J. E. AND VAJAPEYAM, S. 1997. Trace processors: moving to fourth-generation microarchitectures. Computer 30, 9, 68-74.</ref-fulltext></reference><reference id="89"><ref-info><ref-title><ref-titletext>Multiscalar: Another fourth-generation processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009438621</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.S.</ce:initials><ce:indexed-name>Sohi G.S.</ce:indexed-name><ce:surname>Sohi</ce:surname></author></ref-authors><ref-sourcetitle>Computer</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss issue="9" volume="30"/><pagerange first="72"/></ref-volisspag></ref-info><ref-fulltext>SOHI, G. S. 1997. Multiscalar: another fourth-generation processor. Computer 30, 9, 72.</ref-fulltext></reference><reference id="90"><ref-info><ref-title><ref-titletext>Microprocessors - 10 years back, 10 years ahead</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">23044523418</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.S.</ce:initials><ce:indexed-name>Sohi G.S.</ce:indexed-name><ce:surname>Sohi</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes in Computer Science</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><voliss volume="2000"/><pagerange first="208" last="218"/></ref-volisspag><ref-text>Heidelberg, Germany</ref-text></ref-info><ref-fulltext>SOHI, G. S. 2001. Microprocessors - 10 years back, 10 years ahead. In Lecture Notes in Computer Science, vol. 2000. Heidelberg, Germany. 208-218.</ref-fulltext></reference><reference id="91"><ref-info><ref-title><ref-titletext>Multiscalar processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029178210</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.S.</ce:initials><ce:indexed-name>Sohi G.S.</ce:indexed-name><ce:surname>Sohi</ce:surname></author><author seq="2"><ce:initials>S.E.</ce:initials><ce:indexed-name>Breach S.E.</ce:indexed-name><ce:surname>Breach</ce:surname></author><author seq="3"><ce:initials>T.N.</ce:initials><ce:indexed-name>Vijaykujiar T.N.</ce:indexed-name><ce:surname>Vijaykujiar</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 22nd Annual International Symposium On, Computer Architecture</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><pagerange first="414" last="425"/></ref-volisspag><ref-text>Santa Margherita Ligure, Italy</ref-text></ref-info><ref-fulltext>SOHI, G. S., BREACH, S. E., AND VIJAYKUJIAR, T. N. 1995. Multiscalar processors. In Proceedings of the 22nd Annual International Symposium on, Computer Architecture (Santa Margherita Ligure, Italy). 414-425.</ref-fulltext></reference><reference id="92"><ref-info><ref-title><ref-titletext>Transistor count and chip space estimation of simple-scalar-based microprocessor models</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">1542750698</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Steinhaus M.</ce:indexed-name><ce:surname>Steinhaus</ce:surname></author><author seq="2"><ce:initials>R.</ce:initials><ce:indexed-name>Kolla R.</ce:indexed-name><ce:surname>Kolla</ce:surname></author><author seq="3"><ce:initials>J.L.</ce:initials><ce:indexed-name>Larriba-Pey J.L.</ce:indexed-name><ce:surname>Larriba-Pey</ce:surname></author><author seq="4"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author><author seq="5"><ce:initials>M.</ce:initials><ce:indexed-name>Valero M.</ce:indexed-name><ce:surname>Valero</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the Workshop on Complexity-effective Design</ref-sourcetitle><ref-publicationyear first="2001"/><ref-text>Göteborg, Sweden</ref-text></ref-info><ref-fulltext>STEINHAUS, M., KOLLA, R., LARRIBA-PEY, J. L., UNGERER, T., AND VALERO, M. 2001. Transistor count and chip space estimation of simple-scalar-based microprocessor models. In Proceedings of the Workshop on Complexity-Effective Design (Göteborg, Sweden).</ref-fulltext></reference><reference id="93"><ref-info><ref-title><ref-titletext>Beyond 100 teraflops through superconductors, holographic storage, and the data vortex</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009315170</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.</ce:initials><ce:indexed-name>Stealing T.</ce:indexed-name><ce:surname>Stealing</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the International Symposium on Supercomputing</ref-sourcetitle><ref-publicationyear first="1997"/><ref-text>Tokyo, Japan</ref-text></ref-info><ref-fulltext>STEALING, T. 1997. Beyond 100 teraflops through superconductors, holographic storage, and the data vortex. In Proceedings of the International Symposium on Supercomputing (Tokyo, Japan).</ref-fulltext></reference><reference id="94"><ref-info><ref-title><ref-titletext>POWER4 system microarchitecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0036298603</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.M.</ce:initials><ce:indexed-name>Tendler J.M.</ce:indexed-name><ce:surname>Tendler</ce:surname></author><author seq="2"><ce:initials>J.S.</ce:initials><ce:indexed-name>Dodson J.S.</ce:indexed-name><ce:surname>Dodson</ce:surname></author><author seq="3"><ce:initials>J.S.</ce:initials><ce:indexed-name>Fields Jr. J.S.</ce:indexed-name><ce:surname>Fields Jr.</ce:surname></author><author seq="4"><ce:initials>H.</ce:initials><ce:indexed-name>Le H.</ce:indexed-name><ce:surname>Le</ce:surname></author><author seq="5"><ce:initials>B.</ce:initials><ce:indexed-name>Sinharoy B.</ce:indexed-name><ce:surname>Sinharoy</ce:surname></author></ref-authors><ref-sourcetitle>IBM J. Res. Dev.</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss issue="1" volume="46"/><pagerange first="5" last="26"/></ref-volisspag></ref-info><ref-fulltext>TENDLER, J. M., DODSON, J. S., FIELDS, JR., J. S., LE, H., AND SINHAROY, B. 2002. POWER4 system microarchitecture. IBM J. Res. Dev. 46, 1, 5-26.</ref-fulltext></reference><reference id="95"><ref-info><refd-itemidlist><itemid idtype="SGR">0009424876</itemid></refd-itemidlist><ref-sourcetitle>TMS320C80 Technical Brief</ref-sourcetitle><ref-publicationyear first="1994"/><ref-text>Texas Instruments, Dallas, TX</ref-text></ref-info><ref-fulltext>TEXAS INSTRUMENTS. 1994. TMS320C80 Technical brief. Texas Instruments, Dallas, TX.</ref-fulltext></reference><reference id="96"><ref-info><ref-title><ref-titletext>A processor architecture for Horizon</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0024171179</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Thistle M.</ce:indexed-name><ce:surname>Thistle</ce:surname></author><author seq="2"><ce:initials>B.J.</ce:initials><ce:indexed-name>Smith B.J.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the Supercomputing Conference</ref-sourcetitle><ref-publicationyear first="1988"/><ref-volisspag><pagerange first="35" last="41"/></ref-volisspag><ref-text>Orlando, FL</ref-text></ref-info><ref-fulltext>THISTLE, M. AND SMITH, B. J. 1988. A processor architecture for Horizon. In Proceedings of the Supercomputing Conference (Orlando, FL). 35-41.</ref-fulltext></reference><reference id="97"><ref-info><ref-title><ref-titletext>A VLIW convergent multiprocessor system on a chip</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009320987</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Tremblay M.</ce:indexed-name><ce:surname>Tremblay</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the Microprocessor Forum</ref-sourcetitle><ref-publicationyear first="1999"/><ref-text>San Jose, CA</ref-text></ref-info><ref-fulltext>TREMBLAY, M. 1999. A VLIW convergent multiprocessor system on a chip. In Proceedings of the Microprocessor Forum (San Jose, CA).</ref-fulltext></reference><reference id="98"><ref-info><ref-title><ref-titletext>The MAJC architecture: A synthesis of parallelism and scalability</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034316177</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Tremblay M.</ce:indexed-name><ce:surname>Tremblay</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Chan J.</ce:indexed-name><ce:surname>Chan</ce:surname></author><author seq="3"><ce:initials>S.</ce:initials><ce:indexed-name>Chaudhry S.</ce:indexed-name><ce:surname>Chaudhry</ce:surname></author><author seq="4"><ce:initials>A.W.</ce:initials><ce:indexed-name>Conigliaro A.W.</ce:indexed-name><ce:surname>Conigliaro</ce:surname></author><author seq="5"><ce:initials>S.S.</ce:initials><ce:indexed-name>Tse S.S.</ce:indexed-name><ce:surname>Tse</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss issue="6" volume="20"/><pagerange first="12" last="25"/></ref-volisspag></ref-info><ref-fulltext>TREMBLAY, M., CHAN, J., CHAUDHRY, S., CONIGLIARO, A. W., AND TSE, S. S. 2000. The MAJC architecture: a synthesis of parallelism and scalability. IEEE Micro 20, 6, 12-25.</ref-fulltext></reference><reference id="99"><ref-info><ref-title><ref-titletext>The super-threaded architecture: Thread pipelining with run-time data dependence checking and control speculation</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029727822</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.Y.</ce:initials><ce:indexed-name>Tsai J.Y.</ce:indexed-name><ce:surname>Tsai</ce:surname></author><author seq="2"><ce:initials>P.C.</ce:initials><ce:indexed-name>Yew P.C.</ce:indexed-name><ce:surname>Yew</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the International Conference on Parallel Architectures and Compilation Techniques</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="35" last="46"/></ref-volisspag><ref-text>Boston, MA</ref-text></ref-info><ref-fulltext>TSAI, J. Y. AND YEW, P. C. 1996. The super-threaded architecture: thread pipelining with run-time data dependence checking and control speculation. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (Boston, MA). 35-46.</ref-fulltext></reference><reference id="100"><ref-info><ref-title><ref-titletext>Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029666641</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.M.</ce:initials><ce:indexed-name>Tullsen D.M.</ce:indexed-name><ce:surname>Tullsen</ce:surname></author><author seq="2"><ce:initials>S.J.</ce:initials><ce:indexed-name>Eggers S.J.</ce:indexed-name><ce:surname>Eggers</ce:surname></author><author seq="3"><ce:initials>J.S.</ce:initials><ce:indexed-name>Emer J.S.</ce:indexed-name><ce:surname>Emer</ce:surname></author><author seq="4"><ce:initials>H.M.</ce:initials><ce:indexed-name>Levy H.M.</ce:indexed-name><ce:surname>Levy</ce:surname></author><author seq="5"><ce:initials>J.L.</ce:initials><ce:indexed-name>Lo J.L.</ce:indexed-name><ce:surname>Lo</ce:surname></author><author seq="6"><ce:initials>R.L.</ce:initials><ce:indexed-name>Stamm R.L.</ce:indexed-name><ce:surname>Stamm</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 23rd Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="191" last="202"/></ref-volisspag><ref-text>Philadelphia, PA</ref-text></ref-info><ref-fulltext>TULLSEN, D. M., EGGERS, S. J., EMER, J. S., LEVY, H. M., LO, J. L., AND STAMM, R. L. 1996. Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor. In Proceedings of the 23rd Annual International Symposium on Computer Architecture (Philadelphia, PA). 191-202.</ref-fulltext></reference><reference id="101"><ref-info><ref-title><ref-titletext>Simultaneous multithreading: Maximizing on-chip parallelism</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029200683</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.M.</ce:initials><ce:indexed-name>Tullsen D.M.</ce:indexed-name><ce:surname>Tullsen</ce:surname></author><author seq="2"><ce:initials>S.J.</ce:initials><ce:indexed-name>Eggers S.J.</ce:indexed-name><ce:surname>Eggers</ce:surname></author><author seq="3"><ce:initials>H.M.</ce:initials><ce:indexed-name>Levy H.M.</ce:indexed-name><ce:surname>Levy</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 22nd Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><pagerange first="392" last="403"/></ref-volisspag><ref-text>Santa Margherita Ligure, Italy</ref-text></ref-info><ref-fulltext>TULLSEN, D. M., EGGERS, S. J., AND LEVY, H. M. 1995. Simultaneous multithreading: maximizing on-chip parallelism. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (Santa Margherita Ligure, Italy). 392-403.</ref-fulltext></reference><reference id="102"><ref-info><ref-title><ref-titletext>Supporting fine-grained synchronization on a simultaneous multithreading processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032786014</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.M.</ce:initials><ce:indexed-name>Tullsen D.M.</ce:indexed-name><ce:surname>Tullsen</ce:surname></author><author seq="2"><ce:initials>J.L.</ce:initials><ce:indexed-name>Lo J.L.</ce:indexed-name><ce:surname>Lo</ce:surname></author><author seq="3"><ce:initials>S.J.</ce:initials><ce:indexed-name>Eggers S.J.</ce:indexed-name><ce:surname>Eggers</ce:surname></author><author seq="4"><ce:initials>H.M.</ce:initials><ce:indexed-name>Levy H.M.</ce:indexed-name><ce:surname>Levy</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 5th International Symposium on High-performance Computer Architecture</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="54" last="58"/></ref-volisspag><ref-text>Orlando, FL</ref-text></ref-info><ref-fulltext>TULLSEN, D. M., Lo, J. L., EGGERS, S. J., AND LEVY, H. M. 1999. Supporting fine-grained synchronization on a simultaneous multithreading processor. In Proceedings of the 5th International Symposium on High-Performance Computer Architecture (Orlando, FL). 54-58.</ref-fulltext></reference><reference id="103"><ref-info><ref-title><ref-titletext>Multithreaded processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0036267893</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname></author></ref-authors><ref-sourcetitle>Computer J.</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss issue="3" volume="45"/><pagerange first="320" last="348"/></ref-volisspag></ref-info><ref-fulltext>UNGERER, T., ROBIČ, B., AND ŠILC, J. 2002. Multithreaded processors. Computer J. 45, 3, 320-348.</ref-fulltext></reference><reference id="104"><ref-info><ref-title><ref-titletext>Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030644743</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Vajapeyam S.</ce:indexed-name><ce:surname>Vajapeyam</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Mitra T.</ce:indexed-name><ce:surname>Mitra</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 24th Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><pagerange first="1" last="12"/></ref-volisspag><ref-text>Denver, CO</ref-text></ref-info><ref-fulltext>VAJAPEYAM, S. AND MITRA, T. 1997. Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences. In Proceedings of the 24th Annual International Symposium on Computer Architecture (Denver, CO). 1-12.</ref-fulltext></reference><reference id="105"><ref-info><ref-title><ref-titletext>Task selection for a multiscalar processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032311965</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.N.</ce:initials><ce:indexed-name>Vijaykumar T.N.</ce:indexed-name><ce:surname>Vijaykumar</ce:surname></author><author seq="2"><ce:initials>G.S.</ce:initials><ce:indexed-name>Sohi G.S.</ce:indexed-name><ce:surname>Sohi</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 31st Annual International Symposium on Microarchitecture</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="81" last="92"/></ref-volisspag><ref-text>Dallas, TX</ref-text></ref-info><ref-fulltext>VIJAYKUMAR, T. N. AND SOHI, G. S. 1998. Task selection for a multiscalar processor. In Proceedings of the 31st Annual International Symposium on Microarchitecture (Dallas, TX). 81-92.</ref-fulltext></reference><reference id="106"><ref-info><ref-title><ref-titletext>Limits of instruction-level parallelism</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026137115</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.W.</ce:initials><ce:indexed-name>Wall D.W.</ce:indexed-name><ce:surname>Wall</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems</ref-sourcetitle><ref-publicationyear first="1991"/><ref-volisspag><pagerange first="176" last="188"/></ref-volisspag><ref-text>Santa Clara, CA</ref-text></ref-info><ref-fulltext>WALL, D.W. 1991. Limits of instruction-level parallelism. In Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems (Santa Clara, CA). 176-188.</ref-fulltext></reference><reference id="107"><ref-info><ref-title><ref-titletext>Threaded multiple path execution</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594005</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Wallace S.</ce:indexed-name><ce:surname>Wallace</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Calder B.</ce:indexed-name><ce:surname>Calder</ce:surname></author><author seq="3"><ce:initials>D.M.</ce:initials><ce:indexed-name>Tullsen D.M.</ce:indexed-name><ce:surname>Tullsen</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 25th Annual International Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="238" last="249"/></ref-volisspag><ref-text>Barcelona, Spain</ref-text></ref-info><ref-fulltext>WALLACE, S., CALDER, B., AND TULLSEN, D. M. 1998. Threaded multiple path execution. In Proceedings of the 25th Annual International Symposium on Computer Architecture (Barcelona, Spain). 238-249.</ref-fulltext></reference><reference id="108"><ref-info><ref-title><ref-titletext>Instruction recycling on a multiple-path processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032777341</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Wallace S.</ce:indexed-name><ce:surname>Wallace</ce:surname></author><author seq="2"><ce:initials>D.M.</ce:initials><ce:indexed-name>Tullsen D.M.</ce:indexed-name><ce:surname>Tullsen</ce:surname></author><author seq="3"><ce:initials>B.</ce:initials><ce:indexed-name>Calder B.</ce:indexed-name><ce:surname>Calder</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 5th International Symposium on High-performance Computer Architecture</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="44" last="53"/></ref-volisspag><ref-text>Orlando, FL</ref-text></ref-info><ref-fulltext>WALLACE, S., TULLSEN, D. M., AND CALDER, B. 1999. Instruction recycling on a multiple-path processor. In Proceedings of the 5th International Symposium on High-Performance Computer Architecture (Orlando, FL). 44-53.</ref-fulltext></reference><reference id="109"><ref-info><ref-title><ref-titletext>Adapting and extending simultaneous multithreading for high performance video signal processing applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33746774526</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.P.</ce:initials><ce:indexed-name>Wittenburg J.P.</ce:indexed-name><ce:surname>Wittenburg</ce:surname></author><author seq="2"><ce:initials>G.</ce:initials><ce:indexed-name>Meyer G.</ce:indexed-name><ce:surname>Meyer</ce:surname></author><author seq="3"><ce:initials>P.</ce:initials><ce:indexed-name>Pirsch P.</ce:indexed-name><ce:surname>Pirsch</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the Workshop on Multithreaded Execution, Architecture and Compilation</ref-sourcetitle><ref-publicationyear first="1999"/><ref-text>Orlando, FL</ref-text></ref-info><ref-fulltext>WITTENBURG, J. P., MEYER, G., AND PIRSCH, P. 1999. Adapting and extending simultaneous multithreading for high performance video signal processing applications. In Proceedings of the Workshop on Multithreaded Execution, Architecture and Compilation (Orlando, FL).</ref-fulltext></reference><reference id="110"><ref-info><ref-title><ref-titletext>Increasing superscalar performance through multistreaming</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029179466</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.</ce:initials><ce:indexed-name>Yamamoto W.</ce:indexed-name><ce:surname>Yamamoto</ce:surname></author><author seq="2"><ce:initials>M.D.</ce:initials><ce:indexed-name>Nemirovsky M.D.</ce:indexed-name><ce:surname>Nemirovsky</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the International Conference on Parallel Architectures and Compilation Techniques</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><pagerange first="49" last="58"/></ref-volisspag><ref-text>Limassol, Cyprus</ref-text></ref-info><ref-fulltext>YAMAMOTO, W. AND NEMIROVSKY, M. D. 1995. Increasing superscalar performance through multistreaming. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (Limassol, Cyprus). 49-58.</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>