 1
具高速數位迴路數據機之交流感應馬達控制 
混波晶片研製 
Research on the mixed-mode IC of the AC induction motor control with very high rate digital 
subscriber line (VDSL) modem. 
 
宋國明 
Guo-Ming Sung 
謝祥圓     
Hsiang-Yuan Hsieh  
溫雅婷 
Ya-Ting Wen 
李南曄 
Nan-Ye Lee     
國立台北科技大學 電機工程系(所)  
Department of Electrical Engineering 
National Taipei University of Technology, Taipei, TAIWAN, R.O.C. 
Tel: +886-2-2771-2171 Ext. 2121  Email: gmsung@ntut.edu.tw 
 
摘要 
本論文旨在設計與製作一顆具有直接轉矩控制
之感應馬達驅動晶片與一顆具有數位寬頻高速網路橋
接器之傳送發射端晶片。在感應馬達驅動晶片的研究方
面，主要是使用 Verilog 硬體描述語言來撰寫硬體架
構，再以數位 IC 元件庫設計模式來完成此顆數位晶片
(digital IC)之設計；所採用之直接轉矩控制架構，主要
是將轉子轉速經過速度控制器而得到目標轉矩值，再利
用變頻器的切換狀態，取得馬達的三相電壓與量測得到
的三相電流，由三相轉二相模組，將其轉換至 d-q 軸靜
止座標，以估測馬達的磁通量與轉矩量；再分別和目標
定子磁通與目標轉矩值經過磁滯比較器的結果，和利用
d-q 軸之定子磁通量選擇區塊位置的結果，由此三個結
果經由直接轉矩的電壓向量切換表，來選擇個適當的電
壓向量，進而激發功率電晶體，達到控制三相感應馬達
的目的。而在數位寬頻高速網路橋接器之傳送發射端單
晶片的研究，主要是建立乙太網路(Ethernet)與異位傳輸
模(ATM)間之轉換器及橋接器之發射端電路，搭配時脈
管理系統進行資料封包流量的管理，可以得到高效率的
傳送發射晶片。本論文之晶片設計與製作所採用的元件
庫是 TSMC 0.18 m 與 TSMC 0.18μm Mixed-Signal 
CMOS 製程。 
關鍵字：直接轉矩控制、現場可規劃邏輯陣列、元件
庫設計模式、全客戶端設計模式、寛頻高速網路、橋接
器、發射端晶片。 
 
一、交流感應電動機控制架構圖 
圖 1 所示為本研究所採用的交流感應電動機控
制架構，當馬達驅動訊號經由霍爾感測元件偵測得到
後，即可利用類比/數位轉換器(ADC)將類比訊號轉成
數位訊號，再送到直接轉矩控制(DTC)去進行運算，運
算完後將訊號送至網路晶片，其後經由數位/類比轉換
器(DAC)轉成類比訊號，再送給傳輸線驅動電路(Line 
Driver)放大訊號，並傳給遠端控制介面，由遠端控制
側來判斷運算結果是否正確或需要修正，然後下達控
制指令。下達後的控制指令會被傳送到馬達端的傳輸
線驅動電路(Line Driver)，以接收指令並放大該訊號，
再送到類比/數位轉換器(ADC)將類比訊號轉換成數位
訊號，接著送到網路控制傳輸晶片，由該晶片將指令
訊號送給變頻器去控制馬達的運轉。 
 
圖 1：交流感應電動機控制架構圖。 
二、直接轉矩控制系統之設計與模擬 
直接轉矩控制晶片之硬體架構如圖 2 所示，其回授
訊號包括有：磁通、轉矩與轉速；其中，磁通與轉矩訊
號是經估測而得到的，即馬達的三相電壓與電流經由霍
爾元件感應偵測得到，再經由三相轉二相計算，可得到
ds-qs軸相對應的電壓與電流值，即可估測馬達的磁通量
與轉矩量；然後，分別和目標定子磁通與目標轉矩值經
過磁滯比較器的結果，和利用 ds-qs 軸之定子磁通量選
擇區塊位置的結果，由此三個結果經由直接轉矩的電壓
向量切換表，來選擇個適當的電壓向量，進而激發功率
電晶體，達到控制三相感應馬達的目的。 
 
圖 2：電壓空間向量調變直接轉矩控制系統架構圖。 
 
 3
 
 
圖 5：角度區間選擇電路之模擬結果。 
 
2.4 合成磁通計算 
可以透過第(5)式計算合成磁通量 sdqs ，其中 sds 與
s
qs 為 ds-qs軸計算出來的值[4]。 
       22 ttt sqssdss                (5) 
由上式可以看出，此電路需要一個開根號運算電
路、乘法電路和加法電路，其中開根號運算電路，所使
用的是幻象樹演算法，圖 6 為合成磁通計算模擬圖。 
 
圖 6：合成磁通計算模擬圖。 
 
三、直接轉矩控制晶片之模擬與驗證 
本研究使用 QuartusII 軟體進行電路設計、語法分
析與除錯工作，圖 7 為 QuartusII 軟體所設計完成的直
接轉矩控制系統方塊圖，其中有兩個區塊要特別提及，
其均為時間延遲(紅色部份)，其目地是為了要達到系統
的正確性。設計完成的直接轉矩控制系統會經由合成軟
體（Design Compiler）轉出為含有邏輯閘層電路的程式
碼，同時輸出標準延遲檔案，此檔案包含延遲時間、時
間偵測及時脈限制等資料，並以 ModelSim 軟體進行模
擬，其結果如圖 8 所示，而圖 9 為直接轉矩控制晶片之
佈局圖。  
 
 
圖 7：QuartusII 軟體設計完成的直接轉矩控制系統。 
 
 
圖 8：直接轉矩控制系統以模軟體之模擬結果。 
 
 
圖 9：直接轉矩控制晶片之佈局圖。 
 
四、寬頻高速網路橋接器發射端之電路架構 
本寬頻高速網路橋接器的發射端研究主要可分為
數位(Digital)與類比(Analog)兩大部份，如圖 10 所示，
我們主要是針對傳送發射端進行設計；當資料封包
(Frame)從區域網路(LAN)，如乙太網路(Ethernet)欲透過
寬頻網路傳送至另一使用端，必需先將其轉換至廣域網
路(WAN)，如非同步傳輸模(ATM)所使用的細包資料格
式(Cell)，最後透過類比前端電路，利用數位類比轉換
電路將數位訊號轉換至類比訊號，最後將此類比訊號透
過線驅動器(Line Driver)放大並輸出至傳輸線，如雙絞
線上，以完成傳送資料的目的。 
 
圖 10：高速網路橋接器發射端的系統方塊圖。 
 5
訊號，此數位訊號當輸入之 10 位元皆為 1 時，其輸
出電流為 1023 μA，因本數位類比轉換器為差動輸
出，故會同時產生另一為 0 mA 之差動訊號。本線驅
動器亦為差動輸入模式，在輸入電流訊號為 1023 
μAPP 時，可在傳輸線負載 RL 上得到 2 VPP 的電壓訊
號振幅及 20 mAPP 的電流訊號振幅。接下來我們就針
對數位類比轉換器與線驅動器做各別討論。 
 
圖 14：數位發射機之基本架構示意圖。 
 
    因數位類比轉換器電路佈局之面積較為線驅動器
等電路龐大，為了避免偏壓電路電壓傳送時，因傳送路
徑的長度不同，線電阻的壓降影響到輸入的偏壓電位，
間接造成電流源輸出電流的不穩定，所以本研究採取應
用分散式(Distribution)的偏壓電路的設計方式，降低上
述之電流不穩定的因素。對於此偏壓電路的主電流源來
說，應使用定電流產生電路，可避免輸出訊號因溫度的
變動而變動，進而影響到解析度[6]。 
 
(a) 對稱矩陣式電流源佈局 
 
(b) 串聯緩衝電晶體對之電流源電路 
圖 15：分散式偏壓電路。 
如圖 15(a)所示，將四個 8 × 8 的矩陣並聯，實現一
個等效於八位元的溫度計碼解碼架構。我們將四個 8 × 
8 的矩陣並聯，藉由四個矩陣同時導通或關閉來實現八
位元中的最高六位元，剩餘 2 位元亦是用溫度計碼解碼
器解碼，另外的 2 位元二進位制碼則是直接以數位輸入
碼去控制電流源的開關。如圖 15(b)所示為本晶片所使
用的電流源電路，其使用抗製程變因的偏壓電流源和串
接式電流源技術所完成，並使用串聯緩衝電晶體對來降
低突波[7]。 
欲改善諧波失真，可以使用電流回授補償電路來改
善。如圖16所示，其為具有阻抗匹配的Class-AB輸出級
架構。其電流輸入後，經由電路的上下兩條訊號路徑(誤
差放大器EP與EN)到達輸出端。由於要使用低電壓實
現，所以將上下兩條路經拆開，分別利用兩條不同的電
壓源路徑來達成，避免電壓源路徑產生疊加的效果，且
用全差動架構可以消除偶次諧波失真，設計上可以不用
考慮上下訊號路徑不對稱的問題[8]。最後將輸出級電
晶體Mp8的電流複製出來，經由電流回授補償電路後，
將其比較的電流再回授於Mp8之線驅動器電路，藉以達
到補償的效果。 
 
圖16：線驅動器之電路架構圖。 
接著我們利用電流補償電路來做校正，如圖 17
所示，利用圖中電晶體 M7 分別將線驅動器之輸出級
電晶體 Mp8 的電流複製出來，利用電晶體 M8 將電流
轉換成電壓 VP，由電晶體 M1、M3 之差動對，將上述
之 VP、IS2 與電晶體 M13 產生之參考電壓 VR、電晶體
M9 至 M12 利用電流鏡技巧將電流轉換成電壓之 VN，
此三電壓電位予以比較，其中電晶體 M1、M3 與電晶
體 M4、M6 為控制差動訊號差動對。同理，利用圖中
電晶體 M9 將線驅動器之誤差放大器 EN 輸出級電晶
體 Mn8 的電流複製出來，利用電流鏡電晶體 M9 至
M12 將電流轉換成電壓之 VN，透過 M2、M3 與 M5、
M6 補償共模誤差之電晶體，與參考電壓 VR 以及上述
所提到之 VN 來補償共模誤差。由上可知，電晶體
M8、M12 及 M13 之間的匹配與此電路的準確性有非常
重要之對應關係，最後將產生出的電流 IX、IY、IZ 回
饋於圖 16 中相對位置，此電流的補償，主要是提高
輸出訊號的線性度。 
 7
頻時，回授增益驟降，故無法利用回授的模式來改善
諧波失真。欲改善諧波失真，可以使用低通濾波器、
前饋電容及電流回授補償電路來改善諧波失真。圖
21 為加入前饋電容及電流回授補償電路後，125 MHz
輸出波形模擬圖及快速傅立葉轉換結果。從圖中可得
知其諧波失真約為-49.2 dB，在操作頻率 125 MHz, 2 
VPP 的電壓訊號振幅的情況下，相較於未加入前饋電
容及電流回授補償電路的-40 dB，改善約 9 dB。 
 
 
圖 21：抑制諧波失真後，125 MHz 輸出波形及快速
傅立葉轉換結果。 
  最後，將數位類比轉換器線驅動器合成為一 10 位
元之數位發射機。在數位類比轉換器與線驅動器之
間，以簡單的 RC 電路完成一低通濾波器，藉以濾掉
數位類比轉換器輸出之高頻雜訊，並將線驅動器的輸
入訊號限制在 125 MHz 以內，以減少不必要的高頻
訊號。圖 22 為數位發射機輸入由 10-bits 全 0，依序
增加至全 1 之輸出電壓與電流模擬結果。由圖 22(a)
中得知，在操作頻率為 125 MHz 時，輸入電流為±1mA
下，其最大輸出電壓振幅為 ±1V，由圖 22(b)得知同
樣於操作頻率為 125 MHz 下，最大輸出電流振幅為 
±10 mA。 
 
(a) 輸出電壓模擬結果。   
 
(b) 輸出電流模擬結果。 
圖 22：數位發射機輸出電壓電流模擬結果。 
最後，我們將數位電路與類比電路做混合訊號模
擬(Mixed-Signal Co-Simulation)，如圖 23 所示為混合
訊號模擬電路圖。數位電路的測試訊號是由硬體描述
語言(Verilog)所產生，而類比測試訊號則是由電流所
產生。接下來，我們做混合訊號的佈局後模擬結果，
其模擬結果如圖 24 所示。圖 25 為數位寬頻高速網路
橋接器之傳送發射端晶片佈局圖。 
 
圖 23：混合訊號模擬電路圖。 
 
 
圖 24：混合訊號佈局後模擬結果。 
 
圖 25：數位寬頻高速網路橋接器之傳送發射端晶片佈
局圖。 
 
六、結論 
本論文成功地完成二顆晶片，第一顆係將直接轉
矩演算法與 PID 演算法融入馬達控制之應用領域
內，並配合判斷磁通的方式來完成角度計算，改進角
度計算耗損過多邏輯閘的問題，如此可以有效降低晶
片的硬體複雜度與晶片面積。同時，採用台積電 TSMC 
0.18μm 製程的 1P6M 元件庫設計流程來製作一顆馬
達控制用之直接轉矩控制數位晶片，該晶片之直流偏
壓為 1.8 V、消耗功率為 0.36756mW、佈局面積為
1.39×1.35 mm2。第二顆晶片是混合訊號式晶片，其係
表 Y04 1
行政院國家科學委員會補助國內專家學者出席國際學術會議報告 
                                                               98 年 1 月 6 日 
報告人姓名 宋國明 服務機構及職稱 
國立台北科技大學電機工程系 
副教授 
     時間 
會議 
     地點 
97 年 11 月 30 ~ 12 月 3 日 
澳門,中國 
本會核定
補助文號
NSC 95-2221-E-027-138-MY3 
(第三年) 
會議 
名稱 
(中文) 2008 國際電子電機協會電路與系統亞太會議 
(英文) 2008 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) 
發表論文 
題目(一) 
(中文) 具有切換電流回授式記憶單元之高階-調變器設計 
( 英文 ) High-Order Delta-Sigma Modulator with Switched-Current Feedback 
Memory Cell 
發表論文 
題目(二) 
(中文) 二階切換電容式與切換電流式-調變器之比較 
( 英 文 ) A Comparison of Second-Order Sigma-Delta Modulator Between 
Switched-Capacitor and Switched-Current Techniques 
報告內容應包括下列各項： 
 
一、參加會議經過： 
余於 11/30 早上搭乘班機赴澳門參加 2008 國際電子電機協會電路與系統亞太會議，該會
議預計舉行四天。第一天為 Tutorial Sessions(專題討論)課程，由於班機中午才抵達，因
此只能辦理報到手續，晚上並參與大會所舉辦的歡迎茶會，會中巧遇多位台灣來的教
授，包括有：台灣大學貝蘇章院長、馮世邁教授、簡韶逸教授、成功大學劉濱達教授、
楊家輝教授、詹寶珠教授、梁從主教授、謝明得教授、台灣科技大學姚嘉瑜教授、中興
大學楊清淵教授、范志鵬教授、台北科技大學顏炳郎教授、台灣師大郭建宏教授、東華
大學許鈞瓏教授、虎尾科技大學呂啟彰教授、大同大學黃淑絹教授等，都是國內相當有
名的學者，大家在國內都很忙而且不易聚會，正可趁此機會多多交流。第二天早上為開
幕典禮，典禮後進行二場 Keynote Speaker 演講，中第一場由 Prof. Gabor Tames 主講，
題目為＂New Architectures for Low-Power Delta-Sigma ADC＂，深入剖析 ADC 的架構及
其重要性，該題目對我受用許多；第二場是由 Prof. Hoi-Jun Yoo 主講，其題目為＂Body 
Channel Communication for Low-Energy BSN/BAN＂，由於我對該領域不熟，有聴但大多
不懂。開幕典禮後立即進行論文發表，由於個人的專長在類比電路與射頻電路領域，因
此參加的場次以 High performance Data Converters (Session A)、RF Mixers and Power 
Amplifiers、Voltage Regulators and References、Amplifiers 與 Power Electronics Circuits
等場次為主，均是類比晶片領域的基礎技術，目前的研究正夯，後續發展相當看好；第
三天早上，個人擔任＂B2L-A Voltage Regulators and References I＂的會議主持人，該場
次計有五篇論文發表，二篇是國立台北科技大學的論文，其餘三篇論文分別是浙江大學
一篇、合肥大學二篇，與會人員均是中國人，用國語也能通，但大會規定僅能使用英文，
只好大家來＂鷄同鴨講“，大部份時間均不知所云，發表者的英文程度均需加強。個人
發表的論文被安排在第三天下午＂Data Converters＂與＂Analog Circuit＂二個場次，均
為第一位發表，會中認識二位同領域的專家學者，分別為 Intel 公司的葛副鼎博士及香
港科技大學的須江博士，其與我討論相當多，主要集中在 Data Converter 的未來發展，
受益良多。大會的頒獎安排在第三天晚上，台灣大學吳家麟劉教授在此接受 IEEE Fellow
表 Y04 3
 
七、 會場照片： 
 
 
註：大會開幕後的合照。 
 
 
註：與會的師兄弟合照，由右到左分別為郭建宏教授、宋國明教授、楊
清淵教授與于治平老師。 
 
 
 
 
 
 
 III. PROPOSED SWITCHED-CURRENT MEMORY CELL 
In SI circuit, both the transmission error and CFT error 
are the main non-ideal effects. Fig. 2 shows the simple 
dynamic current transmission model of the SI memory cell 
and its small-signal equivalent circuit [2]. 
I I
2di
(a)
M1 M2
1di
2di
1/1 dsg 2/1 mg
(b)
↓− iIiI +↓
 
Fig. 2  (a) the simple dynamic current transmission model of the SI 
memory cell, and (b) its small-signal equivalent circuit. 
 
From the small-signal equivalent circuit, as shown in 
Fig. 2(b), the drain current ratio between M1 and M2 is given 
by 
ε+
−=
+
−=
+
−=
1
1
1
1
2112
2
1
2
mdsdsm
m
d
d
gggg
g
i
i              (1) 
where ε is the transmission error which is defined as the 
ratio of  input conductance gds1 to output conductance gm2. 
In order to reduce the transmission error, we have to 
increase the output impedance (1/gds1) or to decrease the 
input impedance (1/gm2). 
One technique can be used to decrease the input 
impedance of SI memory cell and is shown in Fig. 3 [1]. 
When the sampling phase φ1 is on, the input impedance is 
given by 
1
1
1
1
1
1
m
m
o
in gAgA
r
r
⋅
≈
⋅+
=
                              (2) 
where ro1 and gm1 are the output resistance and 
transconductance of M1, respectively. A is defined as the 
gain of the operational amplifier (OP). However, not only 
the operating frequency will be restricted by the cut-off 
frequency of the operational amplifier, but also the circuit is 
more complex with an OP. 
Fig. 4 shows the whole circuit of the proposed current 
feedback switched-current memory cell. Note that the 
constants β, γ, κ are the width-to-length ratios (W/L) [4]. 
As the sampling phase φ is on, the current transfer 
function is given by 
k
gg
gggg
g
i
i
mm
mmm
m
m
in
out
+
⋅=
+
=
1
1
37
246
1
5
β
γ                            (3) 
Thus, the input impedance can be determined as 
1)1(
1
m
in gk
r
+
= .                                                    (4) 
In order to hold the condition of |IIN|=|IOUT|, we can 
properly adjust the width-length ratio, β, γ and k, as 
1:5.0:1:: =kβγ                                            (5) 
At this simplified ratio, leading to the input impedance is 
given by 
12
1
m
in g
r
⋅
=                                      (6) 
Note that the input impedance of the proposed memory cell 
is half of the traditional FG-SI memory cell. Thus, the 
transmission error is reduced and the accuracy is improved. 
Furthermore, the operation speed is also higher due to the 
small time constant. 
Finally, a coupled differential replicate (CDR) circuit is 
taken to eliminate the clock feedthrough (CFT) error. It is 
imbedded into the FMC circuit to establish a symmetrical 
architecture. Fig. 5 shows the proposed whole circuit of the 
CDR FMC. 
I
ini
M1
1φ
C
2φ
1φ
outi
A
Vb
 
Fig. 3  One technique to decrease the input impedance for SI memory cell. 
φ
M1 M2 M3 M4M5
M6 M7
iniouti
k 1 ββγ
Ik)1( +
I⋅γ
feedback
circuit
 
Fig. 4. The proposed current feedback switched-current memory cell. 
 
1149
 9μA to +9μA. The proposed FMC not only expands its 
bandwidth, but also speeds up its response time. 
 
Fig. 9 The step response of the proposed FMC and the traditional FG 
memory cell. 
Finally, all the designed circuits are used to build up a 
MASH 2_1 SI Δ-Σ modulator, as shown in Fig. 1. With the 
input conditions that the input sine waveform operates with 
10 kHz and 5 μA, the sampling frequency is 10.24 MHz, 
and the supplied voltage is 1.8 V, Fig. 10 depicts the input 
signal and two output modulator codes of the proposed 
modulator. Also, Fig. 11 shows the output power spectrum 
of the proposed MASH 2_1 Δ-Σ  modulator with 8192 
sampling points. As indicated, the proposed modulator has a 
SNDR of 83dB within the bandwidth of 40 KHz and an 
oversampling ratio (OSR) of 128. Fig. 12 is the layout of the 
proposed pipelined ADC. 
 
Fig. 10  The simulated results of the proposed MASH 2_1 SI Δ-Σ modulator. 
(a) Input signal waveform (Vp-p=4V), and (b) Output_1 modulator code, (c) 
Output_2 modulator code. 
 
Fig. 11  The output power spectrum of the proposed modulator. 
 
Fig. 12  Chip layout of the proposed pipelined ADC with core size = 0.20 
mm × 0.21 mm. 
VI. CONCLUSSION 
In this paper, we present a fully differential MASH 2_1 
delta-sigma modulator, which uses a current feedback to 
decrease the input impedance and to improve the 
transmission error in the switched-current feedback memory 
cell. Also, a coupled differential replicate (CDR) circuit is 
done to eliminate the clock feedthrough (CFT) error.  
Furthermore, the entire memory cell is designed in a coupled 
differential replicate (CDR) form to eliminate the clock 
feedthrough (CFT) error. 
The simulation results present that the peak signal to 
noise plus distortion ratio (SNDR) is 83 dB at the sampling 
rate of 10.24 MHz with 40 kHz bandwidth and 128 OSR. 
Finally, we find that the power dissipation is 12.3 mW and 
the core area is 0.042 mm2. 
ACKNOWLEDGMENT 
The author would like to thank the National Science 
Council of the Republic of China, Taiwan, for financially 
supporting this research under Contract No. NSC 95-2221-E-
027-138-MY3. The Chip Implementation Center (CIC), 
Taiwan, is appreciated for fabricating the test chips. 
REFERENCES 
[1] M. Gustavsson, J. J. Wikner and N. N. Tan, CMOS Data Converters 
for Communications, Klower Academic Publishers, Boston, 2000. 
[2] B. E. Jonsson, Ericsson Radio Systems AB, Switched-Current Signal 
Processing and A/D Conversion Circuits Design and Implementation, 
Kluwer Academic Publishers, Boston, 2000. 
[3] N. Tan, Microelectronics Research Center Ericsson Components AB 
Sweden, Switched-Current Design and Implementation of 
Oversampling A/D Converters, Kluwer Academic Publishers, 1997. 
[4] J. B. Hughes, N. C. Bird, and L. C. Macbeth, “Switched current – A 
new technique for analog sample-data signal processing”, IEEE 
International Symposium on Circuits and Systems, pp. 1154-1187, 
1989. 
[5] H. Traff, “Novel approach to high speed CMOS current comparators”, 
Electron. Lett., 28, pp.310-2. Jan. 1992. 
[6] P. R. Gray and R. G. Meyer, Analysis and Design of Analog 
Integrated Circuits, 4th ed., John Wiley and Sons Inc., 2001. 
 
1151
 Vout+ Vout-
Vin+ Vin-
A1
A2
VB1
VB2
VCMFB
M1 M2
M3
M4 M5
M6
M7M8
M9M10
M11M12
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3. Fully differential folded-cascode operational amplifier with gain 
enhancement. 
 
On the lower part of figure 3, a common-mode feedback 
(CMFB) circuit is needed. As shown in Fig. 4, the CMFB 
circuit is a switched-capacitor circuit [4], which will sense 
the output common-mode voltage and control the bias 
current of M11 and M12. In general, the output common-
mode voltage is set to be VDD/2. 
1φ
1φ 1φ
1φ
C1 C2 C2 C1
Vcm Vcm
VBVB
Vout+ Vout-
Vcmfb
2φ2φ
2φ 2φ
 
Fig. 4  A common-mode feedback circuit with switched-capacitance 
technique. 
The simulated results of the OP amplifier show that the 
dc gain, the phase margin, the setting time(0.1%), the slew 
rate, the unity-gain frequency, the output swing are 118 dB, 
83.2O, 100ns, 65.5 V/μs, 82.7 MHz, 0.45-2.7 V, respectively. 
Note that the value of load capacitance is 2 pF and the 
supply voltage is 3.3 V. 
2). Switched-current integrator 
Fig. 5 shows the architecture of the switched-current 
integrator, which operates with a current-mode positive 
feedback and consists of two SI memory cells named as SH1 
and SH2. Note that SH1 and SH2 must be fed with the non-
overlapped clocks, φ1 and φ2. 
 
Fig. 5. Block diagram of the switched-current integrator. 
Since the input impedance of the first generation (FG) 
SI memory cell is considerably large [5], this will limit the 
response time and induce a large transmission error. To 
overcome this fault, we need a feedback switched-current 
memory cell, which works not only with low input 
impedance but also with small transmission error. The 
proposed circuit is shown in Fig. 6, where the feedback 
switched-current memory cell is made by M2, M3, M4, M6 
and M7.   
M1 M2 M3 M4 M5
M6 M7
iin iout
2I I
φ
V2
V1Vx
 
Fig. 6. Switched-current memory cell with a current feedback loop. 
In the sampling phase, the switch φ is on. Then the 
transfer function, which is expressed as the ratio of output 
current to input current, is given by 
37
246
1
5
mm
mmm
m
m
in
out
gg
gggg
g
i
i
+
=
                                          (2) 
where gmi is the transconductance of ith MOSFET. 
 
Because of iout = gm5VX, the input impedance, Rin, can 
be determined as 
37
246
1
1
mm
mmm
m
in
X
in
gg
ggggi
VR
+
==                                (3) 
If the bias current, I, and the width-to-length ratio 
(W/L) of each transistor is set to be the same, the 
simplified impedance of the proposed SI memory cell can 
be represented as 
12
1
m
in g
R
⋅
=                                                           (4) 
Note that the input impedance of Fig. 6 is half of that of 
the traditional FG SI memory cell. Thus, the transmission 
error is reduced and the accuracy is improved. Furthermore, 
the operating speed is lifted by decreasing the time constant. 
D ifferential O utput With C M F F
M1 M2 M3 M4M5 M6 M7 M8
M9 M10 M11 M12
Iout+ Iout-
Ierror Ierror
Iin+ Iin-
Fig. 7  Common-mode feedforward (CMFF) circuit. 
In addition, a fully differential circuit is used to 
eliminate the clock feedthrough error [6]. Unfortunately, this 
circuit occurs a common-mode offset which induced by the 
1173
 Fig. 13 shows a wide-swing constant-transconductance 
bias circuit [2]. It provides with a stable transconductance 
through the resistor Rb and transistors, M2 and M3, in the 
bias loop in Fig. 13. Note that the transconductance of M3 is 
determined by geometric ratios only, independent of power-
supply voltage, process, temperature, and other parameters. 
2) Current-mode bias circuit 
To prevent the current mismatch, it is necessary to add 
an accurate reference current as shown in Fig. 14 [11]. In 
this figure, the OP is used to make sure that the reference 
voltage, Vref, is across the reference resistor, Rref. Then, the 
reference current, Iref, is expressed as Vref/Rref. 
Mp1Mp0 M p2
Mn1 Mn2
Mc
+1refI
−1refI
re fR
re fV
Mpn
Mnn
+refnI
−re fnI
OP
 
Fig.  14. An accurate reference current generator. 
III. SIMULATION RESULTS 
To compare the performances of those two kinds of 
modulators, we use the same circuit architecture to 
implement them with SC and SI techniques. Table I 
summarizes those simulated results. Note that the clock 
frequency and the oversampling ratio are 10.24 MHz and 
128, respectively. Two chips are implemented in a standard 
0.35 μm 2P4M CMOS process. Figs. 15 and 16 present the 
layouts of the second-order sigma-delta modulator with SC 
and SI techniques, respectively. 
TABLE I.  THE PERFORMANCES OF TWO KINDS OF MODULATOS. 
Sampling technique SC SI 
Power consumption 12.05mW 11.93mW 
SNDR 89dB 86.3dB 
DR 85dB 82dB 
Die area 0.253mm2 0.147mm2 
.
 
Fig. 15 Layout of the second-order sigma-delta modulator with SC 
technique.. 
 
 
Fig. 16 Layout of the second-order sigma-delta modulator with SI 
technique.. 
IV. CONCLUSIONS 
By comparing those simulated data between SC and SI, 
both the power dissipation and the speed is set to be the 
same. However, the chip area of SC is about 72% larger than 
that of SI. And that the SNDR of SC, the SNDR of SI, the 
dynamic range (DR) of SC, and the dynamic range (DR) of 
SI are about 89dB, 86.3dB, 85 dB, and 82dB, respectively. 
This means that the performance of SC is superior to that of 
SI except for chip area. Furthermore, we want to observe the 
variation of SNDR under various frequencies, 1.28MHz, 
2.56MHz, 5.12MHz and 10.24MHz. The simulated results 
show that the SNDR of SC changes from 67 dB to 89 dB, 
but from 84 dB to 88 dB for SI. That is, the second-order 
sigma-delta modulator with SI technique is insensitive with 
the sampling frequency. 
ACKNOWLEDGMENT 
The author would like to thank the National Science 
Council of the Republic of China, Taiwan, for financially 
supporting this research under Contract No. NSC 95-2221-E-
027-138-MY3. The Chip Implementation Center (CIC), 
Taiwan, is appreciated for fabricating the test chips. 
REFERENCES 
[1] N. Tan, ”A 1.2-V 0.8-mW SI Sigma-Delta A/D Converter in Standard Digital 
CMOS Process,” Proc. 21st European Solid-State Circuits Conference 
(ESSCIRC’95), pp. 50-153, Sept. 1995. 
[2]  D. A. Johns and K. Martin, Analog Integrated Circuit Design, JOHN WILEY & 
SONS, Inc., 1997. 
[3]  B. Razavi, Design of Analog CMOS Integrated Circuits. McGRAW-HILL Ltd., 
2001. 
[4] P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, Holt, Rinehart 
and Winston, Inc., 1987. 
[5]  J. B. Hughes, N. C. Bird, and L. C. Macbeth, “Switched current – A new 
technique for analog sample-data signal processing”, IEEE International 
Symposium on Circuits and Systems, pp. 1154-1187, 1989. 
[6]  H. Traff, “Novel approach to high speed CMOS current comparators”, 
Electron. Lett., 28, pp.310-2. Jan. 1992. 
[7]  R. Rodriguez-Calderon, J. Santana-Corte and F. Sandoval-Ibarra, “Reducing 
non-idealities on switched-current sigma-delta modulators”, in Proceedings of 
the Fourth IEEE International Caracas Conference on Device, Circuits and 
Systems, pp.C019-1–C010-5, 17-19 April 2002. 
[8] A. Yukawa, "A CMOS 8-bit high speed A/D converter IC," IEEE J. of Solid-
State Circuits, vol. 20, pp. 775-779, June 1985. 
[9] M. Gustavsson, J. Jacob Wikner and N. N. Tan, CMOS Data Converters For 
Communications, Klower Academic Publishers, Boston, 2000. 
[10] N. Tan, Microelectronics Research Center Erisson Components AB Sweden, 
Switched-Current Design and Implementation of Oversampling A/D Converters, 
Klower Academic Publishers, 1997. 
[11] M. Gustavsson, J. J. Wikner and N. N. Tan, CMOS Data Converters For 
Communications, Klower Academic Publishers, Boston, 2000. 
1175
表 Y04 2
的頒獎，同時台灣大學簡韶逸教授拿到最佳論文奬，均值得慶幸。第四天的論文大多是
RFID Chip Technology 為主，因為非我熟悉的領域，因此未參與該日的論文發表工作而
留在旅館整理資料，中午搭機返台，結束此次行程。 
 
二、與會心得： 
1. 在四天的研討會中，我們看到來自世界各國的研究人員與來自台灣的友人，他們均很
認真地參與每一場會議，也對各國的研究成果提出不錯的建議與看法，會議討論相當
踴躍，收獲良多。 
2. 此次會議中，個人發現中國大陸的論文量大量增加，其質與量的成長相當驚人，將是
未來研究大國，台灣學者雖具有絕佳的條件，但在「螞蟻雄兵」的攻勢下，若不找出
較佳的研究領域與方向，將會被海浪湮沒，台灣學者應有危機意識，不能再漠視其發
長。 
3. 本次會發現有許多中南部與東部的學者與會，這些學者平常在國內的審查會議或研討
會均較難見到，能在此相見，值得慶幸；但在與該些學者聊天時發現，他們對於研究
均相當投入，而且相當認真，但大環境似乎對他們不利，包括計畫的取得不易、研究
生品質的低落、研究生人數受限、產學合作計畫不易進行與學校未來前途不明等，均
造成研究的障礙，值得政府單位注意。 
4. 國內學者在類比與 VLSI 領域的研究相當強，台灣在亞太電路與系統會議具有主導地
位，值得深耕，這部份國立成功大學做得相當好，謹此感謝成大電機系劉濱達教授、
楊家輝教授、詹寶珠教授與梁從主教授們的努力。 
5. 大會今年幫頒發 IEEE Fellow 給國立台灣大學資工所吳家麟教授，我們與會的台灣學者
均相當為他高興；此外，國立台灣大學電機系簡韶逸副教授也拿到最佳論文奬，足見
國內學者的研究能力倍受肯定。 
6. 依大會統計結果，本次會議收到來自 30 個國家 701 篇論文的投稿，經 479 位專家學者
的審查後，錄取了 472 篇論文，其中 Regular tracks 有 363 篇、Special sessions 有 109
篇、Poster sessions 有 110 篇。 
 
三、 考察參觀活動(無是項活動者省略)： 
無安排此項活動。 
 
四、 建議： 
1. 國內己舉辦過該項會議，足見國內的研究實力受到肯定，應持續注意人才的培育工
作。 
2. 該會議將於二年後在泰國曼谷舉行，國內學者參與論文審查的機會大增，個人建議
論文審查時宜用心。 
3. 由發表的論文觀之，大多數的論文是集中在小系統或小電路的研發，對於大系統或
大電路的研究似乎仍有努力的空間，值得注意。 
 
五、 攜回資料名稱及內容： 
攜回 2008 國際電子電機協會電路與系統亞太會議之議程、論文摘要與光碟一片（內含
本會議發表之所有論文），可供國內或校內研究生參考。 
 
六、 其他： 
謹此感謝國科會補助本人參加此次研討會，個人獲益良多。 
 
 
 
 
 High-Order Delta-Sigma Modulator with 
Switched-Current Feedback Memory Cell 
 
Guo-Ming Sung 
Department of Electrical Engineering, 
National Taipei University of Technology, 
Taipei, Taiwan 
E-mail: gmsung@ntut.edu.tw 
Chih-Ping Yu  
Department of Electrical Engineering, 
National Taipei University of Technology, 
Taipei, Taiwan 
E-mail: cpyu@ee.ntut.edu.tw
Yueh-Hung Hou 
Department of Electrical Engineering, 
National Taipei University of Technology, 
Taipei, Taiwan 
E-mail: yap2635@hotmail.com
 
Abstract—In this paper, we present a design of the fully 
differential high-order multi-stage noise shaping (MASH) delta-
sigma modulator (DSM). To improve the transmission error, a 
current feedback method is used in the proposed switched-
current feedback memory cell (FMC) to decrease the input 
impedance. Furthermore, the entire memory cell is designed in 
a coupled differential replicate (CDR) form to eliminate the 
clock feedthrough (CFT) error. Note that the DSM is simulated 
with TSMC 0.18 μm CMOS process technology. And that, the 
simulation results reveal that the peak signal to noise plus 
distortion ratio (SNDR) is 83 dB at 10.24 MHz sampling rate 
with 40 kHz bandwidth, and the power dissipation is 12.3  mW. 
I. INTRODUCTION 
Nowadays, the sampling data technique is either 
switched-capacitor (SC) or switched-current (SI). Among 
those, SI technique is a good choice to build a sampling data 
system than that of SC technique especially in digital CMOS 
process. The reason is that the needful capacitor of SC circuit 
will expend more area and more high-end process to improve 
the linearity of SC technique [1]. Even though the SI 
technique is superior to the SC technique on cost down, there 
are several non-ideal effects must be pointed out in SI 
technique. The first effect comes from the mismatch at 
fabrication, which can be improved by process technology or 
by enlarging the area of transistors. The next one is the 
charge feedthrough error induced by charge injection.  And 
the third effect is transmission error. Those effects will cause 
a lot of sampling errors and seriously constrict the system 
performance. That is, the induced errors will move the poles 
of the noise transfer function out of the unit circle at the z-
domain and then make the system unstable [2]. 
Up to now, some novel techniques have been developed 
to overcome those errors in SI circuit. Firstly, they use the 
dummy cell, including dummy switch and dummy circuit, to 
reduce the CFT error [3]. Secondly, a modified cell, which 
includes the regulator cascode circuit or S2I, is proposed to 
improve the transmission error [1]. Unfortunately, those 
modified techniques made the circuit design more complex. 
In this paper, we propose a simple feedback switched-current 
memory cell (FMC) to improve the transmission error 
without additional cascode transistors or switches. Besides, 
we propose a coupled differential replicate (CDR) circuit to 
minimize the non-ideal effect from CFT and to increase the 
resolution of the MASH 2_1 Δ-Σ modulator. 
II. MODULATOR STRUCTURE 
The building block of the MASH 2_1 switched-current 
delta-sigma modulator is shown in Fig. 1. It consists of three 
discrete time integrators, two 1-bit current quantizer, three 1-
bit current DACs, and two RS flip-flop. Each integrator is 
implemented with two memory cells, named as SH1 and SH2, 
and with a positive feedback loop. Note that SH1 and SH2 
must operate with non-overlapped clocks, φ1 and φ2.  
 
Fig. 1  Building block of the MASH 2_1 SI Δ-Σ modulator.
1148978-1-4244-2342-2/08/$25.00 ©2008 IEEE.
 k1 ββγk 1 ββ
Ik )1( +
φ
Ik)1( +
φ
pini pout
i
nouti nini
γγ⋅5.0 γ⋅5.0
Coupled Differential 
Replicate Output
 
Fig. 5  The proposed whole circuit of CDR FMC. 
IV. SUBCIRCUITS DESIGN 
A). 1-Bit Current Quantizer 
The popular means of decreasing the input 
impedance and speeding up the transition time is to use a 
1-bit current-mode quantizer concluding a source 
follower input stage, as shown in Fig. 6 [5]. The circuit 
not only operates with low input resistance 1/gm, but also 
has the sufficient gain to amplify the small input voltage 
variations by applying the feedback to the gates of the 
input stage. During operation, the output voltage Vout is 
low when the input current iin is feed into the quantizer, 
whereas it is high as the input current flows outside.  
M1
M3
outVin
i
M0
M2
 
Fig. 6  1-bit current-mode quantizer. 
M1
M4
outI
M0
M3
M2
M6
M5
M7
M8 M9
D
D
1Vbias
2Vbias
DAI
 
Fig. 7  A 1-bit cascode DAC. 
B). 1-Bit Current DAC 
The proposed 1-bit DAC is a simple cascode current 
mirror with two switches, D and D , as shown in Fig. 7. 
Both switches are controlled by the digital input signal. 
When the switch D is on, the output current Iout is equal to 
IDA, whereas the Iout is equal to -IDA as the switch D is off. 
C). Accurate Reference Current Generator 
To prevent the current mismatch, it is necessary to add 
an accurate reference current to the DACs and the CDR 
FMCs. The proposed circuit is shown in Fig. 8 [6], where 
the op is used to make sure that the reference voltage Vref is 
across the reference resistor Rref.  Then, the reference current, 
Iref, is given by Vref/Rref. 
Mp1Mp0 Mp2
Mn1 Mn2
Mc
+1refI
−1refI
refR
refV
Mpn
Mnn
+refnI
−refnI
OP
 
Fig. 8  An accurate reference current generator. 
V. SIMULATED RESULTS 
To find the step response of the proposed switched-
current feedback memory cell (FMC), a step input signal 
whose values range from -10μA to +10μA is used. The 
simulated result, as shown in Fig. 9, presents that the 
proposed FMC is more accurate than the traditional FG 
memory cell. That is, the rising time of the proposed FMC is 
shorter than that of the traditional FG memory cell from -
1150
 1bit
Quantizer
DAC DAC
X(n) Y(n)
1
5.0
−z1
5.0
−z
2nd Integrator1st Integrator
Cs
Ci
Vin
Vout
S1
S2 S3
S4
A Comparison of Second-Order Sigma-Delta Modulator Between 
Switched-Capacitor and Switched-Current Techniques 
 
Guo-Ming Sung 
Department of Electrical Engineering, 
National Taipei University of Technology, 
Taipei, Taiwan 
E-mail: gmsung@ntut.edu.tw 
Chih-Ping Yu  
Department of Electrical Engineering, 
National Taipei University of Technology, 
Taipei, Taiwan 
E-mail: cpyu@ee.ntut.edu.tw
Dong-An Yao 
Department of Electrical Engineering, 
National Taipei University of Technology, 
Taipei, Taiwan 
E-mail: s4319015@ntut.edu.tw
 
Abstract—In this paper, we presents the comparison of second-
order sigma-delta modulator (SDM) with switched-capacitor 
(SC) and switched-current (SI) techniques. In the voltage-
mode, we use the switched-capacitor parasitic-insensitive 
integrator to implement this modulator, but in the current-
mode we use sample-and-hold circuit which not only consists of 
a feedback circuit to reduce the impedance at the input but also 
with a common-mode feedforward (CMFF) circuit to improve 
the common-mode offset at the output. The presented second-
order sigma-delta modulators simulate with the parameters of 
the TSMC 0.35 μm CMOS process technology. The simulated 
results of SC and SI techniques show that the maximum signal-
to-noise ratio (SNR) is 89 dB and 86.3 dB, respectively, which 
are about equal to 14 bits resolution with conditions that the 
sampling rate is 10.24MHz, the oversampling ratio is 128, and 
the consumption is 12mW.  
I. INTRODUCTION 
The sigma-delta modulator is widely employed to 
realize the high-resolution data converter. To implement this 
modulator, the data-sampling technique is a dominant role, 
which generally includes either switched-capacitor (SC) or 
switched-current (SI). Among those, SC technique is a better 
choice to build a data-sampling system in digital CMOS 
process than SI technique, but it expends large area. For SI 
technique, the input impedance is low and the parasitic 
capacitance, Cgs, is small. That is, SI circuit is inherently 
suitable for the high-frequency applications. On the part of 
SC circuit, the high-performance operation amplifier (OP) is 
necessary to enhance its operating speed. Unfortunately, an 
OP, which operates with high-dc gain, linear settling time, 
and large phase margin, is very difficult to design 
simultaneously; meanwhile all MOS transistors should be 
operated in saturation region.  
With regard to the switched-current circuit, it has been 
proven that the SI circuit can be operated within a lower 
supply voltage, which is less than twice the threshold 
voltage [1]. However, the SC circuit will not operate 
properly at this lower voltage; even so, the capacitance-
mismatch error of SC circuit can be reduced to less than 
0.01% with double polysilicon process. On the other side of 
SI circuit, the mismatch always exists due to the inevitable 
usage of current mirrors. It is hard to fabricate those mirror 
transistors with the error less than 0.1% in standard CMOS 
process, hence the SI technique is not suitable to the high-
accuracy systems. 
After completing the above discussions; we find that the 
advantages of the SI technique are low cost and high speed. It 
is a viable technique for data-sampling systems. Furthermore, 
the advantages of the SC technique are high accuracy and 
less noise. 
II. SECOND-ORDER SIGMA-DELTA MODULATOR 
The block diagram of the second-order sigma-delta 
modulator is shown in Fig. 1. It consists of two discrete-time 
integrators, a 1-bit quantizer, two 1-bit DACs, and a non-
overlapping clock generator. 
 
 
 
 
 
 
Fig. 1. Block diagram of the second-order sigma-delta modulator. 
A. Integrator Design 
1). Switched-capacitance integrator 
The SC integrator is implemented with switched-
capacitance technique as shown in fig. 2 [2]. This is a fully 
differential topology to improve not only the dynamic range 
but also the power supply rejection ratio. The z-domain 
transfer function of the SC integrator is 
 
1
1
1
)(
−
−
−
⋅=
z
z
Ci
CszH                                                  (1) 
 
 
 
 
 
 
Fig. 2. Block diagram of the SC integrator. 
 
Fig. 3 shows the fully differential folded-cascode 
operational amplifier with gain enhancement to achieve high 
gain and high bandwidth with capacitive load [2-3]. In this 
OP amplifier, we adopt the PMOS differential pair to 
eliminate the chopper stabilization because the 1/f noise of 
PMOS is 30 times lower than that of NMOS.  
1172978-1-4244-2342-2/08/$25.00 ©2008 IEEE.
 variation of the fabrication process at output stage. To 
overcome this problem, a common-mode feedforward 
(CMFF) technique, as shown in Fig. 7, is used [7]. 
B.  Comparator Design  
1). Voltage-mode comparator 
To implement the one-bit quantizer in modulator, the 
comparator is one of the major components. Fig. 8 shows 
the schematic of the proposed comparator. As the clock 
input, φ1, is low, the node A and B are pulled to high, 
however nodes R and S are both low. When φ1 is high, the 
voltages of node A and B are released and the regenerative 
(positive) feedback is produced by the cross-coupling of 
transistors M2-M3 and M8-M9. After the comparator has 
been completed, the output values of S and R are fed to the 
latch circuit as shown in Fig. 9 [8]. 
S
Vin-M2
M5
Vin+M11
R
M3 M4
M6
M7 M8 M9 M10M12 M14
M13M1
1φ 1φ
1φ1φ
 Fig. 8  The schematic of the comparator. 
S
R
Q
Q
 
Fig. 9  The latch circuit. 
Vout
Icmp
M0 M1
M2 M3
 
Fig. 10  The cascade 1-bit current comparator. 
2) Current-mode comparator 
Fig.10 is a cascade 1-bit current comparator, which is 
consisted of two stages, a current comparator and an inverter 
[9]. In the first stage, if the input current, Icmp, flows into the 
comparator, the source voltage of M2 (PMOS) and the gate 
voltage of M3 (NMOS) will be increased to high, 
simultaneously. Then M3 is on, resulting that the drain 
voltage of M3 is low and M2 is on. Under this condition, 
both M2 and M3 are on and the input impedance is very low. 
Note that the destination of the second stage will to have a 
positive output voltage. 
C. Digital to Analog Converter  
1)  Voltage-mode D/A converter 
Fig. 11 illustrates a 1-bit D/A converter, which is 
connected to the digital output of comparator . The operating 
principle of DAC is described as follows: If the Vin is high, 
the M2 is on and the Vout will be pulled down to Vref-. On 
the contrary, the Vin is low and M1 is on, the Vout will be 
lifted up to Vref+. That is, the output voltage of the 1-bit 
D/A converter is either Vref+ or Vref-. 
Vin Vout
Vref+
Vref-
M1
M2
 
Fig. 11  The 1-bit D/A converter. 
 
Vbias 1
Vbias 2
D 1
D 1
I DA
Iout
 
Fig. 12  The 1-bit cascode current DAC. 
2) Current-mode D/A converter 
The 1-bit cascode current DAC is shown in Fig. 12 [10]. 
It is a simple cascode current mirror with two switches, D1 
and 1D . It is clear that the output current Iout is directly 
mirrored to the bias current IDA. That is, the output current 
Iout flows outside as the switch D1 turns on. However, Iout 
will flow inside when 1D  is on. 
 
Fig. 13  A wide-swing constant-transconductance bias circuit. 
D.  Bias Circuit Design 
1) Voltage-mode bias circuit  
1174
