<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1039" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1039{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1039{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1039{left:796px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1039{left:96px;bottom:247px;}
#t5_1039{left:122px;bottom:247px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t6_1039{left:122px;bottom:230px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t7_1039{left:122px;bottom:213px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_1039{left:122px;bottom:196px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_1039{left:122px;bottom:180px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_1039{left:122px;bottom:163px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tb_1039{left:122px;bottom:138px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#tc_1039{left:122px;bottom:122px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#td_1039{left:81px;bottom:1025px;}
#te_1039{left:194px;bottom:1025px;letter-spacing:-0.09px;}
#tf_1039{left:194px;bottom:1004px;}
#tg_1039{left:210px;bottom:1004px;letter-spacing:-0.11px;}
#th_1039{left:210px;bottom:988px;letter-spacing:-0.12px;}
#ti_1039{left:194px;bottom:973px;}
#tj_1039{left:210px;bottom:973px;letter-spacing:-0.11px;}
#tk_1039{left:210px;bottom:958px;letter-spacing:-0.11px;}
#tl_1039{left:194px;bottom:938px;letter-spacing:-0.11px;}
#tm_1039{left:81px;bottom:909px;}
#tn_1039{left:194px;bottom:909px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#to_1039{left:765px;bottom:916px;}
#tp_1039{left:774px;bottom:909px;letter-spacing:-0.08px;word-spacing:-0.1px;}
#tq_1039{left:194px;bottom:892px;letter-spacing:-0.11px;}
#tr_1039{left:194px;bottom:875px;letter-spacing:-0.11px;}
#ts_1039{left:194px;bottom:859px;letter-spacing:-0.1px;}
#tt_1039{left:81px;bottom:830px;letter-spacing:-0.13px;}
#tu_1039{left:194px;bottom:830px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#tv_1039{left:765px;bottom:836px;}
#tw_1039{left:774px;bottom:830px;letter-spacing:-0.08px;word-spacing:-0.1px;}
#tx_1039{left:194px;bottom:813px;letter-spacing:-0.11px;word-spacing:-0.44px;}
#ty_1039{left:194px;bottom:796px;letter-spacing:-0.11px;}
#tz_1039{left:81px;bottom:767px;letter-spacing:-0.13px;}
#t10_1039{left:194px;bottom:767px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#t11_1039{left:765px;bottom:774px;}
#t12_1039{left:774px;bottom:767px;letter-spacing:-0.08px;word-spacing:-0.1px;}
#t13_1039{left:194px;bottom:750px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t14_1039{left:194px;bottom:733px;letter-spacing:-0.11px;}
#t15_1039{left:194px;bottom:716px;letter-spacing:-0.11px;}
#t16_1039{left:81px;bottom:687px;letter-spacing:-0.13px;}
#t17_1039{left:194px;bottom:687px;letter-spacing:-0.11px;}
#t18_1039{left:81px;bottom:658px;letter-spacing:-0.15px;}
#t19_1039{left:194px;bottom:658px;letter-spacing:-0.11px;}
#t1a_1039{left:81px;bottom:629px;letter-spacing:-0.14px;}
#t1b_1039{left:194px;bottom:629px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t1c_1039{left:194px;bottom:613px;letter-spacing:-0.11px;word-spacing:-0.65px;}
#t1d_1039{left:194px;bottom:596px;letter-spacing:-0.11px;}
#t1e_1039{left:194px;bottom:579px;letter-spacing:-0.11px;}
#t1f_1039{left:81px;bottom:550px;letter-spacing:-0.17px;}
#t1g_1039{left:194px;bottom:550px;letter-spacing:-0.11px;}
#t1h_1039{left:81px;bottom:521px;letter-spacing:-0.16px;}
#t1i_1039{left:194px;bottom:521px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t1j_1039{left:194px;bottom:504px;letter-spacing:-0.11px;}
#t1k_1039{left:194px;bottom:487px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t1l_1039{left:194px;bottom:470px;letter-spacing:-0.1px;}
#t1m_1039{left:81px;bottom:441px;letter-spacing:-0.14px;}
#t1n_1039{left:194px;bottom:441px;letter-spacing:-0.11px;}
#t1o_1039{left:73px;bottom:411px;letter-spacing:-0.14px;}
#t1p_1039{left:72px;bottom:392px;letter-spacing:-0.11px;}
#t1q_1039{left:87px;bottom:375px;letter-spacing:-0.11px;}
#t1r_1039{left:87px;bottom:358px;letter-spacing:-0.1px;}
#t1s_1039{left:72px;bottom:338px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t1t_1039{left:87px;bottom:322px;letter-spacing:-0.11px;}
#t1u_1039{left:72px;bottom:302px;letter-spacing:-0.12px;}
#t1v_1039{left:87px;bottom:285px;letter-spacing:-0.13px;}
#t1w_1039{left:268px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1x_1039{left:354px;bottom:1086px;letter-spacing:0.12px;}
#t1y_1039{left:81px;bottom:1054px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1z_1039{left:194px;bottom:1054px;letter-spacing:-0.14px;}

.s1_1039{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1039{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1039{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1039{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s5_1039{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_1039{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1039{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_1039{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1039" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1039Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1039" style="-webkit-user-select: none;"><object width="935" height="1210" data="1039/1039.svg" type="image/svg+xml" id="pdf1039" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1039" class="t s1_1039">Vol. 3C </span><span id="t2_1039" class="t s1_1039">28-11 </span>
<span id="t3_1039" class="t s2_1039">VM EXITS </span>
<span id="t4_1039" class="t s3_1039">— </span><span id="t5_1039" class="t s3_1039">VM exits due to EPT violations that set bit 7 of the exit qualification (see Table 28-7; these are all EPT </span>
<span id="t6_1039" class="t s3_1039">violations except those resulting from an attempt to load the PDPTEs as of execution of the MOV CR </span>
<span id="t7_1039" class="t s3_1039">instruction and those due to TAPT). The linear address may translate to the guest-physical address whose </span>
<span id="t8_1039" class="t s3_1039">access caused the EPT violation. Alternatively, translation of the linear address may reference a paging- </span>
<span id="t9_1039" class="t s3_1039">structure entry whose access caused the EPT violation. Bits 63:32 are cleared if the logical processor was </span>
<span id="ta_1039" class="t s3_1039">not in 64-bit mode before the VM exit. </span>
<span id="tb_1039" class="t s3_1039">If the EPT violation occurred during execution of an instruction in enclave mode (and not during delivery of </span>
<span id="tc_1039" class="t s3_1039">an event incident to enclave mode), bits 11:0 of this field are cleared. </span>
<span id="td_1039" class="t s4_1039">8 </span><span id="te_1039" class="t s4_1039">If bit 7 is 1: </span>
<span id="tf_1039" class="t s4_1039">• </span><span id="tg_1039" class="t s4_1039">Set if the access causing the EPT violation is to a guest-physical address that is the translation of a linear </span>
<span id="th_1039" class="t s4_1039">address. </span>
<span id="ti_1039" class="t s4_1039">• </span><span id="tj_1039" class="t s4_1039">Clear if the access causing the EPT violation is to a paging-structure entry as part of a page walk or the </span>
<span id="tk_1039" class="t s4_1039">update of an accessed or dirty bit. </span>
<span id="tl_1039" class="t s4_1039">Reserved if bit 7 is 0 (cleared to 0). </span>
<span id="tm_1039" class="t s4_1039">9 </span><span id="tn_1039" class="t s4_1039">If bit 7 is 1, bit 8 is 1, and the processor supports advanced VM-exit information for EPT violations, </span>
<span id="to_1039" class="t s5_1039">3 </span>
<span id="tp_1039" class="t s4_1039">this bit is 0 </span>
<span id="tq_1039" class="t s4_1039">if the linear address is a supervisor-mode linear address and 1 if it is a user-mode linear address. (If CR0.PG = 0, </span>
<span id="tr_1039" class="t s4_1039">the translation of every linear address is a user-mode linear address and thus this bit will be 1.) Otherwise, this </span>
<span id="ts_1039" class="t s4_1039">bit is undefined. </span>
<span id="tt_1039" class="t s4_1039">10 </span><span id="tu_1039" class="t s4_1039">If bit 7 is 1, bit 8 is 1, and the processor supports advanced VM-exit information for EPT violations, </span>
<span id="tv_1039" class="t s5_1039">3 </span>
<span id="tw_1039" class="t s4_1039">this bit is 0 </span>
<span id="tx_1039" class="t s4_1039">if paging translates the linear address to a read-only page and 1 if it translates to a read/write page. (If CR0.PG = </span>
<span id="ty_1039" class="t s4_1039">0, every linear address is read/write and thus this bit will be 1.) Otherwise, this bit is undefined. </span>
<span id="tz_1039" class="t s4_1039">11 </span><span id="t10_1039" class="t s4_1039">If bit 7 is 1, bit 8 is 1, and the processor supports advanced VM-exit information for EPT violations, </span>
<span id="t11_1039" class="t s5_1039">3 </span>
<span id="t12_1039" class="t s4_1039">this bit is 0 </span>
<span id="t13_1039" class="t s4_1039">if paging translates the linear address to an executable page and 1 if it translates to an execute-disable page. (If </span>
<span id="t14_1039" class="t s4_1039">CR0.PG = 0, CR4.PAE = 0, or IA32_EFER.NXE = 0, every linear address is executable and thus this bit will be 0.) </span>
<span id="t15_1039" class="t s4_1039">Otherwise, this bit is undefined. </span>
<span id="t16_1039" class="t s4_1039">12 </span><span id="t17_1039" class="t s4_1039">NMI unblocking due to IRET (see Section 28.2.3). </span>
<span id="t18_1039" class="t s4_1039">13 </span><span id="t19_1039" class="t s4_1039">Set if the access causing the EPT violation was a shadow-stack access. </span>
<span id="t1a_1039" class="t s4_1039">14 </span><span id="t1b_1039" class="t s4_1039">If supervisor shadow-stack control is enabled (by setting bit 7 of EPTP), this bit is the same as bit 60 in the EPT </span>
<span id="t1c_1039" class="t s4_1039">paging-structure entry that maps the page of the guest-physical address of the access causing the EPT violation. </span>
<span id="t1d_1039" class="t s4_1039">Otherwise (or if translation of the guest-physical address terminates before reaching an EPT paging-structure </span>
<span id="t1e_1039" class="t s4_1039">entry that maps a page), this bit is undefined. </span>
<span id="t1f_1039" class="t s4_1039">15 </span><span id="t1g_1039" class="t s4_1039">This bit is set if the EPT violation was caused as a result of guest-paging verification. See Section 29.3.3.2. </span>
<span id="t1h_1039" class="t s4_1039">16 </span><span id="t1i_1039" class="t s4_1039">This bit is set if the access was asynchronous to instruction execution not the result of event delivery. The bit is </span>
<span id="t1j_1039" class="t s4_1039">set if the access is related to trace output by Intel PT (see Section 26.5.4), accesses related to PEBS on </span>
<span id="t1k_1039" class="t s4_1039">processors with the “EPT-friendly” enhancement (see Section 20.9.5), or to user-interrupt delivery (see Section </span>
<span id="t1l_1039" class="t s4_1039">7.4.2). Otherwise, this bit is cleared. </span>
<span id="t1m_1039" class="t s4_1039">63:17 </span><span id="t1n_1039" class="t s4_1039">Not currently defined. Bits 63:32 exist only on processors that support Intel 64 architecture. </span>
<span id="t1o_1039" class="t s6_1039">NOTES: </span>
<span id="t1p_1039" class="t s4_1039">1. If accessed and dirty flags for EPT are enabled, processor accesses to guest paging-structure entries are treated as writes with </span>
<span id="t1q_1039" class="t s4_1039">regard to EPT violations (see Section 29.3.3.2). If such an access causes an EPT violation, the processor sets both bit 0 and bit 1 of </span>
<span id="t1r_1039" class="t s4_1039">the exit qualification. </span>
<span id="t1s_1039" class="t s4_1039">2. Bits 5:3 are cleared to 0 if any of EPT paging-structure entries used to translate the guest-physical address of the access causing the </span>
<span id="t1t_1039" class="t s4_1039">EPT violation is not present (see Section 29.3.2). </span>
<span id="t1u_1039" class="t s4_1039">3. Software can determine whether advanced VM-exit information for EPT violations is supported by consulting the VMX capability </span>
<span id="t1v_1039" class="t s4_1039">MSR IA32_VMX_EPT_VPID_CAP (see Appendix A.10). </span>
<span id="t1w_1039" class="t s7_1039">Table 28-7. </span><span id="t1x_1039" class="t s7_1039">Exit Qualification for EPT Violations (Contd.) </span>
<span id="t1y_1039" class="t s8_1039">Bit Position(s) </span><span id="t1z_1039" class="t s8_1039">Contents </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
