[#xtheadfmemidx]
== Indexed memory operations for floating-point registers (XTheadFMemIdx)

[NOTE,caption=Frozen]
The `XTheadFMemIdx` extension is `stable`.

The `XTheadFMemIdx` ISA extension provides indexed memory operations
for floating-point registers.

Extension version: 1.0.

The table below gives an overview of the instructions:

[cols="^3,^3,12,18",stripes=even,options="header"]
|===
| F    | D    | Mnemonic              | Instruction
| Y    | Y    | th.flrd  _rd_, _rs1_, _rs2_, _imm2_ | <<#xtheadfmemidx-insns-flrd>>
| Y    | Y    | th.flrw  _rd_, _rs1_, _rs2_, _imm2_ | <<#xtheadfmemidx-insns-flrw>>
| N    | Y    | th.flurd _rd_, _rs1_, _rs2_, _imm2_ | <<#xtheadfmemidx-insns-flurd>>
| N    | Y    | th.flurw _rd_, _rs1_, _rs2_, _imm2_ | <<#xtheadfmemidx-insns-flurw>>
| Y    | Y    | th.fsrd  _rd_, _rs1_, _rs2_, _imm2_ | <<#xtheadfmemidx-insns-fsrd>>
| Y    | Y    | th.fsrw  _rd_, _rs1_, _rs2_, _imm2_ | <<#xtheadfmemidx-insns-flrw>>
| N    | Y    | th.fsurd _rd_, _rs1_, _rs2_, _imm2_ | <<#xtheadfmemidx-insns-fsurd>>
| N    | Y    | th.fsurw _rd_, _rs1_, _rs2_, _imm2_ | <<#xtheadfmemidx-insns-flurw>>
|===

All instructions are available for `RV32` and `RV64`.
Additionally at least the `F` extension needs to be available.
In order to have all instructions available, the `D` extensions
needs to be implemented.

=== Availability

The `XTheadFMemIdx` extension's availability can be probed via the
`th.mxstatus`.THEADISAEE bit (bit 22).
The `XTheadFMemIdx` extension is available if and only if this bit is `1`.
Refer to <<#xtheadmxstatus>> for more information about the `th.mxstatus` CSR.

[#xtheadfmemidx-insns,reftext="Instructions"]
=== Instructions
include::xtheadfmemidx/flrd.adoc[]
<<<
include::xtheadfmemidx/flrw.adoc[]
<<<
include::xtheadfmemidx/flurd.adoc[]
<<<
include::xtheadfmemidx/flurw.adoc[]
<<<
include::xtheadfmemidx/fsrd.adoc[]
<<<
include::xtheadfmemidx/fsrw.adoc[]
<<<
include::xtheadfmemidx/fsurd.adoc[]
<<<
include::xtheadfmemidx/fsurw.adoc[]
