 1 
 
行政院國家科學委員會補助專題研究計畫 
■成果報告   
□期中進度報告 
 
適用於渦輪碼／低密度奇偶校驗碼解碼平台之可重置硬體加速器設計(I) 
 
計畫類別：■個別型計畫   □整合型計畫 
計畫編號：NSC 99－2218－E－155－011 
執行期間：99 年 10 月 01 日至 100 年 12 月 31 日 
 
執行機構及系所：元智大學 電機工程學系 
 
計畫主持人：林承鴻   
共同主持人： 
計畫參與人員：游智翔  魏志嘉  劉興政  林沛雯 
 
 
 
成果報告類型(依經費核定清單規定繳交)：■精簡報告  □完整報告 
 
本計畫除繳交成果報告外，另須繳交以下出國心得報告： 
□赴國外出差或研習心得報告 
□赴大陸地區出差或研習心得報告 
■出席國際學術會議心得報告 
□國際合作研究計畫國外研究報告 
 
 
處理方式：除列管計畫及下列情形者外，得立即公開查詢 
            ■涉及專利或其他智慧財產權，□一年■二年後可公開查詢 
 
 
中   華   民   國  100 年  12 月  30 日 
 
 3 
In recent years, many research activities [3]-[4] 
have proposed some related implementations in 
order to achieve multi-standardand different types of 
forward error correction coding. The researchers in 
[4] have tried to connect turbo and LDPC codes by 
applying turbo decoding algorithm for LDPC codes. 
These are based on similar trellis-based decoding 
algorithm which uses the forward and backward 
algorithm (FBA) for LDPC codes and the enhanced 
max-log-maximum a posterior probability algorithm 
(EML-MAP) for turbo code. A flexible LDPC/turbo 
decoder architecture proposed in [4] supports LDPC 
decoding for WiMAX/WiFi and single binary (SB) 
turbo decoding for LTE. In this paper, the 
hardware-efficient radix-4 SISO architecture is 
proposed to further support WiMAX double binary 
(DB) turbo decoding by sharing recursion processors 
(RPs) and log-likelihood-ratio processors (LLRPs). 
The state metrics are computed by the RPs for turbo 
code. The RPs includes forward recursion 
processing elements (RPAs) and backward recursion 
processing elements (RPBs). The LLRPs compute 
the log-likelihood-ratio a posteriori values both 
turbo and LDPC codes. 
四、 研究方法與成果 
A)  Decoding Algorithms 
EML-MAP for SB/DB Turbo Decoding 
In general, the EML-MAP is composed of 
forward recursion (α) state metrics, backward 
recursion (β) state metrics, branch metrics (γ) values 
and a priori LLR (Lapo), a posteriori LLR (Lapr), 
extrinsic information (Lex). For the dual-mode MAP 
decoding, the radix-4 SB MAP decoding and radix-4 
DB MAP decoding are employed because of their 
computational similarity. 
1) Radix-4 SB MAP Decoding: The arithmetic 
operations of the radix-4 MAP are described [5]. 
2) Radix-4 DB MAP Decoding: The arithmetic 
operations of the radix-4 MAP are described [5].  
They require units of the SB/DB MAP which 
are two branch metrics units (BMUs), branch 
metrics caches (BMC), RPs, extrinsic processing 
element (Lex), dummy backward processing 
element (DRPB) and forward recursion processing 
caches (RPAC). The forward recursion state metrics 
are stored in the RPAC. The temporary Γ  and 
temporary Θ are stored in the BMC. 
FBA for LDPC Decoding 
The FBA [6] is a powerful SISO algorithm of 
LDPC codes. It has a quick convergence and good 
correction performance. The following notion of 
FBA is based on [6]. The log-likelihood-ratios 
(LLRs) for bit-to-check node message and 
check-to-bit node message are defined as L(qmn)= 
log(qn→m(0)/qn→m(1)) and L(rmn)=log(rm →n(0)/rm →n 
(1)), respectively 
The require units of the FBA which are RPs, 
M
U
X
BM
U
-1
BM
U
-2
RPA#9
M
U
X
RPB #9
D
ua
l-m
od
e 
SB
/D
B 
M
A
P 
LL
R 
Ca
lc
ul
at
or
LE
X M
U
X
M
U
X
M
U
X
T/L mode
T/L mode
S/D mode
ys
yp
Lapr
ys
Lapo
γ
Lapo3k
Lapok/Lapo1
Lapok-1/Lapo2k
LL(10)
LL(10)
LL(01)
LL(00)
ys
LLR(rmn)
LLR(qmn)-
T/L mode
Lex
DRPB & LLR(rmn) #8M
U
X
T/L mode
γ
β
α
Σ&
MAX
#4M
U
X
T/L mode
LLR(Qn)
Turbo
LDPC
Turbo/LDPC
BMU
LLR
Lex
LLR(rmn) #8
LLR(Q)C
&BMC
LLR(r)C
&RPAC
 
Figure 1. Mult-mode SISO architecture for turbo/LDPC decoding. 
 
 
 5 
WiFi and WiMax standards. In the turbo mode, 
the dummy backward calculation require the totally 
DRPBs&LLR(rmn)PEs. In the LDPC mode, the 
outgoing message calculation require the totally 8 
DRPB&LLR(rmn) processing element and the totally 
8 LLR(rmn)PEs. The summation and maximum 
calculation require the totally 4 Σ&MAX* 
processing elements. 
Dual-mode Radix-4 Architecture 
RPA and RRB architectures: Fig. 2(a) shows 
dual-mode radix-4 for RPA and RRB architectures 
which support both turbo and LDPC codes with an 
efficient hardware usage. We can see that 
EML-MAP and FBA have a lot of commonalities for 
forward and backward calculations. In addition, a 
control signal (T/L mode) is used to switch the turbo 
and LDPC modes. The comparator is designed to 
select the minimum value quickly in LDPC mode 
and the maximum value quickly in turbo mode. Fig. 
2(b) illustrates a comparator control the multiplexer 
by S1 and S0 in turbo mode and the multiplexer by 
S2 in LDPC mode. The functionality of the proposed 
dual-mode radix-4 for RPA and PRB architecture is 
summarized in Table I. 
DRPB&LLR(rmn) architecture: Fig. 3(a) shows 
dual-mode radix-4 DRPB&LLR(rmn)PE architecture 
which supports both turbo and LDPC codes with an 
efficient hardware usage. Also, the EML-MAP and 
FBA have a lot of commonalities for dummy 
backward and LLR(rmn) calculations. In addition, the 
control signal (T/L mode) is used to switch turbo 
and LDPC modes. The comparator selects the 
minimum value quickly in LDPC mode  
and the maximum value quickly in turbo mode. Fig. 
4(b) illustrates a comparator control the multiplexer 
by S1 and S0. The functionality of the proposed 
dual-mode radix-4 DRPB&LLR(rmn)PE architecture 
is summarized in Table II. 
Dual-mode LLR Architecture 
Σ&MAX* architecture: The LLRP is composed 
of Σ&MAX* architecture. Fig. 4 shows dual-mode 
Σ&MAX* architecture which supports both turbo 
and LDPC codes with a e hardware usage. In turbo 
mode, the four adders speicified by “–/+” perform 
subtractions. In addition, in_0, in_1, in_2, …, and 
in_5 given by α, β and γ values and then the 
compare select choose maximum value. In LDPC 
mode, the four adders speicified by “–/+” perform 
additions. For the maximum row wight spiecified by 
WiFi, in_0, in_1, in_2, …, and in_10 given by 
outgoing message value and then the outgoing 
message data calculate totally summation.  
C) Hardware Efficient Analysis 
The most crucial hardware units of EML-MAP 
and FBA are adders and multiplexers. Table III 
compares turbo mode and LDPC modes with 
multi-mode in terms of the hardware of the 
multi-mode radix-4 SISO architecture. Table III 
shows the SISO architecture of adders is occupied 
by 64.27% in SB turbo mode, 64.11% in DB turbo 
mode and 96.65% in LDPC mode. Meanwhile, the 
Co
m
pa
re
 se
le
ct
Sign
-
Co
m
pa
re
 se
le
ct
Sign
-
Turbo
LDPC
Turbo/LDPC
Co
m
pa
re
 se
le
ct
Sign
-
in_1
in_0
Co
m
pa
re
 se
le
ct
Sign
out'_0
in_2
in_7
in_6
in_8
in_10
in_9
-/+in_4
in_3
in_5
channel_value
in_1
in_0
Co
m
pa
re
 se
le
ct
Sign
out'_1
in_2
in_7
in_6
in_8
in_10
in_9
-/+in_4
in_3
in_5
channel_value
in_1
in_0
Co
m
pa
re
 se
le
ct
Sign
out'_2
in_2
in_7
in_6
in_8
in_10
in_9
-/+in_4
in_3
in_5
channel_value
in_1
in_0
Co
m
pa
re
 se
le
ct
Sign
out'_3
in_2
in_7
in_6
in_8
in_10
in_9
-/+in_4
in_3
in_5
channel_value
out'_4
 
Figure 4. Dual-mode Σ &Max* architecture. 
 
 
 
 7 
0 1 2 3 4 5
1x10
-7
1x10
-6
1x10
-5
1x10
-4
1x10
-3
1x10
-2
1x10
-1
1x10
0
B
it
 E
rr
o
r 
R
a
te
Eb/N
0
 Frame Size=24(floating)
 Frame Size=24(fixed)
 Frame Size=240(floating)
 Frame Size=240(fixed)
Figure 7. Perfoemance comparison for WiMAX turbo decoding employing 
the EML-MAP algorithm. 
五、 結論與討論 
Our finding provides sufficient evidence on the 
radix-4 SISO architecture which is proposed to 
support SB/DB turbo decoding for WiMAX/LTE 
and LDPC decoding for WiMAX/WiFi. Moreover, 
the proposed SISO architecture proves to be able to 
sharing RPs, LLRPs, LLR(Q)C&BMC and 
LLR(r)C&RPAC. In this SISO architecture, adders 
occupy 64.27% in SBTC mode, 64.11% in DBTC 
and 96.65% in LDPC mode. In addition, 
multiplexers occupy 61.25% in SBTC mode, 
61.25% in DBTC mode and 87.08% in LDPC mode. 
Furthermore, the dual-mode radix-4 architecture and 
LLR architecture support both turbo and LDPC 
codes. In the future, this work will be extended to 
support DVS standards. 
六、 參考文獻 
[1] C. Berrou, A. Glavieux, and P. Thitimajshima, 
“Near shannon limit error correcting coding and 
decoding: Turbo codes,” in Proc. IEEE 
international conference on communications, vol. 
2, May 1993, pp. 1064-1070. 
[2] R. Gallager, “Low-Density Parity-Check 
Codes, ” Ph.D. dissertation, Massachusetts 
Institutes of Technology, 1960.   
[3] M. Alles, T. Vogt, and N. When, “FlexiChaP: A 
reconfigurable ASIP for convolutional, turbo, 
and LDPC code decoding,” In 2008 5th 
International Symposium on Turbo Codes and 
Related Topics, pages 84 –89, sep. 2008. 
[4] Y. Sun and J. Cavallaro, “A Flexible 
LDPC/Turbo Decoder Architecture,” Journal of 
Signal Processing Systems, pages 1–16, 2010. 
[5] C.-H. Lin, C.-Y. Chen, and A.-Y. Wu, 
“Area-Efficient Scalable MAP Processor Design 
for High-Throughput Multistandard 
Convolutional Turbo Decoding,” IEEE 
2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8 4.0
10
-8
10
-7
10
-6
10
-5
10
-4
10
-3
10
-2
10
-1
B
it
 E
rr
o
r 
R
a
te
 (
B
E
R
)
Eb/No (dB)
 (576,288) Floating point FBA @ 8 iter
 (576,288) Floating point  MSA @ 8 iter
 (576,288) Fixed point (6,2) FBA @ 8 iter
 (576,288) Fixedpoint (6,2) MSA @ 8 iter
 
Figure 5. Perfoemance comparison for (576,288) WiMAX LDPC decoding. 
2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8 4.0
10
-8
10
-7
10
-6
10
-5
10
-4
10
-3
10
-2
10
-1
B
it
 E
rr
o
r 
R
a
te
 (
B
E
R
)
Eb/No (dB)
 (2304,1152) Floating point FBA @ 8 iter
 (2304,1152) Floating point  MSA @ 8 iter
 (2304,1152) Fixed point (6,2) FBA @ 8 iter
 (2304,1152) Fixedpoint (6,2) MSA @ 8 iter
 
Figure 6. Perfoemance comparison for (2304,1152) WiMAX LDPC 
decoding. 
 
 1
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                     日期：100 年 12 月 20 日 
一、參加會議經過 
這次所參加的會議全名是2008 IEEE International Symposium on Integrated Circuits，
國際簡稱為ISIC 2011。International Symposium Integrated Circuits是全球知名的積體電路
設計與單晶片系統設計之國際會議，每兩年舉辦一次。從1987年開始舉辦第一屆以來，
長年受到全球相關領域的大學學者、研究單位研究員、業界研發工程師的關注與青睞，
並發表多數論文在這個國際會議，並且分享與討論最新穎的積體電路設計與單晶片系統
設計動態。本年度的會議特定主旨是：『能量與變易認知之電路與系統（Energy and 
Variability Aware Circuits and Systems）』。 
今年的ISIC 2011在新加坡（Singapore）舉辦，主要由國際電機電子工程協會新加坡
分會（Institute of Electrical and Electronics Engineers, Singapore Section）與新加坡內知名
的南洋理工大學（Nanyang Technological University, Singapore）所主辦，由國際電機電
計畫編號 NSC99－2218－E－155－011－ 
計畫名稱 適用於渦輪碼/低密度奇偶校驗碼解碼平台之可重置硬體加速器設計（I） 
出國人員
姓名 林承鴻 
服務機構
及職稱 
元智大學 電機工程學系  
助理教授 
會議時間 100 年 12 月 12 日至 100 年 12 月 14 日 會議地點 新加坡 
會議名稱 (中文)  2011 年國際電機電子工程協會國際積體電路會議 
(英文)  IEEE International Symposium on Integrated Circuits 2011 
發表論文
題目 
(中文) 一顆 0.6奈焦耳/位元/遞迴數在 3.38公釐平方之適用於全球互通微波
存取與是長期演進技術之渦輪解碼器晶片 
(英文) A 0.16nJ/bit/iteration 3.38mm2 Turbo Decoder Chip for WiMAX/LTE 
Standards 
 3
二、與會心得 
本人今年主要是將本論文所實作的渦輪碼單晶片投稿至晶片設計競賽中，然而，並
未獲得技術程序委員會委員們的青睞，在晶片設計競賽的競爭中中箭落馬。可是本篇論
文依然是一篇據有新穎性的與完整度的渦輪碼單晶片論文，所以獲得在此國際研討會一
般議程中報告並分享研究成果的機會。 
本人今年在十二月十二日參與了由美國普渡大學Processor Kaushik Roy主講的『Error 
Resilient and Low-Energy Computing』的課程，在提昇在積體電路製程裡高能量效益與抗
環境變易中新穎的積體電路與系統設計方法上，Roy教授提出了很多創新的思維與想
法，雖然不完全可以應用在自己目前的研究領域中，但是很多思維都是自己不曾去思索
與瞭解過的，在未來創新領域的研究上會受用很多。 
本人的報告則是在十二月十三日下午一點三十分的議程報告，毅成為在「Digital IC 
(2)」領域，題目為「A 0.16nJ/bit/iteration 3.38mm2 Turbo Decoder Chip for WiMAX/LTE 
Standards」。來聽這場的學者與研究人員不少，藉此機會和許多國外的教授、學生與知
名企業高級工程師交流與分享了不少的經驗，藉此也認識了很多相當有經驗的研究人
員，也見到了許多國際級的大師。其中更藉由這次的大會，和幾位學者吸取了未來想要
研究新方向的經驗與技術，大家相聊甚歡，學習到很多知識。 
在本人積極想嘗試的研究題目：低密度奇偶校驗編碼(low-density-parity-check code, 
LDPC code)解碼器的研究，從這次會議中，可以說是收穫不少。在晶片設計競賽中，有
一篇LDPC code解碼器，報告內容與技術面相當的完整，包含解碼器的設計、實體實現
面的考量與技術，整個設計流程的設計在這個會議中都可以學習到。而其他關於通訊電
路與系統的實現與設計，也都提供很多的技術，包含了OFDM系統、通道編碼設計、單
 5
與會照片 
 
圖一、會場報到處 
 
圖二、美國普渡大學 Processor Kaushik Roy 主講的『Error Resilient and Low-Energy 
Computing』的課程 
 
國科會補助計畫衍生研發成果推廣資料表
日期:2012/01/04
國科會補助計畫
計畫名稱: 適用於渦輪碼／低密度奇偶校驗碼解碼平台之可重置硬體加速器設計(I)
計畫主持人: 林承鴻
計畫編號: 99-2218-E-155-011- 學門領域: 積體電路及系統設計
無研發成果推廣資料
Design/CAD Symp. 
(VLSI/CAD), Aug. 
2011. 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
