
*** Running vivado
    with args -log soc_project_rst_ps7_0_100M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_project_rst_ps7_0_100M_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_project_rst_ps7_0_100M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1308.938 ; gain = 82.000 ; free physical = 167 ; free virtual = 12799
INFO: [Synth 8-638] synthesizing module 'soc_project_rst_ps7_0_100M_0' [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_rst_ps7_0_100M_0/synth/soc_project_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'soc_project_rst_ps7_0_100M_0' (7#1) [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_rst_ps7_0_100M_0/synth/soc_project_rst_ps7_0_100M_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1350.477 ; gain = 123.539 ; free physical = 226 ; free virtual = 12750
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1350.477 ; gain = 123.539 ; free physical = 225 ; free virtual = 12748
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1696.477 ; gain = 1.000 ; free physical = 172 ; free virtual = 12192
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1696.477 ; gain = 469.539 ; free physical = 406 ; free virtual = 12426
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1696.477 ; gain = 469.539 ; free physical = 406 ; free virtual = 12426
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1696.477 ; gain = 469.539 ; free physical = 407 ; free virtual = 12427
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1696.477 ; gain = 469.539 ; free physical = 393 ; free virtual = 12414
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1696.477 ; gain = 469.539 ; free physical = 375 ; free virtual = 12396
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1696.477 ; gain = 469.539 ; free physical = 184 ; free virtual = 12205
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1696.477 ; gain = 469.539 ; free physical = 184 ; free virtual = 12205
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1696.477 ; gain = 469.539 ; free physical = 183 ; free virtual = 12204
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1696.477 ; gain = 469.539 ; free physical = 182 ; free virtual = 12202
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1696.477 ; gain = 469.539 ; free physical = 182 ; free virtual = 12202
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1696.477 ; gain = 469.539 ; free physical = 182 ; free virtual = 12202
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1696.477 ; gain = 469.539 ; free physical = 182 ; free virtual = 12202
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1696.477 ; gain = 469.539 ; free physical = 182 ; free virtual = 12202
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1696.477 ; gain = 469.539 ; free physical = 182 ; free virtual = 12202

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1696.477 ; gain = 469.539 ; free physical = 182 ; free virtual = 12202
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 1696.477 ; gain = 495.359 ; free physical = 218 ; free virtual = 12199
