#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec 16 15:14:11 2016
# Process ID: 9738
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound
# Command line: vivado test_pound.xpr
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound/vivado.log
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound/vivado.jou
#-----------------------------------------------------------
start_gui
open_project test_pound.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd}
startgroup
set_property -dict [list CONFIG.ISR {16} CONFIG.DATA_OUT_SIZE {19}] [get_bd_cells red_pitaya_pidv2_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_SIZE {19}] [get_bd_cells dupplReal_1_to_2_1]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {19}] [get_bd_cells limiteur_0]
endgroup
startgroup
set_property -dict [list CONFIG.OUTPUT_DATA_SIZE {32} CONFIG.INPUT_DATA_SIZE {19}] [get_bd_cells moyenneurReal_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
