Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Oct 25 07:39:29 2025
| Host         : arthur-nathaniel running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -file timing_summary.rpt
| Design       : top_level_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (158)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (152)
5. checking no_input_delay (84)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (158)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_fsm1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_fsm1/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_fsm1/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fsm1/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm2/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_fsm2/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_fsm2/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_fsm2/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fsm2/FSM_onehot_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (152)
--------------------------------------------------
 There are 152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (84)
-------------------------------
 There are 84 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.456      -54.219                    101                  939        0.094        0.000                      0                  939        0.750        0.000                       0                   396  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk1   {0.000 2.000}        4.000           250.000         
clk2   {0.000 2.000}        4.000           250.000         
clk3   {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk1               -0.082       -1.231                     22                  471        0.094        0.000                      0                  471        0.750        0.000                       0                   123  
clk2               -1.456      -52.987                     79                  396        0.110        0.000                      0                  396        0.750        0.000                       0                   245  
clk3                0.283        0.000                      0                   72        0.166        0.000                      0                   72        1.056        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk1
  To Clock:  clk1

Setup :           22  Failing Endpoints,  Worst Slack       -0.082ns,  Total Violation       -1.231ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 u_mem1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fifo1/mem_reg_0_7_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk1 rise@4.000ns - clk1 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 2.454ns (65.612%)  route 1.286ns (34.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.924 - 4.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  clk1 (IN)
                         net (fo=122, unset)          0.973     0.973    u_mem1/clk
    RAMB18_X1Y18         RAMB18E1                                     r  u_mem1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     3.427 r  u_mem1/mem_reg/DOBDO[3]
                         net (fo=1, routed)           1.286     4.713    fifo1/mem_reg_0_7_18_23/DIA1
    SLICE_X30Y44         RAMD32                                       r  fifo1/mem_reg_0_7_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       4.000     4.000 r  
                                                      0.000     4.000 r  clk1 (IN)
                         net (fo=122, unset)          0.924     4.924    fifo1/mem_reg_0_7_18_23/WCLK
    SLICE_X30Y44         RAMD32                                       r  fifo1/mem_reg_0_7_18_23/RAMA_D1/CLK
                         clock pessimism              0.000     4.924    
                         clock uncertainty           -0.035     4.889    
    SLICE_X30Y44         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     4.631    fifo1/mem_reg_0_7_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.631    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                 -0.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 fifo1/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fifo1/mem_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.155%)  route 0.229ns (61.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  clk1 (IN)
                         net (fo=122, unset)          0.410     0.410    fifo1/clk_wr
    SLICE_X35Y45         FDRE                                         r  fifo1/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fifo1/wr_ptr_reg[2]/Q
                         net (fo=50, routed)          0.229     0.780    fifo1/mem_reg_0_7_0_5/ADDRD2
    SLICE_X34Y46         RAMD32                                       r  fifo1/mem_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  clk1 (IN)
                         net (fo=122, unset)          0.432     0.432    fifo1/mem_reg_0_7_0_5/WCLK
    SLICE_X34Y46         RAMD32                                       r  fifo1/mem_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.686    fifo1/mem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X1Y18  u_mem1/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X34Y46  fifo1/mem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X34Y46  fifo1/mem_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk2
  To Clock:  clk2

Setup :           79  Failing Endpoints,  Worst Slack       -1.456ns,  Total Violation      -52.987ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 u_dotProduct/genblk1[1].mem1_vec_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_dotProduct/genblk2[1].products_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk2 rise@4.000ns - clk2 rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 2.533ns (46.611%)  route 2.901ns (53.389%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.924 - 4.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2 rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  clk2 (IN)
                         net (fo=244, unset)          0.973     0.973    u_dotProduct/clk
    SLICE_X33Y50         FDRE                                         r  u_dotProduct/genblk1[1].mem1_vec_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  u_dotProduct/genblk1[1].mem1_vec_reg[1][2]/Q
                         net (fo=17, routed)          1.084     2.513    u_dotProduct/genblk1[1].mem1_vec_reg_n_0_[1][2]
    SLICE_X31Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.637 r  u_dotProduct/genblk2[1].products[1][10]_i_29/O
                         net (fo=2, routed)           0.487     3.125    u_dotProduct/genblk2[1].products[1][10]_i_29_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.249 r  u_dotProduct/genblk2[1].products[1][10]_i_33/O
                         net (fo=1, routed)           0.000     3.249    u_dotProduct/genblk2[1].products[1][10]_i_33_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.892 r  u_dotProduct/genblk2[1].products_reg[1][10]_i_14/O[3]
                         net (fo=2, routed)           0.429     4.321    u_dotProduct/genblk2[1].products_reg[1][10]_i_14_n_4
    SLICE_X33Y51         LUT4 (Prop_lut4_I2_O)        0.307     4.628 r  u_dotProduct/genblk2[1].products[1][14]_i_13/O
                         net (fo=3, routed)           0.901     5.528    u_dotProduct/genblk2[1].products[1][14]_i_13_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I1_O)        0.124     5.652 r  u_dotProduct/genblk2[1].products[1][14]_i_9/O
                         net (fo=1, routed)           0.000     5.652    u_dotProduct/genblk2[1].products[1][14]_i_9_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.184 r  u_dotProduct/genblk2[1].products_reg[1][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.184    u_dotProduct/genblk2[1].products_reg[1][14]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.407 r  u_dotProduct/genblk2[1].products_reg[1][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.407    u_dotProduct/genblk2[1].products_reg[1][15]_i_1_n_7
    SLICE_X28Y53         FDRE                                         r  u_dotProduct/genblk2[1].products_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2 rise edge)       4.000     4.000 r  
                                                      0.000     4.000 r  clk2 (IN)
                         net (fo=244, unset)          0.924     4.924    u_dotProduct/clk
    SLICE_X28Y53         FDRE                                         r  u_dotProduct/genblk2[1].products_reg[1][15]/C
                         clock pessimism              0.000     4.924    
                         clock uncertainty           -0.035     4.889    
    SLICE_X28Y53         FDRE (Setup_fdre_C_D)        0.062     4.951    u_dotProduct/genblk2[1].products_reg[1][15]
  -------------------------------------------------------------------
                         required time                          4.951    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                 -1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fifo3/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fifo3/mem_reg_0_7_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2 rise@0.000ns - clk2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.559%)  route 0.245ns (63.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2 rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  clk2 (IN)
                         net (fo=244, unset)          0.410     0.410    fifo3/clk_wr
    SLICE_X43Y43         FDRE                                         r  fifo3/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fifo3/wr_ptr_reg[2]/Q
                         net (fo=28, routed)          0.245     0.796    fifo3/mem_reg_0_7_12_15/ADDRD2
    SLICE_X42Y43         RAMD32                                       r  fifo3/mem_reg_0_7_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk2 rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  clk2 (IN)
                         net (fo=244, unset)          0.432     0.432    fifo3/mem_reg_0_7_12_15/WCLK
    SLICE_X42Y43         RAMD32                                       r  fifo3/mem_reg_0_7_12_15/RAMA/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y43         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.686    fifo3/mem_reg_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk2 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         4.000       3.000      SLICE_X33Y47  fifo1/data_out_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         2.000       0.750      SLICE_X42Y45  fifo3/mem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         2.000       0.750      SLICE_X42Y45  fifo3/mem_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk3
  To Clock:  clk3

Setup :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 fifo3/rd_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fifo3/data_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk3 rise@4.000ns - clk3 rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 1.014ns (29.583%)  route 2.414ns (70.417%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.924 - 4.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3 rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  clk3 (IN)
                         net (fo=27, unset)           0.973     0.973    fifo3/clk_rd
    SLICE_X42Y42         FDRE                                         r  fifo3/rd_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fifo3/rd_ptr_reg[2]/Q
                         net (fo=22, routed)          0.866     2.357    fifo3/rd_ptr[2]
    SLICE_X45Y43         LUT6 (Prop_lut6_I2_O)        0.124     2.481 f  fifo3/full_INST_0_i_1/O
                         net (fo=12, routed)          0.365     2.846    fifo3/full0
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.124     2.970 f  fifo3/empty_INST_0/O
                         net (fo=1, routed)           0.423     3.393    fifo3_empty
    SLICE_X44Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.517 r  fifo3_i_2/O
                         net (fo=11, routed)          0.208     3.725    fifo3/rd_en
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.849 r  fifo3/data_out[15]_i_1/O
                         net (fo=16, routed)          0.552     4.401    fifo3/data_out[15]_i_1_n_0
    SLICE_X45Y41         FDRE                                         r  fifo3/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk3 rise edge)       4.000     4.000 r  
                                                      0.000     4.000 r  clk3 (IN)
                         net (fo=27, unset)           0.924     4.924    fifo3/clk_rd
    SLICE_X45Y41         FDRE                                         r  fifo3/data_out_reg[0]/C
                         clock pessimism              0.000     4.924    
                         clock uncertainty           -0.035     4.889    
    SLICE_X45Y41         FDRE (Setup_fdre_C_CE)      -0.205     4.684    fifo3/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          4.684    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  0.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_mem_writer/write_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_mem3/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3 rise@0.000ns - clk3 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.047%)  route 0.230ns (61.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3 rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  clk3 (IN)
                         net (fo=27, unset)           0.410     0.410    u_mem_writer/clk
    SLICE_X48Y41         FDRE                                         r  u_mem_writer/write_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  u_mem_writer/write_address_reg[0]/Q
                         net (fo=6, routed)           0.230     0.781    u_mem3/write_address[0]
    RAMB18_X1Y16         RAMB18E1                                     r  u_mem3/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk3 rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  clk3 (IN)
                         net (fo=27, unset)           0.432     0.432    u_mem3/clk
    RAMB18_X1Y16         RAMB18E1                                     r  u_mem3/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.615    u_mem3/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk3
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X1Y16  u_mem3/mem_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y41  fifo3/data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y41  fifo3/data_out_reg[0]/C



