// Seed: 3524184771
`timescale 1ps / 1ps
`define pp_5 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  logic id_5;
  assign id_5 = 1'b0 * 1'b0;
  defparam id_6.id_7 = 1'b0;
  assign id_4 = 1'b0 - id_5;
  assign id_2 = id_5;
  type_10 id_8 (
      id_3,
      id_1
  );
endmodule
`define pp_6 0
`timescale 1ps / 1ps
`define pp_7 0
