// Seed: 2757743403
module module_0 (
    output wand id_0,
    input supply0 id_1
);
  logic id_3;
  assign module_1.id_1 = 0;
  wire id_4 = !id_1;
  assign module_2.id_11 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output wand id_2,
    output logic id_3
);
  always @(posedge id_1 or id_0) id_3 <= -1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
macromodule module_2 #(
    parameter id_1  = 32'd16,
    parameter id_14 = 32'd18,
    parameter id_16 = 32'd58
) (
    input uwire id_0,
    inout supply0 _id_1,
    input supply0 id_2,
    output wire id_3,
    output supply0 id_4,
    input tri id_5,
    output tri0 id_6,
    input tri0 id_7,
    input uwire id_8,
    output wire id_9,
    input wand id_10,
    output tri id_11,
    input tri id_12,
    input supply1 id_13,
    input tri1 _id_14,
    input tri0 id_15,
    input tri1 _id_16,
    output tri0 id_17,
    output wand id_18,
    input tri0 id_19,
    input wor id_20,
    input wor id_21
);
  logic [  -1 : id_14] id_23;
  logic [id_16 : id_1] id_24;
  ;
  module_0 modCall_1 (
      id_17,
      id_15
  );
  wand id_25;
  assign id_25 = -1;
endmodule
