// Seed: 2736585385
module module_0 (
    output wand id_0,
    input tri1 id_1,
    input wire id_2,
    output wand id_3,
    output supply0 id_4,
    output uwire id_5,
    output uwire id_6,
    input uwire id_7,
    output uwire id_8,
    input supply0 id_9,
    input tri0 id_10,
    output supply0 id_11,
    input tri1 id_12,
    input wire id_13,
    input tri id_14,
    input tri1 id_15,
    input wire id_16,
    input wand id_17,
    output wire id_18,
    input uwire id_19,
    input uwire id_20,
    input tri id_21,
    input wire id_22,
    input wand id_23,
    input wand id_24,
    input uwire id_25,
    input wand id_26,
    output tri0 id_27,
    input supply1 id_28,
    input wor id_29,
    input tri0 id_30,
    input wand id_31
);
  wire id_33, id_34;
  assign id_6 = 1 < id_22;
endmodule
module module_1 (
    inout supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    inout supply1 id_3,
    output tri id_4,
    input wor id_5,
    input tri1 id_6,
    input tri id_7,
    output supply1 id_8,
    output supply0 id_9,
    input wor id_10,
    output wire id_11,
    output wand id_12,
    input tri id_13,
    output uwire id_14,
    input uwire id_15,
    input wor id_16,
    output wor id_17,
    input wand id_18,
    input supply1 id_19,
    output wand id_20,
    input wire id_21,
    input wand id_22
);
  assign id_9 = 1;
  module_0(
      id_20,
      id_10,
      id_19,
      id_20,
      id_11,
      id_0,
      id_14,
      id_19,
      id_8,
      id_2,
      id_7,
      id_8,
      id_7,
      id_2,
      id_6,
      id_0,
      id_10,
      id_18,
      id_4,
      id_1,
      id_7,
      id_2,
      id_1,
      id_1,
      id_6,
      id_13,
      id_16,
      id_12,
      id_10,
      id_1,
      id_1,
      id_2
  );
endmodule
