// Seed: 2027203083
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1
);
  assign id_1 = ~id_3 + id_3;
  logic [7:0] id_4;
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  wor id_5;
  id_6(
      .id_0((~1) / id_3),
      .id_1(id_5),
      .id_2(id_4),
      .id_3(id_5),
      .id_4(id_4),
      .id_5(id_5),
      .id_6(1),
      .id_7()
  );
  assign id_1 = (id_4[1]);
endmodule
