vendor_name = ModelSim
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/mid_ware/seg_dynamic/seg_dynamic.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/mid_ware/seg_dynamic/binary_8421.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/mid_ware/key.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/image_process/sobel_top.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/image_process/sobel_filtering.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/image_process/opr_3.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/image_process/shift_ip/shift_ip_3.qip
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/image_process/shift_ip/shift_ip_3.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/ov5640_pip.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/vga/video_define.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/vga/color_bar.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/sdram_4port/Sdram_Params.h
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/sdram_4port/sdr_data_path.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/sdram_4port/control_interface.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/sdram_4port/command.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/sdram_4port/sdram_pll/Sdram_PLL.qip
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/sdram_4port/sdram_pll/Sdram_PLL.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/sdram_4port/sdram_fifo/Sdram_FIFO.qip
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/mid_ware/Reset_Delay.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/mid_ware/getRGB.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/mid_ware/getPos/getPosedge.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/mid_ware/getPos/getPos.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/image_process/YCbCr.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/cmos/i2c_com.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/cmos/cmos2_reg_config.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/cmos/CMOS_Capture.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/clock_pll/clock_pll.qip
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/rtl/clock_pll/clock_pll.v
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/clock_pll_altpll.v
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/a_gray2bin_8ib.tdf
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/a_graycounter_777.tdf
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/a_graycounter_3lc.tdf
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/altsyncram_2u81.tdf
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/dffpipe_qe9.tdf
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/alt_synch_pipe_apl.tdf
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/dffpipe_re9.tdf
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/alt_synch_pipe_bpl.tdf
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/dffpipe_se9.tdf
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/cmpr_p76.tdf
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/altshift_taps.tdf
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/shift_taps_7rv.tdf
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/altsyncram_pja1.tdf
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/cntr_3uf.tdf
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/cmpr_7ic.tdf
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/altshift.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/addcore.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/look_add.inc
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/add_sub_lgh.tdf
source_file = 1, d:/edatools/quartus18/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/add_sub_kgh.tdf
source_file = 1, D:/PrjWorkspace/OV5640/Prj/OV5640_v1/quartusPrj/db/add_sub_bfh.tdf
design_name = ov5640_pip
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, ov5640_pip, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, ov5640_pip, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, ov5640_pip, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, ov5640_pip, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, ov5640_pip, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, ov5640_pip, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, ov5640_pip, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, ov5640_pip, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, ov5640_pip, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, ov5640_pip, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, ov5640_pip, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, ov5640_pip, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, ov5640_pip, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, ov5640_pip, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, ov5640_pip, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, ov5640_pip, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, ov5640_pip, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, ov5640_pip, 1
instance = comp, \DRAM_BA_0~output , DRAM_BA_0~output, ov5640_pip, 1
instance = comp, \DRAM_BA_1~output , DRAM_BA_1~output, ov5640_pip, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, ov5640_pip, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, ov5640_pip, 1
instance = comp, \VGA_HS~output , VGA_HS~output, ov5640_pip, 1
instance = comp, \VGA_VS~output , VGA_VS~output, ov5640_pip, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, ov5640_pip, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, ov5640_pip, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, ov5640_pip, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, ov5640_pip, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, ov5640_pip, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, ov5640_pip, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, ov5640_pip, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, ov5640_pip, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, ov5640_pip, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, ov5640_pip, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, ov5640_pip, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, ov5640_pip, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, ov5640_pip, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, ov5640_pip, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, ov5640_pip, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, ov5640_pip, 1
instance = comp, \CMOS1_SCL~output , CMOS1_SCL~output, ov5640_pip, 1
instance = comp, \CMOS1_RESET~output , CMOS1_RESET~output, ov5640_pip, 1
instance = comp, \CMOS2_SCL~output , CMOS2_SCL~output, ov5640_pip, 1
instance = comp, \CMOS2_RESET~output , CMOS2_RESET~output, ov5640_pip, 1
instance = comp, \DIG[0]~output , DIG[0]~output, ov5640_pip, 1
instance = comp, \DIG[1]~output , DIG[1]~output, ov5640_pip, 1
instance = comp, \DIG[2]~output , DIG[2]~output, ov5640_pip, 1
instance = comp, \DIG[3]~output , DIG[3]~output, ov5640_pip, 1
instance = comp, \DIG[4]~output , DIG[4]~output, ov5640_pip, 1
instance = comp, \DIG[5]~output , DIG[5]~output, ov5640_pip, 1
instance = comp, \DIG[6]~output , DIG[6]~output, ov5640_pip, 1
instance = comp, \DIG[7]~output , DIG[7]~output, ov5640_pip, 1
instance = comp, \SEL[0]~output , SEL[0]~output, ov5640_pip, 1
instance = comp, \SEL[1]~output , SEL[1]~output, ov5640_pip, 1
instance = comp, \SEL[2]~output , SEL[2]~output, ov5640_pip, 1
instance = comp, \SEL[3]~output , SEL[3]~output, ov5640_pip, 1
instance = comp, \SEL[4]~output , SEL[4]~output, ov5640_pip, 1
instance = comp, \SEL[5]~output , SEL[5]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, ov5640_pip, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, ov5640_pip, 1
instance = comp, \CMOS1_SDA~output , CMOS1_SDA~output, ov5640_pip, 1
instance = comp, \CMOS2_SDA~output , CMOS2_SDA~output, ov5640_pip, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, ov5640_pip, 1
instance = comp, \CMOS1_PCLK~input , CMOS1_PCLK~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, ov5640_pip, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 , u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, ov5640_pip, 1
instance = comp, \CMOS1_VSYNC~input , CMOS1_VSYNC~input, ov5640_pip, 1
instance = comp, \RST_N~input , RST_N~input, ov5640_pip, 1
instance = comp, \u_getPos|u1_getPosedge|iWire_reg1 , u_getPos|u1_getPosedge|iWire_reg1, ov5640_pip, 1
instance = comp, \u_getPos|u1_getPosedge|iWire_reg2 , u_getPos|u1_getPosedge|iWire_reg2, ov5640_pip, 1
instance = comp, \u_getPos|u1_getPosedge|Equal0~0 , u_getPos|u1_getPosedge|Equal0~0, ov5640_pip, 1
instance = comp, \u_getPos|u1_getPosedge|Equal0~0clkctrl , u_getPos|u1_getPosedge|Equal0~0clkctrl, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[11] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[10] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[11] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add4~4 , u_Sdram_Control_4Port|Add4~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add4~6 , u_Sdram_Control_4Port|Add4~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[1]~16 , u_Sdram_Control_4Port|ST[1]~16, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[3]~12 , u_Sdram_Control_4Port|ST[3]~12, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[3] , u_Sdram_Control_4Port|ST[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add4~8 , u_Sdram_Control_4Port|Add4~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add4~10 , u_Sdram_Control_4Port|Add4~10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[5]~10 , u_Sdram_Control_4Port|ST[5]~10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[5] , u_Sdram_Control_4Port|ST[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add4~12 , u_Sdram_Control_4Port|Add4~12, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[6]~9 , u_Sdram_Control_4Port|ST[6]~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[6] , u_Sdram_Control_4Port|ST[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add4~14 , u_Sdram_Control_4Port|Add4~14, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[7]~8 , u_Sdram_Control_4Port|ST[7]~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[7] , u_Sdram_Control_4Port|ST[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add4~16 , u_Sdram_Control_4Port|Add4~16, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[8]~14 , u_Sdram_Control_4Port|ST[8]~14, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[8] , u_Sdram_Control_4Port|ST[8], ov5640_pip, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, ov5640_pip, 1
instance = comp, \u_clok_pll|altpll_component|auto_generated|pll1 , u_clok_pll|altpll_component|auto_generated|pll1, ov5640_pip, 1
instance = comp, \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, ov5640_pip, 1
instance = comp, \u_color_bar|active_x[0]~11 , u_color_bar|active_x[0]~11, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Equal0~4 , u_Reset_Delay|Equal0~4, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Equal0~5 , u_Reset_Delay|Equal0~5, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Equal0~0 , u_Reset_Delay|Equal0~0, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Equal0~2 , u_Reset_Delay|Equal0~2, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Equal0~1 , u_Reset_Delay|Equal0~1, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Equal0~3 , u_Reset_Delay|Equal0~3, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Equal0~6 , u_Reset_Delay|Equal0~6, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[20]~59 , u_Reset_Delay|Cont[20]~59, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[21]~61 , u_Reset_Delay|Cont[21]~61, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Equal0~7 , u_Reset_Delay|Equal0~7, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[21] , u_Reset_Delay|Cont[21], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[0]~63 , u_Reset_Delay|Cont[0]~63, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[0] , u_Reset_Delay|Cont[0], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[1]~21 , u_Reset_Delay|Cont[1]~21, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[1] , u_Reset_Delay|Cont[1], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[2]~23 , u_Reset_Delay|Cont[2]~23, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[2] , u_Reset_Delay|Cont[2], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[3]~25 , u_Reset_Delay|Cont[3]~25, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[3] , u_Reset_Delay|Cont[3], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[4]~27 , u_Reset_Delay|Cont[4]~27, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[4] , u_Reset_Delay|Cont[4], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[5]~29 , u_Reset_Delay|Cont[5]~29, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[5] , u_Reset_Delay|Cont[5], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[6]~31 , u_Reset_Delay|Cont[6]~31, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[6] , u_Reset_Delay|Cont[6], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[7]~33 , u_Reset_Delay|Cont[7]~33, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[7] , u_Reset_Delay|Cont[7], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[8]~35 , u_Reset_Delay|Cont[8]~35, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[8] , u_Reset_Delay|Cont[8], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[9]~37 , u_Reset_Delay|Cont[9]~37, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[9] , u_Reset_Delay|Cont[9], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[10]~39 , u_Reset_Delay|Cont[10]~39, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[10] , u_Reset_Delay|Cont[10], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[11]~41 , u_Reset_Delay|Cont[11]~41, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[11] , u_Reset_Delay|Cont[11], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[12]~43 , u_Reset_Delay|Cont[12]~43, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[12] , u_Reset_Delay|Cont[12], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[13]~45 , u_Reset_Delay|Cont[13]~45, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[13] , u_Reset_Delay|Cont[13], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[14]~47 , u_Reset_Delay|Cont[14]~47, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[14] , u_Reset_Delay|Cont[14], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[15]~49 , u_Reset_Delay|Cont[15]~49, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[15] , u_Reset_Delay|Cont[15], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[16]~51 , u_Reset_Delay|Cont[16]~51, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[16] , u_Reset_Delay|Cont[16], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[17]~53 , u_Reset_Delay|Cont[17]~53, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[17] , u_Reset_Delay|Cont[17], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[18]~55 , u_Reset_Delay|Cont[18]~55, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[18] , u_Reset_Delay|Cont[18], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[19]~57 , u_Reset_Delay|Cont[19]~57, ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[19] , u_Reset_Delay|Cont[19], ov5640_pip, 1
instance = comp, \u_Reset_Delay|Cont[20] , u_Reset_Delay|Cont[20], ov5640_pip, 1
instance = comp, \u_Reset_Delay|oRST_3~0 , u_Reset_Delay|oRST_3~0, ov5640_pip, 1
instance = comp, \u_Reset_Delay|oRST_3~feeder , u_Reset_Delay|oRST_3~feeder, ov5640_pip, 1
instance = comp, \u_Reset_Delay|oRST_3 , u_Reset_Delay|oRST_3, ov5640_pip, 1
instance = comp, \u_color_bar|Add0~0 , u_color_bar|Add0~0, ov5640_pip, 1
instance = comp, \u_color_bar|h_cnt[0] , u_color_bar|h_cnt[0], ov5640_pip, 1
instance = comp, \u_color_bar|Add0~2 , u_color_bar|Add0~2, ov5640_pip, 1
instance = comp, \u_color_bar|h_cnt[1] , u_color_bar|h_cnt[1], ov5640_pip, 1
instance = comp, \u_color_bar|Add0~4 , u_color_bar|Add0~4, ov5640_pip, 1
instance = comp, \u_color_bar|h_cnt[2] , u_color_bar|h_cnt[2], ov5640_pip, 1
instance = comp, \u_color_bar|Add0~6 , u_color_bar|Add0~6, ov5640_pip, 1
instance = comp, \u_color_bar|h_cnt[3] , u_color_bar|h_cnt[3], ov5640_pip, 1
instance = comp, \u_color_bar|Add0~8 , u_color_bar|Add0~8, ov5640_pip, 1
instance = comp, \u_color_bar|h_cnt[4] , u_color_bar|h_cnt[4], ov5640_pip, 1
instance = comp, \u_color_bar|Add0~10 , u_color_bar|Add0~10, ov5640_pip, 1
instance = comp, \u_color_bar|Add0~16 , u_color_bar|Add0~16, ov5640_pip, 1
instance = comp, \u_color_bar|Add0~18 , u_color_bar|Add0~18, ov5640_pip, 1
instance = comp, \u_color_bar|h_cnt~1 , u_color_bar|h_cnt~1, ov5640_pip, 1
instance = comp, \u_color_bar|h_cnt[9] , u_color_bar|h_cnt[9], ov5640_pip, 1
instance = comp, \u_color_bar|Add0~20 , u_color_bar|Add0~20, ov5640_pip, 1
instance = comp, \u_color_bar|h_cnt[10] , u_color_bar|h_cnt[10], ov5640_pip, 1
instance = comp, \u_color_bar|Add0~22 , u_color_bar|Add0~22, ov5640_pip, 1
instance = comp, \u_color_bar|h_cnt[11] , u_color_bar|h_cnt[11], ov5640_pip, 1
instance = comp, \u_color_bar|Equal0~0 , u_color_bar|Equal0~0, ov5640_pip, 1
instance = comp, \u_color_bar|Equal0~1 , u_color_bar|Equal0~1, ov5640_pip, 1
instance = comp, \u_color_bar|Equal0~2 , u_color_bar|Equal0~2, ov5640_pip, 1
instance = comp, \u_color_bar|Equal0~3 , u_color_bar|Equal0~3, ov5640_pip, 1
instance = comp, \u_color_bar|h_cnt~0 , u_color_bar|h_cnt~0, ov5640_pip, 1
instance = comp, \u_color_bar|h_cnt[5] , u_color_bar|h_cnt[5], ov5640_pip, 1
instance = comp, \u_color_bar|Add0~12 , u_color_bar|Add0~12, ov5640_pip, 1
instance = comp, \u_color_bar|h_cnt[6] , u_color_bar|h_cnt[6], ov5640_pip, 1
instance = comp, \u_color_bar|Add0~14 , u_color_bar|Add0~14, ov5640_pip, 1
instance = comp, \u_color_bar|h_cnt[7] , u_color_bar|h_cnt[7], ov5640_pip, 1
instance = comp, \u_color_bar|h_cnt~2 , u_color_bar|h_cnt~2, ov5640_pip, 1
instance = comp, \u_color_bar|h_cnt[8] , u_color_bar|h_cnt[8], ov5640_pip, 1
instance = comp, \u_color_bar|Equal8~3 , u_color_bar|Equal8~3, ov5640_pip, 1
instance = comp, \u_color_bar|Equal3~2 , u_color_bar|Equal3~2, ov5640_pip, 1
instance = comp, \u_color_bar|active_x[7]~29 , u_color_bar|active_x[7]~29, ov5640_pip, 1
instance = comp, \u_color_bar|active_x[7]~30 , u_color_bar|active_x[7]~30, ov5640_pip, 1
instance = comp, \u_color_bar|active_x[0] , u_color_bar|active_x[0], ov5640_pip, 1
instance = comp, \u_color_bar|active_x[1]~13 , u_color_bar|active_x[1]~13, ov5640_pip, 1
instance = comp, \u_color_bar|active_x[1] , u_color_bar|active_x[1], ov5640_pip, 1
instance = comp, \u_color_bar|active_x[2]~15 , u_color_bar|active_x[2]~15, ov5640_pip, 1
instance = comp, \u_color_bar|active_x[2] , u_color_bar|active_x[2], ov5640_pip, 1
instance = comp, \u_color_bar|active_x[3]~17 , u_color_bar|active_x[3]~17, ov5640_pip, 1
instance = comp, \u_color_bar|active_x[3] , u_color_bar|active_x[3], ov5640_pip, 1
instance = comp, \u_color_bar|active_x[4]~19 , u_color_bar|active_x[4]~19, ov5640_pip, 1
instance = comp, \u_color_bar|active_x[4] , u_color_bar|active_x[4], ov5640_pip, 1
instance = comp, \u_color_bar|active_x[5]~21 , u_color_bar|active_x[5]~21, ov5640_pip, 1
instance = comp, \u_color_bar|active_x[5] , u_color_bar|active_x[5], ov5640_pip, 1
instance = comp, \u_color_bar|active_x[6]~23 , u_color_bar|active_x[6]~23, ov5640_pip, 1
instance = comp, \u_color_bar|active_x[6] , u_color_bar|active_x[6], ov5640_pip, 1
instance = comp, \u_color_bar|active_x[7]~25 , u_color_bar|active_x[7]~25, ov5640_pip, 1
instance = comp, \u_color_bar|active_x[7] , u_color_bar|active_x[7], ov5640_pip, 1
instance = comp, \u_color_bar|active_x[8]~27 , u_color_bar|active_x[8]~27, ov5640_pip, 1
instance = comp, \u_color_bar|active_x[8] , u_color_bar|active_x[8], ov5640_pip, 1
instance = comp, \u_color_bar|active_x[9]~31 , u_color_bar|active_x[9]~31, ov5640_pip, 1
instance = comp, \u_color_bar|active_x[9] , u_color_bar|active_x[9], ov5640_pip, 1
instance = comp, \u_color_bar|active_x[10]~33 , u_color_bar|active_x[10]~33, ov5640_pip, 1
instance = comp, \u_color_bar|active_x[10] , u_color_bar|active_x[10], ov5640_pip, 1
instance = comp, \inst_getRGB|LessThan1~0 , inst_getRGB|LessThan1~0, ov5640_pip, 1
instance = comp, \u_color_bar|active_y[0]~14 , u_color_bar|active_y[0]~14, ov5640_pip, 1
instance = comp, \u_color_bar|Add1~10 , u_color_bar|Add1~10, ov5640_pip, 1
instance = comp, \u_color_bar|Add1~12 , u_color_bar|Add1~12, ov5640_pip, 1
instance = comp, \u_color_bar|Equal8~2 , u_color_bar|Equal8~2, ov5640_pip, 1
instance = comp, \u_color_bar|Equal3~3 , u_color_bar|Equal3~3, ov5640_pip, 1
instance = comp, \u_color_bar|Equal3~4 , u_color_bar|Equal3~4, ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt[6] , u_color_bar|v_cnt[6], ov5640_pip, 1
instance = comp, \u_color_bar|Add1~14 , u_color_bar|Add1~14, ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt[7] , u_color_bar|v_cnt[7], ov5640_pip, 1
instance = comp, \u_color_bar|Add1~16 , u_color_bar|Add1~16, ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt[8] , u_color_bar|v_cnt[8], ov5640_pip, 1
instance = comp, \u_color_bar|Add1~18 , u_color_bar|Add1~18, ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt~3 , u_color_bar|v_cnt~3, ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt[9] , u_color_bar|v_cnt[9], ov5640_pip, 1
instance = comp, \u_color_bar|Add1~0 , u_color_bar|Add1~0, ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt~2 , u_color_bar|v_cnt~2, ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt[0] , u_color_bar|v_cnt[0], ov5640_pip, 1
instance = comp, \u_color_bar|Add1~2 , u_color_bar|Add1~2, ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt[1] , u_color_bar|v_cnt[1], ov5640_pip, 1
instance = comp, \u_color_bar|Add1~4 , u_color_bar|Add1~4, ov5640_pip, 1
instance = comp, \u_color_bar|Add1~6 , u_color_bar|Add1~6, ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt~0 , u_color_bar|v_cnt~0, ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt[3] , u_color_bar|v_cnt[3], ov5640_pip, 1
instance = comp, \u_color_bar|Add1~8 , u_color_bar|Add1~8, ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt[4] , u_color_bar|v_cnt[4], ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt[5] , u_color_bar|v_cnt[5], ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt~1 , u_color_bar|v_cnt~1, ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt[2] , u_color_bar|v_cnt[2], ov5640_pip, 1
instance = comp, \u_color_bar|Add1~20 , u_color_bar|Add1~20, ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt[10] , u_color_bar|v_cnt[10], ov5640_pip, 1
instance = comp, \u_color_bar|Add1~22 , u_color_bar|Add1~22, ov5640_pip, 1
instance = comp, \u_color_bar|v_cnt[11] , u_color_bar|v_cnt[11], ov5640_pip, 1
instance = comp, \u_color_bar|active_y[3]~13 , u_color_bar|active_y[3]~13, ov5640_pip, 1
instance = comp, \u_color_bar|Equal1~0 , u_color_bar|Equal1~0, ov5640_pip, 1
instance = comp, \u_color_bar|Equal1~1 , u_color_bar|Equal1~1, ov5640_pip, 1
instance = comp, \u_color_bar|Equal4~0 , u_color_bar|Equal4~0, ov5640_pip, 1
instance = comp, \u_color_bar|active_y[3]~36 , u_color_bar|active_y[3]~36, ov5640_pip, 1
instance = comp, \u_color_bar|active_y[3]~37 , u_color_bar|active_y[3]~37, ov5640_pip, 1
instance = comp, \u_color_bar|active_y[10]~38 , u_color_bar|active_y[10]~38, ov5640_pip, 1
instance = comp, \u_color_bar|active_y[0] , u_color_bar|active_y[0], ov5640_pip, 1
instance = comp, \u_color_bar|active_y[1]~16 , u_color_bar|active_y[1]~16, ov5640_pip, 1
instance = comp, \u_color_bar|active_y[1] , u_color_bar|active_y[1], ov5640_pip, 1
instance = comp, \u_color_bar|active_y[2]~18 , u_color_bar|active_y[2]~18, ov5640_pip, 1
instance = comp, \u_color_bar|active_y[2] , u_color_bar|active_y[2], ov5640_pip, 1
instance = comp, \u_color_bar|active_y[3]~20 , u_color_bar|active_y[3]~20, ov5640_pip, 1
instance = comp, \u_color_bar|active_y[3] , u_color_bar|active_y[3], ov5640_pip, 1
instance = comp, \u_color_bar|active_y[4]~22 , u_color_bar|active_y[4]~22, ov5640_pip, 1
instance = comp, \u_color_bar|active_y[4] , u_color_bar|active_y[4], ov5640_pip, 1
instance = comp, \u_color_bar|active_y[5]~24 , u_color_bar|active_y[5]~24, ov5640_pip, 1
instance = comp, \u_color_bar|active_y[5] , u_color_bar|active_y[5], ov5640_pip, 1
instance = comp, \u_color_bar|active_y[6]~26 , u_color_bar|active_y[6]~26, ov5640_pip, 1
instance = comp, \u_color_bar|active_y[6] , u_color_bar|active_y[6], ov5640_pip, 1
instance = comp, \u_color_bar|active_y[7]~28 , u_color_bar|active_y[7]~28, ov5640_pip, 1
instance = comp, \u_color_bar|active_y[7] , u_color_bar|active_y[7], ov5640_pip, 1
instance = comp, \u_color_bar|active_y[8]~30 , u_color_bar|active_y[8]~30, ov5640_pip, 1
instance = comp, \u_color_bar|active_y[8] , u_color_bar|active_y[8], ov5640_pip, 1
instance = comp, \u_color_bar|active_y[9]~32 , u_color_bar|active_y[9]~32, ov5640_pip, 1
instance = comp, \u_color_bar|active_y[9] , u_color_bar|active_y[9], ov5640_pip, 1
instance = comp, \u_color_bar|active_y[10]~34 , u_color_bar|active_y[10]~34, ov5640_pip, 1
instance = comp, \u_color_bar|active_y[10] , u_color_bar|active_y[10], ov5640_pip, 1
instance = comp, \u_color_bar|Equal1~2 , u_color_bar|Equal1~2, ov5640_pip, 1
instance = comp, \u_color_bar|v_active~0 , u_color_bar|v_active~0, ov5640_pip, 1
instance = comp, \u_color_bar|v_active , u_color_bar|v_active, ov5640_pip, 1
instance = comp, \u_color_bar|h_active~0 , u_color_bar|h_active~0, ov5640_pip, 1
instance = comp, \u_color_bar|h_active , u_color_bar|h_active, ov5640_pip, 1
instance = comp, \u_color_bar|oVGA_DE~0 , u_color_bar|oVGA_DE~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0, ov5640_pip, 1
instance = comp, \inst_getRGB|LessThan8~0 , inst_getRGB|LessThan8~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4, ov5640_pip, 1
instance = comp, \u_color_bar|always6~0 , u_color_bar|always6~0, ov5640_pip, 1
instance = comp, \u_color_bar|always6~1 , u_color_bar|always6~1, ov5640_pip, 1
instance = comp, \u_color_bar|vs_reg~0 , u_color_bar|vs_reg~0, ov5640_pip, 1
instance = comp, \u_color_bar|vs_reg , u_color_bar|vs_reg, ov5640_pip, 1
instance = comp, \u_color_bar|vs_reg_d0~feeder , u_color_bar|vs_reg_d0~feeder, ov5640_pip, 1
instance = comp, \u_color_bar|vs_reg_d0 , u_color_bar|vs_reg_d0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_vsync_r[0]~feeder , u_sobel_top|u_YCbCr|RGB_vsync_r[0]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_vsync_r[0] , u_sobel_top|u_YCbCr|RGB_vsync_r[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_vsync_r[1]~feeder , u_sobel_top|u_YCbCr|RGB_vsync_r[1]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_vsync_r[1] , u_sobel_top|u_YCbCr|RGB_vsync_r[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_vsync_r[2]~feeder , u_sobel_top|u_YCbCr|RGB_vsync_r[2]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_vsync_r[2] , u_sobel_top|u_YCbCr|RGB_vsync_r[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Y_vsync_r[0]~feeder , u_sobel_top|u_sobel_filtering|Y_vsync_r[0]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Y_vsync_r[0] , u_sobel_top|u_sobel_filtering|Y_vsync_r[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Y_vsync_r[1]~feeder , u_sobel_top|u_sobel_filtering|Y_vsync_r[1]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Y_vsync_r[1] , u_sobel_top|u_sobel_filtering|Y_vsync_r[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Y_vsync_r[2]~feeder , u_sobel_top|u_sobel_filtering|Y_vsync_r[2]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Y_vsync_r[2] , u_sobel_top|u_sobel_filtering|Y_vsync_r[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Y_vsync_r[3] , u_sobel_top|u_sobel_filtering|Y_vsync_r[3], ov5640_pip, 1
instance = comp, \u_getPos|u3_getPosedge|iWire_reg1 , u_getPos|u3_getPosedge|iWire_reg1, ov5640_pip, 1
instance = comp, \u_getPos|u3_getPosedge|iWire_reg2 , u_getPos|u3_getPosedge|iWire_reg2, ov5640_pip, 1
instance = comp, \u_getPos|u3_getPosedge|Equal0~0 , u_getPos|u3_getPosedge|Equal0~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add4~18 , u_Sdram_Control_4Port|Add4~18, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[9]~7 , u_Sdram_Control_4Port|ST[9]~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[9] , u_Sdram_Control_4Port|ST[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Equal5~0 , u_Sdram_Control_4Port|Equal5~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Equal7~0 , u_Sdram_Control_4Port|Equal7~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Equal7~1 , u_Sdram_Control_4Port|Equal7~1, ov5640_pip, 1
instance = comp, \CMOS2_PCLK~input , CMOS2_PCLK~input, ov5640_pip, 1
instance = comp, \CMOS2_HREF~input , CMOS2_HREF~input, ov5640_pip, 1
instance = comp, \CMOS2_VSYNC~input , CMOS2_VSYNC~input, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|byte_state~0 , u2_CMOS_Capture|byte_state~0, ov5640_pip, 1
instance = comp, \u_Reset_Delay|oRST_0~0 , u_Reset_Delay|oRST_0~0, ov5640_pip, 1
instance = comp, \u_Reset_Delay|oRST_0 , u_Reset_Delay|oRST_0, ov5640_pip, 1
instance = comp, \u_Reset_Delay|oRST_0~clkctrl , u_Reset_Delay|oRST_0~clkctrl, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|byte_state , u2_CMOS_Capture|byte_state, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Frame_Cont[3]~0 , u2_CMOS_Capture|Frame_Cont[3]~0, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Frame_Cont[1]~4 , u2_CMOS_Capture|Frame_Cont[1]~4, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|mCMOS_VSYNC~0 , u2_CMOS_Capture|mCMOS_VSYNC~0, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|mCMOS_VSYNC , u2_CMOS_Capture|mCMOS_VSYNC, ov5640_pip, 1
instance = comp, \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, ov5640_pip, 1
instance = comp, \cmos_config_2|clock_20k~0 , cmos_config_2|clock_20k~0, ov5640_pip, 1
instance = comp, \u_Reset_Delay|oRST_1~0 , u_Reset_Delay|oRST_1~0, ov5640_pip, 1
instance = comp, \u_Reset_Delay|oRST_1~feeder , u_Reset_Delay|oRST_1~feeder, ov5640_pip, 1
instance = comp, \u_Reset_Delay|oRST_1 , u_Reset_Delay|oRST_1, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[0]~16 , cmos_config_1|clock_20k_cnt[0]~16, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[0] , cmos_config_1|clock_20k_cnt[0], ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[1]~18 , cmos_config_1|clock_20k_cnt[1]~18, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[1] , cmos_config_1|clock_20k_cnt[1], ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[2]~20 , cmos_config_1|clock_20k_cnt[2]~20, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[2] , cmos_config_1|clock_20k_cnt[2], ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[3]~22 , cmos_config_1|clock_20k_cnt[3]~22, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[3] , cmos_config_1|clock_20k_cnt[3], ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[4]~24 , cmos_config_1|clock_20k_cnt[4]~24, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[4] , cmos_config_1|clock_20k_cnt[4], ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[5]~26 , cmos_config_1|clock_20k_cnt[5]~26, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[5] , cmos_config_1|clock_20k_cnt[5], ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[6]~28 , cmos_config_1|clock_20k_cnt[6]~28, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[6] , cmos_config_1|clock_20k_cnt[6], ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[7]~30 , cmos_config_1|clock_20k_cnt[7]~30, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[7] , cmos_config_1|clock_20k_cnt[7], ov5640_pip, 1
instance = comp, \cmos_config_1|LessThan0~1 , cmos_config_1|LessThan0~1, ov5640_pip, 1
instance = comp, \cmos_config_1|LessThan0~2 , cmos_config_1|LessThan0~2, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[8]~32 , cmos_config_1|clock_20k_cnt[8]~32, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[8] , cmos_config_1|clock_20k_cnt[8], ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[9]~34 , cmos_config_1|clock_20k_cnt[9]~34, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[9] , cmos_config_1|clock_20k_cnt[9], ov5640_pip, 1
instance = comp, \cmos_config_1|LessThan0~3 , cmos_config_1|LessThan0~3, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[10]~36 , cmos_config_1|clock_20k_cnt[10]~36, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[10] , cmos_config_1|clock_20k_cnt[10], ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[11]~38 , cmos_config_1|clock_20k_cnt[11]~38, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[11] , cmos_config_1|clock_20k_cnt[11], ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[12]~40 , cmos_config_1|clock_20k_cnt[12]~40, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[12] , cmos_config_1|clock_20k_cnt[12], ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[13]~42 , cmos_config_1|clock_20k_cnt[13]~42, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[13] , cmos_config_1|clock_20k_cnt[13], ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[14]~44 , cmos_config_1|clock_20k_cnt[14]~44, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[14] , cmos_config_1|clock_20k_cnt[14], ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[15]~46 , cmos_config_1|clock_20k_cnt[15]~46, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k_cnt[15] , cmos_config_1|clock_20k_cnt[15], ov5640_pip, 1
instance = comp, \cmos_config_1|LessThan0~0 , cmos_config_1|LessThan0~0, ov5640_pip, 1
instance = comp, \cmos_config_1|LessThan0~4 , cmos_config_1|LessThan0~4, ov5640_pip, 1
instance = comp, \cmos_config_2|clock_20k , cmos_config_2|clock_20k, ov5640_pip, 1
instance = comp, \cmos_config_2|clock_20k~clkctrl , cmos_config_2|clock_20k~clkctrl, ov5640_pip, 1
instance = comp, \cmos_config_2|reg_index[0]~1 , cmos_config_2|reg_index[0]~1, ov5640_pip, 1
instance = comp, \cmos_config_2|Decoder0~0 , cmos_config_2|Decoder0~0, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|cyc_count[0]~6 , cmos_config_2|u1|cyc_count[0]~6, ov5640_pip, 1
instance = comp, \cmos_config_2|config_step.00~0 , cmos_config_2|config_step.00~0, ov5640_pip, 1
instance = comp, \cmos_config_2|config_step.00 , cmos_config_2|config_step.00, ov5640_pip, 1
instance = comp, \cmos_config_2|Selector2~0 , cmos_config_2|Selector2~0, ov5640_pip, 1
instance = comp, \cmos_config_2|config_step.01 , cmos_config_2|config_step.01, ov5640_pip, 1
instance = comp, \cmos_config_2|Selector0~0 , cmos_config_2|Selector0~0, ov5640_pip, 1
instance = comp, \cmos_config_2|start , cmos_config_2|start, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|cyc_count[4]~12 , cmos_config_2|u1|cyc_count[4]~12, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|cyc_count[4]~13 , cmos_config_2|u1|cyc_count[4]~13, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|cyc_count[0] , cmos_config_2|u1|cyc_count[0], ov5640_pip, 1
instance = comp, \cmos_config_2|u1|cyc_count[1]~8 , cmos_config_2|u1|cyc_count[1]~8, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|cyc_count[1] , cmos_config_2|u1|cyc_count[1], ov5640_pip, 1
instance = comp, \cmos_config_2|u1|cyc_count[2]~10 , cmos_config_2|u1|cyc_count[2]~10, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|cyc_count[2] , cmos_config_2|u1|cyc_count[2], ov5640_pip, 1
instance = comp, \cmos_config_2|u1|cyc_count[3]~14 , cmos_config_2|u1|cyc_count[3]~14, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|cyc_count[3] , cmos_config_2|u1|cyc_count[3], ov5640_pip, 1
instance = comp, \cmos_config_2|u1|cyc_count[4]~16 , cmos_config_2|u1|cyc_count[4]~16, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|cyc_count[4] , cmos_config_2|u1|cyc_count[4], ov5640_pip, 1
instance = comp, \cmos_config_2|u1|cyc_count[5]~18 , cmos_config_2|u1|cyc_count[5]~18, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|cyc_count[5] , cmos_config_2|u1|cyc_count[5], ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Selector0~0 , cmos_config_2|u1|Selector0~0, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|i2c_sclk~1 , cmos_config_2|u1|i2c_sclk~1, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|tr_end~0 , cmos_config_2|u1|tr_end~0, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|tr_end , cmos_config_2|u1|tr_end, ov5640_pip, 1
instance = comp, \cmos_config_2|config_step~11 , cmos_config_2|config_step~11, ov5640_pip, 1
instance = comp, \cmos_config_2|config_step.10 , cmos_config_2|config_step.10, ov5640_pip, 1
instance = comp, \cmos_config_2|Add1~0 , cmos_config_2|Add1~0, ov5640_pip, 1
instance = comp, \cmos_config_2|reg_index[1] , cmos_config_2|reg_index[1], ov5640_pip, 1
instance = comp, \cmos_config_2|LessThan1~0 , cmos_config_2|LessThan1~0, ov5640_pip, 1
instance = comp, \cmos_config_2|config_step~12 , cmos_config_2|config_step~12, ov5640_pip, 1
instance = comp, \cmos_config_2|reg_index[8]~0 , cmos_config_2|reg_index[8]~0, ov5640_pip, 1
instance = comp, \cmos_config_2|reg_index[0] , cmos_config_2|reg_index[0], ov5640_pip, 1
instance = comp, \cmos_config_2|Add1~2 , cmos_config_2|Add1~2, ov5640_pip, 1
instance = comp, \cmos_config_2|reg_index[2] , cmos_config_2|reg_index[2], ov5640_pip, 1
instance = comp, \cmos_config_2|Add1~4 , cmos_config_2|Add1~4, ov5640_pip, 1
instance = comp, \cmos_config_2|reg_index[3] , cmos_config_2|reg_index[3], ov5640_pip, 1
instance = comp, \cmos_config_2|Add1~6 , cmos_config_2|Add1~6, ov5640_pip, 1
instance = comp, \cmos_config_2|reg_index[4] , cmos_config_2|reg_index[4], ov5640_pip, 1
instance = comp, \cmos_config_2|Add1~8 , cmos_config_2|Add1~8, ov5640_pip, 1
instance = comp, \cmos_config_2|reg_index[5] , cmos_config_2|reg_index[5], ov5640_pip, 1
instance = comp, \cmos_config_2|Add1~10 , cmos_config_2|Add1~10, ov5640_pip, 1
instance = comp, \cmos_config_2|reg_index[6] , cmos_config_2|reg_index[6], ov5640_pip, 1
instance = comp, \cmos_config_2|Add1~12 , cmos_config_2|Add1~12, ov5640_pip, 1
instance = comp, \cmos_config_2|reg_index[7] , cmos_config_2|reg_index[7], ov5640_pip, 1
instance = comp, \cmos_config_2|Add1~14 , cmos_config_2|Add1~14, ov5640_pip, 1
instance = comp, \cmos_config_2|reg_index[8] , cmos_config_2|reg_index[8], ov5640_pip, 1
instance = comp, \cmos_config_2|config_step~10 , cmos_config_2|config_step~10, ov5640_pip, 1
instance = comp, \cmos_config_2|reg_conf_done_reg~0 , cmos_config_2|reg_conf_done_reg~0, ov5640_pip, 1
instance = comp, \cmos_config_2|reg_conf_done_reg , cmos_config_2|reg_conf_done_reg, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Frame_valid~0 , u2_CMOS_Capture|Frame_valid~0, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Frame_Cont[1]~5 , u2_CMOS_Capture|Frame_Cont[1]~5, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Frame_Cont[1] , u2_CMOS_Capture|Frame_Cont[1], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Frame_Cont[3]~1 , u2_CMOS_Capture|Frame_Cont[3]~1, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Frame_Cont[3] , u2_CMOS_Capture|Frame_Cont[3], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Frame_Cont[0]~6 , u2_CMOS_Capture|Frame_Cont[0]~6, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Frame_Cont[0] , u2_CMOS_Capture|Frame_Cont[0], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Frame_Cont[2]~2 , u2_CMOS_Capture|Frame_Cont[2]~2, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Frame_Cont[2]~3 , u2_CMOS_Capture|Frame_Cont[2]~3, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Frame_Cont[2] , u2_CMOS_Capture|Frame_Cont[2], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Frame_valid~1 , u2_CMOS_Capture|Frame_valid~1, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Frame_valid , u2_CMOS_Capture|Frame_valid, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oCLK~0 , u2_CMOS_Capture|CMOS_oCLK~0, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oCLK , u2_CMOS_Capture|CMOS_oCLK, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder, ov5640_pip, 1
instance = comp, \u_getPos|u2_getPosedge|iWire_reg1 , u_getPos|u2_getPosedge|iWire_reg1, ov5640_pip, 1
instance = comp, \u_getPos|u2_getPosedge|iWire_reg2 , u_getPos|u2_getPosedge|iWire_reg2, ov5640_pip, 1
instance = comp, \u_getPos|u2_getPosedge|Equal0~0 , u_getPos|u2_getPosedge|Equal0~0, ov5640_pip, 1
instance = comp, \u_getPos|u2_getPosedge|Equal0~0clkctrl , u_getPos|u2_getPosedge|Equal0~0clkctrl, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[11] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Write~0 , u_Sdram_Control_4Port|Write~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Write~2 , u_Sdram_Control_4Port|Write~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Write~1 , u_Sdram_Control_4Port|Write~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mWR~0 , u_Sdram_Control_4Port|mWR~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mWR , u_Sdram_Control_4Port|mWR, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Pre_WR , u_Sdram_Control_4Port|Pre_WR, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[1]~15 , u_Sdram_Control_4Port|ST[1]~15, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Write~3 , u_Sdram_Control_4Port|Write~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Write , u_Sdram_Control_4Port|Write, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mWR_DONE~0 , u_Sdram_Control_4Port|mWR_DONE~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mWR_DONE , u_Sdram_Control_4Port|mWR_DONE, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~11 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~16 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~16, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[9] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[9] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan6~0 , u_Sdram_Control_4Port|LessThan6~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[10] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[10] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[9] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[9] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~3 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~5 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~9 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~13 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~13, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~20 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~20, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan5~0 , u_Sdram_Control_4Port|LessThan5~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|WR_MASK~0 , u_Sdram_Control_4Port|WR_MASK~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mRD_DONE~0 , u_Sdram_Control_4Port|mRD_DONE~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mRD_DONE , u_Sdram_Control_4Port|mRD_DONE, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|RD_MASK~3 , u_Sdram_Control_4Port|RD_MASK~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|RD_MASK[0]~1 , u_Sdram_Control_4Port|RD_MASK[0]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|RD_MASK[0]~2 , u_Sdram_Control_4Port|RD_MASK[0]~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|RD_MASK[1] , u_Sdram_Control_4Port|RD_MASK[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|WR_MASK~3 , u_Sdram_Control_4Port|WR_MASK~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|WR_MASK[0] , u_Sdram_Control_4Port|WR_MASK[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mLENGTH[8]~2 , u_Sdram_Control_4Port|mLENGTH[8]~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|RD_MASK~0 , u_Sdram_Control_4Port|RD_MASK~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|RD_MASK[0] , u_Sdram_Control_4Port|RD_MASK[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mLENGTH[8]~1 , u_Sdram_Control_4Port|mLENGTH[8]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mLENGTH[8]~0 , u_Sdram_Control_4Port|mLENGTH[8]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mLENGTH[8]~3 , u_Sdram_Control_4Port|mLENGTH[8]~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|WR_MASK[1]~1 , u_Sdram_Control_4Port|WR_MASK[1]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|WR_MASK[1]~2 , u_Sdram_Control_4Port|WR_MASK[1]~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|WR_MASK[1] , u_Sdram_Control_4Port|WR_MASK[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[11] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[10] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[10] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~20 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~20, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mRD~0 , u_Sdram_Control_4Port|mRD~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mRD~1 , u_Sdram_Control_4Port|mRD~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mRD~2 , u_Sdram_Control_4Port|mRD~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mRD , u_Sdram_Control_4Port|mRD, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Pre_RD , u_Sdram_Control_4Port|Pre_RD, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Equal2~0 , u_Sdram_Control_4Port|Equal2~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Read~0 , u_Sdram_Control_4Port|Read~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Read~1 , u_Sdram_Control_4Port|Read~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Read , u_Sdram_Control_4Port|Read, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|OUT_VALID~0 , u_Sdram_Control_4Port|OUT_VALID~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|OUT_VALID , u_Sdram_Control_4Port|OUT_VALID, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[11]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[11] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[11] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~2 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~1 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~3 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~4 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[9] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[9] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~3 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~5 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~9 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~13 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~13, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~16 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~16, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[10] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[10]~feeder , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[10] , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~20 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~20, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan7~0 , u_Sdram_Control_4Port|LessThan7~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, ov5640_pip, 1
instance = comp, \inst_getRGB|LessThan6~0 , inst_getRGB|LessThan6~0, ov5640_pip, 1
instance = comp, \inst_getRGB|LessThan6~1 , inst_getRGB|LessThan6~1, ov5640_pip, 1
instance = comp, \inst_getRGB|LessThan6~2 , inst_getRGB|LessThan6~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0, ov5640_pip, 1
instance = comp, \inst_getRGB|LessThan7~0 , inst_getRGB|LessThan7~0, ov5640_pip, 1
instance = comp, \inst_getRGB|LessThan7~1 , inst_getRGB|LessThan7~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~1 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[11] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[11] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[9] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[9] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2]~feeder , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~1 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~3 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~5 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~7 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~9 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~11 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~13 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~13, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~15 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~15, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~16 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~16, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~18 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~18, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[10] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[10] , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~20 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~20, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mLENGTH[8]~4 , u_Sdram_Control_4Port|mLENGTH[8]~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mLENGTH[8]~5 , u_Sdram_Control_4Port|mLENGTH[8]~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mLENGTH[8]~6 , u_Sdram_Control_4Port|mLENGTH[8]~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mLENGTH[8] , u_Sdram_Control_4Port|mLENGTH[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Equal0~0 , u_Sdram_Control_4Port|Equal0~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Equal4~0 , u_Sdram_Control_4Port|Equal4~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add4~0 , u_Sdram_Control_4Port|Add4~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[0]~4 , u_Sdram_Control_4Port|ST[0]~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[0]~5 , u_Sdram_Control_4Port|ST[0]~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[0] , u_Sdram_Control_4Port|ST[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Equal6~0 , u_Sdram_Control_4Port|Equal6~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[4]~11 , u_Sdram_Control_4Port|ST[4]~11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[4] , u_Sdram_Control_4Port|ST[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Equal5~1 , u_Sdram_Control_4Port|Equal5~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Equal5~2 , u_Sdram_Control_4Port|Equal5~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Equal5~3 , u_Sdram_Control_4Port|Equal5~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[1]~2 , u_Sdram_Control_4Port|ST[1]~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|LessThan1~0 , u_Sdram_Control_4Port|control1|LessThan1~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|LessThan0~0 , u_Sdram_Control_4Port|control1|LessThan0~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|LOAD_MODE~2 , u_Sdram_Control_4Port|control1|LOAD_MODE~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|LessThan0~1 , u_Sdram_Control_4Port|control1|LessThan0~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|LessThan0~2 , u_Sdram_Control_4Port|control1|LessThan0~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[13]~39 , u_Sdram_Control_4Port|control1|init_timer[13]~39, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[14]~41 , u_Sdram_Control_4Port|control1|init_timer[14]~41, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|LessThan0~3 , u_Sdram_Control_4Port|control1|LessThan0~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[14] , u_Sdram_Control_4Port|control1|init_timer[14], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[15]~43 , u_Sdram_Control_4Port|control1|init_timer[15]~43, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[15] , u_Sdram_Control_4Port|control1|init_timer[15], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[0]~45 , u_Sdram_Control_4Port|control1|init_timer[0]~45, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[0] , u_Sdram_Control_4Port|control1|init_timer[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[1]~15 , u_Sdram_Control_4Port|control1|init_timer[1]~15, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[1] , u_Sdram_Control_4Port|control1|init_timer[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[2]~17 , u_Sdram_Control_4Port|control1|init_timer[2]~17, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[2] , u_Sdram_Control_4Port|control1|init_timer[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[3]~19 , u_Sdram_Control_4Port|control1|init_timer[3]~19, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[3] , u_Sdram_Control_4Port|control1|init_timer[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[4]~21 , u_Sdram_Control_4Port|control1|init_timer[4]~21, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[4] , u_Sdram_Control_4Port|control1|init_timer[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[5]~23 , u_Sdram_Control_4Port|control1|init_timer[5]~23, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[5] , u_Sdram_Control_4Port|control1|init_timer[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[6]~25 , u_Sdram_Control_4Port|control1|init_timer[6]~25, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[6] , u_Sdram_Control_4Port|control1|init_timer[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[7]~27 , u_Sdram_Control_4Port|control1|init_timer[7]~27, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[7] , u_Sdram_Control_4Port|control1|init_timer[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[8]~29 , u_Sdram_Control_4Port|control1|init_timer[8]~29, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[8] , u_Sdram_Control_4Port|control1|init_timer[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[9]~31 , u_Sdram_Control_4Port|control1|init_timer[9]~31, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[9] , u_Sdram_Control_4Port|control1|init_timer[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[10]~33 , u_Sdram_Control_4Port|control1|init_timer[10]~33, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[10] , u_Sdram_Control_4Port|control1|init_timer[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[11]~35 , u_Sdram_Control_4Port|control1|init_timer[11]~35, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[11] , u_Sdram_Control_4Port|control1|init_timer[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[12]~37 , u_Sdram_Control_4Port|control1|init_timer[12]~37, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[12] , u_Sdram_Control_4Port|control1|init_timer[12], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|init_timer[13] , u_Sdram_Control_4Port|control1|init_timer[13], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|LOAD_MODE~0 , u_Sdram_Control_4Port|control1|LOAD_MODE~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|LOAD_MODE~1 , u_Sdram_Control_4Port|control1|LOAD_MODE~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|always3~0 , u_Sdram_Control_4Port|control1|always3~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|always3~2 , u_Sdram_Control_4Port|control1|always3~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|always3~1 , u_Sdram_Control_4Port|control1|always3~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|always3~3 , u_Sdram_Control_4Port|control1|always3~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|always3~4 , u_Sdram_Control_4Port|control1|always3~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|LOAD_MODE~3 , u_Sdram_Control_4Port|control1|LOAD_MODE~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|LOAD_MODE~4 , u_Sdram_Control_4Port|control1|LOAD_MODE~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|PRECHARGE~0 , u_Sdram_Control_4Port|control1|PRECHARGE~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|LessThan1~1 , u_Sdram_Control_4Port|control1|LessThan1~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|LessThan1~2 , u_Sdram_Control_4Port|control1|LessThan1~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|LOAD_MODE~5 , u_Sdram_Control_4Port|control1|LOAD_MODE~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|LOAD_MODE , u_Sdram_Control_4Port|control1|LOAD_MODE, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|always0~0 , u_Sdram_Control_4Port|command1|always0~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|INIT_REQ , u_Sdram_Control_4Port|control1|INIT_REQ, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|do_load_mode , u_Sdram_Control_4Port|command1|do_load_mode, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|PRECHARGE~1 , u_Sdram_Control_4Port|control1|PRECHARGE~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|PRECHARGE~2 , u_Sdram_Control_4Port|control1|PRECHARGE~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|PRECHARGE , u_Sdram_Control_4Port|control1|PRECHARGE, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|always0~2 , u_Sdram_Control_4Port|command1|always0~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|do_precharge , u_Sdram_Control_4Port|command1|do_precharge, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[0]~16 , u_Sdram_Control_4Port|control1|timer[0]~16, ov5640_pip, 1
instance = comp, \~GND , ~GND, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Selector0~0 , u_Sdram_Control_4Port|Selector0~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|CMD[0]~0 , u_Sdram_Control_4Port|CMD[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|CMD[1] , u_Sdram_Control_4Port|CMD[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Selector1~0 , u_Sdram_Control_4Port|Selector1~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|CMD[0] , u_Sdram_Control_4Port|CMD[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|Equal2~0 , u_Sdram_Control_4Port|control1|Equal2~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|WRITEA , u_Sdram_Control_4Port|control1|WRITEA, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|do_writea~0 , u_Sdram_Control_4Port|command1|do_writea~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|do_writea~1 , u_Sdram_Control_4Port|command1|do_writea~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|do_writea , u_Sdram_Control_4Port|command1|do_writea, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rw_flag~0 , u_Sdram_Control_4Port|command1|rw_flag~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|always3~0 , u_Sdram_Control_4Port|command1|always3~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|REF_ACK~0 , u_Sdram_Control_4Port|command1|REF_ACK~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|REF_ACK , u_Sdram_Control_4Port|command1|REF_ACK, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|REF_REQ~1 , u_Sdram_Control_4Port|control1|REF_REQ~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[0] , u_Sdram_Control_4Port|control1|timer[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[1]~18 , u_Sdram_Control_4Port|control1|timer[1]~18, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[1] , u_Sdram_Control_4Port|control1|timer[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[2]~20 , u_Sdram_Control_4Port|control1|timer[2]~20, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[2] , u_Sdram_Control_4Port|control1|timer[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[3]~22 , u_Sdram_Control_4Port|control1|timer[3]~22, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|REF_ACK~_wirecell , u_Sdram_Control_4Port|command1|REF_ACK~_wirecell, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[3] , u_Sdram_Control_4Port|control1|timer[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[4]~24 , u_Sdram_Control_4Port|control1|timer[4]~24, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[4] , u_Sdram_Control_4Port|control1|timer[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[5]~26 , u_Sdram_Control_4Port|control1|timer[5]~26, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[5] , u_Sdram_Control_4Port|control1|timer[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[6]~28 , u_Sdram_Control_4Port|control1|timer[6]~28, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[6] , u_Sdram_Control_4Port|control1|timer[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[7]~30 , u_Sdram_Control_4Port|control1|timer[7]~30, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[7] , u_Sdram_Control_4Port|control1|timer[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[8]~32 , u_Sdram_Control_4Port|control1|timer[8]~32, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[8] , u_Sdram_Control_4Port|control1|timer[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[9]~34 , u_Sdram_Control_4Port|control1|timer[9]~34, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[9] , u_Sdram_Control_4Port|control1|timer[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[10]~36 , u_Sdram_Control_4Port|control1|timer[10]~36, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[10] , u_Sdram_Control_4Port|control1|timer[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[11]~38 , u_Sdram_Control_4Port|control1|timer[11]~38, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[11] , u_Sdram_Control_4Port|control1|timer[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|Equal3~2 , u_Sdram_Control_4Port|control1|Equal3~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|Equal3~1 , u_Sdram_Control_4Port|control1|Equal3~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[12]~40 , u_Sdram_Control_4Port|control1|timer[12]~40, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[12] , u_Sdram_Control_4Port|control1|timer[12], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[13]~42 , u_Sdram_Control_4Port|control1|timer[13]~42, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[13] , u_Sdram_Control_4Port|control1|timer[13], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[14]~44 , u_Sdram_Control_4Port|control1|timer[14]~44, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[14] , u_Sdram_Control_4Port|control1|timer[14], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[15]~46 , u_Sdram_Control_4Port|control1|timer[15]~46, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|timer[15] , u_Sdram_Control_4Port|control1|timer[15], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|Equal3~3 , u_Sdram_Control_4Port|control1|Equal3~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|Equal3~0 , u_Sdram_Control_4Port|control1|Equal3~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|Equal3~4 , u_Sdram_Control_4Port|control1|Equal3~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|REF_REQ~0 , u_Sdram_Control_4Port|control1|REF_REQ~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|REF_REQ , u_Sdram_Control_4Port|control1|REF_REQ, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|Equal1~0 , u_Sdram_Control_4Port|control1|Equal1~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|READA , u_Sdram_Control_4Port|control1|READA, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|do_reada~0 , u_Sdram_Control_4Port|command1|do_reada~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|do_reada~1 , u_Sdram_Control_4Port|command1|do_reada~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|do_reada , u_Sdram_Control_4Port|command1|do_reada, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|always0~3 , u_Sdram_Control_4Port|command1|always0~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay~9 , u_Sdram_Control_4Port|command1|command_delay~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay[7] , u_Sdram_Control_4Port|command1|command_delay[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay~8 , u_Sdram_Control_4Port|command1|command_delay~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay[6] , u_Sdram_Control_4Port|command1|command_delay[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay~7 , u_Sdram_Control_4Port|command1|command_delay~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay[5] , u_Sdram_Control_4Port|command1|command_delay[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay~6 , u_Sdram_Control_4Port|command1|command_delay~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay[4] , u_Sdram_Control_4Port|command1|command_delay[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay~5 , u_Sdram_Control_4Port|command1|command_delay~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay[3] , u_Sdram_Control_4Port|command1|command_delay[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay~4 , u_Sdram_Control_4Port|command1|command_delay~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay[2] , u_Sdram_Control_4Port|command1|command_delay[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay~3 , u_Sdram_Control_4Port|command1|command_delay~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay[1] , u_Sdram_Control_4Port|command1|command_delay[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay~2 , u_Sdram_Control_4Port|command1|command_delay~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_delay[0] , u_Sdram_Control_4Port|command1|command_delay[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_done~0 , u_Sdram_Control_4Port|command1|command_done~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|command_done , u_Sdram_Control_4Port|command1|command_done, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|always0~5 , u_Sdram_Control_4Port|command1|always0~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|ex_write~0 , u_Sdram_Control_4Port|command1|ex_write~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|ex_write , u_Sdram_Control_4Port|command1|ex_write, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Equal0~1 , u_Sdram_Control_4Port|Equal0~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|PM_STOP~feeder , u_Sdram_Control_4Port|PM_STOP~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|PM_STOP , u_Sdram_Control_4Port|PM_STOP, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|ex_read~0 , u_Sdram_Control_4Port|command1|ex_read~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|ex_read~1 , u_Sdram_Control_4Port|command1|ex_read~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|ex_read , u_Sdram_Control_4Port|command1|ex_read, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rp_shift[0]~4 , u_Sdram_Control_4Port|command1|rp_shift[0]~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rp_shift~9 , u_Sdram_Control_4Port|command1|rp_shift~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rp_shift[3] , u_Sdram_Control_4Port|command1|rp_shift[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rp_shift~7 , u_Sdram_Control_4Port|command1|rp_shift~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rp_shift[0]~8 , u_Sdram_Control_4Port|command1|rp_shift[0]~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rp_shift[2] , u_Sdram_Control_4Port|command1|rp_shift[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rp_shift~6 , u_Sdram_Control_4Port|command1|rp_shift~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rp_shift[1] , u_Sdram_Control_4Port|command1|rp_shift[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rp_shift~5 , u_Sdram_Control_4Port|command1|rp_shift~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rp_shift[0] , u_Sdram_Control_4Port|command1|rp_shift[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rp_done~0 , u_Sdram_Control_4Port|command1|rp_done~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rp_done , u_Sdram_Control_4Port|command1|rp_done, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|always0~1 , u_Sdram_Control_4Port|command1|always0~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|REFRESH~2 , u_Sdram_Control_4Port|control1|REFRESH~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|REFRESH , u_Sdram_Control_4Port|control1|REFRESH, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|always0~4 , u_Sdram_Control_4Port|command1|always0~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|do_refresh , u_Sdram_Control_4Port|command1|do_refresh, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|CM_ACK~0 , u_Sdram_Control_4Port|command1|CM_ACK~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|CM_ACK , u_Sdram_Control_4Port|command1|CM_ACK, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|always1~0 , u_Sdram_Control_4Port|control1|always1~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|CMD_ACK , u_Sdram_Control_4Port|control1|CMD_ACK, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[1]~3 , u_Sdram_Control_4Port|ST[1]~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add4~2 , u_Sdram_Control_4Port|Add4~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[1]~6 , u_Sdram_Control_4Port|ST[1]~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[1] , u_Sdram_Control_4Port|ST[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[2]~13 , u_Sdram_Control_4Port|ST[2]~13, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|ST[2] , u_Sdram_Control_4Port|ST[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|IN_REQ~4 , u_Sdram_Control_4Port|IN_REQ~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|IN_REQ~2 , u_Sdram_Control_4Port|IN_REQ~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|IN_REQ~3 , u_Sdram_Control_4Port|IN_REQ~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|IN_REQ , u_Sdram_Control_4Port|IN_REQ, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Frame_Cont[2]~2 , u1_CMOS_Capture|Frame_Cont[2]~2, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Frame_Cont[1]~4 , u1_CMOS_Capture|Frame_Cont[1]~4, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|mCMOS_VSYNC~0 , u1_CMOS_Capture|mCMOS_VSYNC~0, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|mCMOS_VSYNC , u1_CMOS_Capture|mCMOS_VSYNC, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k~0 , cmos_config_1|clock_20k~0, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k , cmos_config_1|clock_20k, ov5640_pip, 1
instance = comp, \cmos_config_1|clock_20k~clkctrl , cmos_config_1|clock_20k~clkctrl, ov5640_pip, 1
instance = comp, \cmos_config_1|reg_index[0]~1 , cmos_config_1|reg_index[0]~1, ov5640_pip, 1
instance = comp, \cmos_config_1|config_step.00~0 , cmos_config_1|config_step.00~0, ov5640_pip, 1
instance = comp, \cmos_config_1|config_step.00 , cmos_config_1|config_step.00, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|cyc_count[0]~6 , cmos_config_1|u1|cyc_count[0]~6, ov5640_pip, 1
instance = comp, \cmos_config_1|Selector0~0 , cmos_config_1|Selector0~0, ov5640_pip, 1
instance = comp, \cmos_config_1|start , cmos_config_1|start, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|cyc_count[2]~10 , cmos_config_1|u1|cyc_count[2]~10, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|cyc_count[3]~14 , cmos_config_1|u1|cyc_count[3]~14, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|cyc_count[3] , cmos_config_1|u1|cyc_count[3], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|cyc_count[4]~16 , cmos_config_1|u1|cyc_count[4]~16, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|cyc_count[4] , cmos_config_1|u1|cyc_count[4], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|cyc_count[5]~18 , cmos_config_1|u1|cyc_count[5]~18, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|cyc_count[5] , cmos_config_1|u1|cyc_count[5], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|cyc_count[3]~12 , cmos_config_1|u1|cyc_count[3]~12, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|cyc_count[3]~13 , cmos_config_1|u1|cyc_count[3]~13, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|cyc_count[0] , cmos_config_1|u1|cyc_count[0], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|cyc_count[1]~8 , cmos_config_1|u1|cyc_count[1]~8, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|cyc_count[1] , cmos_config_1|u1|cyc_count[1], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|cyc_count[2] , cmos_config_1|u1|cyc_count[2], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|i2c_sclk~1 , cmos_config_1|u1|i2c_sclk~1, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Selector0~0 , cmos_config_1|u1|Selector0~0, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|tr_end~0 , cmos_config_1|u1|tr_end~0, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|tr_end , cmos_config_1|u1|tr_end, ov5640_pip, 1
instance = comp, \cmos_config_1|Selector2~0 , cmos_config_1|Selector2~0, ov5640_pip, 1
instance = comp, \cmos_config_1|config_step.01 , cmos_config_1|config_step.01, ov5640_pip, 1
instance = comp, \cmos_config_1|config_step~11 , cmos_config_1|config_step~11, ov5640_pip, 1
instance = comp, \cmos_config_1|config_step.10 , cmos_config_1|config_step.10, ov5640_pip, 1
instance = comp, \cmos_config_1|Add1~6 , cmos_config_1|Add1~6, ov5640_pip, 1
instance = comp, \cmos_config_1|Add1~8 , cmos_config_1|Add1~8, ov5640_pip, 1
instance = comp, \cmos_config_1|reg_index[5] , cmos_config_1|reg_index[5], ov5640_pip, 1
instance = comp, \cmos_config_1|Add1~0 , cmos_config_1|Add1~0, ov5640_pip, 1
instance = comp, \cmos_config_1|reg_index[1] , cmos_config_1|reg_index[1], ov5640_pip, 1
instance = comp, \cmos_config_1|LessThan1~0 , cmos_config_1|LessThan1~0, ov5640_pip, 1
instance = comp, \cmos_config_1|Add1~10 , cmos_config_1|Add1~10, ov5640_pip, 1
instance = comp, \cmos_config_1|reg_index[6] , cmos_config_1|reg_index[6], ov5640_pip, 1
instance = comp, \cmos_config_1|Add1~12 , cmos_config_1|Add1~12, ov5640_pip, 1
instance = comp, \cmos_config_1|reg_index[7] , cmos_config_1|reg_index[7], ov5640_pip, 1
instance = comp, \cmos_config_1|Add1~14 , cmos_config_1|Add1~14, ov5640_pip, 1
instance = comp, \cmos_config_1|reg_index[8] , cmos_config_1|reg_index[8], ov5640_pip, 1
instance = comp, \cmos_config_1|config_step~12 , cmos_config_1|config_step~12, ov5640_pip, 1
instance = comp, \cmos_config_1|reg_index[8]~0 , cmos_config_1|reg_index[8]~0, ov5640_pip, 1
instance = comp, \cmos_config_1|reg_index[0] , cmos_config_1|reg_index[0], ov5640_pip, 1
instance = comp, \cmos_config_1|Add1~2 , cmos_config_1|Add1~2, ov5640_pip, 1
instance = comp, \cmos_config_1|reg_index[2] , cmos_config_1|reg_index[2], ov5640_pip, 1
instance = comp, \cmos_config_1|Add1~4 , cmos_config_1|Add1~4, ov5640_pip, 1
instance = comp, \cmos_config_1|reg_index[3] , cmos_config_1|reg_index[3], ov5640_pip, 1
instance = comp, \cmos_config_1|reg_index[4] , cmos_config_1|reg_index[4], ov5640_pip, 1
instance = comp, \cmos_config_1|Decoder0~0 , cmos_config_1|Decoder0~0, ov5640_pip, 1
instance = comp, \cmos_config_1|config_step~10 , cmos_config_1|config_step~10, ov5640_pip, 1
instance = comp, \cmos_config_1|reg_conf_done_reg~0 , cmos_config_1|reg_conf_done_reg~0, ov5640_pip, 1
instance = comp, \cmos_config_1|reg_conf_done_reg , cmos_config_1|reg_conf_done_reg, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Frame_valid~0 , u1_CMOS_Capture|Frame_valid~0, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Frame_Cont[1]~5 , u1_CMOS_Capture|Frame_Cont[1]~5, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Frame_Cont[1] , u1_CMOS_Capture|Frame_Cont[1], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Frame_Cont[2]~3 , u1_CMOS_Capture|Frame_Cont[2]~3, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Frame_Cont[2] , u1_CMOS_Capture|Frame_Cont[2], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Frame_Cont[0]~6 , u1_CMOS_Capture|Frame_Cont[0]~6, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Frame_Cont[0] , u1_CMOS_Capture|Frame_Cont[0], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Frame_Cont[3]~0 , u1_CMOS_Capture|Frame_Cont[3]~0, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Frame_Cont[3]~1 , u1_CMOS_Capture|Frame_Cont[3]~1, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Frame_Cont[3] , u1_CMOS_Capture|Frame_Cont[3], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Frame_valid~1 , u1_CMOS_Capture|Frame_valid~1, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Frame_valid , u1_CMOS_Capture|Frame_valid, ov5640_pip, 1
instance = comp, \CMOS1_HREF~input , CMOS1_HREF~input, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|byte_state~0 , u1_CMOS_Capture|byte_state~0, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|byte_state , u1_CMOS_Capture|byte_state, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oCLK~0 , u1_CMOS_Capture|CMOS_oCLK~0, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oCLK , u1_CMOS_Capture|CMOS_oCLK, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0, ov5640_pip, 1
instance = comp, \CMOS1_D[0]~input , CMOS1_D[0]~input, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[0]~feeder , u1_CMOS_Capture|CMOS_oDATA[0]~feeder, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[6]~0 , u1_CMOS_Capture|CMOS_oDATA[6]~0, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[0] , u1_CMOS_Capture|CMOS_oDATA[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a[10] , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0, ov5640_pip, 1
instance = comp, \CMOS1_D[1]~input , CMOS1_D[1]~input, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[1]~feeder , u1_CMOS_Capture|CMOS_oDATA[1]~feeder, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[1] , u1_CMOS_Capture|CMOS_oDATA[1], ov5640_pip, 1
instance = comp, \CMOS1_D[2]~input , CMOS1_D[2]~input, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[2]~feeder , u1_CMOS_Capture|CMOS_oDATA[2]~feeder, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[2] , u1_CMOS_Capture|CMOS_oDATA[2], ov5640_pip, 1
instance = comp, \CMOS1_D[3]~input , CMOS1_D[3]~input, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[3]~feeder , u1_CMOS_Capture|CMOS_oDATA[3]~feeder, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[3] , u1_CMOS_Capture|CMOS_oDATA[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, ov5640_pip, 1
instance = comp, \CMOS2_D[0]~input , CMOS2_D[0]~input, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[0]~feeder , u2_CMOS_Capture|CMOS_oDATA[0]~feeder, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[14]~0 , u2_CMOS_Capture|CMOS_oDATA[14]~0, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[0] , u2_CMOS_Capture|CMOS_oDATA[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ram_address_a[10] , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ram_address_a[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0, ov5640_pip, 1
instance = comp, \CMOS2_D[1]~input , CMOS2_D[1]~input, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[1]~feeder , u2_CMOS_Capture|CMOS_oDATA[1]~feeder, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[1] , u2_CMOS_Capture|CMOS_oDATA[1], ov5640_pip, 1
instance = comp, \CMOS2_D[2]~input , CMOS2_D[2]~input, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[2]~feeder , u2_CMOS_Capture|CMOS_oDATA[2]~feeder, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[2] , u2_CMOS_Capture|CMOS_oDATA[2], ov5640_pip, 1
instance = comp, \CMOS2_D[3]~input , CMOS2_D[3]~input, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[3] , u2_CMOS_Capture|CMOS_oDATA[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[0]~0 , u_Sdram_Control_4Port|mDATAIN[0]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|do_initial , u_Sdram_Control_4Port|command1|do_initial, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|oe4~0 , u_Sdram_Control_4Port|command1|oe4~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|oe4~1 , u_Sdram_Control_4Port|command1|oe4~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|oe4 , u_Sdram_Control_4Port|command1|oe4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|OE~feeder , u_Sdram_Control_4Port|command1|OE~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|OE , u_Sdram_Control_4Port|command1|OE, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[1]~1 , u_Sdram_Control_4Port|mDATAIN[1]~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[2]~2 , u_Sdram_Control_4Port|mDATAIN[2]~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[3]~3 , u_Sdram_Control_4Port|mDATAIN[3]~3, ov5640_pip, 1
instance = comp, \CMOS2_D[4]~input , CMOS2_D[4]~input, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[4]~feeder , u2_CMOS_Capture|CMOS_oDATA[4]~feeder, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[4] , u2_CMOS_Capture|CMOS_oDATA[4], ov5640_pip, 1
instance = comp, \CMOS2_D[5]~input , CMOS2_D[5]~input, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[5]~feeder , u2_CMOS_Capture|CMOS_oDATA[5]~feeder, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[5] , u2_CMOS_Capture|CMOS_oDATA[5], ov5640_pip, 1
instance = comp, \CMOS2_D[6]~input , CMOS2_D[6]~input, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[6] , u2_CMOS_Capture|CMOS_oDATA[6], ov5640_pip, 1
instance = comp, \CMOS2_D[7]~input , CMOS2_D[7]~input, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[7] , u2_CMOS_Capture|CMOS_oDATA[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4, ov5640_pip, 1
instance = comp, \CMOS1_D[4]~input , CMOS1_D[4]~input, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[4] , u1_CMOS_Capture|CMOS_oDATA[4], ov5640_pip, 1
instance = comp, \CMOS1_D[5]~input , CMOS1_D[5]~input, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[5]~feeder , u1_CMOS_Capture|CMOS_oDATA[5]~feeder, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[5] , u1_CMOS_Capture|CMOS_oDATA[5], ov5640_pip, 1
instance = comp, \CMOS1_D[6]~input , CMOS1_D[6]~input, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[6] , u1_CMOS_Capture|CMOS_oDATA[6], ov5640_pip, 1
instance = comp, \CMOS1_D[7]~input , CMOS1_D[7]~input, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[7]~feeder , u1_CMOS_Capture|CMOS_oDATA[7]~feeder, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[7] , u1_CMOS_Capture|CMOS_oDATA[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[4]~4 , u_Sdram_Control_4Port|mDATAIN[4]~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[5]~5 , u_Sdram_Control_4Port|mDATAIN[5]~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[6]~6 , u_Sdram_Control_4Port|mDATAIN[6]~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[7]~7 , u_Sdram_Control_4Port|mDATAIN[7]~7, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA~0 , u1_CMOS_Capture|Pre_CMOS_iDATA~0, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA[0] , u1_CMOS_Capture|Pre_CMOS_iDATA[0], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[8]~feeder , u1_CMOS_Capture|CMOS_oDATA[8]~feeder, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[8] , u1_CMOS_Capture|CMOS_oDATA[8], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA~1 , u1_CMOS_Capture|Pre_CMOS_iDATA~1, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA[1] , u1_CMOS_Capture|Pre_CMOS_iDATA[1], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[9]~feeder , u1_CMOS_Capture|CMOS_oDATA[9]~feeder, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[9] , u1_CMOS_Capture|CMOS_oDATA[9], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA~2 , u1_CMOS_Capture|Pre_CMOS_iDATA~2, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA[2] , u1_CMOS_Capture|Pre_CMOS_iDATA[2], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[10]~feeder , u1_CMOS_Capture|CMOS_oDATA[10]~feeder, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[10] , u1_CMOS_Capture|CMOS_oDATA[10], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA~3 , u1_CMOS_Capture|Pre_CMOS_iDATA~3, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA[3] , u1_CMOS_Capture|Pre_CMOS_iDATA[3], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[11]~feeder , u1_CMOS_Capture|CMOS_oDATA[11]~feeder, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[11] , u1_CMOS_Capture|CMOS_oDATA[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA~0 , u2_CMOS_Capture|Pre_CMOS_iDATA~0, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA[0] , u2_CMOS_Capture|Pre_CMOS_iDATA[0], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[8]~feeder , u2_CMOS_Capture|CMOS_oDATA[8]~feeder, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[8] , u2_CMOS_Capture|CMOS_oDATA[8], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA~1 , u2_CMOS_Capture|Pre_CMOS_iDATA~1, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA[1] , u2_CMOS_Capture|Pre_CMOS_iDATA[1], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[9]~feeder , u2_CMOS_Capture|CMOS_oDATA[9]~feeder, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[9] , u2_CMOS_Capture|CMOS_oDATA[9], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA~2 , u2_CMOS_Capture|Pre_CMOS_iDATA~2, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA[2] , u2_CMOS_Capture|Pre_CMOS_iDATA[2], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[10]~feeder , u2_CMOS_Capture|CMOS_oDATA[10]~feeder, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[10] , u2_CMOS_Capture|CMOS_oDATA[10], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA~3 , u2_CMOS_Capture|Pre_CMOS_iDATA~3, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA[3] , u2_CMOS_Capture|Pre_CMOS_iDATA[3], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[11]~feeder , u2_CMOS_Capture|CMOS_oDATA[11]~feeder, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[11] , u2_CMOS_Capture|CMOS_oDATA[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[8]~8 , u_Sdram_Control_4Port|mDATAIN[8]~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[9]~9 , u_Sdram_Control_4Port|mDATAIN[9]~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[10]~10 , u_Sdram_Control_4Port|mDATAIN[10]~10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[11]~11 , u_Sdram_Control_4Port|mDATAIN[11]~11, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA~4 , u2_CMOS_Capture|Pre_CMOS_iDATA~4, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA[4] , u2_CMOS_Capture|Pre_CMOS_iDATA[4], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[12]~feeder , u2_CMOS_Capture|CMOS_oDATA[12]~feeder, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[12] , u2_CMOS_Capture|CMOS_oDATA[12], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA~5 , u2_CMOS_Capture|Pre_CMOS_iDATA~5, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA[5] , u2_CMOS_Capture|Pre_CMOS_iDATA[5], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[13]~feeder , u2_CMOS_Capture|CMOS_oDATA[13]~feeder, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[13] , u2_CMOS_Capture|CMOS_oDATA[13], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA~6 , u2_CMOS_Capture|Pre_CMOS_iDATA~6, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA[6] , u2_CMOS_Capture|Pre_CMOS_iDATA[6], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[14]~feeder , u2_CMOS_Capture|CMOS_oDATA[14]~feeder, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[14] , u2_CMOS_Capture|CMOS_oDATA[14], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA~7 , u2_CMOS_Capture|Pre_CMOS_iDATA~7, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|Pre_CMOS_iDATA[7] , u2_CMOS_Capture|Pre_CMOS_iDATA[7], ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[15]~feeder , u2_CMOS_Capture|CMOS_oDATA[15]~feeder, ov5640_pip, 1
instance = comp, \u2_CMOS_Capture|CMOS_oDATA[15] , u2_CMOS_Capture|CMOS_oDATA[15], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 , u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA~4 , u1_CMOS_Capture|Pre_CMOS_iDATA~4, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA[4] , u1_CMOS_Capture|Pre_CMOS_iDATA[4], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[12]~feeder , u1_CMOS_Capture|CMOS_oDATA[12]~feeder, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[12] , u1_CMOS_Capture|CMOS_oDATA[12], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA~5 , u1_CMOS_Capture|Pre_CMOS_iDATA~5, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA[5] , u1_CMOS_Capture|Pre_CMOS_iDATA[5], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[13]~feeder , u1_CMOS_Capture|CMOS_oDATA[13]~feeder, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[13] , u1_CMOS_Capture|CMOS_oDATA[13], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA~6 , u1_CMOS_Capture|Pre_CMOS_iDATA~6, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA[6] , u1_CMOS_Capture|Pre_CMOS_iDATA[6], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[14]~feeder , u1_CMOS_Capture|CMOS_oDATA[14]~feeder, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[14] , u1_CMOS_Capture|CMOS_oDATA[14], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA~7 , u1_CMOS_Capture|Pre_CMOS_iDATA~7, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|Pre_CMOS_iDATA[7] , u1_CMOS_Capture|Pre_CMOS_iDATA[7], ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[15]~feeder , u1_CMOS_Capture|CMOS_oDATA[15]~feeder, ov5640_pip, 1
instance = comp, \u1_CMOS_Capture|CMOS_oDATA[15] , u1_CMOS_Capture|CMOS_oDATA[15], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 , u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[12]~12 , u_Sdram_Control_4Port|mDATAIN[12]~12, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[13]~13 , u_Sdram_Control_4Port|mDATAIN[13]~13, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[14]~14 , u_Sdram_Control_4Port|mDATAIN[14]~14, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAIN[15]~15 , u_Sdram_Control_4Port|mDATAIN[15]~15, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr7~0 , cmos_config_1|WideOr7~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr0~0 , cmos_config_1|WideOr0~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr0~1 , cmos_config_1|WideOr0~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr7~1 , cmos_config_1|WideOr7~1, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[22]~3 , cmos_config_1|i2c_data[22]~3, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[22]~2 , cmos_config_1|i2c_data[22]~2, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[15] , cmos_config_1|i2c_data[15], ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~15 , cmos_config_1|WideOr13~15, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~14 , cmos_config_1|WideOr13~14, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~16 , cmos_config_1|WideOr13~16, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~0 , cmos_config_1|WideOr13~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~1 , cmos_config_1|WideOr13~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~2 , cmos_config_1|WideOr13~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~9 , cmos_config_1|WideOr13~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~10 , cmos_config_1|WideOr13~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~11 , cmos_config_1|WideOr13~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~12 , cmos_config_1|WideOr13~12, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~7 , cmos_config_1|WideOr13~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~3 , cmos_config_1|WideOr13~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~4 , cmos_config_1|WideOr13~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~5 , cmos_config_1|WideOr13~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~6 , cmos_config_1|WideOr13~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~8 , cmos_config_1|WideOr13~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~13 , cmos_config_1|WideOr13~13, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr13~17 , cmos_config_1|WideOr13~17, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[8] , cmos_config_1|i2c_data[8], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~0 , cmos_config_1|u1|Mux0~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~7 , cmos_config_1|WideOr12~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~5 , cmos_config_1|WideOr12~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~4 , cmos_config_1|WideOr12~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~6 , cmos_config_1|WideOr12~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~8 , cmos_config_1|WideOr12~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~18 , cmos_config_1|WideOr12~18, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~23 , cmos_config_1|WideOr12~23, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~24 , cmos_config_1|WideOr12~24, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~17 , cmos_config_1|WideOr12~17, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~19 , cmos_config_1|WideOr12~19, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~13 , cmos_config_1|WideOr12~13, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~12 , cmos_config_1|WideOr12~12, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~14 , cmos_config_1|WideOr12~14, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~15 , cmos_config_1|WideOr12~15, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~22 , cmos_config_1|WideOr12~22, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~9 , cmos_config_1|WideOr12~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~10 , cmos_config_1|WideOr12~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~0 , cmos_config_1|WideOr14~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~11 , cmos_config_1|WideOr12~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~21 , cmos_config_1|WideOr12~21, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~16 , cmos_config_1|WideOr12~16, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr12~20 , cmos_config_1|WideOr12~20, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[9] , cmos_config_1|i2c_data[9], ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~23 , cmos_config_1|WideOr11~23, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~21 , cmos_config_1|WideOr11~21, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~20 , cmos_config_1|WideOr11~20, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~22 , cmos_config_1|WideOr11~22, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~19 , cmos_config_1|WideOr11~19, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~24 , cmos_config_1|WideOr11~24, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~4 , cmos_config_1|WideOr11~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~2 , cmos_config_1|WideOr11~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~1 , cmos_config_1|WideOr11~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~3 , cmos_config_1|WideOr11~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~0 , cmos_config_1|WideOr11~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~5 , cmos_config_1|WideOr11~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~10 , cmos_config_1|WideOr11~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~6 , cmos_config_1|WideOr11~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~7 , cmos_config_1|WideOr11~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~8 , cmos_config_1|WideOr11~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~9 , cmos_config_1|WideOr11~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~11 , cmos_config_1|WideOr11~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~12 , cmos_config_1|WideOr11~12, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~16 , cmos_config_1|WideOr11~16, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~13 , cmos_config_1|WideOr11~13, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~14 , cmos_config_1|WideOr11~14, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~15 , cmos_config_1|WideOr11~15, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~17 , cmos_config_1|WideOr11~17, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~18 , cmos_config_1|WideOr11~18, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr11~25 , cmos_config_1|WideOr11~25, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[10] , cmos_config_1|i2c_data[10], ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~0 , cmos_config_1|WideOr18~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr5~0 , cmos_config_1|WideOr5~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr5~1 , cmos_config_1|WideOr5~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr5~2 , cmos_config_1|WideOr5~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr5~8 , cmos_config_1|WideOr5~8, ov5640_pip, 1
instance = comp, \cmos_config_1|Decoder0~2 , cmos_config_1|Decoder0~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr5~9 , cmos_config_1|WideOr5~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr5~5 , cmos_config_1|WideOr5~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr5~11 , cmos_config_1|WideOr5~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr5~12 , cmos_config_1|WideOr5~12, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr5~6 , cmos_config_1|WideOr5~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr5~3 , cmos_config_1|WideOr5~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr5~13 , cmos_config_1|WideOr5~13, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr5~14 , cmos_config_1|WideOr5~14, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr5~4 , cmos_config_1|WideOr5~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr5~7 , cmos_config_1|WideOr5~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr5~10 , cmos_config_1|WideOr5~10, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[17] , cmos_config_1|i2c_data[17], ov5640_pip, 1
instance = comp, \cmos_config_1|Decoder0~1 , cmos_config_1|Decoder0~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr6~7 , cmos_config_1|WideOr6~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr6~8 , cmos_config_1|WideOr6~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr6~9 , cmos_config_1|WideOr6~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr6~10 , cmos_config_1|WideOr6~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr6~11 , cmos_config_1|WideOr6~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr6~0 , cmos_config_1|WideOr6~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr6~1 , cmos_config_1|WideOr6~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr6~3 , cmos_config_1|WideOr6~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr6~4 , cmos_config_1|WideOr6~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr6~2 , cmos_config_1|WideOr6~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr6~5 , cmos_config_1|WideOr6~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr6~6 , cmos_config_1|WideOr6~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr6~12 , cmos_config_1|WideOr6~12, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[16] , cmos_config_1|i2c_data[16], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~1 , cmos_config_1|u1|Mux0~1, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~2 , cmos_config_1|u1|Mux0~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~1 , cmos_config_1|WideOr9~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~0 , cmos_config_1|WideOr9~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~2 , cmos_config_1|WideOr9~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~3 , cmos_config_1|WideOr9~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~13 , cmos_config_1|WideOr9~13, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr0~2 , cmos_config_1|WideOr0~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~11 , cmos_config_1|WideOr9~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~12 , cmos_config_1|WideOr9~12, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~14 , cmos_config_1|WideOr9~14, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~7 , cmos_config_1|WideOr9~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~8 , cmos_config_1|WideOr9~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~9 , cmos_config_1|WideOr9~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~4 , cmos_config_1|WideOr9~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~5 , cmos_config_1|WideOr9~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~6 , cmos_config_1|WideOr9~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~10 , cmos_config_1|WideOr9~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr9~15 , cmos_config_1|WideOr9~15, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[12] , cmos_config_1|i2c_data[12], ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr3~5 , cmos_config_1|WideOr3~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr3~4 , cmos_config_1|WideOr3~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr3~6 , cmos_config_1|WideOr3~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr3~8 , cmos_config_1|WideOr3~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr3~9 , cmos_config_1|WideOr3~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr3~2 , cmos_config_1|WideOr3~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr3~1 , cmos_config_1|WideOr3~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr3~0 , cmos_config_1|WideOr3~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr3~3 , cmos_config_1|WideOr3~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr3~7 , cmos_config_1|WideOr3~7, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[19] , cmos_config_1|i2c_data[19], ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~13 , cmos_config_1|WideOr4~13, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~12 , cmos_config_1|WideOr4~12, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~14 , cmos_config_1|WideOr4~14, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~0 , cmos_config_1|WideOr4~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~1 , cmos_config_1|WideOr4~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~5 , cmos_config_1|WideOr4~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~2 , cmos_config_1|WideOr4~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~3 , cmos_config_1|WideOr4~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~4 , cmos_config_1|WideOr4~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~6 , cmos_config_1|WideOr4~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~7 , cmos_config_1|WideOr4~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~8 , cmos_config_1|WideOr4~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~9 , cmos_config_1|WideOr4~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~10 , cmos_config_1|WideOr4~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~11 , cmos_config_1|WideOr4~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr4~15 , cmos_config_1|WideOr4~15, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[18] , cmos_config_1|i2c_data[18], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~3 , cmos_config_1|u1|Mux0~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~21 , cmos_config_1|WideOr10~21, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~19 , cmos_config_1|WideOr10~19, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~18 , cmos_config_1|WideOr10~18, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~20 , cmos_config_1|WideOr10~20, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~22 , cmos_config_1|WideOr10~22, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~3 , cmos_config_1|WideOr10~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~1 , cmos_config_1|WideOr10~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~0 , cmos_config_1|WideOr10~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~2 , cmos_config_1|WideOr10~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~4 , cmos_config_1|WideOr10~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~15 , cmos_config_1|WideOr10~15, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~11 , cmos_config_1|WideOr10~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~13 , cmos_config_1|WideOr10~13, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~12 , cmos_config_1|WideOr10~12, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~14 , cmos_config_1|WideOr10~14, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~16 , cmos_config_1|WideOr10~16, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~5 , cmos_config_1|WideOr10~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~9 , cmos_config_1|WideOr10~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~6 , cmos_config_1|WideOr10~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~7 , cmos_config_1|WideOr10~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~8 , cmos_config_1|WideOr10~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~10 , cmos_config_1|WideOr10~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~17 , cmos_config_1|WideOr10~17, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr10~23 , cmos_config_1|WideOr10~23, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[11] , cmos_config_1|i2c_data[11], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~4 , cmos_config_1|u1|Mux0~4, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~5 , cmos_config_1|u1|Mux0~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~16 , cmos_config_1|WideOr14~16, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~20 , cmos_config_1|WideOr14~20, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~21 , cmos_config_1|WideOr14~21, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~15 , cmos_config_1|WideOr14~15, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~17 , cmos_config_1|WideOr14~17, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~12 , cmos_config_1|WideOr14~12, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~8 , cmos_config_1|WideOr14~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~9 , cmos_config_1|WideOr14~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~10 , cmos_config_1|WideOr14~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~11 , cmos_config_1|WideOr14~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~13 , cmos_config_1|WideOr14~13, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~6 , cmos_config_1|WideOr14~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~2 , cmos_config_1|WideOr14~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~3 , cmos_config_1|WideOr14~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~4 , cmos_config_1|WideOr14~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~5 , cmos_config_1|WideOr14~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~7 , cmos_config_1|WideOr14~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~14 , cmos_config_1|WideOr14~14, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~1 , cmos_config_1|WideOr14~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~18 , cmos_config_1|WideOr14~18, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[7] , cmos_config_1|i2c_data[7], ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr8~6 , cmos_config_1|WideOr8~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr8~7 , cmos_config_1|WideOr8~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr8~8 , cmos_config_1|WideOr8~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr8~9 , cmos_config_1|WideOr8~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr8~10 , cmos_config_1|WideOr8~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr8~11 , cmos_config_1|WideOr8~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr8~0 , cmos_config_1|WideOr8~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr8~1 , cmos_config_1|WideOr8~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr8~2 , cmos_config_1|WideOr8~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr8~3 , cmos_config_1|WideOr8~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr14~19 , cmos_config_1|WideOr14~19, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr8~4 , cmos_config_1|WideOr8~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr8~5 , cmos_config_1|WideOr8~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr8~12 , cmos_config_1|WideOr8~12, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[13] , cmos_config_1|i2c_data[13], ov5640_pip, 1
instance = comp, \cmos_config_1|Decoder0~3 , cmos_config_1|Decoder0~3, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[14] , cmos_config_1|i2c_data[14], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~6 , cmos_config_1|u1|Mux0~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~19 , cmos_config_1|WideOr15~19, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~20 , cmos_config_1|WideOr15~20, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~0 , cmos_config_1|WideOr15~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~4 , cmos_config_1|WideOr15~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~2 , cmos_config_1|WideOr15~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~1 , cmos_config_1|WideOr15~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~3 , cmos_config_1|WideOr15~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~5 , cmos_config_1|WideOr15~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~16 , cmos_config_1|WideOr15~16, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~12 , cmos_config_1|WideOr15~12, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~13 , cmos_config_1|WideOr15~13, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~14 , cmos_config_1|WideOr15~14, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~15 , cmos_config_1|WideOr15~15, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~17 , cmos_config_1|WideOr15~17, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~10 , cmos_config_1|WideOr15~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~6 , cmos_config_1|WideOr15~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~8 , cmos_config_1|WideOr15~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~7 , cmos_config_1|WideOr15~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~9 , cmos_config_1|WideOr15~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~11 , cmos_config_1|WideOr15~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~18 , cmos_config_1|WideOr15~18, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr15~21 , cmos_config_1|WideOr15~21, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[6] , cmos_config_1|i2c_data[6], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~7 , cmos_config_1|u1|Mux0~7, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~8 , cmos_config_1|u1|Mux0~8, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~20 , cmos_config_1|u1|Mux0~20, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr0~3 , cmos_config_1|WideOr0~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr0~4 , cmos_config_1|WideOr0~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr0~5 , cmos_config_1|WideOr0~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr1~2 , cmos_config_1|WideOr1~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr1~3 , cmos_config_1|WideOr1~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr1~4 , cmos_config_1|WideOr1~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr1~5 , cmos_config_1|WideOr1~5, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[21] , cmos_config_1|i2c_data[21], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~15 , cmos_config_1|u1|Mux0~15, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr0~6 , cmos_config_1|WideOr0~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr0~7 , cmos_config_1|WideOr0~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr0~8 , cmos_config_1|WideOr0~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr0~9 , cmos_config_1|WideOr0~9, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[22] , cmos_config_1|i2c_data[22], ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr2~0 , cmos_config_1|WideOr2~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr2~1 , cmos_config_1|WideOr2~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr2~2 , cmos_config_1|WideOr2~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr2~3 , cmos_config_1|WideOr2~3, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[20] , cmos_config_1|i2c_data[20], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~16 , cmos_config_1|u1|Mux0~16, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~17 , cmos_config_1|u1|Mux0~17, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~21 , cmos_config_1|u1|Mux0~21, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~4 , cmos_config_1|WideOr21~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~0 , cmos_config_1|WideOr21~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~1 , cmos_config_1|WideOr21~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~2 , cmos_config_1|WideOr21~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~3 , cmos_config_1|WideOr21~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~5 , cmos_config_1|WideOr21~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~13 , cmos_config_1|WideOr21~13, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~9 , cmos_config_1|WideOr21~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~11 , cmos_config_1|WideOr21~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~10 , cmos_config_1|WideOr21~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~12 , cmos_config_1|WideOr21~12, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~14 , cmos_config_1|WideOr21~14, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~6 , cmos_config_1|WideOr21~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~7 , cmos_config_1|WideOr21~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~23 , cmos_config_1|WideOr21~23, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~24 , cmos_config_1|WideOr21~24, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~8 , cmos_config_1|WideOr21~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~15 , cmos_config_1|WideOr21~15, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~20 , cmos_config_1|WideOr21~20, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~18 , cmos_config_1|WideOr21~18, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~17 , cmos_config_1|WideOr21~17, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~19 , cmos_config_1|WideOr21~19, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~16 , cmos_config_1|WideOr21~16, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~21 , cmos_config_1|WideOr21~21, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr21~22 , cmos_config_1|WideOr21~22, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[0] , cmos_config_1|i2c_data[0], ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~19 , cmos_config_1|WideOr20~19, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~21 , cmos_config_1|WideOr20~21, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~20 , cmos_config_1|WideOr20~20, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~22 , cmos_config_1|WideOr20~22, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~23 , cmos_config_1|WideOr20~23, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~24 , cmos_config_1|WideOr20~24, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~0 , cmos_config_1|WideOr20~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~4 , cmos_config_1|WideOr20~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~1 , cmos_config_1|WideOr20~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~2 , cmos_config_1|WideOr20~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~3 , cmos_config_1|WideOr20~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~5 , cmos_config_1|WideOr20~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~6 , cmos_config_1|WideOr20~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~8 , cmos_config_1|WideOr20~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~7 , cmos_config_1|WideOr20~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~9 , cmos_config_1|WideOr20~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~10 , cmos_config_1|WideOr20~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~11 , cmos_config_1|WideOr20~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~12 , cmos_config_1|WideOr20~12, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~16 , cmos_config_1|WideOr20~16, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~13 , cmos_config_1|WideOr20~13, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~14 , cmos_config_1|WideOr20~14, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~15 , cmos_config_1|WideOr20~15, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~17 , cmos_config_1|WideOr20~17, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~18 , cmos_config_1|WideOr20~18, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr20~25 , cmos_config_1|WideOr20~25, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[1] , cmos_config_1|i2c_data[1], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~9 , cmos_config_1|u1|Mux0~9, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~10 , cmos_config_1|u1|Mux0~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~1 , cmos_config_1|WideOr18~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~2 , cmos_config_1|WideOr18~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~3 , cmos_config_1|WideOr18~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~4 , cmos_config_1|WideOr18~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~5 , cmos_config_1|WideOr18~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~20 , cmos_config_1|WideOr18~20, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~23 , cmos_config_1|WideOr18~23, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~24 , cmos_config_1|WideOr18~24, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~19 , cmos_config_1|WideOr18~19, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~21 , cmos_config_1|WideOr18~21, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~10 , cmos_config_1|WideOr18~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~6 , cmos_config_1|WideOr18~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~7 , cmos_config_1|WideOr18~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~8 , cmos_config_1|WideOr18~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~9 , cmos_config_1|WideOr18~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~11 , cmos_config_1|WideOr18~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~12 , cmos_config_1|WideOr18~12, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~16 , cmos_config_1|WideOr18~16, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~14 , cmos_config_1|WideOr18~14, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~13 , cmos_config_1|WideOr18~13, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~15 , cmos_config_1|WideOr18~15, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~17 , cmos_config_1|WideOr18~17, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~18 , cmos_config_1|WideOr18~18, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr18~22 , cmos_config_1|WideOr18~22, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[3] , cmos_config_1|i2c_data[3], ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~0 , cmos_config_1|WideOr19~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~4 , cmos_config_1|WideOr19~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~2 , cmos_config_1|WideOr19~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~1 , cmos_config_1|WideOr19~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~3 , cmos_config_1|WideOr19~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~5 , cmos_config_1|WideOr19~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~18 , cmos_config_1|WideOr19~18, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~22 , cmos_config_1|WideOr19~22, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~19 , cmos_config_1|WideOr19~19, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~20 , cmos_config_1|WideOr19~20, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~21 , cmos_config_1|WideOr19~21, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~23 , cmos_config_1|WideOr19~23, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~15 , cmos_config_1|WideOr19~15, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~11 , cmos_config_1|WideOr19~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~12 , cmos_config_1|WideOr19~12, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~13 , cmos_config_1|WideOr19~13, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~14 , cmos_config_1|WideOr19~14, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~16 , cmos_config_1|WideOr19~16, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~6 , cmos_config_1|WideOr19~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~7 , cmos_config_1|WideOr19~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~8 , cmos_config_1|WideOr19~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~9 , cmos_config_1|WideOr19~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~10 , cmos_config_1|WideOr19~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~17 , cmos_config_1|WideOr19~17, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr19~24 , cmos_config_1|WideOr19~24, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[2] , cmos_config_1|i2c_data[2], ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~0 , cmos_config_1|WideOr17~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~1 , cmos_config_1|WideOr17~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~3 , cmos_config_1|WideOr17~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~2 , cmos_config_1|WideOr17~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~4 , cmos_config_1|WideOr17~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~15 , cmos_config_1|WideOr17~15, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~12 , cmos_config_1|WideOr17~12, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~13 , cmos_config_1|WideOr17~13, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~14 , cmos_config_1|WideOr17~14, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~11 , cmos_config_1|WideOr17~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~16 , cmos_config_1|WideOr17~16, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~9 , cmos_config_1|WideOr17~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~5 , cmos_config_1|WideOr17~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~6 , cmos_config_1|WideOr17~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~7 , cmos_config_1|WideOr17~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~8 , cmos_config_1|WideOr17~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~10 , cmos_config_1|WideOr17~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~17 , cmos_config_1|WideOr17~17, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~18 , cmos_config_1|WideOr17~18, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~19 , cmos_config_1|WideOr17~19, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr17~20 , cmos_config_1|WideOr17~20, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[4] , cmos_config_1|i2c_data[4], ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~3 , cmos_config_1|WideOr16~3, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~0 , cmos_config_1|WideOr16~0, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~1 , cmos_config_1|WideOr16~1, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~2 , cmos_config_1|WideOr16~2, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~4 , cmos_config_1|WideOr16~4, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~17 , cmos_config_1|WideOr16~17, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~21 , cmos_config_1|WideOr16~21, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~18 , cmos_config_1|WideOr16~18, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~19 , cmos_config_1|WideOr16~19, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~20 , cmos_config_1|WideOr16~20, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~22 , cmos_config_1|WideOr16~22, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~5 , cmos_config_1|WideOr16~5, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~9 , cmos_config_1|WideOr16~9, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~7 , cmos_config_1|WideOr16~7, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~6 , cmos_config_1|WideOr16~6, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~8 , cmos_config_1|WideOr16~8, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~10 , cmos_config_1|WideOr16~10, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~14 , cmos_config_1|WideOr16~14, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~11 , cmos_config_1|WideOr16~11, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~12 , cmos_config_1|WideOr16~12, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~13 , cmos_config_1|WideOr16~13, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~15 , cmos_config_1|WideOr16~15, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~16 , cmos_config_1|WideOr16~16, ov5640_pip, 1
instance = comp, \cmos_config_1|WideOr16~23 , cmos_config_1|WideOr16~23, ov5640_pip, 1
instance = comp, \cmos_config_1|i2c_data[5] , cmos_config_1|i2c_data[5], ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~11 , cmos_config_1|u1|Mux0~11, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~12 , cmos_config_1|u1|Mux0~12, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~13 , cmos_config_1|u1|Mux0~13, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~14 , cmos_config_1|u1|Mux0~14, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~18 , cmos_config_1|u1|Mux0~18, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|Mux0~19 , cmos_config_1|u1|Mux0~19, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|reg_sdat , cmos_config_1|u1|reg_sdat, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr0~0 , cmos_config_2|WideOr0~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr0~1 , cmos_config_2|WideOr0~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr7~0 , cmos_config_2|WideOr7~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr7~1 , cmos_config_2|WideOr7~1, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[22]~0 , cmos_config_2|i2c_data[22]~0, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[22]~1 , cmos_config_2|i2c_data[22]~1, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[15] , cmos_config_2|i2c_data[15], ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~14 , cmos_config_2|WideOr13~14, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~13 , cmos_config_2|WideOr13~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~15 , cmos_config_2|WideOr13~15, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~3 , cmos_config_2|WideOr13~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~4 , cmos_config_2|WideOr13~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~5 , cmos_config_2|WideOr13~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~6 , cmos_config_2|WideOr13~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~7 , cmos_config_2|WideOr13~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~8 , cmos_config_2|WideOr13~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~9 , cmos_config_2|WideOr13~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~10 , cmos_config_2|WideOr13~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~11 , cmos_config_2|WideOr13~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~12 , cmos_config_2|WideOr13~12, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~1 , cmos_config_2|WideOr13~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~0 , cmos_config_2|WideOr13~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~2 , cmos_config_2|WideOr13~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr13~16 , cmos_config_2|WideOr13~16, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[8] , cmos_config_2|i2c_data[8], ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~0 , cmos_config_2|u1|Mux0~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~19 , cmos_config_2|WideOr15~19, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~20 , cmos_config_2|WideOr15~20, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~12 , cmos_config_2|WideOr15~12, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~16 , cmos_config_2|WideOr15~16, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~14 , cmos_config_2|WideOr15~14, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~13 , cmos_config_2|WideOr15~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~15 , cmos_config_2|WideOr15~15, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~17 , cmos_config_2|WideOr15~17, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~10 , cmos_config_2|WideOr15~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~7 , cmos_config_2|WideOr15~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~8 , cmos_config_2|WideOr15~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~9 , cmos_config_2|WideOr15~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~6 , cmos_config_2|WideOr15~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~11 , cmos_config_2|WideOr15~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~18 , cmos_config_2|WideOr15~18, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~4 , cmos_config_2|WideOr15~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~0 , cmos_config_2|WideOr15~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~1 , cmos_config_2|WideOr15~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~2 , cmos_config_2|WideOr15~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~3 , cmos_config_2|WideOr15~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~5 , cmos_config_2|WideOr15~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr15~21 , cmos_config_2|WideOr15~21, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[6] , cmos_config_2|i2c_data[6], ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~0 , cmos_config_2|WideOr14~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~1 , cmos_config_2|WideOr14~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~6 , cmos_config_2|WideOr14~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~2 , cmos_config_2|WideOr14~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~4 , cmos_config_2|WideOr14~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~3 , cmos_config_2|WideOr14~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~5 , cmos_config_2|WideOr14~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~7 , cmos_config_2|WideOr14~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~8 , cmos_config_2|WideOr14~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~12 , cmos_config_2|WideOr14~12, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~10 , cmos_config_2|WideOr14~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~9 , cmos_config_2|WideOr14~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~11 , cmos_config_2|WideOr14~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~13 , cmos_config_2|WideOr14~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~14 , cmos_config_2|WideOr14~14, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~15 , cmos_config_2|WideOr14~15, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~16 , cmos_config_2|WideOr14~16, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~20 , cmos_config_2|WideOr14~20, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~21 , cmos_config_2|WideOr14~21, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~17 , cmos_config_2|WideOr14~17, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~18 , cmos_config_2|WideOr14~18, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[7] , cmos_config_2|i2c_data[7], ov5640_pip, 1
instance = comp, \cmos_config_2|Decoder0~2 , cmos_config_2|Decoder0~2, ov5640_pip, 1
instance = comp, \cmos_config_2|Decoder0~3 , cmos_config_2|Decoder0~3, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[14] , cmos_config_2|i2c_data[14], ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr8~0 , cmos_config_2|WideOr8~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr8~1 , cmos_config_2|WideOr8~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr8~2 , cmos_config_2|WideOr8~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr14~19 , cmos_config_2|WideOr14~19, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr8~3 , cmos_config_2|WideOr8~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr8~4 , cmos_config_2|WideOr8~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr8~9 , cmos_config_2|WideOr8~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr8~5 , cmos_config_2|WideOr8~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr8~6 , cmos_config_2|WideOr8~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr8~7 , cmos_config_2|WideOr8~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr8~8 , cmos_config_2|WideOr8~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr8~10 , cmos_config_2|WideOr8~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr8~11 , cmos_config_2|WideOr8~11, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[13] , cmos_config_2|i2c_data[13], ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~6 , cmos_config_2|u1|Mux0~6, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~7 , cmos_config_2|u1|Mux0~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~17 , cmos_config_2|WideOr12~17, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~18 , cmos_config_2|WideOr12~18, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~23 , cmos_config_2|WideOr12~23, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~24 , cmos_config_2|WideOr12~24, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~19 , cmos_config_2|WideOr12~19, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~7 , cmos_config_2|WideOr12~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~4 , cmos_config_2|WideOr12~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~5 , cmos_config_2|WideOr12~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~6 , cmos_config_2|WideOr12~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~8 , cmos_config_2|WideOr12~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~15 , cmos_config_2|WideOr12~15, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~12 , cmos_config_2|WideOr12~12, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~13 , cmos_config_2|WideOr12~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~14 , cmos_config_2|WideOr12~14, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~22 , cmos_config_2|WideOr12~22, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~10 , cmos_config_2|WideOr12~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~11 , cmos_config_2|WideOr12~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~9 , cmos_config_2|WideOr12~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~21 , cmos_config_2|WideOr12~21, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~16 , cmos_config_2|WideOr12~16, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr12~20 , cmos_config_2|WideOr12~20, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[9] , cmos_config_2|i2c_data[9], ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr6~9 , cmos_config_2|WideOr6~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr6~10 , cmos_config_2|WideOr6~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr6~11 , cmos_config_2|WideOr6~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr6~7 , cmos_config_2|WideOr6~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr6~8 , cmos_config_2|WideOr6~8, ov5640_pip, 1
instance = comp, \cmos_config_2|Decoder0~1 , cmos_config_2|Decoder0~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr6~3 , cmos_config_2|WideOr6~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr6~2 , cmos_config_2|WideOr6~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr6~4 , cmos_config_2|WideOr6~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr6~5 , cmos_config_2|WideOr6~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr6~0 , cmos_config_2|WideOr6~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr6~1 , cmos_config_2|WideOr6~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr6~6 , cmos_config_2|WideOr6~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr6~12 , cmos_config_2|WideOr6~12, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[16] , cmos_config_2|i2c_data[16], ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr5~10 , cmos_config_2|WideOr5~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr5~11 , cmos_config_2|WideOr5~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr5~3 , cmos_config_2|WideOr5~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr5~13 , cmos_config_2|WideOr5~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr5~14 , cmos_config_2|WideOr5~14, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr5~4 , cmos_config_2|WideOr5~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr5~7 , cmos_config_2|WideOr5~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr5~5 , cmos_config_2|WideOr5~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr5~6 , cmos_config_2|WideOr5~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr5~8 , cmos_config_2|WideOr5~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr5~9 , cmos_config_2|WideOr5~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr5~1 , cmos_config_2|WideOr5~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~0 , cmos_config_2|WideOr18~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr5~0 , cmos_config_2|WideOr5~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr5~2 , cmos_config_2|WideOr5~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr5~12 , cmos_config_2|WideOr5~12, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[17] , cmos_config_2|i2c_data[17], ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~1 , cmos_config_2|u1|Mux0~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~4 , cmos_config_2|WideOr11~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~0 , cmos_config_2|WideOr11~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~1 , cmos_config_2|WideOr11~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~2 , cmos_config_2|WideOr11~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~3 , cmos_config_2|WideOr11~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~5 , cmos_config_2|WideOr11~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~20 , cmos_config_2|WideOr11~20, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~21 , cmos_config_2|WideOr11~21, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~22 , cmos_config_2|WideOr11~22, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~19 , cmos_config_2|WideOr11~19, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~23 , cmos_config_2|WideOr11~23, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~24 , cmos_config_2|WideOr11~24, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~16 , cmos_config_2|WideOr11~16, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~14 , cmos_config_2|WideOr11~14, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~13 , cmos_config_2|WideOr11~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~15 , cmos_config_2|WideOr11~15, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~12 , cmos_config_2|WideOr11~12, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~17 , cmos_config_2|WideOr11~17, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~6 , cmos_config_2|WideOr11~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~7 , cmos_config_2|WideOr11~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~8 , cmos_config_2|WideOr11~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~9 , cmos_config_2|WideOr11~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~10 , cmos_config_2|WideOr11~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~11 , cmos_config_2|WideOr11~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~18 , cmos_config_2|WideOr11~18, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr11~25 , cmos_config_2|WideOr11~25, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[10] , cmos_config_2|i2c_data[10], ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~2 , cmos_config_2|u1|Mux0~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~3 , cmos_config_2|WideOr10~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~1 , cmos_config_2|WideOr10~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~0 , cmos_config_2|WideOr10~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~2 , cmos_config_2|WideOr10~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~4 , cmos_config_2|WideOr10~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~21 , cmos_config_2|WideOr10~21, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~19 , cmos_config_2|WideOr10~19, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~18 , cmos_config_2|WideOr10~18, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~20 , cmos_config_2|WideOr10~20, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~22 , cmos_config_2|WideOr10~22, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~9 , cmos_config_2|WideOr10~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~5 , cmos_config_2|WideOr10~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~6 , cmos_config_2|WideOr10~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~7 , cmos_config_2|WideOr10~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~8 , cmos_config_2|WideOr10~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~10 , cmos_config_2|WideOr10~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~15 , cmos_config_2|WideOr10~15, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~12 , cmos_config_2|WideOr10~12, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~13 , cmos_config_2|WideOr10~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~14 , cmos_config_2|WideOr10~14, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~11 , cmos_config_2|WideOr10~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~16 , cmos_config_2|WideOr10~16, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~17 , cmos_config_2|WideOr10~17, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr10~23 , cmos_config_2|WideOr10~23, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[11] , cmos_config_2|i2c_data[11], ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~4 , cmos_config_2|WideOr9~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~5 , cmos_config_2|WideOr9~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr0~2 , cmos_config_2|WideOr0~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~6 , cmos_config_2|WideOr9~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~8 , cmos_config_2|WideOr9~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~7 , cmos_config_2|WideOr9~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~9 , cmos_config_2|WideOr9~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~10 , cmos_config_2|WideOr9~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~0 , cmos_config_2|WideOr9~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~1 , cmos_config_2|WideOr9~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~2 , cmos_config_2|WideOr9~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~3 , cmos_config_2|WideOr9~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~11 , cmos_config_2|WideOr9~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~12 , cmos_config_2|WideOr9~12, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~13 , cmos_config_2|WideOr9~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~14 , cmos_config_2|WideOr9~14, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr9~15 , cmos_config_2|WideOr9~15, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[12] , cmos_config_2|i2c_data[12], ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~0 , cmos_config_2|WideOr4~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~1 , cmos_config_2|WideOr4~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~13 , cmos_config_2|WideOr4~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~12 , cmos_config_2|WideOr4~12, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~14 , cmos_config_2|WideOr4~14, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~5 , cmos_config_2|WideOr4~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~3 , cmos_config_2|WideOr4~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~2 , cmos_config_2|WideOr4~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~4 , cmos_config_2|WideOr4~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~6 , cmos_config_2|WideOr4~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~8 , cmos_config_2|WideOr4~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~7 , cmos_config_2|WideOr4~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~9 , cmos_config_2|WideOr4~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~10 , cmos_config_2|WideOr4~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~11 , cmos_config_2|WideOr4~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr4~15 , cmos_config_2|WideOr4~15, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[18] , cmos_config_2|i2c_data[18], ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr3~2 , cmos_config_2|WideOr3~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr3~0 , cmos_config_2|WideOr3~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr3~1 , cmos_config_2|WideOr3~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr3~3 , cmos_config_2|WideOr3~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr3~7 , cmos_config_2|WideOr3~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr3~4 , cmos_config_2|WideOr3~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr3~5 , cmos_config_2|WideOr3~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr3~6 , cmos_config_2|WideOr3~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr3~8 , cmos_config_2|WideOr3~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr3~9 , cmos_config_2|WideOr3~9, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[19] , cmos_config_2|i2c_data[19], ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~3 , cmos_config_2|u1|Mux0~3, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~4 , cmos_config_2|u1|Mux0~4, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~5 , cmos_config_2|u1|Mux0~5, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~8 , cmos_config_2|u1|Mux0~8, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~15 , cmos_config_2|u1|Mux0~15, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr1~3 , cmos_config_2|WideOr1~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr1~4 , cmos_config_2|WideOr1~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr0~3 , cmos_config_2|WideOr0~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr0~4 , cmos_config_2|WideOr0~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr0~5 , cmos_config_2|WideOr0~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr1~2 , cmos_config_2|WideOr1~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr1~5 , cmos_config_2|WideOr1~5, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[21] , cmos_config_2|i2c_data[21], ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr0~6 , cmos_config_2|WideOr0~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr0~7 , cmos_config_2|WideOr0~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr0~8 , cmos_config_2|WideOr0~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr0~9 , cmos_config_2|WideOr0~9, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[22] , cmos_config_2|i2c_data[22], ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr2~0 , cmos_config_2|WideOr2~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr2~1 , cmos_config_2|WideOr2~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr2~2 , cmos_config_2|WideOr2~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr2~3 , cmos_config_2|WideOr2~3, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[20] , cmos_config_2|i2c_data[20], ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~16 , cmos_config_2|u1|Mux0~16, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~17 , cmos_config_2|u1|Mux0~17, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~18 , cmos_config_2|u1|Mux0~18, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~10 , cmos_config_2|u1|Mux0~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~20 , cmos_config_2|WideOr18~20, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~23 , cmos_config_2|WideOr18~23, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~24 , cmos_config_2|WideOr18~24, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~19 , cmos_config_2|WideOr18~19, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~21 , cmos_config_2|WideOr18~21, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~1 , cmos_config_2|WideOr18~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~2 , cmos_config_2|WideOr18~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~3 , cmos_config_2|WideOr18~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~4 , cmos_config_2|WideOr18~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~5 , cmos_config_2|WideOr18~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~16 , cmos_config_2|WideOr18~16, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~14 , cmos_config_2|WideOr18~14, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~13 , cmos_config_2|WideOr18~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~15 , cmos_config_2|WideOr18~15, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~12 , cmos_config_2|WideOr18~12, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~17 , cmos_config_2|WideOr18~17, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~6 , cmos_config_2|WideOr18~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~10 , cmos_config_2|WideOr18~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~8 , cmos_config_2|WideOr18~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~7 , cmos_config_2|WideOr18~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~9 , cmos_config_2|WideOr18~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~11 , cmos_config_2|WideOr18~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~18 , cmos_config_2|WideOr18~18, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr18~22 , cmos_config_2|WideOr18~22, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[3] , cmos_config_2|i2c_data[3], ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~5 , cmos_config_2|WideOr16~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~9 , cmos_config_2|WideOr16~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~7 , cmos_config_2|WideOr16~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~6 , cmos_config_2|WideOr16~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~8 , cmos_config_2|WideOr16~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~10 , cmos_config_2|WideOr16~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~14 , cmos_config_2|WideOr16~14, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~11 , cmos_config_2|WideOr16~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~12 , cmos_config_2|WideOr16~12, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~13 , cmos_config_2|WideOr16~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~15 , cmos_config_2|WideOr16~15, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~16 , cmos_config_2|WideOr16~16, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~3 , cmos_config_2|WideOr16~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~0 , cmos_config_2|WideOr16~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~1 , cmos_config_2|WideOr16~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~2 , cmos_config_2|WideOr16~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~4 , cmos_config_2|WideOr16~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~17 , cmos_config_2|WideOr16~17, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~21 , cmos_config_2|WideOr16~21, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~18 , cmos_config_2|WideOr16~18, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~19 , cmos_config_2|WideOr16~19, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~20 , cmos_config_2|WideOr16~20, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~22 , cmos_config_2|WideOr16~22, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr16~23 , cmos_config_2|WideOr16~23, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[5] , cmos_config_2|i2c_data[5], ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~18 , cmos_config_2|WideOr17~18, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~19 , cmos_config_2|WideOr17~19, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~9 , cmos_config_2|WideOr17~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~5 , cmos_config_2|WideOr17~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~6 , cmos_config_2|WideOr17~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~7 , cmos_config_2|WideOr17~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~8 , cmos_config_2|WideOr17~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~10 , cmos_config_2|WideOr17~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~11 , cmos_config_2|WideOr17~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~12 , cmos_config_2|WideOr17~12, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~13 , cmos_config_2|WideOr17~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~14 , cmos_config_2|WideOr17~14, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~15 , cmos_config_2|WideOr17~15, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~16 , cmos_config_2|WideOr17~16, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~17 , cmos_config_2|WideOr17~17, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~3 , cmos_config_2|WideOr17~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~1 , cmos_config_2|WideOr17~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~0 , cmos_config_2|WideOr17~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~2 , cmos_config_2|WideOr17~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~4 , cmos_config_2|WideOr17~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr17~20 , cmos_config_2|WideOr17~20, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[4] , cmos_config_2|i2c_data[4], ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~11 , cmos_config_2|u1|Mux0~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~0 , cmos_config_2|WideOr19~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~2 , cmos_config_2|WideOr19~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~1 , cmos_config_2|WideOr19~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~3 , cmos_config_2|WideOr19~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~4 , cmos_config_2|WideOr19~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~5 , cmos_config_2|WideOr19~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~17 , cmos_config_2|WideOr19~17, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~21 , cmos_config_2|WideOr19~21, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~18 , cmos_config_2|WideOr19~18, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~19 , cmos_config_2|WideOr19~19, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~20 , cmos_config_2|WideOr19~20, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~22 , cmos_config_2|WideOr19~22, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~14 , cmos_config_2|WideOr19~14, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~10 , cmos_config_2|WideOr19~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~11 , cmos_config_2|WideOr19~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~12 , cmos_config_2|WideOr19~12, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~13 , cmos_config_2|WideOr19~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~15 , cmos_config_2|WideOr19~15, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~7 , cmos_config_2|WideOr19~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~6 , cmos_config_2|WideOr19~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~8 , cmos_config_2|WideOr19~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~9 , cmos_config_2|WideOr19~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~16 , cmos_config_2|WideOr19~16, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr19~23 , cmos_config_2|WideOr19~23, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[2] , cmos_config_2|i2c_data[2], ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~12 , cmos_config_2|u1|Mux0~12, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~13 , cmos_config_2|u1|Mux0~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~20 , cmos_config_2|WideOr21~20, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~18 , cmos_config_2|WideOr21~18, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~17 , cmos_config_2|WideOr21~17, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~19 , cmos_config_2|WideOr21~19, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~16 , cmos_config_2|WideOr21~16, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~21 , cmos_config_2|WideOr21~21, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~4 , cmos_config_2|WideOr21~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~0 , cmos_config_2|WideOr21~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~2 , cmos_config_2|WideOr21~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~1 , cmos_config_2|WideOr21~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~3 , cmos_config_2|WideOr21~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~5 , cmos_config_2|WideOr21~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~7 , cmos_config_2|WideOr21~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~23 , cmos_config_2|WideOr21~23, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~24 , cmos_config_2|WideOr21~24, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~6 , cmos_config_2|WideOr21~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~8 , cmos_config_2|WideOr21~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~9 , cmos_config_2|WideOr21~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~11 , cmos_config_2|WideOr21~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~10 , cmos_config_2|WideOr21~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~12 , cmos_config_2|WideOr21~12, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~13 , cmos_config_2|WideOr21~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~14 , cmos_config_2|WideOr21~14, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~15 , cmos_config_2|WideOr21~15, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr21~22 , cmos_config_2|WideOr21~22, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[0] , cmos_config_2|i2c_data[0], ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~0 , cmos_config_2|WideOr20~0, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~4 , cmos_config_2|WideOr20~4, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~1 , cmos_config_2|WideOr20~1, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~2 , cmos_config_2|WideOr20~2, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~3 , cmos_config_2|WideOr20~3, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~5 , cmos_config_2|WideOr20~5, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~23 , cmos_config_2|WideOr20~23, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~20 , cmos_config_2|WideOr20~20, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~21 , cmos_config_2|WideOr20~21, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~22 , cmos_config_2|WideOr20~22, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~19 , cmos_config_2|WideOr20~19, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~24 , cmos_config_2|WideOr20~24, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~12 , cmos_config_2|WideOr20~12, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~16 , cmos_config_2|WideOr20~16, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~13 , cmos_config_2|WideOr20~13, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~14 , cmos_config_2|WideOr20~14, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~15 , cmos_config_2|WideOr20~15, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~17 , cmos_config_2|WideOr20~17, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~10 , cmos_config_2|WideOr20~10, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~7 , cmos_config_2|WideOr20~7, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~8 , cmos_config_2|WideOr20~8, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~9 , cmos_config_2|WideOr20~9, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~6 , cmos_config_2|WideOr20~6, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~11 , cmos_config_2|WideOr20~11, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~18 , cmos_config_2|WideOr20~18, ov5640_pip, 1
instance = comp, \cmos_config_2|WideOr20~25 , cmos_config_2|WideOr20~25, ov5640_pip, 1
instance = comp, \cmos_config_2|i2c_data[1] , cmos_config_2|i2c_data[1], ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~9 , cmos_config_2|u1|Mux0~9, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~14 , cmos_config_2|u1|Mux0~14, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~19 , cmos_config_2|u1|Mux0~19, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|Mux0~20 , cmos_config_2|u1|Mux0~20, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|reg_sdat , cmos_config_2|u1|reg_sdat, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|always4~0 , u_Sdram_Control_4Port|command1|always4~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[8]~15 , u_Sdram_Control_4Port|rWR1_ADDR[8]~15, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[9]~22 , u_Sdram_Control_4Port|rWR1_ADDR[9]~22, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[13]~21 , u_Sdram_Control_4Port|rWR1_ADDR[13]~21, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[9] , u_Sdram_Control_4Port|rWR1_ADDR[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[10]~24 , u_Sdram_Control_4Port|rWR1_ADDR[10]~24, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[10] , u_Sdram_Control_4Port|rWR1_ADDR[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[11]~26 , u_Sdram_Control_4Port|rWR1_ADDR[11]~26, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[11] , u_Sdram_Control_4Port|rWR1_ADDR[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[12]~28 , u_Sdram_Control_4Port|rWR1_ADDR[12]~28, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[12] , u_Sdram_Control_4Port|rWR1_ADDR[12], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[13]~30 , u_Sdram_Control_4Port|rWR1_ADDR[13]~30, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[13] , u_Sdram_Control_4Port|rWR1_ADDR[13], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[14]~32 , u_Sdram_Control_4Port|rWR1_ADDR[14]~32, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[14] , u_Sdram_Control_4Port|rWR1_ADDR[14], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[15]~34 , u_Sdram_Control_4Port|rWR1_ADDR[15]~34, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[15] , u_Sdram_Control_4Port|rWR1_ADDR[15], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan1~1 , u_Sdram_Control_4Port|LessThan1~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[16]~36 , u_Sdram_Control_4Port|rWR1_ADDR[16]~36, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[16] , u_Sdram_Control_4Port|rWR1_ADDR[16], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[17]~38 , u_Sdram_Control_4Port|rWR1_ADDR[17]~38, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[17] , u_Sdram_Control_4Port|rWR1_ADDR[17], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan1~0 , u_Sdram_Control_4Port|LessThan1~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[13]~19 , u_Sdram_Control_4Port|rWR1_ADDR[13]~19, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[18]~40 , u_Sdram_Control_4Port|rWR1_ADDR[18]~40, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[18] , u_Sdram_Control_4Port|rWR1_ADDR[18], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[19]~42 , u_Sdram_Control_4Port|rWR1_ADDR[19]~42, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[19] , u_Sdram_Control_4Port|rWR1_ADDR[19], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[20]~44 , u_Sdram_Control_4Port|rWR1_ADDR[20]~44, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[20] , u_Sdram_Control_4Port|rWR1_ADDR[20], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[21]~46 , u_Sdram_Control_4Port|rWR1_ADDR[21]~46, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[21] , u_Sdram_Control_4Port|rWR1_ADDR[21], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[13]~18 , u_Sdram_Control_4Port|rWR1_ADDR[13]~18, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[22]~48 , u_Sdram_Control_4Port|rWR1_ADDR[22]~48, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[22] , u_Sdram_Control_4Port|rWR1_ADDR[22], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[13]~17 , u_Sdram_Control_4Port|rWR1_ADDR[13]~17, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[13]~20 , u_Sdram_Control_4Port|rWR1_ADDR[13]~20, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR1_ADDR[8] , u_Sdram_Control_4Port|rWR1_ADDR[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[8]~15 , u_Sdram_Control_4Port|rRD1_ADDR[8]~15, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[9]~21 , u_Sdram_Control_4Port|rRD1_ADDR[9]~21, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[10]~20 , u_Sdram_Control_4Port|rRD1_ADDR[10]~20, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[9] , u_Sdram_Control_4Port|rRD1_ADDR[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[10]~23 , u_Sdram_Control_4Port|rRD1_ADDR[10]~23, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[10] , u_Sdram_Control_4Port|rRD1_ADDR[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[11]~25 , u_Sdram_Control_4Port|rRD1_ADDR[11]~25, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[11] , u_Sdram_Control_4Port|rRD1_ADDR[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[12]~27 , u_Sdram_Control_4Port|rRD1_ADDR[12]~27, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[12] , u_Sdram_Control_4Port|rRD1_ADDR[12], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[13]~29 , u_Sdram_Control_4Port|rRD1_ADDR[13]~29, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[13] , u_Sdram_Control_4Port|rRD1_ADDR[13], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan3~1 , u_Sdram_Control_4Port|LessThan3~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[14]~31 , u_Sdram_Control_4Port|rRD1_ADDR[14]~31, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[14] , u_Sdram_Control_4Port|rRD1_ADDR[14], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[15]~33 , u_Sdram_Control_4Port|rRD1_ADDR[15]~33, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[15] , u_Sdram_Control_4Port|rRD1_ADDR[15], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan3~0 , u_Sdram_Control_4Port|LessThan3~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan3~2 , u_Sdram_Control_4Port|LessThan3~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[16]~35 , u_Sdram_Control_4Port|rRD1_ADDR[16]~35, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[16] , u_Sdram_Control_4Port|rRD1_ADDR[16], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[17]~37 , u_Sdram_Control_4Port|rRD1_ADDR[17]~37, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[17] , u_Sdram_Control_4Port|rRD1_ADDR[17], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[18]~39 , u_Sdram_Control_4Port|rRD1_ADDR[18]~39, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[18] , u_Sdram_Control_4Port|rRD1_ADDR[18], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[10]~17 , u_Sdram_Control_4Port|rRD1_ADDR[10]~17, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[19]~41 , u_Sdram_Control_4Port|rRD1_ADDR[19]~41, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[19] , u_Sdram_Control_4Port|rRD1_ADDR[19], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[20]~43 , u_Sdram_Control_4Port|rRD1_ADDR[20]~43, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[20] , u_Sdram_Control_4Port|rRD1_ADDR[20], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[21]~45 , u_Sdram_Control_4Port|rRD1_ADDR[21]~45, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[21] , u_Sdram_Control_4Port|rRD1_ADDR[21], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[22]~47 , u_Sdram_Control_4Port|rRD1_ADDR[22]~47, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[22] , u_Sdram_Control_4Port|rRD1_ADDR[22], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[10]~18 , u_Sdram_Control_4Port|rRD1_ADDR[10]~18, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[10]~19 , u_Sdram_Control_4Port|rRD1_ADDR[10]~19, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD1_ADDR[8] , u_Sdram_Control_4Port|rRD1_ADDR[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[8]~15 , u_Sdram_Control_4Port|rRD2_ADDR[8]~15, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[9]~21 , u_Sdram_Control_4Port|rRD2_ADDR[9]~21, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[17]~20 , u_Sdram_Control_4Port|rRD2_ADDR[17]~20, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[9] , u_Sdram_Control_4Port|rRD2_ADDR[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[10]~23 , u_Sdram_Control_4Port|rRD2_ADDR[10]~23, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[10] , u_Sdram_Control_4Port|rRD2_ADDR[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[11]~25 , u_Sdram_Control_4Port|rRD2_ADDR[11]~25, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[11] , u_Sdram_Control_4Port|rRD2_ADDR[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[12]~27 , u_Sdram_Control_4Port|rRD2_ADDR[12]~27, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[12] , u_Sdram_Control_4Port|rRD2_ADDR[12], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[13]~29 , u_Sdram_Control_4Port|rRD2_ADDR[13]~29, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[13] , u_Sdram_Control_4Port|rRD2_ADDR[13], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan4~0 , u_Sdram_Control_4Port|LessThan4~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan4~1 , u_Sdram_Control_4Port|LessThan4~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[14]~31 , u_Sdram_Control_4Port|rRD2_ADDR[14]~31, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[14] , u_Sdram_Control_4Port|rRD2_ADDR[14], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[15]~33 , u_Sdram_Control_4Port|rRD2_ADDR[15]~33, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[15] , u_Sdram_Control_4Port|rRD2_ADDR[15], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[16]~35 , u_Sdram_Control_4Port|rRD2_ADDR[16]~35, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[16] , u_Sdram_Control_4Port|rRD2_ADDR[16], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan4~2 , u_Sdram_Control_4Port|LessThan4~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[17]~37 , u_Sdram_Control_4Port|rRD2_ADDR[17]~37, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[17] , u_Sdram_Control_4Port|rRD2_ADDR[17], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[18]~39 , u_Sdram_Control_4Port|rRD2_ADDR[18]~39, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[18] , u_Sdram_Control_4Port|rRD2_ADDR[18], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[19]~41 , u_Sdram_Control_4Port|rRD2_ADDR[19]~41, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[19] , u_Sdram_Control_4Port|rRD2_ADDR[19], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[20]~43 , u_Sdram_Control_4Port|rRD2_ADDR[20]~43, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[20] , u_Sdram_Control_4Port|rRD2_ADDR[20], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[17]~18 , u_Sdram_Control_4Port|rRD2_ADDR[17]~18, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[21]~45 , u_Sdram_Control_4Port|rRD2_ADDR[21]~45, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[21] , u_Sdram_Control_4Port|rRD2_ADDR[21], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[22]~47 , u_Sdram_Control_4Port|rRD2_ADDR[22]~47, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[22] , u_Sdram_Control_4Port|rRD2_ADDR[22], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[17]~17 , u_Sdram_Control_4Port|rRD2_ADDR[17]~17, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[17]~19 , u_Sdram_Control_4Port|rRD2_ADDR[17]~19, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rRD2_ADDR[8] , u_Sdram_Control_4Port|rRD2_ADDR[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add9~0 , u_Sdram_Control_4Port|Add9~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add9~2 , u_Sdram_Control_4Port|Add9~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~32 , u_Sdram_Control_4Port|rWR2_ADDR~32, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[19]~28 , u_Sdram_Control_4Port|rWR2_ADDR[19]~28, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[9] , u_Sdram_Control_4Port|rWR2_ADDR[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add9~4 , u_Sdram_Control_4Port|Add9~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~33 , u_Sdram_Control_4Port|rWR2_ADDR~33, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[10] , u_Sdram_Control_4Port|rWR2_ADDR[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add9~6 , u_Sdram_Control_4Port|Add9~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~34 , u_Sdram_Control_4Port|rWR2_ADDR~34, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[11] , u_Sdram_Control_4Port|rWR2_ADDR[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add9~8 , u_Sdram_Control_4Port|Add9~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~35 , u_Sdram_Control_4Port|rWR2_ADDR~35, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[12] , u_Sdram_Control_4Port|rWR2_ADDR[12], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add9~10 , u_Sdram_Control_4Port|Add9~10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~36 , u_Sdram_Control_4Port|rWR2_ADDR~36, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[13] , u_Sdram_Control_4Port|rWR2_ADDR[13], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add9~12 , u_Sdram_Control_4Port|Add9~12, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~37 , u_Sdram_Control_4Port|rWR2_ADDR~37, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[14] , u_Sdram_Control_4Port|rWR2_ADDR[14], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add9~14 , u_Sdram_Control_4Port|Add9~14, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~38 , u_Sdram_Control_4Port|rWR2_ADDR~38, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[15] , u_Sdram_Control_4Port|rWR2_ADDR[15], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add9~16 , u_Sdram_Control_4Port|Add9~16, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~39 , u_Sdram_Control_4Port|rWR2_ADDR~39, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[16] , u_Sdram_Control_4Port|rWR2_ADDR[16], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan2~0 , u_Sdram_Control_4Port|LessThan2~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan2~1 , u_Sdram_Control_4Port|LessThan2~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan2~2 , u_Sdram_Control_4Port|LessThan2~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add9~18 , u_Sdram_Control_4Port|Add9~18, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~40 , u_Sdram_Control_4Port|rWR2_ADDR~40, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[17] , u_Sdram_Control_4Port|rWR2_ADDR[17], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add9~20 , u_Sdram_Control_4Port|Add9~20, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~41 , u_Sdram_Control_4Port|rWR2_ADDR~41, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[18] , u_Sdram_Control_4Port|rWR2_ADDR[18], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add9~22 , u_Sdram_Control_4Port|Add9~22, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~42 , u_Sdram_Control_4Port|rWR2_ADDR~42, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[19] , u_Sdram_Control_4Port|rWR2_ADDR[19], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan2~3 , u_Sdram_Control_4Port|LessThan2~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add9~24 , u_Sdram_Control_4Port|Add9~24, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~29 , u_Sdram_Control_4Port|rWR2_ADDR~29, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~30 , u_Sdram_Control_4Port|rWR2_ADDR~30, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[20] , u_Sdram_Control_4Port|rWR2_ADDR[20], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add9~26 , u_Sdram_Control_4Port|Add9~26, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~44 , u_Sdram_Control_4Port|rWR2_ADDR~44, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[21] , u_Sdram_Control_4Port|rWR2_ADDR[21], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|Add9~28 , u_Sdram_Control_4Port|Add9~28, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~43 , u_Sdram_Control_4Port|rWR2_ADDR~43, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[22] , u_Sdram_Control_4Port|rWR2_ADDR[22], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan2~4 , u_Sdram_Control_4Port|LessThan2~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR~31 , u_Sdram_Control_4Port|rWR2_ADDR~31, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|rWR2_ADDR[8] , u_Sdram_Control_4Port|rWR2_ADDR[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[8]~0 , u_Sdram_Control_4Port|mADDR[8]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~1 , u_Sdram_Control_4Port|mADDR~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~2 , u_Sdram_Control_4Port|mADDR~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[8] , u_Sdram_Control_4Port|mADDR[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[8] , u_Sdram_Control_4Port|control1|SADDR[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA~0 , u_Sdram_Control_4Port|command1|SA~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA[0] , u_Sdram_Control_4Port|command1|SA[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA~0 , u_Sdram_Control_4Port|SA~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA[0] , u_Sdram_Control_4Port|SA[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~3 , u_Sdram_Control_4Port|mADDR~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~4 , u_Sdram_Control_4Port|mADDR~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[9] , u_Sdram_Control_4Port|mADDR[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[9]~feeder , u_Sdram_Control_4Port|control1|SADDR[9]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[9] , u_Sdram_Control_4Port|control1|SADDR[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA~1 , u_Sdram_Control_4Port|command1|SA~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA[1] , u_Sdram_Control_4Port|command1|SA[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA~1 , u_Sdram_Control_4Port|SA~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA[1] , u_Sdram_Control_4Port|SA[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~5 , u_Sdram_Control_4Port|mADDR~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~6 , u_Sdram_Control_4Port|mADDR~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[10] , u_Sdram_Control_4Port|mADDR[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[10]~feeder , u_Sdram_Control_4Port|control1|SADDR[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[10] , u_Sdram_Control_4Port|control1|SADDR[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA~2 , u_Sdram_Control_4Port|command1|SA~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA[2] , u_Sdram_Control_4Port|command1|SA[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA~2 , u_Sdram_Control_4Port|SA~2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA[2] , u_Sdram_Control_4Port|SA[2], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~7 , u_Sdram_Control_4Port|mADDR~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~8 , u_Sdram_Control_4Port|mADDR~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[11] , u_Sdram_Control_4Port|mADDR[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[11] , u_Sdram_Control_4Port|control1|SADDR[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA~3 , u_Sdram_Control_4Port|command1|SA~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA[3] , u_Sdram_Control_4Port|command1|SA[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA~3 , u_Sdram_Control_4Port|SA~3, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA[3] , u_Sdram_Control_4Port|SA[3], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~9 , u_Sdram_Control_4Port|mADDR~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~10 , u_Sdram_Control_4Port|mADDR~10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[12] , u_Sdram_Control_4Port|mADDR[12], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[12]~feeder , u_Sdram_Control_4Port|control1|SADDR[12]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[12] , u_Sdram_Control_4Port|control1|SADDR[12], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA~4 , u_Sdram_Control_4Port|command1|SA~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA[4] , u_Sdram_Control_4Port|command1|SA[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA~4 , u_Sdram_Control_4Port|SA~4, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA[4] , u_Sdram_Control_4Port|SA[4], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~11 , u_Sdram_Control_4Port|mADDR~11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~12 , u_Sdram_Control_4Port|mADDR~12, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[13] , u_Sdram_Control_4Port|mADDR[13], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[13]~feeder , u_Sdram_Control_4Port|control1|SADDR[13]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[13] , u_Sdram_Control_4Port|control1|SADDR[13], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA~5 , u_Sdram_Control_4Port|command1|SA~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA[5] , u_Sdram_Control_4Port|command1|SA[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA~5 , u_Sdram_Control_4Port|SA~5, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA[5] , u_Sdram_Control_4Port|SA[5], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~13 , u_Sdram_Control_4Port|mADDR~13, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~14 , u_Sdram_Control_4Port|mADDR~14, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[14] , u_Sdram_Control_4Port|mADDR[14], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[14] , u_Sdram_Control_4Port|control1|SADDR[14], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA~6 , u_Sdram_Control_4Port|command1|SA~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA[6] , u_Sdram_Control_4Port|command1|SA[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA~6 , u_Sdram_Control_4Port|SA~6, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA[6] , u_Sdram_Control_4Port|SA[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~15 , u_Sdram_Control_4Port|mADDR~15, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~16 , u_Sdram_Control_4Port|mADDR~16, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[15] , u_Sdram_Control_4Port|mADDR[15], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[15]~feeder , u_Sdram_Control_4Port|control1|SADDR[15]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[15] , u_Sdram_Control_4Port|control1|SADDR[15], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA~7 , u_Sdram_Control_4Port|command1|SA~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA[7] , u_Sdram_Control_4Port|command1|SA[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA~7 , u_Sdram_Control_4Port|SA~7, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA[7] , u_Sdram_Control_4Port|SA[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~17 , u_Sdram_Control_4Port|mADDR~17, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~18 , u_Sdram_Control_4Port|mADDR~18, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[16] , u_Sdram_Control_4Port|mADDR[16], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[16] , u_Sdram_Control_4Port|control1|SADDR[16], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA~8 , u_Sdram_Control_4Port|command1|SA~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA[8] , u_Sdram_Control_4Port|command1|SA[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA~8 , u_Sdram_Control_4Port|SA~8, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA[8] , u_Sdram_Control_4Port|SA[8], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~19 , u_Sdram_Control_4Port|mADDR~19, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~20 , u_Sdram_Control_4Port|mADDR~20, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[17] , u_Sdram_Control_4Port|mADDR[17], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[17]~feeder , u_Sdram_Control_4Port|control1|SADDR[17]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[17] , u_Sdram_Control_4Port|control1|SADDR[17], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA~9 , u_Sdram_Control_4Port|command1|SA~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA[9] , u_Sdram_Control_4Port|command1|SA[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA~9 , u_Sdram_Control_4Port|SA~9, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA[9] , u_Sdram_Control_4Port|SA[9], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rw_shift[1] , u_Sdram_Control_4Port|command1|rw_shift[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rw_shift~0 , u_Sdram_Control_4Port|command1|rw_shift~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rw_shift[0] , u_Sdram_Control_4Port|command1|rw_shift[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|do_rw~0 , u_Sdram_Control_4Port|command1|do_rw~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|do_rw , u_Sdram_Control_4Port|command1|do_rw, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~21 , u_Sdram_Control_4Port|mADDR~21, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~22 , u_Sdram_Control_4Port|mADDR~22, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[18] , u_Sdram_Control_4Port|mADDR[18], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[18]~feeder , u_Sdram_Control_4Port|control1|SADDR[18]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[18] , u_Sdram_Control_4Port|control1|SADDR[18], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA~10 , u_Sdram_Control_4Port|command1|SA~10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA[10] , u_Sdram_Control_4Port|command1|SA[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA~10 , u_Sdram_Control_4Port|SA~10, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA[10] , u_Sdram_Control_4Port|SA[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~23 , u_Sdram_Control_4Port|mADDR~23, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~24 , u_Sdram_Control_4Port|mADDR~24, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[19] , u_Sdram_Control_4Port|mADDR[19], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[19]~feeder , u_Sdram_Control_4Port|control1|SADDR[19]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[19] , u_Sdram_Control_4Port|control1|SADDR[19], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA~11 , u_Sdram_Control_4Port|command1|SA~11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|SA[11] , u_Sdram_Control_4Port|command1|SA[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA~11 , u_Sdram_Control_4Port|SA~11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|SA[11] , u_Sdram_Control_4Port|SA[11], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|LessThan0~0 , u_Sdram_Control_4Port|LessThan0~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|DQM~0 , u_Sdram_Control_4Port|DQM~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|DQM[0]~feeder , u_Sdram_Control_4Port|DQM[0]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|DQM[0] , u_Sdram_Control_4Port|DQM[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|DQM[1] , u_Sdram_Control_4Port|DQM[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|CS_N~0 , u_Sdram_Control_4Port|command1|CS_N~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rw_flag~1 , u_Sdram_Control_4Port|command1|rw_flag~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|rw_flag , u_Sdram_Control_4Port|command1|rw_flag, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|WE_N~0 , u_Sdram_Control_4Port|command1|WE_N~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|WE_N~1 , u_Sdram_Control_4Port|command1|WE_N~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|WE_N~feeder , u_Sdram_Control_4Port|command1|WE_N~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|WE_N , u_Sdram_Control_4Port|command1|WE_N, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|WE_N~0 , u_Sdram_Control_4Port|WE_N~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|WE_N , u_Sdram_Control_4Port|WE_N, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|CAS_N~0 , u_Sdram_Control_4Port|command1|CAS_N~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|CAS_N~feeder , u_Sdram_Control_4Port|command1|CAS_N~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|CAS_N , u_Sdram_Control_4Port|command1|CAS_N, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|CAS_N~0 , u_Sdram_Control_4Port|CAS_N~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|CAS_N , u_Sdram_Control_4Port|CAS_N, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|RAS_N~0 , u_Sdram_Control_4Port|command1|RAS_N~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|RAS_N~1 , u_Sdram_Control_4Port|command1|RAS_N~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|RAS_N~feeder , u_Sdram_Control_4Port|command1|RAS_N~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|RAS_N , u_Sdram_Control_4Port|command1|RAS_N, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|RAS_N~0 , u_Sdram_Control_4Port|RAS_N~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|RAS_N , u_Sdram_Control_4Port|RAS_N, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~25 , u_Sdram_Control_4Port|mADDR~25, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~26 , u_Sdram_Control_4Port|mADDR~26, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[22] , u_Sdram_Control_4Port|mADDR[22], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[22]~feeder , u_Sdram_Control_4Port|control1|SADDR[22]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[22] , u_Sdram_Control_4Port|control1|SADDR[22], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|CS_N~1 , u_Sdram_Control_4Port|command1|CS_N~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|CS_N[0] , u_Sdram_Control_4Port|command1|CS_N[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|CS_N[0]~feeder , u_Sdram_Control_4Port|CS_N[0]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|CS_N[0] , u_Sdram_Control_4Port|CS_N[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~27 , u_Sdram_Control_4Port|mADDR~27, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~28 , u_Sdram_Control_4Port|mADDR~28, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[20] , u_Sdram_Control_4Port|mADDR[20], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[20]~feeder , u_Sdram_Control_4Port|control1|SADDR[20]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[20] , u_Sdram_Control_4Port|control1|SADDR[20], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|BA~0 , u_Sdram_Control_4Port|command1|BA~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|BA[0] , u_Sdram_Control_4Port|command1|BA[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|BA[0]~feeder , u_Sdram_Control_4Port|BA[0]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|BA[0] , u_Sdram_Control_4Port|BA[0], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~29 , u_Sdram_Control_4Port|mADDR~29, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR~30 , u_Sdram_Control_4Port|mADDR~30, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mADDR[21] , u_Sdram_Control_4Port|mADDR[21], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[21]~feeder , u_Sdram_Control_4Port|control1|SADDR[21]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|control1|SADDR[21] , u_Sdram_Control_4Port|control1|SADDR[21], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|BA~1 , u_Sdram_Control_4Port|command1|BA~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|BA[1] , u_Sdram_Control_4Port|command1|BA[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|BA[1]~feeder , u_Sdram_Control_4Port|BA[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|BA[1] , u_Sdram_Control_4Port|BA[1], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|command1|CKE , u_Sdram_Control_4Port|command1|CKE, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|CKE~feeder , u_Sdram_Control_4Port|CKE~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|CKE , u_Sdram_Control_4Port|CKE, ov5640_pip, 1
instance = comp, \u_color_bar|hs_reg~0 , u_color_bar|hs_reg~0, ov5640_pip, 1
instance = comp, \u_color_bar|hs_reg , u_color_bar|hs_reg, ov5640_pip, 1
instance = comp, \u_color_bar|hs_reg_d0~feeder , u_color_bar|hs_reg_d0~feeder, ov5640_pip, 1
instance = comp, \u_color_bar|hs_reg_d0 , u_color_bar|hs_reg_d0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_hsync_r[0]~feeder , u_sobel_top|u_YCbCr|RGB_hsync_r[0]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_hsync_r[0] , u_sobel_top|u_YCbCr|RGB_hsync_r[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_hsync_r[1]~feeder , u_sobel_top|u_YCbCr|RGB_hsync_r[1]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_hsync_r[1] , u_sobel_top|u_YCbCr|RGB_hsync_r[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_hsync_r[2]~feeder , u_sobel_top|u_YCbCr|RGB_hsync_r[2]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_hsync_r[2] , u_sobel_top|u_YCbCr|RGB_hsync_r[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Y_hsync_r[0]~feeder , u_sobel_top|u_sobel_filtering|Y_hsync_r[0]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Y_hsync_r[0] , u_sobel_top|u_sobel_filtering|Y_hsync_r[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Y_hsync_r[1]~feeder , u_sobel_top|u_sobel_filtering|Y_hsync_r[1]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Y_hsync_r[1] , u_sobel_top|u_sobel_filtering|Y_hsync_r[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Y_hsync_r[2]~feeder , u_sobel_top|u_sobel_filtering|Y_hsync_r[2]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Y_hsync_r[2] , u_sobel_top|u_sobel_filtering|Y_hsync_r[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Y_hsync_r[3]~feeder , u_sobel_top|u_sobel_filtering|Y_hsync_r[3]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Y_hsync_r[3] , u_sobel_top|u_sobel_filtering|Y_hsync_r[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_de_r[0] , u_sobel_top|u_YCbCr|RGB_de_r[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_de_r[1]~feeder , u_sobel_top|u_YCbCr|RGB_de_r[1]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_de_r[1] , u_sobel_top|u_YCbCr|RGB_de_r[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_de_r[2]~feeder , u_sobel_top|u_YCbCr|RGB_de_r[2]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|RGB_de_r[2] , u_sobel_top|u_YCbCr|RGB_de_r[2], ov5640_pip, 1
instance = comp, \u_key|key_value[1]~10 , u_key|key_value[1]~10, ov5640_pip, 1
instance = comp, \u_key|always1~0 , u_key|always1~0, ov5640_pip, 1
instance = comp, \u_key|always1~1 , u_key|always1~1, ov5640_pip, 1
instance = comp, \u_key|always1~2 , u_key|always1~2, ov5640_pip, 1
instance = comp, \u_key|timer[0]~20 , u_key|timer[0]~20, ov5640_pip, 1
instance = comp, \iKEY~input , iKEY~input, ov5640_pip, 1
instance = comp, \u_key|timer[1]~22 , u_key|timer[1]~22, ov5640_pip, 1
instance = comp, \u_key|timer[1] , u_key|timer[1], ov5640_pip, 1
instance = comp, \u_key|timer[2]~25 , u_key|timer[2]~25, ov5640_pip, 1
instance = comp, \u_key|timer[2] , u_key|timer[2], ov5640_pip, 1
instance = comp, \u_key|timer[3]~27 , u_key|timer[3]~27, ov5640_pip, 1
instance = comp, \u_key|timer[3] , u_key|timer[3], ov5640_pip, 1
instance = comp, \u_key|timer[4]~29 , u_key|timer[4]~29, ov5640_pip, 1
instance = comp, \u_key|timer[4] , u_key|timer[4], ov5640_pip, 1
instance = comp, \u_key|timer[5]~31 , u_key|timer[5]~31, ov5640_pip, 1
instance = comp, \u_key|timer[5] , u_key|timer[5], ov5640_pip, 1
instance = comp, \u_key|timer[6]~33 , u_key|timer[6]~33, ov5640_pip, 1
instance = comp, \u_key|key_reg~feeder , u_key|key_reg~feeder, ov5640_pip, 1
instance = comp, \u_key|key_reg , u_key|key_reg, ov5640_pip, 1
instance = comp, \u_key|always0~0 , u_key|always0~0, ov5640_pip, 1
instance = comp, \u_key|timer[6] , u_key|timer[6], ov5640_pip, 1
instance = comp, \u_key|timer[7]~35 , u_key|timer[7]~35, ov5640_pip, 1
instance = comp, \u_key|timer[7] , u_key|timer[7], ov5640_pip, 1
instance = comp, \u_key|timer[8]~37 , u_key|timer[8]~37, ov5640_pip, 1
instance = comp, \u_key|timer[8] , u_key|timer[8], ov5640_pip, 1
instance = comp, \u_key|timer[9]~39 , u_key|timer[9]~39, ov5640_pip, 1
instance = comp, \u_key|timer[9] , u_key|timer[9], ov5640_pip, 1
instance = comp, \u_key|timer[10]~41 , u_key|timer[10]~41, ov5640_pip, 1
instance = comp, \u_key|timer[10] , u_key|timer[10], ov5640_pip, 1
instance = comp, \u_key|timer[11]~43 , u_key|timer[11]~43, ov5640_pip, 1
instance = comp, \u_key|timer[11] , u_key|timer[11], ov5640_pip, 1
instance = comp, \u_key|timer[12]~45 , u_key|timer[12]~45, ov5640_pip, 1
instance = comp, \u_key|timer[12] , u_key|timer[12], ov5640_pip, 1
instance = comp, \u_key|timer[13]~47 , u_key|timer[13]~47, ov5640_pip, 1
instance = comp, \u_key|timer[13] , u_key|timer[13], ov5640_pip, 1
instance = comp, \u_key|timer[14]~49 , u_key|timer[14]~49, ov5640_pip, 1
instance = comp, \u_key|timer[14] , u_key|timer[14], ov5640_pip, 1
instance = comp, \u_key|timer[15]~51 , u_key|timer[15]~51, ov5640_pip, 1
instance = comp, \u_key|timer[15] , u_key|timer[15], ov5640_pip, 1
instance = comp, \u_key|timer[16]~53 , u_key|timer[16]~53, ov5640_pip, 1
instance = comp, \u_key|timer[16] , u_key|timer[16], ov5640_pip, 1
instance = comp, \u_key|always1~6 , u_key|always1~6, ov5640_pip, 1
instance = comp, \u_key|always1~5 , u_key|always1~5, ov5640_pip, 1
instance = comp, \u_key|always1~4 , u_key|always1~4, ov5640_pip, 1
instance = comp, \u_key|always1~3 , u_key|always1~3, ov5640_pip, 1
instance = comp, \u_key|always1~7 , u_key|always1~7, ov5640_pip, 1
instance = comp, \u_key|timer[17]~55 , u_key|timer[17]~55, ov5640_pip, 1
instance = comp, \u_key|timer[17] , u_key|timer[17], ov5640_pip, 1
instance = comp, \u_key|timer[18]~57 , u_key|timer[18]~57, ov5640_pip, 1
instance = comp, \u_key|timer[18] , u_key|timer[18], ov5640_pip, 1
instance = comp, \u_key|timer[19]~59 , u_key|timer[19]~59, ov5640_pip, 1
instance = comp, \u_key|timer[19] , u_key|timer[19], ov5640_pip, 1
instance = comp, \u_key|always1~8 , u_key|always1~8, ov5640_pip, 1
instance = comp, \u_key|timer[5]~24 , u_key|timer[5]~24, ov5640_pip, 1
instance = comp, \u_key|timer[0] , u_key|timer[0], ov5640_pip, 1
instance = comp, \u_key|always1~9 , u_key|always1~9, ov5640_pip, 1
instance = comp, \u_key|key_value[1] , u_key|key_value[1], ov5640_pip, 1
instance = comp, \u_key|key_value[2]~12 , u_key|key_value[2]~12, ov5640_pip, 1
instance = comp, \u_key|key_value[2] , u_key|key_value[2], ov5640_pip, 1
instance = comp, \u_key|key_value[3]~14 , u_key|key_value[3]~14, ov5640_pip, 1
instance = comp, \u_key|key_value[3] , u_key|key_value[3], ov5640_pip, 1
instance = comp, \u_key|key_value[4]~16 , u_key|key_value[4]~16, ov5640_pip, 1
instance = comp, \u_key|key_value[4] , u_key|key_value[4], ov5640_pip, 1
instance = comp, \u_key|key_value[5]~18 , u_key|key_value[5]~18, ov5640_pip, 1
instance = comp, \u_key|key_value[5] , u_key|key_value[5], ov5640_pip, 1
instance = comp, \u_key|key_value[6]~20 , u_key|key_value[6]~20, ov5640_pip, 1
instance = comp, \u_key|key_value[6] , u_key|key_value[6], ov5640_pip, 1
instance = comp, \u_key|key_value[7]~22 , u_key|key_value[7]~22, ov5640_pip, 1
instance = comp, \u_key|key_value[7] , u_key|key_value[7], ov5640_pip, 1
instance = comp, \u_key|key_value[8]~24 , u_key|key_value[8]~24, ov5640_pip, 1
instance = comp, \u_key|key_value[8] , u_key|key_value[8], ov5640_pip, 1
instance = comp, \u_key|key_value[9]~26 , u_key|key_value[9]~26, ov5640_pip, 1
instance = comp, \u_key|key_value[9] , u_key|key_value[9], ov5640_pip, 1
instance = comp, \u_key|key_value[10]~28 , u_key|key_value[10]~28, ov5640_pip, 1
instance = comp, \u_key|key_value[10] , u_key|key_value[10], ov5640_pip, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[7] , u_Sdram_Control_4Port|mDATAOUT[7], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ram_address_b[10]~0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ram_address_b[10]~0, ov5640_pip, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[8] , u_Sdram_Control_4Port|mDATAOUT[8], ov5640_pip, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[9] , u_Sdram_Control_4Port|mDATAOUT[9], ov5640_pip, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[10]~feeder , u_Sdram_Control_4Port|mDATAOUT[10]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[10] , u_Sdram_Control_4Port|mDATAOUT[10], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg~1 , u_color_bar|rgb_g_reg~1, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_b[10]~0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_b[10]~0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg~7 , u_color_bar|rgb_g_reg~7, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg~8 , u_color_bar|rgb_g_reg~8, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg[2] , u_color_bar|rgb_g_reg[2], ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg~0 , u_color_bar|rgb_g_reg~0, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg~2 , u_color_bar|rgb_g_reg~2, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg[3] , u_color_bar|rgb_g_reg[3], ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg~3 , u_color_bar|rgb_g_reg~3, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg~4 , u_color_bar|rgb_g_reg~4, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg[5] , u_color_bar|rgb_g_reg[5], ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg~5 , u_color_bar|rgb_g_reg~5, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg~6 , u_color_bar|rgb_g_reg~6, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg[4] , u_color_bar|rgb_g_reg[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|_~1 , u_sobel_top|u_YCbCr|Mult1|mult_core|_~1, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|_~0 , u_sobel_top|u_YCbCr|Mult1|mult_core|_~0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][10]~0 , u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][10]~0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][9]~1 , u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][9]~1, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][8]~2 , u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][8]~2, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][7]~3 , u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][7]~3, ov5640_pip, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[2] , u_Sdram_Control_4Port|mDATAOUT[2], ov5640_pip, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[4]~feeder , u_Sdram_Control_4Port|mDATAOUT[4]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[4] , u_Sdram_Control_4Port|mDATAOUT[4], ov5640_pip, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[5]~feeder , u_Sdram_Control_4Port|mDATAOUT[5]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[5] , u_Sdram_Control_4Port|mDATAOUT[5], ov5640_pip, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[6]~feeder , u_Sdram_Control_4Port|mDATAOUT[6]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[6] , u_Sdram_Control_4Port|mDATAOUT[6], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg~11 , u_color_bar|rgb_g_reg~11, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg~12 , u_color_bar|rgb_g_reg~12, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg[0] , u_color_bar|rgb_g_reg[0], ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg~9 , u_color_bar|rgb_g_reg~9, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg~10 , u_color_bar|rgb_g_reg~10, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_g_reg[1] , u_color_bar|rgb_g_reg[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|_~2 , u_sobel_top|u_YCbCr|Mult1|mult_core|_~2, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][6]~4 , u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][6]~4, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|_~3 , u_sobel_top|u_YCbCr|Mult1|mult_core|_~3, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][5]~5 , u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][5]~5, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|_~4 , u_sobel_top|u_YCbCr|Mult1|mult_core|_~4, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][4]~6 , u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][4]~6, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8 , u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][3]~7 , u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][3]~7, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][2]~9 , u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][2]~9, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[5]~11 , u_sobel_top|u_YCbCr|G1[5]~11, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[6]~13 , u_sobel_top|u_YCbCr|G1[6]~13, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[7]~15 , u_sobel_top|u_YCbCr|G1[7]~15, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[8]~17 , u_sobel_top|u_YCbCr|G1[8]~17, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[9]~19 , u_sobel_top|u_YCbCr|G1[9]~19, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[10]~21 , u_sobel_top|u_YCbCr|G1[10]~21, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[11]~23 , u_sobel_top|u_YCbCr|G1[11]~23, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[12]~25 , u_sobel_top|u_YCbCr|G1[12]~25, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[13]~27 , u_sobel_top|u_YCbCr|G1[13]~27, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[14]~29 , u_sobel_top|u_YCbCr|G1[14]~29, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[15]~31 , u_sobel_top|u_YCbCr|G1[15]~31, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[15] , u_sobel_top|u_YCbCr|G1[15], ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg~2 , u_color_bar|rgb_r_reg~2, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg~3 , u_color_bar|rgb_r_reg~3, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg[4] , u_color_bar|rgb_r_reg[4], ov5640_pip, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[0]~feeder , u_Sdram_Control_4Port|mDATAOUT[0]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[0] , u_Sdram_Control_4Port|mDATAOUT[0], ov5640_pip, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[1]~feeder , u_Sdram_Control_4Port|mDATAOUT[1]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[1] , u_Sdram_Control_4Port|mDATAOUT[1], ov5640_pip, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[3]~feeder , u_Sdram_Control_4Port|mDATAOUT[3]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[3] , u_Sdram_Control_4Port|mDATAOUT[3], ov5640_pip, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[15]~feeder , u_Sdram_Control_4Port|mDATAOUT[15]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[15] , u_Sdram_Control_4Port|mDATAOUT[15], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg~4 , u_color_bar|rgb_r_reg~4, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg~5 , u_color_bar|rgb_r_reg~5, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg[3] , u_color_bar|rgb_r_reg[3], ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg~0 , u_color_bar|rgb_r_reg~0, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg~1 , u_color_bar|rgb_r_reg~1, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg[2]~feeder , u_color_bar|rgb_r_reg[2]~feeder, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg[2] , u_color_bar|rgb_r_reg[2], ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg~6 , u_color_bar|rgb_r_reg~6, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg~7 , u_color_bar|rgb_r_reg~7, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg[1] , u_color_bar|rgb_r_reg[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|_~1 , u_sobel_top|u_YCbCr|Mult0|mult_core|_~1, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|_~0 , u_sobel_top|u_YCbCr|Mult0|mult_core|_~0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][9]~0 , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][9]~0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][8]~1 , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][8]~1, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][7] , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][6] , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][6], ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg~8 , u_color_bar|rgb_r_reg~8, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg~9 , u_color_bar|rgb_r_reg~9, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_r_reg[0] , u_color_bar|rgb_r_reg[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|_~2 , u_sobel_top|u_YCbCr|Mult0|mult_core|_~2, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][9] , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][9], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][5] , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][4] , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8] , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][7]~2 , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][7]~2, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][3] , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][2]~3 , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][2]~3, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~4 , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~4, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][5]~5 , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][5]~5, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][4]~6 , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][4]~6, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[4]~11 , u_sobel_top|u_YCbCr|R1[4]~11, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[5]~13 , u_sobel_top|u_YCbCr|R1[5]~13, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[6]~15 , u_sobel_top|u_YCbCr|R1[6]~15, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[7]~17 , u_sobel_top|u_YCbCr|R1[7]~17, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[8]~19 , u_sobel_top|u_YCbCr|R1[8]~19, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[9]~21 , u_sobel_top|u_YCbCr|R1[9]~21, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[10]~23 , u_sobel_top|u_YCbCr|R1[10]~23, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[11]~25 , u_sobel_top|u_YCbCr|R1[11]~25, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[12]~27 , u_sobel_top|u_YCbCr|R1[12]~27, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[13]~29 , u_sobel_top|u_YCbCr|R1[13]~29, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[14]~31 , u_sobel_top|u_YCbCr|R1[14]~31, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[14] , u_sobel_top|u_YCbCr|R1[14], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[14] , u_sobel_top|u_YCbCr|G1[14], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[13] , u_sobel_top|u_YCbCr|G1[13], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[13] , u_sobel_top|u_YCbCr|R1[13], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[12] , u_sobel_top|u_YCbCr|R1[12], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[12] , u_sobel_top|u_YCbCr|G1[12], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[11] , u_sobel_top|u_YCbCr|G1[11], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[11] , u_sobel_top|u_YCbCr|R1[11], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[10] , u_sobel_top|u_YCbCr|R1[10], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[10] , u_sobel_top|u_YCbCr|G1[10], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[9] , u_sobel_top|u_YCbCr|G1[9], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[9] , u_sobel_top|u_YCbCr|R1[9], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[8] , u_sobel_top|u_YCbCr|G1[8], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[8] , u_sobel_top|u_YCbCr|R1[8], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[7] , u_sobel_top|u_YCbCr|R1[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[7] , u_sobel_top|u_YCbCr|G1[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[6] , u_sobel_top|u_YCbCr|G1[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[6] , u_sobel_top|u_YCbCr|R1[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[5] , u_sobel_top|u_YCbCr|G1[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[5] , u_sobel_top|u_YCbCr|R1[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[4] , u_sobel_top|u_YCbCr|R1[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[4] , u_sobel_top|u_YCbCr|G1[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[3] , u_sobel_top|u_YCbCr|G1[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][3] , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[3] , u_sobel_top|u_YCbCr|R1[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][2]~7 , u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][2]~7, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[2] , u_sobel_top|u_YCbCr|R1[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][2]~10 , u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][2]~10, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[2] , u_sobel_top|u_YCbCr|G1[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|G1[1] , u_sobel_top|u_YCbCr|G1[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[1] , u_sobel_top|u_YCbCr|R1[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Add0~0 , u_sobel_top|u_YCbCr|Add0~0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Add0~2 , u_sobel_top|u_YCbCr|Add0~2, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Add0~4 , u_sobel_top|u_YCbCr|Add0~4, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Add0~6 , u_sobel_top|u_YCbCr|Add0~6, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Add0~8 , u_sobel_top|u_YCbCr|Add0~8, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Add0~10 , u_sobel_top|u_YCbCr|Add0~10, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Add0~12 , u_sobel_top|u_YCbCr|Add0~12, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Add0~14 , u_sobel_top|u_YCbCr|Add0~14, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Add0~16 , u_sobel_top|u_YCbCr|Add0~16, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Add0~18 , u_sobel_top|u_YCbCr|Add0~18, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Add0~20 , u_sobel_top|u_YCbCr|Add0~20, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Add0~22 , u_sobel_top|u_YCbCr|Add0~22, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Add0~24 , u_sobel_top|u_YCbCr|Add0~24, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Add0~26 , u_sobel_top|u_YCbCr|Add0~26, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Add0~28 , u_sobel_top|u_YCbCr|Add0~28, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_b_reg~0 , u_color_bar|rgb_b_reg~0, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_b_reg~1 , u_color_bar|rgb_b_reg~1, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_b_reg[4] , u_color_bar|rgb_b_reg[4], ov5640_pip, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[11]~feeder , u_Sdram_Control_4Port|mDATAOUT[11]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[11] , u_Sdram_Control_4Port|mDATAOUT[11], ov5640_pip, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[12]~feeder , u_Sdram_Control_4Port|mDATAOUT[12]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[12] , u_Sdram_Control_4Port|mDATAOUT[12], ov5640_pip, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[13]~feeder , u_Sdram_Control_4Port|mDATAOUT[13]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[13] , u_Sdram_Control_4Port|mDATAOUT[13], ov5640_pip, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[14]~feeder , u_Sdram_Control_4Port|mDATAOUT[14]~feeder, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|mDATAOUT[14] , u_Sdram_Control_4Port|mDATAOUT[14], ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 , u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11, ov5640_pip, 1
instance = comp, \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 , u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_b_reg~2 , u_color_bar|rgb_b_reg~2, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_b_reg~3 , u_color_bar|rgb_b_reg~3, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_b_reg[3] , u_color_bar|rgb_b_reg[3], ov5640_pip, 1
instance = comp, \u_color_bar|rgb_b_reg~4 , u_color_bar|rgb_b_reg~4, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_b_reg~5 , u_color_bar|rgb_b_reg~5, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_b_reg[2] , u_color_bar|rgb_b_reg[2], ov5640_pip, 1
instance = comp, \u_color_bar|rgb_b_reg~6 , u_color_bar|rgb_b_reg~6, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_b_reg~7 , u_color_bar|rgb_b_reg~7, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_b_reg[1] , u_color_bar|rgb_b_reg[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][8]~0 , u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][8]~0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][7]~1 , u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][7]~1, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][6] , u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][5] , u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][4] , u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][4], ov5640_pip, 1
instance = comp, \u_color_bar|rgb_b_reg~8 , u_color_bar|rgb_b_reg~8, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_b_reg~9 , u_color_bar|rgb_b_reg~9, ov5640_pip, 1
instance = comp, \u_color_bar|rgb_b_reg[0] , u_color_bar|rgb_b_reg[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult2|mult_core|_~0 , u_sobel_top|u_YCbCr|Mult2|mult_core|_~0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][3]~2 , u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][3]~2, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][2]~3 , u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][2]~3, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult2|mult_core|_~1 , u_sobel_top|u_YCbCr|Mult2|mult_core|_~1, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult2|mult_core|_~2 , u_sobel_top|u_YCbCr|Mult2|mult_core|_~2, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][4]~4 , u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][4]~4, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[4]~9 , u_sobel_top|u_YCbCr|B1[4]~9, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[5]~11 , u_sobel_top|u_YCbCr|B1[5]~11, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[6]~13 , u_sobel_top|u_YCbCr|B1[6]~13, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[7]~15 , u_sobel_top|u_YCbCr|B1[7]~15, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[8]~17 , u_sobel_top|u_YCbCr|B1[8]~17, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[9]~19 , u_sobel_top|u_YCbCr|B1[9]~19, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[10]~21 , u_sobel_top|u_YCbCr|B1[10]~21, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[11]~23 , u_sobel_top|u_YCbCr|B1[11]~23, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[12]~25 , u_sobel_top|u_YCbCr|B1[12]~25, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[12] , u_sobel_top|u_YCbCr|B1[12], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[11] , u_sobel_top|u_YCbCr|B1[11], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[10] , u_sobel_top|u_YCbCr|B1[10], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[9] , u_sobel_top|u_YCbCr|B1[9], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[8] , u_sobel_top|u_YCbCr|B1[8], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[7] , u_sobel_top|u_YCbCr|B1[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[6] , u_sobel_top|u_YCbCr|B1[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[5] , u_sobel_top|u_YCbCr|B1[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[4] , u_sobel_top|u_YCbCr|B1[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][3]~5 , u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][3]~5, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[3] , u_sobel_top|u_YCbCr|B1[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][2]~6 , u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][2]~6, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[2] , u_sobel_top|u_YCbCr|B1[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[1] , u_sobel_top|u_YCbCr|B1[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|R1[0] , u_sobel_top|u_YCbCr|R1[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|B1[0] , u_sobel_top|u_YCbCr|B1[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[8]~9 , u_sobel_top|u_YCbCr|Y1[8]~9, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[8]~11 , u_sobel_top|u_YCbCr|Y1[8]~11, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[8]~13 , u_sobel_top|u_YCbCr|Y1[8]~13, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[8]~15 , u_sobel_top|u_YCbCr|Y1[8]~15, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[8]~17 , u_sobel_top|u_YCbCr|Y1[8]~17, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[8]~19 , u_sobel_top|u_YCbCr|Y1[8]~19, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[8]~21 , u_sobel_top|u_YCbCr|Y1[8]~21, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[8]~23 , u_sobel_top|u_YCbCr|Y1[8]~23, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[8]~24 , u_sobel_top|u_YCbCr|Y1[8]~24, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[9]~26 , u_sobel_top|u_YCbCr|Y1[9]~26, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[10]~28 , u_sobel_top|u_YCbCr|Y1[10]~28, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[11]~30 , u_sobel_top|u_YCbCr|Y1[11]~30, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[12]~32 , u_sobel_top|u_YCbCr|Y1[12]~32, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[13]~34 , u_sobel_top|u_YCbCr|Y1[13]~34, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[14]~36 , u_sobel_top|u_YCbCr|Y1[14]~36, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[15]~38 , u_sobel_top|u_YCbCr|Y1[15]~38, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[15] , u_sobel_top|u_YCbCr|Y1[15], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y2[7] , u_sobel_top|u_YCbCr|Y2[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[7]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[7]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[7] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[7] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[14] , u_sobel_top|u_YCbCr|Y1[14], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y2[6] , u_sobel_top|u_YCbCr|Y2[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[6] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[6] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[7]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[7]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[7] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[6] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[13] , u_sobel_top|u_YCbCr|Y1[13], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y2[5]~feeder , u_sobel_top|u_YCbCr|Y2[5]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y2[5] , u_sobel_top|u_YCbCr|Y2[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[5] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[5] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[12] , u_sobel_top|u_YCbCr|Y1[12], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y2[4]~feeder , u_sobel_top|u_YCbCr|Y2[4]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y2[4] , u_sobel_top|u_YCbCr|Y2[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[4]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[4]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[4] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[4] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[5]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[5]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[5] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[4] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[11] , u_sobel_top|u_YCbCr|Y1[11], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y2[3] , u_sobel_top|u_YCbCr|Y2[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[3]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[3]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[3] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[3] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[3]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[3]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[3] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[10] , u_sobel_top|u_YCbCr|Y1[10], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y2[2]~feeder , u_sobel_top|u_YCbCr|Y2[2]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y2[2] , u_sobel_top|u_YCbCr|Y2[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[2]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[2]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[2] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[2] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[2]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[2]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[2] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[9] , u_sobel_top|u_YCbCr|Y1[9], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y2[1] , u_sobel_top|u_YCbCr|Y2[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[1]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[1]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[1] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[1] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[1]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[1]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[1] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y1[8] , u_sobel_top|u_YCbCr|Y1[8], ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y2[0]~feeder , u_sobel_top|u_YCbCr|Y2[0]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_YCbCr|Y2[0] , u_sobel_top|u_YCbCr|Y2[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[0] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[0] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add6~0 , u_sobel_top|u_sobel_filtering|Add6~0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add6~2 , u_sobel_top|u_sobel_filtering|Add6~2, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add6~4 , u_sobel_top|u_sobel_filtering|Add6~4, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add6~6 , u_sobel_top|u_sobel_filtering|Add6~6, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add6~8 , u_sobel_top|u_sobel_filtering|Add6~8, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add6~10 , u_sobel_top|u_sobel_filtering|Add6~10, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add6~12 , u_sobel_top|u_sobel_filtering|Add6~12, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add6~14 , u_sobel_top|u_sobel_filtering|Add6~14, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add6~16 , u_sobel_top|u_sobel_filtering|Add6~16, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[0] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[0]~10 , u_sobel_top|u_sobel_filtering|Gy3[0]~10, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[1]~12 , u_sobel_top|u_sobel_filtering|Gy3[1]~12, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[2]~14 , u_sobel_top|u_sobel_filtering|Gy3[2]~14, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[3]~16 , u_sobel_top|u_sobel_filtering|Gy3[3]~16, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[4]~18 , u_sobel_top|u_sobel_filtering|Gy3[4]~18, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[5]~20 , u_sobel_top|u_sobel_filtering|Gy3[5]~20, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[6]~22 , u_sobel_top|u_sobel_filtering|Gy3[6]~22, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[7]~24 , u_sobel_top|u_sobel_filtering|Gy3[7]~24, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[8]~26 , u_sobel_top|u_sobel_filtering|Gy3[8]~26, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[9]~28 , u_sobel_top|u_sobel_filtering|Gy3[9]~28, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[9] , u_sobel_top|u_sobel_filtering|Gy3[9], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[7]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[7]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[7] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[7] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[6]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[6]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[6] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[6] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[7] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[5] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[5] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[6]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[6]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[6] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[5]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[5]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[5] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[4]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[4]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[4] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[4] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 , u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[3]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[3]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[3] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[3] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[4] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[3]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[3]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[3] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[2] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[2] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[2] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[1]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[1]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[1] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[1] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[0] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[0] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[1]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[1]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[1] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add4~0 , u_sobel_top|u_sobel_filtering|Add4~0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add4~2 , u_sobel_top|u_sobel_filtering|Add4~2, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add4~4 , u_sobel_top|u_sobel_filtering|Add4~4, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add4~6 , u_sobel_top|u_sobel_filtering|Add4~6, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add4~8 , u_sobel_top|u_sobel_filtering|Add4~8, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add4~10 , u_sobel_top|u_sobel_filtering|Add4~10, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add4~12 , u_sobel_top|u_sobel_filtering|Add4~12, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add4~14 , u_sobel_top|u_sobel_filtering|Add4~14, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add4~16 , u_sobel_top|u_sobel_filtering|Add4~16, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[0] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[0]~10 , u_sobel_top|u_sobel_filtering|Gy1[0]~10, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[1]~12 , u_sobel_top|u_sobel_filtering|Gy1[1]~12, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[2]~14 , u_sobel_top|u_sobel_filtering|Gy1[2]~14, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[3]~16 , u_sobel_top|u_sobel_filtering|Gy1[3]~16, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[4]~18 , u_sobel_top|u_sobel_filtering|Gy1[4]~18, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[5]~20 , u_sobel_top|u_sobel_filtering|Gy1[5]~20, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[6]~22 , u_sobel_top|u_sobel_filtering|Gy1[6]~22, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[7]~24 , u_sobel_top|u_sobel_filtering|Gy1[7]~24, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[8]~26 , u_sobel_top|u_sobel_filtering|Gy1[8]~26, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[9]~28 , u_sobel_top|u_sobel_filtering|Gy1[9]~28, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[9] , u_sobel_top|u_sobel_filtering|Gy1[9], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[8] , u_sobel_top|u_sobel_filtering|Gy1[8], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[8] , u_sobel_top|u_sobel_filtering|Gy3[8], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[7] , u_sobel_top|u_sobel_filtering|Gy1[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[7] , u_sobel_top|u_sobel_filtering|Gy3[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[6] , u_sobel_top|u_sobel_filtering|Gy3[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[6] , u_sobel_top|u_sobel_filtering|Gy1[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[5] , u_sobel_top|u_sobel_filtering|Gy1[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[5] , u_sobel_top|u_sobel_filtering|Gy3[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[4] , u_sobel_top|u_sobel_filtering|Gy1[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[4] , u_sobel_top|u_sobel_filtering|Gy3[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[3] , u_sobel_top|u_sobel_filtering|Gy3[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[3] , u_sobel_top|u_sobel_filtering|Gy1[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[2] , u_sobel_top|u_sobel_filtering|Gy3[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[2] , u_sobel_top|u_sobel_filtering|Gy1[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[1] , u_sobel_top|u_sobel_filtering|Gy3[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[1] , u_sobel_top|u_sobel_filtering|Gy1[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy3[0] , u_sobel_top|u_sobel_filtering|Gy3[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy1[0] , u_sobel_top|u_sobel_filtering|Gy1[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[0]~10 , u_sobel_top|u_sobel_filtering|Gy[0]~10, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[1]~12 , u_sobel_top|u_sobel_filtering|Gy[1]~12, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[2]~14 , u_sobel_top|u_sobel_filtering|Gy[2]~14, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[3]~16 , u_sobel_top|u_sobel_filtering|Gy[3]~16, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[4]~18 , u_sobel_top|u_sobel_filtering|Gy[4]~18, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[5]~20 , u_sobel_top|u_sobel_filtering|Gy[5]~20, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[6]~22 , u_sobel_top|u_sobel_filtering|Gy[6]~22, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[7]~24 , u_sobel_top|u_sobel_filtering|Gy[7]~24, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[8]~26 , u_sobel_top|u_sobel_filtering|Gy[8]~26, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[9]~28 , u_sobel_top|u_sobel_filtering|Gy[9]~28, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add10~0 , u_sobel_top|u_sobel_filtering|Add10~0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add10~2 , u_sobel_top|u_sobel_filtering|Add10~2, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add10~4 , u_sobel_top|u_sobel_filtering|Add10~4, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add10~6 , u_sobel_top|u_sobel_filtering|Add10~6, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add10~8 , u_sobel_top|u_sobel_filtering|Add10~8, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add10~10 , u_sobel_top|u_sobel_filtering|Add10~10, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add10~12 , u_sobel_top|u_sobel_filtering|Add10~12, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add10~14 , u_sobel_top|u_sobel_filtering|Add10~14, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add10~16 , u_sobel_top|u_sobel_filtering|Add10~16, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add10~18 , u_sobel_top|u_sobel_filtering|Add10~18, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan1~1 , u_sobel_top|u_sobel_filtering|LessThan1~1, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan1~3 , u_sobel_top|u_sobel_filtering|LessThan1~3, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan1~5 , u_sobel_top|u_sobel_filtering|LessThan1~5, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan1~7 , u_sobel_top|u_sobel_filtering|LessThan1~7, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan1~9 , u_sobel_top|u_sobel_filtering|LessThan1~9, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan1~11 , u_sobel_top|u_sobel_filtering|LessThan1~11, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan1~13 , u_sobel_top|u_sobel_filtering|LessThan1~13, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan1~15 , u_sobel_top|u_sobel_filtering|LessThan1~15, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan1~17 , u_sobel_top|u_sobel_filtering|LessThan1~17, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan1~18 , u_sobel_top|u_sobel_filtering|LessThan1~18, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[9] , u_sobel_top|u_sobel_filtering|Gy[9], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[7] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[6] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[5]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[5]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[5] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[4] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[3] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[2] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[1] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[0] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add2~0 , u_sobel_top|u_sobel_filtering|Add2~0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add2~2 , u_sobel_top|u_sobel_filtering|Add2~2, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add2~4 , u_sobel_top|u_sobel_filtering|Add2~4, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add2~6 , u_sobel_top|u_sobel_filtering|Add2~6, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add2~8 , u_sobel_top|u_sobel_filtering|Add2~8, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add2~10 , u_sobel_top|u_sobel_filtering|Add2~10, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add2~12 , u_sobel_top|u_sobel_filtering|Add2~12, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add2~14 , u_sobel_top|u_sobel_filtering|Add2~14, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add2~16 , u_sobel_top|u_sobel_filtering|Add2~16, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[0]~10 , u_sobel_top|u_sobel_filtering|Gx3[0]~10, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[1]~12 , u_sobel_top|u_sobel_filtering|Gx3[1]~12, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[2]~14 , u_sobel_top|u_sobel_filtering|Gx3[2]~14, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[3]~16 , u_sobel_top|u_sobel_filtering|Gx3[3]~16, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[4]~18 , u_sobel_top|u_sobel_filtering|Gx3[4]~18, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[5]~20 , u_sobel_top|u_sobel_filtering|Gx3[5]~20, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[6]~22 , u_sobel_top|u_sobel_filtering|Gx3[6]~22, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[7]~24 , u_sobel_top|u_sobel_filtering|Gx3[7]~24, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[8]~26 , u_sobel_top|u_sobel_filtering|Gx3[8]~26, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[9]~28 , u_sobel_top|u_sobel_filtering|Gx3[9]~28, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[9] , u_sobel_top|u_sobel_filtering|Gx3[9], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[7] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[7] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[6]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[6]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[6] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[6] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[5] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[5] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[4]~feeder , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[4]~feeder, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[4] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[4] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[3] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[3] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[2] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[2] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[1] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[1] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[0] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[0] , u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add0~0 , u_sobel_top|u_sobel_filtering|Add0~0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add0~2 , u_sobel_top|u_sobel_filtering|Add0~2, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add0~4 , u_sobel_top|u_sobel_filtering|Add0~4, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add0~6 , u_sobel_top|u_sobel_filtering|Add0~6, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add0~8 , u_sobel_top|u_sobel_filtering|Add0~8, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add0~10 , u_sobel_top|u_sobel_filtering|Add0~10, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add0~12 , u_sobel_top|u_sobel_filtering|Add0~12, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add0~14 , u_sobel_top|u_sobel_filtering|Add0~14, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add0~16 , u_sobel_top|u_sobel_filtering|Add0~16, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[0]~10 , u_sobel_top|u_sobel_filtering|Gx1[0]~10, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[1]~12 , u_sobel_top|u_sobel_filtering|Gx1[1]~12, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[2]~14 , u_sobel_top|u_sobel_filtering|Gx1[2]~14, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[3]~16 , u_sobel_top|u_sobel_filtering|Gx1[3]~16, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[4]~18 , u_sobel_top|u_sobel_filtering|Gx1[4]~18, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[5]~20 , u_sobel_top|u_sobel_filtering|Gx1[5]~20, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[6]~22 , u_sobel_top|u_sobel_filtering|Gx1[6]~22, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[7]~24 , u_sobel_top|u_sobel_filtering|Gx1[7]~24, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[8]~26 , u_sobel_top|u_sobel_filtering|Gx1[8]~26, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[9]~28 , u_sobel_top|u_sobel_filtering|Gx1[9]~28, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[9] , u_sobel_top|u_sobel_filtering|Gx1[9], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[8] , u_sobel_top|u_sobel_filtering|Gx3[8], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[8] , u_sobel_top|u_sobel_filtering|Gx1[8], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[7] , u_sobel_top|u_sobel_filtering|Gx1[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[7] , u_sobel_top|u_sobel_filtering|Gx3[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[6] , u_sobel_top|u_sobel_filtering|Gx1[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[6] , u_sobel_top|u_sobel_filtering|Gx3[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[5] , u_sobel_top|u_sobel_filtering|Gx1[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[5] , u_sobel_top|u_sobel_filtering|Gx3[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[4] , u_sobel_top|u_sobel_filtering|Gx3[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[4] , u_sobel_top|u_sobel_filtering|Gx1[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[3] , u_sobel_top|u_sobel_filtering|Gx3[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[3] , u_sobel_top|u_sobel_filtering|Gx1[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[2] , u_sobel_top|u_sobel_filtering|Gx3[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[2] , u_sobel_top|u_sobel_filtering|Gx1[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[1] , u_sobel_top|u_sobel_filtering|Gx3[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[1] , u_sobel_top|u_sobel_filtering|Gx1[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx3[0] , u_sobel_top|u_sobel_filtering|Gx3[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx1[0] , u_sobel_top|u_sobel_filtering|Gx1[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[0]~10 , u_sobel_top|u_sobel_filtering|Gx[0]~10, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[1]~12 , u_sobel_top|u_sobel_filtering|Gx[1]~12, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[2]~14 , u_sobel_top|u_sobel_filtering|Gx[2]~14, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[3]~16 , u_sobel_top|u_sobel_filtering|Gx[3]~16, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[4]~18 , u_sobel_top|u_sobel_filtering|Gx[4]~18, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[5]~20 , u_sobel_top|u_sobel_filtering|Gx[5]~20, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[6]~22 , u_sobel_top|u_sobel_filtering|Gx[6]~22, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[7]~24 , u_sobel_top|u_sobel_filtering|Gx[7]~24, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[8]~26 , u_sobel_top|u_sobel_filtering|Gx[8]~26, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[9]~28 , u_sobel_top|u_sobel_filtering|Gx[9]~28, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add8~0 , u_sobel_top|u_sobel_filtering|Add8~0, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add8~2 , u_sobel_top|u_sobel_filtering|Add8~2, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add8~4 , u_sobel_top|u_sobel_filtering|Add8~4, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add8~6 , u_sobel_top|u_sobel_filtering|Add8~6, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add8~8 , u_sobel_top|u_sobel_filtering|Add8~8, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add8~10 , u_sobel_top|u_sobel_filtering|Add8~10, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add8~12 , u_sobel_top|u_sobel_filtering|Add8~12, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add8~14 , u_sobel_top|u_sobel_filtering|Add8~14, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add8~16 , u_sobel_top|u_sobel_filtering|Add8~16, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Add8~18 , u_sobel_top|u_sobel_filtering|Add8~18, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan0~1 , u_sobel_top|u_sobel_filtering|LessThan0~1, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan0~3 , u_sobel_top|u_sobel_filtering|LessThan0~3, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan0~5 , u_sobel_top|u_sobel_filtering|LessThan0~5, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan0~7 , u_sobel_top|u_sobel_filtering|LessThan0~7, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan0~9 , u_sobel_top|u_sobel_filtering|LessThan0~9, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan0~11 , u_sobel_top|u_sobel_filtering|LessThan0~11, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan0~13 , u_sobel_top|u_sobel_filtering|LessThan0~13, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan0~15 , u_sobel_top|u_sobel_filtering|LessThan0~15, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan0~17 , u_sobel_top|u_sobel_filtering|LessThan0~17, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan0~18 , u_sobel_top|u_sobel_filtering|LessThan0~18, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[9] , u_sobel_top|u_sobel_filtering|Gx[9], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[8] , u_sobel_top|u_sobel_filtering|Gx[8], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[8] , u_sobel_top|u_sobel_filtering|Gy[8], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[7] , u_sobel_top|u_sobel_filtering|Gx[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[7] , u_sobel_top|u_sobel_filtering|Gy[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[6] , u_sobel_top|u_sobel_filtering|Gy[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[6] , u_sobel_top|u_sobel_filtering|Gx[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[5] , u_sobel_top|u_sobel_filtering|Gx[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[5] , u_sobel_top|u_sobel_filtering|Gy[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[4] , u_sobel_top|u_sobel_filtering|Gy[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[4] , u_sobel_top|u_sobel_filtering|Gx[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[3] , u_sobel_top|u_sobel_filtering|Gy[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[3] , u_sobel_top|u_sobel_filtering|Gx[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[2] , u_sobel_top|u_sobel_filtering|Gx[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[2] , u_sobel_top|u_sobel_filtering|Gy[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[1] , u_sobel_top|u_sobel_filtering|Gy[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[1] , u_sobel_top|u_sobel_filtering|Gx[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gx[0] , u_sobel_top|u_sobel_filtering|Gx[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|Gy[0] , u_sobel_top|u_sobel_filtering|Gy[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[0]~11 , u_sobel_top|u_sobel_filtering|G[0]~11, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[1]~13 , u_sobel_top|u_sobel_filtering|G[1]~13, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[2]~15 , u_sobel_top|u_sobel_filtering|G[2]~15, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[3]~17 , u_sobel_top|u_sobel_filtering|G[3]~17, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[4]~19 , u_sobel_top|u_sobel_filtering|G[4]~19, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[5]~21 , u_sobel_top|u_sobel_filtering|G[5]~21, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[6]~23 , u_sobel_top|u_sobel_filtering|G[6]~23, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[7]~25 , u_sobel_top|u_sobel_filtering|G[7]~25, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[8]~27 , u_sobel_top|u_sobel_filtering|G[8]~27, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[9]~29 , u_sobel_top|u_sobel_filtering|G[9]~29, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[10]~31 , u_sobel_top|u_sobel_filtering|G[10]~31, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[10] , u_sobel_top|u_sobel_filtering|G[10], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[9] , u_sobel_top|u_sobel_filtering|G[9], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[8] , u_sobel_top|u_sobel_filtering|G[8], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[7] , u_sobel_top|u_sobel_filtering|G[7], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[6] , u_sobel_top|u_sobel_filtering|G[6], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[5] , u_sobel_top|u_sobel_filtering|G[5], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[4] , u_sobel_top|u_sobel_filtering|G[4], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[3] , u_sobel_top|u_sobel_filtering|G[3], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[2] , u_sobel_top|u_sobel_filtering|G[2], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[1] , u_sobel_top|u_sobel_filtering|G[1], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|G[0] , u_sobel_top|u_sobel_filtering|G[0], ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan2~1 , u_sobel_top|u_sobel_filtering|LessThan2~1, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan2~3 , u_sobel_top|u_sobel_filtering|LessThan2~3, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan2~5 , u_sobel_top|u_sobel_filtering|LessThan2~5, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan2~7 , u_sobel_top|u_sobel_filtering|LessThan2~7, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan2~9 , u_sobel_top|u_sobel_filtering|LessThan2~9, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan2~11 , u_sobel_top|u_sobel_filtering|LessThan2~11, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan2~13 , u_sobel_top|u_sobel_filtering|LessThan2~13, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan2~15 , u_sobel_top|u_sobel_filtering|LessThan2~15, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan2~17 , u_sobel_top|u_sobel_filtering|LessThan2~17, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan2~19 , u_sobel_top|u_sobel_filtering|LessThan2~19, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|LessThan2~20 , u_sobel_top|u_sobel_filtering|LessThan2~20, ov5640_pip, 1
instance = comp, \u_sobel_top|u_sobel_filtering|sobel_data~0 , u_sobel_top|u_sobel_filtering|sobel_data~0, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|sclk~0 , cmos_config_1|u1|sclk~0, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|sclk~1 , cmos_config_1|u1|sclk~1, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|sclk~2 , cmos_config_1|u1|sclk~2, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|sclk , cmos_config_1|u1|sclk, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|i2c_sclk~0 , cmos_config_1|u1|i2c_sclk~0, ov5640_pip, 1
instance = comp, \cmos_config_1|u1|i2c_sclk , cmos_config_1|u1|i2c_sclk, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|sclk~1 , cmos_config_2|u1|sclk~1, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|sclk~0 , cmos_config_2|u1|sclk~0, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|sclk~2 , cmos_config_2|u1|sclk~2, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|sclk , cmos_config_2|u1|sclk, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|i2c_sclk~0 , cmos_config_2|u1|i2c_sclk~0, ov5640_pip, 1
instance = comp, \cmos_config_2|u1|i2c_sclk , cmos_config_2|u1|i2c_sclk, ov5640_pip, 1
instance = comp, \u_seg_dynamic|SEL_NUM[0]~2 , u_seg_dynamic|SEL_NUM[0]~2, ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~0 , u_seg_dynamic|Add0~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms[0] , u_seg_dynamic|cnt_1ms[0], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|Add0~0 , u_seg_dynamic|binary_8421_inst|Add0~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|cnt_shift[0] , u_seg_dynamic|binary_8421_inst|cnt_shift[0], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~3 , u_seg_dynamic|Add0~3, ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~4 , u_seg_dynamic|Add0~4, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms[2] , u_seg_dynamic|cnt_1ms[2], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~6 , u_seg_dynamic|Add0~6, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms[3] , u_seg_dynamic|cnt_1ms[3], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~8 , u_seg_dynamic|Add0~8, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms~5 , u_seg_dynamic|cnt_1ms~5, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms[4] , u_seg_dynamic|cnt_1ms[4], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~10 , u_seg_dynamic|Add0~10, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms[5] , u_seg_dynamic|cnt_1ms[5], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~12 , u_seg_dynamic|Add0~12, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms~4 , u_seg_dynamic|cnt_1ms~4, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms[6] , u_seg_dynamic|cnt_1ms[6], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~14 , u_seg_dynamic|Add0~14, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms[7] , u_seg_dynamic|cnt_1ms[7], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Equal0~2 , u_seg_dynamic|Equal0~2, ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~16 , u_seg_dynamic|Add0~16, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms~3 , u_seg_dynamic|cnt_1ms~3, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms[8] , u_seg_dynamic|cnt_1ms[8], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~18 , u_seg_dynamic|Add0~18, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms~2 , u_seg_dynamic|cnt_1ms~2, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms[9] , u_seg_dynamic|cnt_1ms[9], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~20 , u_seg_dynamic|Add0~20, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms[10] , u_seg_dynamic|cnt_1ms[10], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~22 , u_seg_dynamic|Add0~22, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms[11] , u_seg_dynamic|cnt_1ms[11], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Equal0~1 , u_seg_dynamic|Equal0~1, ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~24 , u_seg_dynamic|Add0~24, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms[12] , u_seg_dynamic|cnt_1ms[12], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~26 , u_seg_dynamic|Add0~26, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms[13] , u_seg_dynamic|cnt_1ms[13], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~28 , u_seg_dynamic|Add0~28, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms~1 , u_seg_dynamic|cnt_1ms~1, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms[14] , u_seg_dynamic|cnt_1ms[14], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Add0~30 , u_seg_dynamic|Add0~30, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms~0 , u_seg_dynamic|cnt_1ms~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|cnt_1ms[15] , u_seg_dynamic|cnt_1ms[15], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Equal0~0 , u_seg_dynamic|Equal0~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|Equal0~3 , u_seg_dynamic|Equal0~3, ov5640_pip, 1
instance = comp, \u_seg_dynamic|Equal0~4 , u_seg_dynamic|Equal0~4, ov5640_pip, 1
instance = comp, \u_seg_dynamic|Equal1~0 , u_seg_dynamic|Equal1~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|flag_1ms , u_seg_dynamic|flag_1ms, ov5640_pip, 1
instance = comp, \u_seg_dynamic|SEL_NUM[0] , u_seg_dynamic|SEL_NUM[0], ov5640_pip, 1
instance = comp, \u_seg_dynamic|SEL_NUM~0 , u_seg_dynamic|SEL_NUM~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|SEL_NUM[1] , u_seg_dynamic|SEL_NUM[1], ov5640_pip, 1
instance = comp, \u_seg_dynamic|SEL_NUM~1 , u_seg_dynamic|SEL_NUM~1, ov5640_pip, 1
instance = comp, \u_seg_dynamic|SEL_NUM[2] , u_seg_dynamic|SEL_NUM[2], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|Add0~2 , u_seg_dynamic|binary_8421_inst|Add0~2, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|Add0~4 , u_seg_dynamic|binary_8421_inst|Add0~4, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|Add0~6 , u_seg_dynamic|binary_8421_inst|Add0~6, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|cnt_shift[3] , u_seg_dynamic|binary_8421_inst|cnt_shift[3], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|Add0~8 , u_seg_dynamic|binary_8421_inst|Add0~8, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|cnt_shift~1 , u_seg_dynamic|binary_8421_inst|cnt_shift~1, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|cnt_shift[4] , u_seg_dynamic|binary_8421_inst|cnt_shift[4], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|Equal0~0 , u_seg_dynamic|binary_8421_inst|Equal0~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|Equal1~0 , u_seg_dynamic|binary_8421_inst|Equal1~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|cnt_shift~0 , u_seg_dynamic|binary_8421_inst|cnt_shift~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|cnt_shift[1] , u_seg_dynamic|binary_8421_inst|cnt_shift[1], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|cnt_shift~2 , u_seg_dynamic|binary_8421_inst|cnt_shift~2, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|cnt_shift[2] , u_seg_dynamic|binary_8421_inst|cnt_shift[2], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|Equal0~1 , u_seg_dynamic|binary_8421_inst|Equal0~1, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|LessThan6~0 , u_seg_dynamic|binary_8421_inst|LessThan6~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|always1~0 , u_seg_dynamic|binary_8421_inst|always1~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[26]~6 , u_seg_dynamic|binary_8421_inst|data_shift[26]~6, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[26]~7 , u_seg_dynamic|binary_8421_inst|data_shift[26]~7, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[19]~51 , u_seg_dynamic|binary_8421_inst|data_shift[19]~51, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~69 , u_seg_dynamic|binary_8421_inst|data_shift~69, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[1] , u_seg_dynamic|binary_8421_inst|data_shift[1], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~68 , u_seg_dynamic|binary_8421_inst|data_shift~68, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[19]~70 , u_seg_dynamic|binary_8421_inst|data_shift[19]~70, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[2] , u_seg_dynamic|binary_8421_inst|data_shift[2], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~67 , u_seg_dynamic|binary_8421_inst|data_shift~67, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[3] , u_seg_dynamic|binary_8421_inst|data_shift[3], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~66 , u_seg_dynamic|binary_8421_inst|data_shift~66, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[4] , u_seg_dynamic|binary_8421_inst|data_shift[4], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~65 , u_seg_dynamic|binary_8421_inst|data_shift~65, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[5] , u_seg_dynamic|binary_8421_inst|data_shift[5], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~64 , u_seg_dynamic|binary_8421_inst|data_shift~64, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[6] , u_seg_dynamic|binary_8421_inst|data_shift[6], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~63 , u_seg_dynamic|binary_8421_inst|data_shift~63, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[7] , u_seg_dynamic|binary_8421_inst|data_shift[7], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~62 , u_seg_dynamic|binary_8421_inst|data_shift~62, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[8] , u_seg_dynamic|binary_8421_inst|data_shift[8], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~61 , u_seg_dynamic|binary_8421_inst|data_shift~61, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[9] , u_seg_dynamic|binary_8421_inst|data_shift[9], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~60 , u_seg_dynamic|binary_8421_inst|data_shift~60, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[10] , u_seg_dynamic|binary_8421_inst|data_shift[10], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~59 , u_seg_dynamic|binary_8421_inst|data_shift~59, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[11] , u_seg_dynamic|binary_8421_inst|data_shift[11], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~58 , u_seg_dynamic|binary_8421_inst|data_shift~58, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[12] , u_seg_dynamic|binary_8421_inst|data_shift[12], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~57 , u_seg_dynamic|binary_8421_inst|data_shift~57, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[13] , u_seg_dynamic|binary_8421_inst|data_shift[13], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~56 , u_seg_dynamic|binary_8421_inst|data_shift~56, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[14] , u_seg_dynamic|binary_8421_inst|data_shift[14], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~55 , u_seg_dynamic|binary_8421_inst|data_shift~55, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[15] , u_seg_dynamic|binary_8421_inst|data_shift[15], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~54 , u_seg_dynamic|binary_8421_inst|data_shift~54, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[16] , u_seg_dynamic|binary_8421_inst|data_shift[16], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~53 , u_seg_dynamic|binary_8421_inst|data_shift~53, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[17] , u_seg_dynamic|binary_8421_inst|data_shift[17], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~52 , u_seg_dynamic|binary_8421_inst|data_shift~52, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[18] , u_seg_dynamic|binary_8421_inst|data_shift[18], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~50 , u_seg_dynamic|binary_8421_inst|data_shift~50, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[19] , u_seg_dynamic|binary_8421_inst|data_shift[19], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~8 , u_seg_dynamic|binary_8421_inst|data_shift~8, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[21]~9 , u_seg_dynamic|binary_8421_inst|data_shift[21]~9, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[21]~10 , u_seg_dynamic|binary_8421_inst|data_shift[21]~10, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[20] , u_seg_dynamic|binary_8421_inst|data_shift[20], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~22 , u_seg_dynamic|binary_8421_inst|data_shift~22, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[21] , u_seg_dynamic|binary_8421_inst|data_shift[21], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[22]~30 , u_seg_dynamic|binary_8421_inst|data_shift[22]~30, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[22]~31 , u_seg_dynamic|binary_8421_inst|data_shift[22]~31, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[22] , u_seg_dynamic|binary_8421_inst|data_shift[22], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|LessThan0~0 , u_seg_dynamic|binary_8421_inst|LessThan0~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[23]~42 , u_seg_dynamic|binary_8421_inst|data_shift[23]~42, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[23]~43 , u_seg_dynamic|binary_8421_inst|data_shift[23]~43, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[23] , u_seg_dynamic|binary_8421_inst|data_shift[23], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~5 , u_seg_dynamic|binary_8421_inst|data_shift~5, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[24] , u_seg_dynamic|binary_8421_inst|data_shift[24], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~21 , u_seg_dynamic|binary_8421_inst|data_shift~21, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[25] , u_seg_dynamic|binary_8421_inst|data_shift[25], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[26]~28 , u_seg_dynamic|binary_8421_inst|data_shift[26]~28, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[26]~29 , u_seg_dynamic|binary_8421_inst|data_shift[26]~29, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[26] , u_seg_dynamic|binary_8421_inst|data_shift[26], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|LessThan1~0 , u_seg_dynamic|binary_8421_inst|LessThan1~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[27]~40 , u_seg_dynamic|binary_8421_inst|data_shift[27]~40, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[27]~41 , u_seg_dynamic|binary_8421_inst|data_shift[27]~41, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[27] , u_seg_dynamic|binary_8421_inst|data_shift[27], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~2 , u_seg_dynamic|binary_8421_inst|data_shift~2, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[28] , u_seg_dynamic|binary_8421_inst|data_shift[28], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~20 , u_seg_dynamic|binary_8421_inst|data_shift~20, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[29] , u_seg_dynamic|binary_8421_inst|data_shift[29], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[30]~26 , u_seg_dynamic|binary_8421_inst|data_shift[30]~26, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[30]~27 , u_seg_dynamic|binary_8421_inst|data_shift[30]~27, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[30] , u_seg_dynamic|binary_8421_inst|data_shift[30], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|LessThan2~0 , u_seg_dynamic|binary_8421_inst|LessThan2~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[30]~3 , u_seg_dynamic|binary_8421_inst|data_shift[30]~3, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[30]~4 , u_seg_dynamic|binary_8421_inst|data_shift[30]~4, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[31]~38 , u_seg_dynamic|binary_8421_inst|data_shift[31]~38, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[31]~39 , u_seg_dynamic|binary_8421_inst|data_shift[31]~39, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[31] , u_seg_dynamic|binary_8421_inst|data_shift[31], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~11 , u_seg_dynamic|binary_8421_inst|data_shift~11, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[32] , u_seg_dynamic|binary_8421_inst|data_shift[32], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~23 , u_seg_dynamic|binary_8421_inst|data_shift~23, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[33] , u_seg_dynamic|binary_8421_inst|data_shift[33], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|LessThan3~0 , u_seg_dynamic|binary_8421_inst|LessThan3~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[33]~12 , u_seg_dynamic|binary_8421_inst|data_shift[33]~12, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[33]~13 , u_seg_dynamic|binary_8421_inst|data_shift[33]~13, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[34]~32 , u_seg_dynamic|binary_8421_inst|data_shift[34]~32, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[34]~33 , u_seg_dynamic|binary_8421_inst|data_shift[34]~33, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[34] , u_seg_dynamic|binary_8421_inst|data_shift[34], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[35]~44 , u_seg_dynamic|binary_8421_inst|data_shift[35]~44, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[35]~45 , u_seg_dynamic|binary_8421_inst|data_shift[35]~45, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[35] , u_seg_dynamic|binary_8421_inst|data_shift[35], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~17 , u_seg_dynamic|binary_8421_inst|data_shift~17, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[38]~18 , u_seg_dynamic|binary_8421_inst|data_shift[38]~18, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[38]~19 , u_seg_dynamic|binary_8421_inst|data_shift[38]~19, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[36] , u_seg_dynamic|binary_8421_inst|data_shift[36], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~25 , u_seg_dynamic|binary_8421_inst|data_shift~25, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[37] , u_seg_dynamic|binary_8421_inst|data_shift[37], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[38]~36 , u_seg_dynamic|binary_8421_inst|data_shift[38]~36, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[38]~37 , u_seg_dynamic|binary_8421_inst|data_shift[38]~37, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[38] , u_seg_dynamic|binary_8421_inst|data_shift[38], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|LessThan4~0 , u_seg_dynamic|binary_8421_inst|LessThan4~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[39]~48 , u_seg_dynamic|binary_8421_inst|data_shift[39]~48, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[39]~49 , u_seg_dynamic|binary_8421_inst|data_shift[39]~49, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[39] , u_seg_dynamic|binary_8421_inst|data_shift[39], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~14 , u_seg_dynamic|binary_8421_inst|data_shift~14, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[40] , u_seg_dynamic|binary_8421_inst|data_shift[40], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift~24 , u_seg_dynamic|binary_8421_inst|data_shift~24, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[41] , u_seg_dynamic|binary_8421_inst|data_shift[41], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|LessThan5~0 , u_seg_dynamic|binary_8421_inst|LessThan5~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[43]~46 , u_seg_dynamic|binary_8421_inst|data_shift[43]~46, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[43]~47 , u_seg_dynamic|binary_8421_inst|data_shift[43]~47, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[43] , u_seg_dynamic|binary_8421_inst|data_shift[43], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[40]~15 , u_seg_dynamic|binary_8421_inst|data_shift[40]~15, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[40]~16 , u_seg_dynamic|binary_8421_inst|data_shift[40]~16, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[42]~34 , u_seg_dynamic|binary_8421_inst|data_shift[42]~34, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[42]~35 , u_seg_dynamic|binary_8421_inst|data_shift[42]~35, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|data_shift[42] , u_seg_dynamic|binary_8421_inst|data_shift[42], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|h_hun[2]~feeder , u_seg_dynamic|binary_8421_inst|h_hun[2]~feeder, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|h_hun[2] , u_seg_dynamic|binary_8421_inst|h_hun[2], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|t_tho[2] , u_seg_dynamic|binary_8421_inst|t_tho[2], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux2~2 , u_seg_dynamic|Mux2~2, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|hun[2] , u_seg_dynamic|binary_8421_inst|hun[2], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|unit[2] , u_seg_dynamic|binary_8421_inst|unit[2], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|ten[2]~feeder , u_seg_dynamic|binary_8421_inst|ten[2]~feeder, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|ten[2] , u_seg_dynamic|binary_8421_inst|ten[2], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux2~0 , u_seg_dynamic|Mux2~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|tho[2] , u_seg_dynamic|binary_8421_inst|tho[2], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux2~1 , u_seg_dynamic|Mux2~1, ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux2~3 , u_seg_dynamic|Mux2~3, ov5640_pip, 1
instance = comp, \u_seg_dynamic|DIG_NUM[2] , u_seg_dynamic|DIG_NUM[2], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|t_tho[0] , u_seg_dynamic|binary_8421_inst|t_tho[0], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|h_hun[0] , u_seg_dynamic|binary_8421_inst|h_hun[0], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux4~2 , u_seg_dynamic|Mux4~2, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|unit[0] , u_seg_dynamic|binary_8421_inst|unit[0], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|ten[0]~feeder , u_seg_dynamic|binary_8421_inst|ten[0]~feeder, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|ten[0] , u_seg_dynamic|binary_8421_inst|ten[0], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux4~0 , u_seg_dynamic|Mux4~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|tho[0] , u_seg_dynamic|binary_8421_inst|tho[0], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|hun[0]~feeder , u_seg_dynamic|binary_8421_inst|hun[0]~feeder, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|hun[0] , u_seg_dynamic|binary_8421_inst|hun[0], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux4~1 , u_seg_dynamic|Mux4~1, ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux4~3 , u_seg_dynamic|Mux4~3, ov5640_pip, 1
instance = comp, \u_seg_dynamic|DIG_NUM[0] , u_seg_dynamic|DIG_NUM[0], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|t_tho[3] , u_seg_dynamic|binary_8421_inst|t_tho[3], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|h_hun[3]~feeder , u_seg_dynamic|binary_8421_inst|h_hun[3]~feeder, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|h_hun[3] , u_seg_dynamic|binary_8421_inst|h_hun[3], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux1~2 , u_seg_dynamic|Mux1~2, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|unit[3] , u_seg_dynamic|binary_8421_inst|unit[3], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|ten[3]~feeder , u_seg_dynamic|binary_8421_inst|ten[3]~feeder, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|ten[3] , u_seg_dynamic|binary_8421_inst|ten[3], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux1~0 , u_seg_dynamic|Mux1~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|tho[3] , u_seg_dynamic|binary_8421_inst|tho[3], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|hun[3] , u_seg_dynamic|binary_8421_inst|hun[3], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux1~1 , u_seg_dynamic|Mux1~1, ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux1~3 , u_seg_dynamic|Mux1~3, ov5640_pip, 1
instance = comp, \u_seg_dynamic|DIG_NUM[3] , u_seg_dynamic|DIG_NUM[3], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|h_hun[1]~feeder , u_seg_dynamic|binary_8421_inst|h_hun[1]~feeder, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|h_hun[1] , u_seg_dynamic|binary_8421_inst|h_hun[1], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|t_tho[1] , u_seg_dynamic|binary_8421_inst|t_tho[1], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux3~2 , u_seg_dynamic|Mux3~2, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|unit[1] , u_seg_dynamic|binary_8421_inst|unit[1], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|ten[1]~feeder , u_seg_dynamic|binary_8421_inst|ten[1]~feeder, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|ten[1] , u_seg_dynamic|binary_8421_inst|ten[1], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux3~0 , u_seg_dynamic|Mux3~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|hun[1]~feeder , u_seg_dynamic|binary_8421_inst|hun[1]~feeder, ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|hun[1] , u_seg_dynamic|binary_8421_inst|hun[1], ov5640_pip, 1
instance = comp, \u_seg_dynamic|binary_8421_inst|tho[1] , u_seg_dynamic|binary_8421_inst|tho[1], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux3~1 , u_seg_dynamic|Mux3~1, ov5640_pip, 1
instance = comp, \u_seg_dynamic|Mux3~3 , u_seg_dynamic|Mux3~3, ov5640_pip, 1
instance = comp, \u_seg_dynamic|DIG_NUM[1] , u_seg_dynamic|DIG_NUM[1], ov5640_pip, 1
instance = comp, \u_seg_dynamic|WideOr8~0 , u_seg_dynamic|WideOr8~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|seg_d0[0] , u_seg_dynamic|seg_d0[0], ov5640_pip, 1
instance = comp, \u_seg_dynamic|WideOr7~0 , u_seg_dynamic|WideOr7~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|seg_d0[1] , u_seg_dynamic|seg_d0[1], ov5640_pip, 1
instance = comp, \u_seg_dynamic|WideOr6~0 , u_seg_dynamic|WideOr6~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|seg_d0[2] , u_seg_dynamic|seg_d0[2], ov5640_pip, 1
instance = comp, \u_seg_dynamic|WideOr5~0 , u_seg_dynamic|WideOr5~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|seg_d0[3] , u_seg_dynamic|seg_d0[3], ov5640_pip, 1
instance = comp, \u_seg_dynamic|WideOr4~0 , u_seg_dynamic|WideOr4~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|seg_d0[4] , u_seg_dynamic|seg_d0[4], ov5640_pip, 1
instance = comp, \u_seg_dynamic|WideOr3~0 , u_seg_dynamic|WideOr3~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|seg_d0[5] , u_seg_dynamic|seg_d0[5], ov5640_pip, 1
instance = comp, \u_seg_dynamic|WideOr2~0 , u_seg_dynamic|WideOr2~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|seg_d0[6] , u_seg_dynamic|seg_d0[6], ov5640_pip, 1
instance = comp, \u_seg_dynamic|dot_disp~feeder , u_seg_dynamic|dot_disp~feeder, ov5640_pip, 1
instance = comp, \u_seg_dynamic|dot_disp , u_seg_dynamic|dot_disp, ov5640_pip, 1
instance = comp, \u_seg_dynamic|seg_d0~0 , u_seg_dynamic|seg_d0~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|seg_d0[7] , u_seg_dynamic|seg_d0[7], ov5640_pip, 1
instance = comp, \u_seg_dynamic|SEL_NUM_d1[2]~feeder , u_seg_dynamic|SEL_NUM_d1[2]~feeder, ov5640_pip, 1
instance = comp, \u_seg_dynamic|SEL_NUM_d1[2] , u_seg_dynamic|SEL_NUM_d1[2], ov5640_pip, 1
instance = comp, \u_seg_dynamic|SEL_NUM_d1[0]~feeder , u_seg_dynamic|SEL_NUM_d1[0]~feeder, ov5640_pip, 1
instance = comp, \u_seg_dynamic|SEL_NUM_d1[0] , u_seg_dynamic|SEL_NUM_d1[0], ov5640_pip, 1
instance = comp, \u_seg_dynamic|SEL_NUM_d1[1] , u_seg_dynamic|SEL_NUM_d1[1], ov5640_pip, 1
instance = comp, \u_seg_dynamic|WideOr0~0 , u_seg_dynamic|WideOr0~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|sel_d0[0] , u_seg_dynamic|sel_d0[0], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Decoder0~0 , u_seg_dynamic|Decoder0~0, ov5640_pip, 1
instance = comp, \u_seg_dynamic|sel_d0[1] , u_seg_dynamic|sel_d0[1], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Decoder0~1 , u_seg_dynamic|Decoder0~1, ov5640_pip, 1
instance = comp, \u_seg_dynamic|sel_d0[2] , u_seg_dynamic|sel_d0[2], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Decoder0~2 , u_seg_dynamic|Decoder0~2, ov5640_pip, 1
instance = comp, \u_seg_dynamic|sel_d0[3] , u_seg_dynamic|sel_d0[3], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Decoder0~3 , u_seg_dynamic|Decoder0~3, ov5640_pip, 1
instance = comp, \u_seg_dynamic|sel_d0[4] , u_seg_dynamic|sel_d0[4], ov5640_pip, 1
instance = comp, \u_seg_dynamic|Decoder0~4 , u_seg_dynamic|Decoder0~4, ov5640_pip, 1
instance = comp, \u_seg_dynamic|sel_d0[5] , u_seg_dynamic|sel_d0[5], ov5640_pip, 1
instance = comp, \CMOS1_SDA~input , CMOS1_SDA~input, ov5640_pip, 1
instance = comp, \CMOS2_SDA~input , CMOS2_SDA~input, ov5640_pip, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, ov5640_pip, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, ov5640_pip, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, ov5640_pip, 1
