Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jul 23 17:00:26 2020
| Host         : black-computer running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file test_synth_control_sets_placed.rpt
| Design       : test_synth
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             237 |           71 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |           13 |
| Yes          | No                    | No                     |              60 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  mmcm_clk_BUFG |                              | PDM/virtual_DAC/shifted_reg/reg_out_reg[1]_2 |                1 |              4 |         4.00 |
|  mmcm_clk_BUFG | PDM/pulse_width/en_out_reg_0 |                                              |                1 |              4 |         4.00 |
|  mmcm_clk_BUFG |                              | PDM/pulse_width/count_sig[0]_i_1__0_n_0      |                5 |             20 |         4.00 |
|  mmcm_clk_BUFG |                              | clk_div/count_sig[0]_i_1_n_0                 |                7 |             28 |         4.00 |
|  mmcm_clk_BUFG | clk_div/en                   |                                              |               24 |             56 |         2.33 |
|  mmcm_clk_BUFG |                              |                                              |               71 |            240 |         3.38 |
+----------------+------------------------------+----------------------------------------------+------------------+----------------+--------------+


