{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 12:55:01 2018 " "Info: Processing started: Wed Apr 25 12:55:01 2018" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off sig_control -c sig_control " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off sig_control -c sig_control" {  } {  } 0}
{ "Warning" "WQSYN_FAMILY_EXCALIBUR_NOT_RECOMMENDED" "" "Warning: This product family is not recommended for new designs. Altera provides newer product families with better cost & performance attributes than ARM-Based Excalibur devices" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sig_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sig_control " "Info: Found entity 1: sig_control" {  } { { "sig_control.v" "" { Text "D:/lyj/sig_control/sig_control.v" 8 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT" "\|sig_control\|state 5 0 " "Info: State machine \"\|sig_control\|state\" contains 5 states and 0 state bits" {  } {  } 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|sig_control\|state " "Info: Selected Auto state machine encoding method for state machine \"\|sig_control\|state\"" {  } {  } 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|sig_control\|state " "Info: Encoding result for state machine \"\|sig_control\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.S1 " "Info: Encoded state bit \"state.S1\"" {  } { { "sig_control.v" "" { Text "D:/lyj/sig_control/sig_control.v" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.S2 " "Info: Encoded state bit \"state.S2\"" {  } { { "sig_control.v" "" { Text "D:/lyj/sig_control/sig_control.v" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.S3 " "Info: Encoded state bit \"state.S3\"" {  } { { "sig_control.v" "" { Text "D:/lyj/sig_control/sig_control.v" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.S0 " "Info: Encoded state bit \"state.S0\"" {  } { { "sig_control.v" "" { Text "D:/lyj/sig_control/sig_control.v" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.S4 " "Info: Encoded state bit \"state.S4\"" {  } { { "sig_control.v" "" { Text "D:/lyj/sig_control/sig_control.v" 25 -1 0 } }  } 0}  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|sig_control\|state.S0 00000 " "Info: State \"\|sig_control\|state.S0\" uses code string \"00000\"" {  } { { "sig_control.v" "" { Text "D:/lyj/sig_control/sig_control.v" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|sig_control\|state.S3 00110 " "Info: State \"\|sig_control\|state.S3\" uses code string \"00110\"" {  } { { "sig_control.v" "" { Text "D:/lyj/sig_control/sig_control.v" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|sig_control\|state.S2 01010 " "Info: State \"\|sig_control\|state.S2\" uses code string \"01010\"" {  } { { "sig_control.v" "" { Text "D:/lyj/sig_control/sig_control.v" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|sig_control\|state.S1 10010 " "Info: State \"\|sig_control\|state.S1\" uses code string \"10010\"" {  } { { "sig_control.v" "" { Text "D:/lyj/sig_control/sig_control.v" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|sig_control\|state.S4 00011 " "Info: State \"\|sig_control\|state.S4\" uses code string \"00011\"" {  } { { "sig_control.v" "" { Text "D:/lyj/sig_control/sig_control.v" 25 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "12 " "Info: Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "5 " "Info: Implemented 5 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 25 12:55:01 2018 " "Info: Processing ended: Wed Apr 25 12:55:01 2018" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
