#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b487a97880 .scope module, "ul4_tb" "ul4_tb" 2 3;
 .timescale -9 -9;
v0x55b487ace230_0 .var "A", 3 0;
v0x55b487ace310_0 .var "B", 3 0;
v0x55b487ace3e0_0 .net "Out", 3 0, L_0x55b487acfc50;  1 drivers
v0x55b487ace4e0_0 .var "S", 1 0;
v0x55b487ace580_0 .var "clk", 0 0;
S_0x55b487a95150 .scope module, "u1" "ul4" 2 11, 3 6 0, S_0x55b487a97880;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 2 "S"
v0x55b487acde40_0 .net "A", 3 0, v0x55b487ace230_0;  1 drivers
v0x55b487acdf20_0 .net "B", 3 0, v0x55b487ace310_0;  1 drivers
v0x55b487ace000_0 .net "Out", 3 0, L_0x55b487acfc50;  alias, 1 drivers
v0x55b487ace0c0_0 .net "S", 1 0, v0x55b487ace4e0_0;  1 drivers
L_0x55b487aceaa0 .part v0x55b487ace230_0, 0, 1;
L_0x55b487aceb40 .part v0x55b487ace310_0, 0, 1;
L_0x55b487acf070 .part v0x55b487ace230_0, 1, 1;
L_0x55b487acf110 .part v0x55b487ace310_0, 1, 1;
L_0x55b487acf5f0 .part v0x55b487ace230_0, 2, 1;
L_0x55b487acf720 .part v0x55b487ace310_0, 2, 1;
L_0x55b487acfc50 .concat8 [ 1 1 1 1], v0x55b487aca270_0, v0x55b487acb2e0_0, v0x55b487acc400_0, v0x55b487acd5e0_0;
L_0x55b487acfe30 .part v0x55b487ace230_0, 3, 1;
L_0x55b487acff20 .part v0x55b487ace310_0, 3, 1;
S_0x55b487a94dc0 .scope module, "cl0" "cl" 3 7, 4 7 0, S_0x55b487a95150;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55b487ace670 .functor AND 1, L_0x55b487aceaa0, L_0x55b487aceb40, C4<1>, C4<1>;
L_0x55b487ace750 .functor OR 1, L_0x55b487aceaa0, L_0x55b487aceb40, C4<0>, C4<0>;
L_0x55b487ace8b0 .functor XOR 1, L_0x55b487aceaa0, L_0x55b487aceb40, C4<0>, C4<0>;
L_0x55b487ace990 .functor NOT 1, L_0x55b487aceaa0, C4<0>, C4<0>, C4<0>;
v0x55b487aca3f0_0 .net "S", 1 0, v0x55b487ace4e0_0;  alias, 1 drivers
v0x55b487aca4d0_0 .net "a", 0 0, L_0x55b487aceaa0;  1 drivers
v0x55b487aca570_0 .net "and_", 0 0, L_0x55b487ace670;  1 drivers
v0x55b487aca610_0 .net "b", 0 0, L_0x55b487aceb40;  1 drivers
v0x55b487aca6b0_0 .net "not_", 0 0, L_0x55b487ace990;  1 drivers
v0x55b487aca7a0_0 .net "or_", 0 0, L_0x55b487ace750;  1 drivers
v0x55b487aca840_0 .net "out", 0 0, v0x55b487aca270_0;  1 drivers
v0x55b487aca8e0_0 .net "xor_", 0 0, L_0x55b487ace8b0;  1 drivers
S_0x55b487a9d0b0 .scope module, "mux_" "mux4_1" 4 13, 5 6 0, S_0x55b487a94dc0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55b487a94ad0_0 .net "S", 1 0, v0x55b487ace4e0_0;  alias, 1 drivers
v0x55b487ac9f40_0 .net "a", 0 0, L_0x55b487ace670;  alias, 1 drivers
v0x55b487aca000_0 .net "b", 0 0, L_0x55b487ace750;  alias, 1 drivers
v0x55b487aca0a0_0 .net "c", 0 0, L_0x55b487ace8b0;  alias, 1 drivers
v0x55b487aca160_0 .net "d", 0 0, L_0x55b487ace990;  alias, 1 drivers
v0x55b487aca270_0 .var "out", 0 0;
E_0x55b487aa5360/0 .event edge, v0x55b487aca160_0, v0x55b487aca0a0_0, v0x55b487aca000_0, v0x55b487ac9f40_0;
E_0x55b487aa5360/1 .event edge, v0x55b487a94ad0_0;
E_0x55b487aa5360 .event/or E_0x55b487aa5360/0, E_0x55b487aa5360/1;
S_0x55b487aca980 .scope module, "cl1" "cl" 3 8, 4 7 0, S_0x55b487a95150;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55b487acebe0 .functor AND 1, L_0x55b487acf070, L_0x55b487acf110, C4<1>, C4<1>;
L_0x55b487acecc0 .functor OR 1, L_0x55b487acf070, L_0x55b487acf110, C4<0>, C4<0>;
L_0x55b487acee20 .functor XOR 1, L_0x55b487acf070, L_0x55b487acf110, C4<0>, C4<0>;
L_0x55b487acef00 .functor NOT 1, L_0x55b487acf070, C4<0>, C4<0>, C4<0>;
v0x55b487acb460_0 .net "S", 1 0, v0x55b487ace4e0_0;  alias, 1 drivers
v0x55b487acb540_0 .net "a", 0 0, L_0x55b487acf070;  1 drivers
v0x55b487acb600_0 .net "and_", 0 0, L_0x55b487acebe0;  1 drivers
v0x55b487acb6d0_0 .net "b", 0 0, L_0x55b487acf110;  1 drivers
v0x55b487acb770_0 .net "not_", 0 0, L_0x55b487acef00;  1 drivers
v0x55b487acb860_0 .net "or_", 0 0, L_0x55b487acecc0;  1 drivers
v0x55b487acb930_0 .net "out", 0 0, v0x55b487acb2e0_0;  1 drivers
v0x55b487acba00_0 .net "xor_", 0 0, L_0x55b487acee20;  1 drivers
S_0x55b487acabc0 .scope module, "mux_" "mux4_1" 4 13, 5 6 0, S_0x55b487aca980;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55b487acae80_0 .net "S", 1 0, v0x55b487ace4e0_0;  alias, 1 drivers
v0x55b487acafb0_0 .net "a", 0 0, L_0x55b487acebe0;  alias, 1 drivers
v0x55b487acb070_0 .net "b", 0 0, L_0x55b487acecc0;  alias, 1 drivers
v0x55b487acb110_0 .net "c", 0 0, L_0x55b487acee20;  alias, 1 drivers
v0x55b487acb1d0_0 .net "d", 0 0, L_0x55b487acef00;  alias, 1 drivers
v0x55b487acb2e0_0 .var "out", 0 0;
E_0x55b487aa5470/0 .event edge, v0x55b487acb1d0_0, v0x55b487acb110_0, v0x55b487acb070_0, v0x55b487acafb0_0;
E_0x55b487aa5470/1 .event edge, v0x55b487a94ad0_0;
E_0x55b487aa5470 .event/or E_0x55b487aa5470/0, E_0x55b487aa5470/1;
S_0x55b487acbb00 .scope module, "cl2" "cl" 3 9, 4 7 0, S_0x55b487a95150;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55b487acf240 .functor AND 1, L_0x55b487acf5f0, L_0x55b487acf720, C4<1>, C4<1>;
L_0x55b487acf2b0 .functor OR 1, L_0x55b487acf5f0, L_0x55b487acf720, C4<0>, C4<0>;
L_0x55b487acf3c0 .functor XOR 1, L_0x55b487acf5f0, L_0x55b487acf720, C4<0>, C4<0>;
L_0x55b487acf480 .functor NOT 1, L_0x55b487acf5f0, C4<0>, C4<0>, C4<0>;
v0x55b487acc5c0_0 .net "S", 1 0, v0x55b487ace4e0_0;  alias, 1 drivers
v0x55b487acc6a0_0 .net "a", 0 0, L_0x55b487acf5f0;  1 drivers
v0x55b487acc760_0 .net "and_", 0 0, L_0x55b487acf240;  1 drivers
v0x55b487acc830_0 .net "b", 0 0, L_0x55b487acf720;  1 drivers
v0x55b487acc8d0_0 .net "not_", 0 0, L_0x55b487acf480;  1 drivers
v0x55b487acc9c0_0 .net "or_", 0 0, L_0x55b487acf2b0;  1 drivers
v0x55b487acca90_0 .net "out", 0 0, v0x55b487acc400_0;  1 drivers
v0x55b487accb60_0 .net "xor_", 0 0, L_0x55b487acf3c0;  1 drivers
S_0x55b487acbd70 .scope module, "mux_" "mux4_1" 4 13, 5 6 0, S_0x55b487acbb00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55b487acc010_0 .net "S", 1 0, v0x55b487ace4e0_0;  alias, 1 drivers
v0x55b487acc0f0_0 .net "a", 0 0, L_0x55b487acf240;  alias, 1 drivers
v0x55b487acc1b0_0 .net "b", 0 0, L_0x55b487acf2b0;  alias, 1 drivers
v0x55b487acc280_0 .net "c", 0 0, L_0x55b487acf3c0;  alias, 1 drivers
v0x55b487acc340_0 .net "d", 0 0, L_0x55b487acf480;  alias, 1 drivers
v0x55b487acc400_0 .var "out", 0 0;
E_0x55b487aacc10/0 .event edge, v0x55b487acc340_0, v0x55b487acc280_0, v0x55b487acc1b0_0, v0x55b487acc0f0_0;
E_0x55b487aacc10/1 .event edge, v0x55b487a94ad0_0;
E_0x55b487aacc10 .event/or E_0x55b487aacc10/0, E_0x55b487aacc10/1;
S_0x55b487accc60 .scope module, "cl3" "cl" 3 10, 4 7 0, S_0x55b487a95150;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55b487acf920 .functor AND 1, L_0x55b487acfe30, L_0x55b487acff20, C4<1>, C4<1>;
L_0x55b487acf990 .functor OR 1, L_0x55b487acfe30, L_0x55b487acff20, C4<0>, C4<0>;
L_0x55b487acfa00 .functor XOR 1, L_0x55b487acfe30, L_0x55b487acff20, C4<0>, C4<0>;
L_0x55b487acfae0 .functor NOT 1, L_0x55b487acfe30, C4<0>, C4<0>, C4<0>;
v0x55b487acd7a0_0 .net "S", 1 0, v0x55b487ace4e0_0;  alias, 1 drivers
v0x55b487acd880_0 .net "a", 0 0, L_0x55b487acfe30;  1 drivers
v0x55b487acd940_0 .net "and_", 0 0, L_0x55b487acf920;  1 drivers
v0x55b487acda10_0 .net "b", 0 0, L_0x55b487acff20;  1 drivers
v0x55b487acdab0_0 .net "not_", 0 0, L_0x55b487acfae0;  1 drivers
v0x55b487acdba0_0 .net "or_", 0 0, L_0x55b487acf990;  1 drivers
v0x55b487acdc70_0 .net "out", 0 0, v0x55b487acd5e0_0;  1 drivers
v0x55b487acdd40_0 .net "xor_", 0 0, L_0x55b487acfa00;  1 drivers
S_0x55b487accea0 .scope module, "mux_" "mux4_1" 4 13, 5 6 0, S_0x55b487accc60;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55b487acd1a0_0 .net "S", 1 0, v0x55b487ace4e0_0;  alias, 1 drivers
v0x55b487acd280_0 .net "a", 0 0, L_0x55b487acf920;  alias, 1 drivers
v0x55b487acd340_0 .net "b", 0 0, L_0x55b487acf990;  alias, 1 drivers
v0x55b487acd410_0 .net "c", 0 0, L_0x55b487acfa00;  alias, 1 drivers
v0x55b487acd4d0_0 .net "d", 0 0, L_0x55b487acfae0;  alias, 1 drivers
v0x55b487acd5e0_0 .var "out", 0 0;
E_0x55b487acd110/0 .event edge, v0x55b487acd4d0_0, v0x55b487acd410_0, v0x55b487acd340_0, v0x55b487acd280_0;
E_0x55b487acd110/1 .event edge, v0x55b487a94ad0_0;
E_0x55b487acd110 .event/or E_0x55b487acd110/0, E_0x55b487acd110/1;
    .scope S_0x55b487a9d0b0;
T_0 ;
    %wait E_0x55b487aa5360;
    %load/vec4 v0x55b487a94ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b487aca270_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x55b487ac9f40_0;
    %store/vec4 v0x55b487aca270_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x55b487aca000_0;
    %store/vec4 v0x55b487aca270_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x55b487aca0a0_0;
    %store/vec4 v0x55b487aca270_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x55b487aca160_0;
    %store/vec4 v0x55b487aca270_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55b487acabc0;
T_1 ;
    %wait E_0x55b487aa5470;
    %load/vec4 v0x55b487acae80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b487acb2e0_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x55b487acafb0_0;
    %store/vec4 v0x55b487acb2e0_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x55b487acb070_0;
    %store/vec4 v0x55b487acb2e0_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x55b487acb110_0;
    %store/vec4 v0x55b487acb2e0_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x55b487acb1d0_0;
    %store/vec4 v0x55b487acb2e0_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55b487acbd70;
T_2 ;
    %wait E_0x55b487aacc10;
    %load/vec4 v0x55b487acc010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b487acc400_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x55b487acc0f0_0;
    %store/vec4 v0x55b487acc400_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x55b487acc1b0_0;
    %store/vec4 v0x55b487acc400_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x55b487acc280_0;
    %store/vec4 v0x55b487acc400_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x55b487acc340_0;
    %store/vec4 v0x55b487acc400_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b487accea0;
T_3 ;
    %wait E_0x55b487acd110;
    %load/vec4 v0x55b487acd1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b487acd5e0_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x55b487acd280_0;
    %store/vec4 v0x55b487acd5e0_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x55b487acd340_0;
    %store/vec4 v0x55b487acd5e0_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x55b487acd410_0;
    %store/vec4 v0x55b487acd5e0_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x55b487acd4d0_0;
    %store/vec4 v0x55b487acd5e0_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55b487a97880;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b487ace580_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55b487a97880;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x55b487ace580_0;
    %inv;
    %store/vec4 v0x55b487ace580_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b487a97880;
T_6 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55b487ace230_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55b487ace310_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b487ace4e0_0, 0, 2;
    %vpi_call 2 30 "$display", "Caso 1: AND, A=%b, B=%b, S=%b", v0x55b487ace230_0, v0x55b487ace310_0, v0x55b487ace4e0_0 {0 0 0};
    %vpi_call 2 31 "$monitor", "Resultado: Out=%b", v0x55b487ace3e0_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55b487ace230_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55b487ace310_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b487ace4e0_0, 0, 2;
    %vpi_call 2 38 "$display", "Caso 2: OR, A=%b, B=%b, S=%b", v0x55b487ace230_0, v0x55b487ace310_0, v0x55b487ace4e0_0 {0 0 0};
    %vpi_call 2 39 "$monitor", "Resultado: Out=%b", v0x55b487ace3e0_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55b487ace230_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55b487ace310_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b487ace4e0_0, 0, 2;
    %vpi_call 2 46 "$display", "Caso 3: XOR, A=%b, B=%b, S=%b", v0x55b487ace230_0, v0x55b487ace310_0, v0x55b487ace4e0_0 {0 0 0};
    %vpi_call 2 47 "$monitor", "Resultado: Out=%b", v0x55b487ace3e0_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55b487ace230_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55b487ace4e0_0, 0, 2;
    %vpi_call 2 53 "$display", "Caso 4: NOT, A=%b, S=%b", v0x55b487ace230_0, v0x55b487ace4e0_0 {0 0 0};
    %vpi_call 2 54 "$monitor", "Resultado: Out=%b", v0x55b487ace3e0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ul4_tb.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
