Chapter 1 - From Zero to One
  1.6 Beneath the Digital Abstraction
    1.6.1 Supply Voltage
    1.6.2 Logic Levels
    1.6.3 Noise Margins
    1.6.4 DC Transfer Characteristics
    1.6.5 The Static Dicipline
  1.7 CMOS Transistors*
    1.7.1 Semiconductors
    1.7.2 Diodes
    1.7.3 Capacitors
    1.7.4 nMOS and pMOS Transistors
    1.7.5 CMOS NOT Gate
    1.7.6 Other CMOS Logic Gates
    1.7.7 Transmission Gates
    1.7.8 Pseudo-nMOS Logic
  1.8 Power Consumption*
  1.9 Summary and a Look Ahead

Chapter 2 - Combinational Logic Design
  2.6 X's and Z's, Oh My
    2.6.1 Illegal Value: X
    2.6.2 Floating Value: Z
  2.8 Combinational Building Blocks
    2.8.1 Multiplexers
    2.8.2 Decoders
  2.8 Timing
    2.9.1 Propagation and Contamination Delay

Chapter 3 - Sequential Logic Design
  3.1 Introduction
  3.2 Latches and Flip-Flops
    3.2.1 SR Latch
    3.2.2 D Latch
    3.2.3 D Flip-Flop
    3.2.4 Register
    3.2.5 Enabled Flip-Flop
    3.2.6 Resettable Flip-Flop
    3.2.7 Transistor-Level Latch and Flip-Flop Designs*
    3.2.8 Putting It All Together
  3.3 Synchronous Logic Design
    3.3.1 Some Problematic Circuits
    3.3.2 Synchronous Sequential Circuits
    3.3.3 Synchronous and Asynchronous Circuits
  3.4 Finite State Machines
    3.4.1 FSM Design Examples
    3.4.2 State Encodings
    3.4.3 Moore and Mealy Machines
    3.4.4 Factoring State Machines
    3.4.5 Deriving an FSM from a Schematic
    3.4.6 FSM Review
  3.5 Timing of Sequential Logic
    3.5.1 The Dynamic Discipline
    3.5.2 System Timing
    3.5.3 Clock Skew*
    3.5.4 Metastability
    3.5.5 Synchronizers
    3.5.6 Derivation of Resolution Time*
  3.6 Parallelism
  3.7 Summary

Chapter 5 - Digital Building Blocks
  5.1 Introduction
  5.2 Arithmetic Circuits
    5.2.1 Addition
    5.2.2 Subtraction
    5.2.3 Comparator
    5.2.4 ALU
    5.2.5 Shifters and Rotators
    5.2.6 Multiplication*
    5.2.7 Division*
    5.2.8 Further Reading
  5.4 Sequential Building Blocks
    5.4.1 Counters
    5.4.2 Shift Registers
  5.5 Memory Arrays
    5.5.1 Overview
    5.5.2 Dynamic Random Access Memory (DRAM)
    5.5.3 Static Random Access Memory (SRAM)
    5.5.4 Area and Delay
    5.5.5 Register Files
    5.5.6 Read Only Memory
    5.5.7 Logic Using Memory Arrays
    5.5.8 Memory HDL
  5.6 Logic Arrays
    5.6.1 Programmable Logic Array
    5.6.2 Field Programmable Gate Array
    5.6.3 Array Implementations*
  5.7 Summary
