library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity fase3 is
	port(output : out std-logic_vector(3 downto 0));
		
		end fase3;
architecture Behavioral of fase3 is
	output=> "1111";
	end Behavioral;