// Seed: 438517698
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  supply0 id_3 = -1;
  assign id_1 = id_3;
  parameter id_4 = (1);
  wire [-1 : -1] id_5;
  logic id_6;
  ;
  logic [1 'b0 : 1 'h0] id_7;
  ;
  wire id_8;
  parameter id_9 = 1;
  assign id_6 = 1;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wand id_2,
    input wor id_3,
    input tri1 id_4,
    output wire id_5,
    input supply0 id_6,
    input wand id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    output uwire id_11,
    input wand id_12,
    input wand id_13,
    input wor id_14,
    input wire id_15,
    input wor id_16,
    input wor id_17,
    output wire id_18,
    output tri1 id_19,
    input tri id_20,
    input tri id_21,
    input wire id_22,
    output logic id_23
    , id_39,
    input wand id_24,
    input wand id_25,
    output tri1 id_26,
    input supply1 id_27,
    input supply0 id_28,
    input supply0 id_29,
    input tri1 id_30,
    output tri0 id_31,
    output wire id_32,
    output tri id_33,
    input tri0 id_34,
    output wand id_35,
    output wand id_36,
    output supply1 id_37
);
  wire [-1 : -1] id_40;
  always id_23 <= id_29;
  module_0 modCall_1 (
      id_40,
      id_40
  );
endmodule
