Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Oct 11 07:18:06 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/rv32i_npp_ip_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  120         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (82)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (82)
-------------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.727      -33.077                    214                15432        0.097        0.000                      0                15432        4.500        0.000                       0                  5206  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.727      -33.077                    214                15432        0.097        0.000                      0                15432        4.500        0.000                       0                  5206  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          214  Failing Endpoints,  Worst Slack       -0.727ns,  Total Violation      -33.077ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.727ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_5/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.402ns  (logic 2.321ns (22.312%)  route 8.081ns (77.688%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=4 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4_n_1
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4/DOBDO[0]
                         net (fo=203, routed)         1.538     4.029    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/msize_fu_1710_p4[0]
    SLICE_X67Y56         LUT3 (Prop_lut3_I1_O)        0.124     4.153 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14/O
                         net (fo=3, routed)           0.849     5.002    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.126 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10/O
                         net (fo=36, routed)          0.685     5.811    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10_n_0
    SLICE_X69Y46         LUT4 (Prop_lut4_I2_O)        0.124     5.935 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5/O
                         net (fo=1, routed)           0.154     6.089    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.213 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2/O
                         net (fo=2, routed)           0.418     6.631    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2_n_0
    SLICE_X69Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.755 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_25_comp/O
                         net (fo=23, routed)          1.199     7.954    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/zext_ln128_2_fu_1800_p1[3]
    SLICE_X81Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.078 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1_i_21/O
                         net (fo=7, routed)           0.848     8.926    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/data_ram_we0[0]
    SLICE_X87Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.050 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5_i_18/O
                         net (fo=2, routed)           2.325    11.375    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/p_1_in_0[29]
    RAMB36_X5Y23         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_5/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X5Y23         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_5/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_5
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                 -0.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reg_file_30_load_load_fu_983_p1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_30_load_reg_2638_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y34         FDRE                                         r  bd_0_i/hls_inst/inst/reg_file_30_load_load_fu_983_p1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/reg_file_30_load_load_fu_983_p1_reg[21]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/reg_file_30_load_load_fu_983_p1[21]
    SLICE_X43Y34         FDRE                                         r  bd_0_i/hls_inst/inst/reg_file_30_load_reg_2638_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y34         FDRE                                         r  bd_0_i/hls_inst/inst/reg_file_30_load_reg_2638_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.078     0.510    bd_0_i/hls_inst/inst/reg_file_30_load_reg_2638_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y18  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y41  bd_0_i/hls_inst/inst/a01_reg_2857_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y41  bd_0_i/hls_inst/inst/a01_reg_2857_reg[0]/C



