{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 13:05:31 2014 " "Info: Processing started: Tue May 20 13:05:31 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off L3C580 -c L3C580 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off L3C580 -c L3C580 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[1\] " "Info: Assuming node \"key\[1\]\" is an undefined clock" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key\[1\] register next_state\[2\] register next_state\[2\] 261.92 MHz 3.818 ns Internal " "Info: Clock \"key\[1\]\" has Internal fmax of 261.92 MHz between source register \"next_state\[2\]\" and destination register \"next_state\[2\]\" (period= 3.818 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.579 ns + Longest register register " "Info: + Longest register to register delay is 3.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns next_state\[2\] 1 REG LCFF_X47_Y10_N19 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y10_N19; Fanout = 12; REG Node = 'next_state\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_state[2] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 444 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.178 ns) 1.409 ns Selector139~5 2 COMB LCCOMB_X42_Y8_N22 1 " "Info: 2: + IC(1.231 ns) + CELL(0.178 ns) = 1.409 ns; Loc. = LCCOMB_X42_Y8_N22; Fanout = 1; COMB Node = 'Selector139~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { next_state[2] Selector139~5 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.178 ns) 3.012 ns Selector139~6 3 COMB LCCOMB_X47_Y10_N2 1 " "Info: 3: + IC(1.425 ns) + CELL(0.178 ns) = 3.012 ns; Loc. = LCCOMB_X47_Y10_N2; Fanout = 1; COMB Node = 'Selector139~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { Selector139~5 Selector139~6 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 3.483 ns next_state~71 4 COMB LCCOMB_X47_Y10_N18 1 " "Info: 4: + IC(0.293 ns) + CELL(0.178 ns) = 3.483 ns; Loc. = LCCOMB_X47_Y10_N18; Fanout = 1; COMB Node = 'next_state~71'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { Selector139~6 next_state~71 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.579 ns next_state\[2\] 5 REG LCFF_X47_Y10_N19 12 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 3.579 ns; Loc. = LCFF_X47_Y10_N19; Fanout = 12; REG Node = 'next_state\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { next_state~71 next_state[2] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 444 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.630 ns ( 17.60 % ) " "Info: Total cell delay = 0.630 ns ( 17.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.949 ns ( 82.40 % ) " "Info: Total interconnect delay = 2.949 ns ( 82.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.579 ns" { next_state[2] Selector139~5 Selector139~6 next_state~71 next_state[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.579 ns" { next_state[2] {} Selector139~5 {} Selector139~6 {} next_state~71 {} next_state[2] {} } { 0.000ns 1.231ns 1.425ns 0.293ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"key\[1\]\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 16 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 16; CLK Node = 'key\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.602 ns) 2.861 ns next_state\[2\] 2 REG LCFF_X47_Y10_N19 12 " "Info: 2: + IC(1.395 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X47_Y10_N19; Fanout = 12; REG Node = 'next_state\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.997 ns" { key[1] next_state[2] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 444 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 51.24 % ) " "Info: Total cell delay = 1.466 ns ( 51.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.395 ns ( 48.76 % ) " "Info: Total interconnect delay = 1.395 ns ( 48.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { key[1] next_state[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { key[1] {} key[1]~combout {} next_state[2] {} } { 0.000ns 0.000ns 1.395ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 2.861 ns - Longest register " "Info: - Longest clock path from clock \"key\[1\]\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 16 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 16; CLK Node = 'key\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.602 ns) 2.861 ns next_state\[2\] 2 REG LCFF_X47_Y10_N19 12 " "Info: 2: + IC(1.395 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X47_Y10_N19; Fanout = 12; REG Node = 'next_state\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.997 ns" { key[1] next_state[2] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 444 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 51.24 % ) " "Info: Total cell delay = 1.466 ns ( 51.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.395 ns ( 48.76 % ) " "Info: Total interconnect delay = 1.395 ns ( 48.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { key[1] next_state[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { key[1] {} key[1]~combout {} next_state[2] {} } { 0.000ns 0.000ns 1.395ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { key[1] next_state[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { key[1] {} key[1]~combout {} next_state[2] {} } { 0.000ns 0.000ns 1.395ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 444 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 444 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.579 ns" { next_state[2] Selector139~5 Selector139~6 next_state~71 next_state[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.579 ns" { next_state[2] {} Selector139~5 {} Selector139~6 {} next_state~71 {} next_state[2] {} } { 0.000ns 1.231ns 1.425ns 0.293ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { key[1] next_state[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { key[1] {} key[1]~combout {} next_state[2] {} } { 0.000ns 0.000ns 1.395ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register h3\[2\] register hex0\[3\]~reg0 135.94 MHz 7.356 ns Internal " "Info: Clock \"clock\" has Internal fmax of 135.94 MHz between source register \"h3\[2\]\" and destination register \"hex0\[3\]~reg0\" (period= 7.356 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.115 ns + Longest register register " "Info: + Longest register to register delay is 7.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns h3\[2\] 1 REG LCFF_X44_Y8_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y8_N13; Fanout = 6; REG Node = 'h3\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { h3[2] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.322 ns) 0.920 ns Equal4~0 2 COMB LCCOMB_X44_Y8_N6 2 " "Info: 2: + IC(0.598 ns) + CELL(0.322 ns) = 0.920 ns; Loc. = LCCOMB_X44_Y8_N6; Fanout = 2; COMB Node = 'Equal4~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { h3[2] Equal4~0 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.521 ns) 2.334 ns Equal4~2 3 COMB LCCOMB_X44_Y10_N26 6 " "Info: 3: + IC(0.893 ns) + CELL(0.521 ns) = 2.334 ns; Loc. = LCCOMB_X44_Y10_N26; Fanout = 6; COMB Node = 'Equal4~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { Equal4~0 Equal4~2 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.542 ns) 3.471 ns hex1\[6\]~157 4 COMB LCCOMB_X44_Y10_N12 2 " "Info: 4: + IC(0.595 ns) + CELL(0.542 ns) = 3.471 ns; Loc. = LCCOMB_X44_Y10_N12; Fanout = 2; COMB Node = 'hex1\[6\]~157'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { Equal4~2 hex1[6]~157 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.322 ns) 4.334 ns hex0\[5\]~152 5 COMB LCCOMB_X43_Y10_N20 3 " "Info: 5: + IC(0.541 ns) + CELL(0.322 ns) = 4.334 ns; Loc. = LCCOMB_X43_Y10_N20; Fanout = 3; COMB Node = 'hex0\[5\]~152'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { hex1[6]~157 hex0[5]~152 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.278 ns) 5.478 ns hex0\[5\]~153 6 COMB LCCOMB_X43_Y9_N18 5 " "Info: 6: + IC(0.866 ns) + CELL(0.278 ns) = 5.478 ns; Loc. = LCCOMB_X43_Y9_N18; Fanout = 5; COMB Node = 'hex0\[5\]~153'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { hex0[5]~152 hex0[5]~153 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.177 ns) 5.987 ns hex0~168 7 COMB LCCOMB_X43_Y9_N12 1 " "Info: 7: + IC(0.332 ns) + CELL(0.177 ns) = 5.987 ns; Loc. = LCCOMB_X43_Y9_N12; Fanout = 1; COMB Node = 'hex0~168'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { hex0[5]~153 hex0~168 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.178 ns) 7.019 ns hex0~169 8 COMB LCCOMB_X42_Y8_N12 1 " "Info: 8: + IC(0.854 ns) + CELL(0.178 ns) = 7.019 ns; Loc. = LCCOMB_X42_Y8_N12; Fanout = 1; COMB Node = 'hex0~169'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { hex0~168 hex0~169 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.115 ns hex0\[3\]~reg0 9 REG LCFF_X42_Y8_N13 3 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 7.115 ns; Loc. = LCFF_X42_Y8_N13; Fanout = 3; REG Node = 'hex0\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { hex0~169 hex0[3]~reg0 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.436 ns ( 34.24 % ) " "Info: Total cell delay = 2.436 ns ( 34.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.679 ns ( 65.76 % ) " "Info: Total interconnect delay = 4.679 ns ( 65.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.115 ns" { h3[2] Equal4~0 Equal4~2 hex1[6]~157 hex0[5]~152 hex0[5]~153 hex0~168 hex0~169 hex0[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.115 ns" { h3[2] {} Equal4~0 {} Equal4~2 {} hex1[6]~157 {} hex0[5]~152 {} hex0[5]~153 {} hex0~168 {} hex0~169 {} hex0[3]~reg0 {} } { 0.000ns 0.598ns 0.893ns 0.595ns 0.541ns 0.866ns 0.332ns 0.854ns 0.000ns } { 0.000ns 0.322ns 0.521ns 0.542ns 0.322ns 0.278ns 0.177ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.838 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 94 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 94; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.838 ns hex0\[3\]~reg0 3 REG LCFF_X42_Y8_N13 3 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.838 ns; Loc. = LCFF_X42_Y8_N13; Fanout = 3; REG Node = 'hex0\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clock~clkctrl hex0[3]~reg0 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.36 % ) " "Info: Total cell delay = 1.628 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.210 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clock clock~clkctrl hex0[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clock {} clock~combout {} clock~clkctrl {} hex0[3]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.840 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 94 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 94; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.840 ns h3\[2\] 3 REG LCFF_X44_Y8_N13 6 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.840 ns; Loc. = LCFF_X44_Y8_N13; Fanout = 6; REG Node = 'h3\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clock~clkctrl h3[2] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.32 % ) " "Info: Total cell delay = 1.628 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.212 ns ( 42.68 % ) " "Info: Total interconnect delay = 1.212 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl h3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} h3[2] {} } { 0.000ns 0.000ns 0.232ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clock clock~clkctrl hex0[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clock {} clock~combout {} clock~clkctrl {} hex0[3]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl h3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} h3[2] {} } { 0.000ns 0.000ns 0.232ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.115 ns" { h3[2] Equal4~0 Equal4~2 hex1[6]~157 hex0[5]~152 hex0[5]~153 hex0~168 hex0~169 hex0[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.115 ns" { h3[2] {} Equal4~0 {} Equal4~2 {} hex1[6]~157 {} hex0[5]~152 {} hex0[5]~153 {} hex0~168 {} hex0~169 {} hex0[3]~reg0 {} } { 0.000ns 0.598ns 0.893ns 0.595ns 0.541ns 0.866ns 0.332ns 0.854ns 0.000ns } { 0.000ns 0.322ns 0.521ns 0.542ns 0.322ns 0.278ns 0.177ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clock clock~clkctrl hex0[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clock {} clock~combout {} clock~clkctrl {} hex0[3]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl h3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} h3[2] {} } { 0.000ns 0.000ns 0.232ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "next_state\[2\] sw\[8\] key\[1\] 6.458 ns register " "Info: tsu for register \"next_state\[2\]\" (data pin = \"sw\[8\]\", clock pin = \"key\[1\]\") is 6.458 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.357 ns + Longest pin register " "Info: + Longest pin to register delay is 9.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns sw\[8\] 1 PIN PIN_M1 12 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 12; PIN Node = 'sw\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[8] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(0.455 ns) 3.904 ns next_state~61 2 COMB LCCOMB_X49_Y10_N12 7 " "Info: 2: + IC(2.423 ns) + CELL(0.455 ns) = 3.904 ns; Loc. = LCCOMB_X49_Y10_N12; Fanout = 7; COMB Node = 'next_state~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { sw[8] next_state~61 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.542 ns) 5.634 ns next_state~63 3 COMB LCCOMB_X46_Y11_N22 3 " "Info: 3: + IC(1.188 ns) + CELL(0.542 ns) = 5.634 ns; Loc. = LCCOMB_X46_Y11_N22; Fanout = 3; COMB Node = 'next_state~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { next_state~61 next_state~63 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.178 ns) 6.687 ns next_state~64 4 COMB LCCOMB_X46_Y10_N22 3 " "Info: 4: + IC(0.875 ns) + CELL(0.178 ns) = 6.687 ns; Loc. = LCCOMB_X46_Y10_N22; Fanout = 3; COMB Node = 'next_state~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { next_state~63 next_state~64 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.521 ns) 7.509 ns next_state~69 5 COMB LCCOMB_X46_Y10_N24 1 " "Info: 5: + IC(0.301 ns) + CELL(0.521 ns) = 7.509 ns; Loc. = LCCOMB_X46_Y10_N24; Fanout = 1; COMB Node = 'next_state~69'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { next_state~64 next_state~69 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.545 ns) 8.382 ns next_state~70 6 COMB LCCOMB_X46_Y10_N4 1 " "Info: 6: + IC(0.328 ns) + CELL(0.545 ns) = 8.382 ns; Loc. = LCCOMB_X46_Y10_N4; Fanout = 1; COMB Node = 'next_state~70'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { next_state~69 next_state~70 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.322 ns) 9.261 ns next_state~71 7 COMB LCCOMB_X47_Y10_N18 1 " "Info: 7: + IC(0.557 ns) + CELL(0.322 ns) = 9.261 ns; Loc. = LCCOMB_X47_Y10_N18; Fanout = 1; COMB Node = 'next_state~71'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { next_state~70 next_state~71 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.357 ns next_state\[2\] 8 REG LCFF_X47_Y10_N19 12 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 9.357 ns; Loc. = LCFF_X47_Y10_N19; Fanout = 12; REG Node = 'next_state\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { next_state~71 next_state[2] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 444 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.685 ns ( 39.38 % ) " "Info: Total cell delay = 3.685 ns ( 39.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.672 ns ( 60.62 % ) " "Info: Total interconnect delay = 5.672 ns ( 60.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.357 ns" { sw[8] next_state~61 next_state~63 next_state~64 next_state~69 next_state~70 next_state~71 next_state[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.357 ns" { sw[8] {} sw[8]~combout {} next_state~61 {} next_state~63 {} next_state~64 {} next_state~69 {} next_state~70 {} next_state~71 {} next_state[2] {} } { 0.000ns 0.000ns 2.423ns 1.188ns 0.875ns 0.301ns 0.328ns 0.557ns 0.000ns } { 0.000ns 1.026ns 0.455ns 0.542ns 0.178ns 0.521ns 0.545ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 444 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 2.861 ns - Shortest register " "Info: - Shortest clock path from clock \"key\[1\]\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 16 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 16; CLK Node = 'key\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.602 ns) 2.861 ns next_state\[2\] 2 REG LCFF_X47_Y10_N19 12 " "Info: 2: + IC(1.395 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X47_Y10_N19; Fanout = 12; REG Node = 'next_state\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.997 ns" { key[1] next_state[2] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 444 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 51.24 % ) " "Info: Total cell delay = 1.466 ns ( 51.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.395 ns ( 48.76 % ) " "Info: Total interconnect delay = 1.395 ns ( 48.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { key[1] next_state[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { key[1] {} key[1]~combout {} next_state[2] {} } { 0.000ns 0.000ns 1.395ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.357 ns" { sw[8] next_state~61 next_state~63 next_state~64 next_state~69 next_state~70 next_state~71 next_state[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.357 ns" { sw[8] {} sw[8]~combout {} next_state~61 {} next_state~63 {} next_state~64 {} next_state~69 {} next_state~70 {} next_state~71 {} next_state[2] {} } { 0.000ns 0.000ns 2.423ns 1.188ns 0.875ns 0.301ns 0.328ns 0.557ns 0.000ns } { 0.000ns 1.026ns 0.455ns 0.542ns 0.178ns 0.521ns 0.545ns 0.322ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { key[1] next_state[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { key[1] {} key[1]~combout {} next_state[2] {} } { 0.000ns 0.000ns 1.395ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock hex2\[2\] hex2\[2\]~reg0 11.857 ns register " "Info: tco from clock \"clock\" to destination pin \"hex2\[2\]\" through register \"hex2\[2\]~reg0\" is 11.857 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.839 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 94 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 94; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.839 ns hex2\[2\]~reg0 3 REG LCFF_X43_Y8_N17 2 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.839 ns; Loc. = LCFF_X43_Y8_N17; Fanout = 2; REG Node = 'hex2\[2\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock~clkctrl hex2[2]~reg0 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.34 % ) " "Info: Total cell delay = 1.628 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.211 ns ( 42.66 % ) " "Info: Total interconnect delay = 1.211 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clock clock~clkctrl hex2[2]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[2]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.741 ns + Longest register pin " "Info: + Longest register to pin delay is 8.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hex2\[2\]~reg0 1 REG LCFF_X43_Y8_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y8_N17; Fanout = 2; REG Node = 'hex2\[2\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex2[2]~reg0 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.881 ns) + CELL(2.860 ns) 8.741 ns hex2\[2\] 2 PIN PIN_C2 0 " "Info: 2: + IC(5.881 ns) + CELL(2.860 ns) = 8.741 ns; Loc. = PIN_C2; Fanout = 0; PIN Node = 'hex2\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.741 ns" { hex2[2]~reg0 hex2[2] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.860 ns ( 32.72 % ) " "Info: Total cell delay = 2.860 ns ( 32.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.881 ns ( 67.28 % ) " "Info: Total interconnect delay = 5.881 ns ( 67.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.741 ns" { hex2[2]~reg0 hex2[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.741 ns" { hex2[2]~reg0 {} hex2[2] {} } { 0.000ns 5.881ns } { 0.000ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clock clock~clkctrl hex2[2]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[2]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.741 ns" { hex2[2]~reg0 hex2[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.741 ns" { hex2[2]~reg0 {} hex2[2] {} } { 0.000ns 5.881ns } { 0.000ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "in\[8\] sw\[2\] key\[1\] -0.301 ns register " "Info: th for register \"in\[8\]\" (data pin = \"sw\[2\]\", clock pin = \"key\[1\]\") is -0.301 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 2.855 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 16 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 16; CLK Node = 'key\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.602 ns) 2.855 ns in\[8\] 2 REG LCFF_X49_Y10_N17 4 " "Info: 2: + IC(1.389 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X49_Y10_N17; Fanout = 4; REG Node = 'in\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { key[1] in[8] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 444 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 51.35 % ) " "Info: Total cell delay = 1.466 ns ( 51.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.389 ns ( 48.65 % ) " "Info: Total interconnect delay = 1.389 ns ( 48.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { key[1] in[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { key[1] {} key[1]~combout {} in[8] {} } { 0.000ns 0.000ns 1.389ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 444 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.442 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns sw\[2\] 1 PIN PIN_M22 27 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 27; PIN Node = 'sw\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[2] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.177 ns) 2.060 ns Selector142~4 2 COMB LCCOMB_X49_Y10_N30 1 " "Info: 2: + IC(0.847 ns) + CELL(0.177 ns) = 2.060 ns; Loc. = LCCOMB_X49_Y10_N30; Fanout = 1; COMB Node = 'Selector142~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { sw[2] Selector142~4 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 2.533 ns Selector142~3 3 COMB LCCOMB_X49_Y10_N2 1 " "Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 2.533 ns; Loc. = LCCOMB_X49_Y10_N2; Fanout = 1; COMB Node = 'Selector142~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Selector142~4 Selector142~3 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.521 ns) 3.346 ns in\[8\]~158 4 COMB LCCOMB_X49_Y10_N16 1 " "Info: 4: + IC(0.292 ns) + CELL(0.521 ns) = 3.346 ns; Loc. = LCCOMB_X49_Y10_N16; Fanout = 1; COMB Node = 'in\[8\]~158'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Selector142~3 in[8]~158 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 444 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.442 ns in\[8\] 5 REG LCFF_X49_Y10_N17 4 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 3.442 ns; Loc. = LCFF_X49_Y10_N17; Fanout = 4; REG Node = 'in\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { in[8]~158 in[8] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 444 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.008 ns ( 58.34 % ) " "Info: Total cell delay = 2.008 ns ( 58.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.434 ns ( 41.66 % ) " "Info: Total interconnect delay = 1.434 ns ( 41.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.442 ns" { sw[2] Selector142~4 Selector142~3 in[8]~158 in[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.442 ns" { sw[2] {} sw[2]~combout {} Selector142~4 {} Selector142~3 {} in[8]~158 {} in[8] {} } { 0.000ns 0.000ns 0.847ns 0.295ns 0.292ns 0.000ns } { 0.000ns 1.036ns 0.177ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { key[1] in[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { key[1] {} key[1]~combout {} in[8] {} } { 0.000ns 0.000ns 1.389ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.442 ns" { sw[2] Selector142~4 Selector142~3 in[8]~158 in[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.442 ns" { sw[2] {} sw[2]~combout {} Selector142~4 {} Selector142~3 {} in[8]~158 {} in[8] {} } { 0.000ns 0.000ns 0.847ns 0.295ns 0.292ns 0.000ns } { 0.000ns 1.036ns 0.177ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 13:05:32 2014 " "Info: Processing ended: Tue May 20 13:05:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
