[{"DBLP title": "Mixed-Signal Computing for Deep Neural Network Inference.", "DBLP authors": ["Boris Murmann"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3020286", "OA papers": [{"PaperId": "https://openalex.org/W3120016950", "PaperTitle": "Mixed-Signal Computing for Deep Neural Network Inference", "Year": 2021, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Stanford University": 1.0}, "Authors": ["Boris Murmann"]}]}, {"DBLP title": "True Random Number Generation Using Latency Variations of FRAM.", "DBLP authors": ["M. Imtiaz Rashid", "Farah Ferdaus", "Bashir M. Sabquat Bahar Talukder", "Paul Henny", "Aubrey N. Beal", "Md. Tauhidur Rahman"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3018998", "OA papers": [{"PaperId": "https://openalex.org/W3085791937", "PaperTitle": "True Random Number Generation Using Latency Variations of FRAM", "Year": 2021, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Alabama in Huntsville": 6.0}, "Authors": ["Imtiaz Rashid", "Farah Ferdaus", "B. M. S. Bahar Talukder", "Paul Henny", "Aubrey N. Beal", "Tauhidur Rahman"]}]}, {"DBLP title": "Global Analysis of C Concurrency in High-Level Synthesis.", "DBLP authors": ["Nadesh Ramanathan", "George A. Constantinides", "John Wickerson"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3026112", "OA papers": [{"PaperId": "https://openalex.org/W3094277430", "PaperTitle": "Global Analysis of C Concurrency in High-Level Synthesis", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Nadesh Ramanathan", "George A. Constantinides", "John Wickerson"]}]}, {"DBLP title": "Automatic Floorplanning and Standalone Generation of Bitstream-Level IP Cores.", "DBLP authors": ["Nadir Khan", "Jorge Castro-God\u00ednez", "Shixiang Xue", "J\u00f6rg Henkel", "J\u00fcrgen Becker"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3023548", "OA papers": [{"PaperId": "https://openalex.org/W3088488791", "PaperTitle": "Automatic Floorplanning and Standalone Generation of Bitstream-Level IP Cores", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Research Center for Information Technology": 3.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Nadir Zaman Khan", "Jorge Castro-Godinez", "Shixiang Xue", "Jorg Henkel", "J\u00fcrgen C. Becker"]}]}, {"DBLP title": "A Multirate Fully Parallel LDPC Encoder for the IEEE 802.11n/ac/ax QC-LDPC Codes Based on Reduced Complexity XOR Trees.", "DBLP authors": ["Ahmed Mahdi", "Nikos Kanistras", "Vassilis Paliouras"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3034046", "OA papers": [{"PaperId": "https://openalex.org/W3103164328", "PaperTitle": "A Multirate Fully Parallel LDPC Encoder for the IEEE 802.11n/ac/ax QC-LDPC Codes Based on Reduced Complexity XOR Trees", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Thessaly": 1.0, "University of Patras": 2.0}, "Authors": ["Ahmed Sahib Mahdi", "N. Kanistras", "Vassilis Paliouras"]}]}, {"DBLP title": "A Multiple-Radix MAP-Decoder Microarchitecture and Its ASIC Implementation for Energy-Efficient and Variable-Throughput Applications.", "DBLP authors": ["Rahul Shrestha"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3031001", "OA papers": [{"PaperId": "https://openalex.org/W3093675846", "PaperTitle": "A Multiple-Radix MAP-Decoder Microarchitecture and Its ASIC Implementation for Energy-Efficient and Variable-Throughput Applications", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Mandi": 1.0}, "Authors": ["Rahul Shrestha"]}]}, {"DBLP title": "Time and Area Optimized Testing of Automotive ICs.", "DBLP authors": ["Nilanjan Mukherjee", "Daniel Tille", "Mahendar Sapati", "Yingdi Liu", "Jeffrey Mayer", "Sylwester Milewski", "Elham K. Moghaddam", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3025138", "OA papers": [{"PaperId": "https://openalex.org/W3090985793", "PaperTitle": "Time and Area Optimized Testing of Automotive ICs", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Siemens (United States)": 6.0, "Infineon Technologies (Germany)": 2.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Nilanjan Mukherjee", "Daniel Tille", "Mahendar Sapati", "Yingdi Liu", "Jeffrey Mayer", "Sylwester Milewski", "Elham Moghaddam", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer"]}]}, {"DBLP title": "Partitioning Functional Test Sequences Into Multicycle Functional Broadside Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3029729", "OA papers": [{"PaperId": "https://openalex.org/W3094190388", "PaperTitle": "Partitioning Functional Test Sequences Into Multicycle Functional Broadside Tests", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "A Multimode Configurable Physically Unclonable Function With Bit-Instability-Screening and Power-Gating Strategies.", "DBLP authors": ["Gang Li", "Pengjun Wang", "Xuejiao Ma", "Yijian Shi", "Bo Chen", "Yuejun Zhang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3030945", "OA papers": [{"PaperId": "https://openalex.org/W3105907146", "PaperTitle": "A Multimode Configurable Physically Unclonable Function With Bit-Instability-Screening and Power-Gating Strategies", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Wenzhou University": 5.0, "Ningbo University": 1.0}, "Authors": ["G. Li", "Pengjun Wang", "Xuejiao Ma", "Yijian Shi", "Bo Chen", "Yue-Jun Zhang"]}]}, {"DBLP title": "Facial Biometric for Securing Hardware Accelerators.", "DBLP authors": ["Anirban Sengupta", "Mahendra Rathor"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3029245", "OA papers": [{"PaperId": "https://openalex.org/W3093509723", "PaperTitle": "Facial Biometric for Securing Hardware Accelerators", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Indore": 2.0}, "Authors": ["Anirban Sengupta", "Mahendra Rathor"]}]}, {"DBLP title": "Large Delay Analog Trojans: A Silent Fabrication-Time Attack Exploiting Analog Modalities.", "DBLP authors": ["Tiancheng Yang", "Ankit Mittal", "Yunsi Fei", "Aatmesh Shrivastava"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3034878", "OA papers": [{"PaperId": "https://openalex.org/W3099336459", "PaperTitle": "Large Delay Analog Trojans: A Silent Fabrication-Time Attack Exploiting Analog Modalities", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Northeastern University": 4.0}, "Authors": ["Tiancheng Yang", "Ankit Mittal", "Yunsi Fei", "Aatmesh Shrivastava"]}]}, {"DBLP title": "Area-Efficient Nano-AES Implementation for Internet-of-Things Devices.", "DBLP authors": ["Karim Shahbazi", "Seok-Bum Ko"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3033928", "OA papers": [{"PaperId": "https://openalex.org/W3103728101", "PaperTitle": "Area-Efficient Nano-AES Implementation for Internet-of-Things Devices", "Year": 2021, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Saskatchewan": 2.0}, "Authors": ["Karim Shahbazi", "Seok-Bum Ko"]}]}, {"DBLP title": "On Database-Free Authentication of Microelectronic Components.", "DBLP authors": ["Fengchao Zhang", "Shubhra Deb Paul", "Patanjali SLPSK", "Amit Ranjan Trivedi", "Swarup Bhunia"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3039723", "OA papers": [{"PaperId": "https://openalex.org/W3112473000", "PaperTitle": "On Database-Free Authentication of Microelectronic Components", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (United States)": 3.0, "University of Florida": 1.0, "University of Illinois at Chicago": 1.0}, "Authors": ["Fengchao Zhang", "Shubhra Deb Paul", "Patanjali Slpsk", "Amit Ranjan Trivedi", "Swarup Bhunia"]}]}, {"DBLP title": "Memory-Augmented Neural Networks on FPGA for Real-Time and Energy-Efficient Question Answering.", "DBLP authors": ["Seongsik Park", "Jaehee Jang", "Sei Joon Kim", "Byunggook Na", "Sungroh Yoon"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3037166", "OA papers": [{"PaperId": "https://openalex.org/W3107855596", "PaperTitle": "Memory-Augmented Neural Networks on FPGA for Real-Time and Energy-Efficient Question Answering", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 5.0}, "Authors": ["Seong-Sik Park", "Jaehee Jang", "Seijoon Kim", "Byunggook Na", "Sungroh Yoon"]}]}, {"DBLP title": "A Hierarchical K-Means-Assisted Scenario-Aware Reconfigurable Convolutional Neural Network.", "DBLP authors": ["Kun-Chih Chen", "Ya-Wei Huang", "Geng-Ming Liu", "Jing-Wen Liang", "Yueh-Chi Yang", "Yuan-Hao Liao"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3034351", "OA papers": [{"PaperId": "https://openalex.org/W3101033942", "PaperTitle": "A Hierarchical K-Means-Assisted Scenario-Aware Reconfigurable Convolutional Neural Network", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Sun Yat-sen University": 6.0}, "Authors": ["Kun-Chih Chen", "Yawei Huang", "Geng-Ming Liu", "Jingwen Liang", "Yueh-Chi Yang", "Yuan-Hao Liao"]}]}, {"DBLP title": "An IP Core Mapping Algorithm Based on Neural Networks.", "DBLP authors": ["Qingkun Chen", "Wenjin Huang", "Yuanshan Zhang", "Yihua Huang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3033658", "OA papers": [{"PaperId": "https://openalex.org/W3097760024", "PaperTitle": "An IP Core Mapping Algorithm Based on Neural Networks", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Sun Yat-sen University": 4.0}, "Authors": ["Qingkun Chen", "Wenjin Huang", "Yuanshan Zhang", "Yihua Huang"]}]}, {"DBLP title": "Data Conversion With Subgate-Delay Time Resolution Using Cyclic-Coupled Ring Oscillators.", "DBLP authors": ["Vishnu Unnikrishnan", "Okko J\u00e4rvinen", "Waqas Siddiqui", "Kari Stadius", "Marko Kosunen", "Jussi Ryyn\u00e4nen"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3031028", "OA papers": [{"PaperId": "https://openalex.org/W3107699292", "PaperTitle": "Data Conversion With Subgate-Delay Time Resolution Using Cyclic-Coupled Ring Oscillators", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Aalto University": 6.0}, "Authors": ["Vishnu Unnikrishnan", "Okko Jarvinen", "Waqas Siddiqui", "Kari Stadius", "Marko Kosunen", "Jussi Ryynanen"]}]}, {"DBLP title": "CORDIC-Based High-Speed VLSI Architecture of Transform Model Estimation for Real-Time Imaging.", "DBLP authors": ["Anirban Chakraborty", "Ayan Banerjee"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3035514", "OA papers": [{"PaperId": "https://openalex.org/W3100314243", "PaperTitle": "CORDIC-Based High-Speed VLSI Architecture of Transform Model Estimation for Real-Time Imaging", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 2.0}, "Authors": ["Anirban Chakraborty", "Ayan Banerjee"]}]}, {"DBLP title": "A Second-Order Noise-Shaping SAR ADC Using Two Passive Integrators Separated by the Comparator.", "DBLP authors": ["Qihui Zhang", "Ning Ning", "Jing Li", "Qi Yu", "Kejun Wu", "Zhong Zhang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3033415", "OA papers": [{"PaperId": "https://openalex.org/W3102310302", "PaperTitle": "A Second-Order Noise-Shaping SAR ADC Using Two Passive Integrators Separated by the Comparator", "Year": 2021, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Engineering Research Center of Electromagnetic Radiation Control Materials": 3.0, "University of Electronic Science and Technology of China": 3.0}, "Authors": ["Qi-Hui Zhang", "Ning Ning", "Jing Li", "Qi Yu", "Ke-Jun Wu", "Zhong Zhang"]}]}, {"DBLP title": "Reliable CRC-Based Error Detection Constructions for Finite Field Multipliers With Applications in Cryptography.", "DBLP authors": ["Alvaro Cintas Canto", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3031170", "OA papers": [{"PaperId": "https://openalex.org/W3096249381", "PaperTitle": "Reliable CRC-Based Error Detection Constructions for Finite Field Multipliers With Applications in Cryptography", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of South Florida": 2.0, "Florida Atlantic University": 1.0}, "Authors": ["Alvaro Cintas Canto", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"]}]}, {"DBLP title": "ReLOPE: Resistive RAM-Based Linear First-Order Partial Differential Equation Solver.", "DBLP authors": ["Sina Sayyah Ensan", "Swaroop Ghosh"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3035769", "OA papers": [{"PaperId": "https://openalex.org/W3107988145", "PaperTitle": "ReLOPE: Resistive RAM-Based Linear First-Order Partial Differential Equation Solver", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Pennsylvania State University": 2.0}, "Authors": ["Sina Sayyah Ensan", "Swaroop Ghosh"]}]}, {"DBLP title": "Test Compaction by Backward and Forward Extension of Multicycle Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3028005", "OA papers": [{"PaperId": "https://openalex.org/W3120846881", "PaperTitle": "Test Compaction by Backward and Forward Extension of Multicycle Tests", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Alternatives to Bicubic Interpolation Considering FPGA Hardware Resource Consumption.", "DBLP authors": ["Seyfeddine Boukhtache", "Beno\u00eet Blaysat", "Michel Gr\u00e9diac", "Fran\u00e7ois Berry"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3032888", "OA papers": [{"PaperId": "https://openalex.org/W3103528255", "PaperTitle": "Alternatives to Bicubic Interpolation Considering FPGA Hardware Resource Consumption", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Sigma Clermont": 1.3333333333333333, "Institut Pascal": 1.3333333333333333, "University of Clermont Auvergne": 1.3333333333333333}, "Authors": ["Seyfeddine Boukhtache", "Evelyne Toussaint", "Michel Gr\u00e9diac", "Fran\u00e7ois Berry"]}]}, {"DBLP title": "FPGA Implementation of an Improved OMP for Compressive Sensing Reconstruction.", "DBLP authors": ["Jun Li", "Paul Chow", "Yuanxi Peng", "Tian Jiang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3030906", "OA papers": [{"PaperId": "https://openalex.org/W3094014085", "PaperTitle": "FPGA Implementation of an Improved OMP for Compressive Sensing Reconstruction", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National University of Defense Technology": 3.0, "University of Toronto": 1.0}, "Authors": ["Jun Li", "Paul Chow", "Yuanxi Peng", "Tian Jiang"]}]}, {"DBLP title": "A Scalable Hardware Accelerator for Mobile DNA Sequencing.", "DBLP authors": ["Karim Hammad", "Zhongpan Wu", "Ebrahim Ghafar-Zadeh", "Sebastian Magierowski"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3044527", "OA papers": [{"PaperId": "https://openalex.org/W3119409861", "PaperTitle": "A Scalable Hardware Accelerator for Mobile DNA Sequencing", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"York University": 4.0}, "Authors": ["Karim Hammad", "Zhongpan Wu", "Ebrahim Ghafar-Zadeh", "Sebastian Magierowski"]}]}, {"DBLP title": "Area-Efficient Extended 3-D Inductor Based on TSV Technology for RF Applications.", "DBLP authors": ["Chenbing Qu", "Zhangming Zhu", "Yunfei En", "Liwei Wang", "Xiaoxian Liu"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3036385", "OA papers": [{"PaperId": "https://openalex.org/W3109074047", "PaperTitle": "Area-Efficient Extended 3-D Inductor Based on TSV Technology for RF Applications", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"China Electronic Product Reliability and Environmental Test Institute": 3.0, "Xidian University": 2.0}, "Authors": ["Chenbing Qu", "Zhangming Zhu", "Yun-Fei En", "Liwei Wang", "Xiaoxian Liu"]}]}, {"DBLP title": "A 4.4-mA ESD-Safe 900-MHz LNA With 0.9-dB Noise Figure.", "DBLP authors": ["Atul Thakur", "Shouri Chatterjee"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3038766", "OA papers": [{"PaperId": "https://openalex.org/W3109962262", "PaperTitle": "A 4.4-mA ESD-Safe 900-MHz LNA With 0.9-dB Noise Figure", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Technology Delhi": 2.0}, "Authors": ["Atul Thakur", "Shouri Chatterjee"]}]}, {"DBLP title": "A 3.85-Gb/s 8 \u00d7 8 Soft-Output MIMO Detector With Lattice-Reduction-Aided Channel Preprocessing.", "DBLP authors": ["Zhuojun Liang", "Dongxu Lv", "Chao Cui", "Hai-Bao Chen", "Weifeng He", "Weiguang Sheng", "Naifeng Jing", "Zhigang Mao", "Guanghui He"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3036822", "OA papers": [{"PaperId": "https://openalex.org/W3109799170", "PaperTitle": "A 3.85-Gb/s 8 \u00d7 8 Soft-Output MIMO Detector With Lattice-Reduction-Aided Channel Preprocessing", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Shanghai Jiao Tong University": 9.0}, "Authors": ["Zhuojun Liang", "Dongxu Lv", "Chao Cui", "Hai-Bao Chen", "Weifeng He", "Weiguang Sheng", "Naifeng Jing", "Zhigang Mao", "Guanghui He"]}]}, {"DBLP title": "Study of Injection Pulling of Oscillators in Phase-Locked Loops.", "DBLP authors": ["Tsutomu Yoshimura"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3037895", "OA papers": [{"PaperId": "https://openalex.org/W3108616345", "PaperTitle": "Study of Injection Pulling of Oscillators in Phase-Locked Loops", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Osaka Institute of Technology": 1.0}, "Authors": ["Tsutomu Yoshimura"]}]}, {"DBLP title": "Front-End Architecture Design for Low-Complexity 3-D Ultrasound Imaging Based on Synthetic Aperture Sequential Beamforming.", "DBLP authors": ["Jian Zhou", "Sumit K. Mandal", "Brendan L. West", "Siyuan Wei", "\u00dcmit Y. Ogras", "Oliver D. Kripfgans", "J. Brian Fowlkes", "Thomas F. Wenisch", "Chaitali Chakrabarti"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3035698", "OA papers": [{"PaperId": "https://openalex.org/W3104673424", "PaperTitle": "Front\u2013End Architecture Design for Low-Complexity 3-D Ultrasound Imaging Based on Synthetic Aperture Sequential Beamforming", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Arizona State University": 3.0, "University of Wisconsin\u2013Madison": 2.0, "University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Jian Zhou", "Sumit Mandal", "Brendan L. West", "Siyuan Wei", "Umit Y. Ogras", "Oliver D. Kripfgans", "J. Brian Fowlkes", "Thomas F. Wenisch", "Chaitali Chakrabarti"]}]}, {"DBLP title": "Mitigating Cross-Core Cache Attacks via Suspicious Traffic Detection.", "DBLP authors": ["Kai Wang", "Fengkai Yuan", "Lutan Zhao", "Rui Hou", "Zhenzhou Ji", "Dan Meng"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3041451", "OA papers": [{"PaperId": "https://openalex.org/W3114268566", "PaperTitle": "Mitigating Cross-Core Cache Attacks via Suspicious Traffic Detection", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Harbin Institute of Technology": 2.0, "Institute of Information Engineering": 4.0}, "Authors": ["Kai Wang", "Fengkai Yuan", "Lutan Zhao", "Rui Hou", "Zhenzhou Ji", "Dan Meng"]}]}, {"DBLP title": "Fast Modular Multipliers for Supersingular Isogeny-Based Post-Quantum Cryptography.", "DBLP authors": ["Jing Tian", "Jun Lin", "Zhongfeng Wang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3041786", "OA papers": [{"PaperId": "https://openalex.org/W3113934396", "PaperTitle": "Fast Modular Multipliers for Supersingular Isogeny-Based Post-Quantum Cryptography", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanjing University": 3.0}, "Authors": ["Jing Tian", "Jun Lin", "Zhongfeng Wang"]}]}, {"DBLP title": "An SRAM-Based Multibit In-Memory Matrix-Vector Multiplier With a Precision That Scales Linearly in Area, Time, and Power.", "DBLP authors": ["Riduan Khaddam-Aljameh", "Pier Andrea Francese", "Luca Benini", "Evangelos Eleftheriou"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3037871", "OA papers": [{"PaperId": "https://openalex.org/W3113187915", "PaperTitle": "An SRAM-Based Multibit In-Memory Matrix-Vector Multiplier With a Precision That Scales Linearly in Area, Time, and Power", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"IBM Research - Zurich": 3.0, "ETH Zurich": 1.0}, "Authors": ["Riduan Khaddam-Aljameh", "Pier Andrea Francese", "Luca Benini", "Evangelos Eleftheriou"]}]}, {"DBLP title": "Heterogeneous Mixed-Signal Monolithic 3-D In-Memory Computing Using Resistive RAM.", "DBLP authors": ["Gauthaman Murali", "Xiaoyu Sun", "Shimeng Yu", "Sung Kyu Lim"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3042411", "OA papers": [{"PaperId": "https://openalex.org/W3113256013", "PaperTitle": "Heterogeneous Mixed-Signal Monolithic 3-D In-Memory Computing Using Resistive RAM", "Year": 2021, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Gauthaman Murali", "Xiaoyu Sun", "Shimeng Yu", "Sung Kyu Lim"]}]}, {"DBLP title": "An Error Compensation Technique for Low-Voltage DNN Accelerators.", "DBLP authors": ["Daehan Ji", "Dongyeob Shin", "Jongsun Park"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3041517", "OA papers": [{"PaperId": "https://openalex.org/W3113164899", "PaperTitle": "An Error Compensation Technique for Low-Voltage DNN Accelerators", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"SK Group (South Korea)": 1.0, "Korea Electronics Technology Institute": 1.0, "Korea University": 1.0}, "Authors": ["Daehan Ji", "Dongyeob Shin", "Jongsun Park"]}]}, {"DBLP title": "Variation-Aware Delay Fault Testing for Carbon-Nanotube FET Circuits.", "DBLP authors": ["Sanmitra Banerjee", "Arjun Chaudhuri", "August Ning", "Krishnendu Chakrabarty"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3045417", "OA papers": [{"PaperId": "https://openalex.org/W3121036806", "PaperTitle": "Variation-Aware Delay Fault Testing for Carbon-Nanotube FET Circuits", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Duke University": 3.0, "Princeton University": 1.0}, "Authors": ["Sanmitra Banerjee", "Arjun Chaudhuri", "August Ning", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Single Test Type to Replace Broadside and Skewed-Load Tests for Transition Faults.", "DBLP authors": ["Irith Pomeranz", "Xijiang Lin"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3038368", "OA papers": [{"PaperId": "https://openalex.org/W3110432530", "PaperTitle": "Single Test Type to Replace Broadside and Skewed-Load Tests for Transition Faults", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0, "Siemens (United States)": 1.0}, "Authors": ["Irith Pomeranz", "Xijiang Lin"]}]}, {"DBLP title": "OPTIMA: An Approach for Online Management of Cache Approximation Levels in Approximate Processing Systems.", "DBLP authors": ["Roohollah Yarmand", "Mehdi Kamal", "Ali Afzali-Kusha", "Pooria Esmaeli", "Massoud Pedram"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3043953", "OA papers": [{"PaperId": "https://openalex.org/W3116021280", "PaperTitle": "OPTIMA: An Approach for Online Management of Cache Approximation Levels in Approximate Processing Systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Tehran": 4.0, "University of Southern California": 1.0}, "Authors": ["Roohollah Yarmand", "Mehdi Kamal", "Ali Afzali-Kusha", "Pedram Esmaeli", "Massoud Pedram"]}]}, {"DBLP title": "IMCA: An Efficient In-Memory Convolution Accelerator.", "DBLP authors": ["Hasan Erdem Yantir", "Ahmed M. Eltawil", "Khaled N. Salama"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3047641", "OA papers": [{"PaperId": "https://openalex.org/W3118337360", "PaperTitle": "IMCA: An Efficient In-Memory Convolution Accelerator", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"King Abdullah University of Science and Technology": 3.0}, "Authors": ["Hasan Erdem Yantir", "Ahmed M. Eltawil", "Khaled N. Salama"]}]}, {"DBLP title": "High-Utilization, High-Flexibility Depth-First CNN Coprocessor for Image Pixel Processing on FPGA.", "DBLP authors": ["Steven Colleman", "Marian Verhelst"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3046125", "OA papers": [{"PaperId": "https://openalex.org/W3118709344", "PaperTitle": "High-Utilization, High-Flexibility Depth-First CNN Coprocessor for Image Pixel Processing on FPGA", "Year": 2021, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"KU Leuven": 2.0}, "Authors": ["Steven Colleman", "Marian Verhelst"]}]}, {"DBLP title": "Reliability Evaluation and Analysis of FPGA-Based Neural Network Acceleration System.", "DBLP authors": ["Dawen Xu", "Ziyang Zhu", "Cheng Liu", "Ying Wang", "Shuang Zhao", "Lei Zhang", "Huaguo Liang", "Huawei Li", "Kwang-Ting Cheng"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3046075", "OA papers": [{"PaperId": "https://openalex.org/W3120468333", "PaperTitle": "Reliability Evaluation and Analysis of FPGA-Based Neural Network Acceleration System", "Year": 2021, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Hefei University of Technology": 1.6666666666666665, "Institute of Computing Technology": 3.1666666666666665, "Chinese Academy of Sciences": 3.1666666666666665, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Dawen Xu", "Ziyang Zhu", "Cheng Liu", "Ying Wang", "Shuang G. Zhao", "Lei Zhang", "Huaguo Liang", "Huawei Li", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Toward Functional Safety of Systolic Array-Based Deep Learning Hardware Accelerators.", "DBLP authors": ["Shamik Kundu", "Suvadeep Banerjee", "Arnab Raha", "Suriyaprakash Natarajan", "Kanad Basu"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3048829", "OA papers": [{"PaperId": "https://openalex.org/W3131039502", "PaperTitle": "Toward Functional Safety of Systolic Array-Based Deep Learning Hardware Accelerators", "Year": 2021, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"The University of Texas at Dallas": 2.0, "Intel (United States)": 3.0}, "Authors": ["Shamik Kundu", "Suvadeep Banerjee", "Arnab Raha", "Suriyaprakash Natarajan", "Kanad Basu"]}]}, {"DBLP title": "Allocation of Always-On State Retention Storage for Power Gated Circuits - Steady-State- Driven Approach.", "DBLP authors": ["Taehwan Kim", "Heechun Park", "Taewhan Kim"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3047056", "OA papers": [{"PaperId": "https://openalex.org/W3120242167", "PaperTitle": "Allocation of Always-On State Retention Storage for Power Gated Circuits\u2014Steady-State- Driven Approach", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Tae-Hwan Kim", "Heechun Park", "Taewhan Kim"]}]}, {"DBLP title": "A Low-Power Timing-Error-Tolerant Circuit by Controlling a Clock.", "DBLP authors": ["Isaak Yang", "Kwang-Hyun Cho"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3046099", "OA papers": [{"PaperId": "https://openalex.org/W3119669255", "PaperTitle": "A Low-Power Timing-Error-Tolerant Circuit by Controlling a Clock", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Isaak Yang", "Kwang-Hyun Cho"]}]}, {"DBLP title": "Dynamic Workload Allocation for Edge Computing.", "DBLP authors": ["Yi-Wen Hung", "Yung-Chih Chen", "Chi Lo", "Austin Go So", "Shih-Chieh Chang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3049520", "OA papers": [{"PaperId": "https://openalex.org/W3121712124", "PaperTitle": "Dynamic Workload Allocation for Edge Computing", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Tsing Hua University": 4.0, "Yuan Ze University": 1.0}, "Authors": ["Yi-Wen Hung", "Yung-Chih Chen", "Chi Lo", "Austin P. So", "Shih-Chieh Chang"]}]}, {"DBLP title": "On-Chip Thermal Profiling to Detect Malicious Activity: System-Level Concepts and Design of Key Building Blocks.", "DBLP authors": ["Mengting Yan", "Haoran Wei", "Marvin Onabajo"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3047020", "OA papers": [{"PaperId": "https://openalex.org/W3120800202", "PaperTitle": "On-Chip Thermal Profiling to Detect Malicious Activity: System-Level Concepts and Design of Key Building Blocks", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Northeastern University": 3.0}, "Authors": ["Mengting Yan", "Haoran Wei", "Marvin Onabajo"]}]}, {"DBLP title": "AdaTrust: Combinational Hardware Trojan Detection Through Adaptive Test Pattern Construction.", "DBLP authors": ["Chris Nigh", "Alex Orailoglu"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3053553", "OA papers": [{"PaperId": "https://openalex.org/W3131131091", "PaperTitle": "<i>AdaTrust</i>: Combinational Hardware Trojan Detection Through Adaptive Test Pattern Construction", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Chris Nigh", "Alex Orailoglu"]}]}, {"DBLP title": "SCERPA Simulation of Clocked Molecular Field-Coupling Nanocomputing.", "DBLP authors": ["Yuri Ardesi", "Giovanna Turvani", "Mariagrazia Graziano", "Gianluca Piccinini"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3045198", "OA papers": [{"PaperId": "https://openalex.org/W3120027681", "PaperTitle": "SCERPA Simulation of Clocked Molecular Field-Coupling Nanocomputing", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Yuri Ardesi", "Giovanna Turvani", "Mariagrazia Graziano", "Gianluca Piccinini"]}]}, {"DBLP title": "A 33-41-GHz SiGe-BiCMOS Digital Step Attenuator With Minimized Unit Impedance Variation.", "DBLP authors": ["Chenxi Zhao", "Jiawei Guo", "Huihua Liu", "Yiming Yu", "Yunqiu Wu", "Kai Kang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3046016", "OA papers": [{"PaperId": "https://openalex.org/W3125066956", "PaperTitle": "A 33\u201341-GHz SiGe-BiCMOS Digital Step Attenuator With Minimized Unit Impedance Variation", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Electronic Science and Technology of China": 4.0, "Maxscend Corporation, Wuxi, China": 1.0}, "Authors": ["Chenxi Zhao", "Jiawei Guo", "Huihua Liu", "Kai Kang", "Yunqiu Wu"]}]}, {"DBLP title": "Graph-Based Sparsification and Synthesis of Dense Matrices in the Reduction of RLC Circuits.", "DBLP authors": ["Charalampos Antoniadis", "Nestor E. Evmorfopoulos", "Georgios I. Stamoulis"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3049628", "OA papers": [{"PaperId": "https://openalex.org/W3122919115", "PaperTitle": "Graph-Based Sparsification and Synthesis of Dense Matrices in the Reduction of RLC Circuits", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Thessaly": 3.0}, "Authors": ["Charalampos Antoniadis", "Nestor Evmorfopoulos", "Georgios Stamoulis"]}]}, {"DBLP title": "Enhanced Power Delivery Pathfinding for Emerging 3-D Integration Technology.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Seungwon Kim", "Bangqi Xu"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3041665", "OA papers": [{"PaperId": "https://openalex.org/W3113813002", "PaperTitle": "Enhanced Power Delivery Pathfinding for Emerging 3-D Integration Technology", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 3.0, "Pohang University of Science and Technology": 1.0}, "Authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Seungwon Kim", "Bangqi Xu"]}]}, {"DBLP title": "Clock Delivery Network Design and Analysis for Interposer-Based 2.5-D Heterogeneous Systems.", "DBLP authors": ["Gauthaman Murali", "Heechun Park", "Eric Qin", "Hakki Mert Torun", "Majid Ahadi Dolatsara", "Madhavan Swaminathan", "Tushar Krishna", "Sung Kyu Lim"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3058300", "OA papers": [{"PaperId": "https://openalex.org/W3129840721", "PaperTitle": "Clock Delivery Network Design and Analysis for Interposer-Based 2.5-D Heterogeneous Systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 8.0}, "Authors": ["Gauthaman Murali", "Heechun Park", "Eric Qin", "Hakki Mert Torun", "Majid Ahadi Dolatsara", "Madhavan Swaminathan", "Tushar Krishna", "Sung Kyu Lim"]}]}, {"DBLP title": "Spreading Operation Frequency Ranges of Memristor Emulators via a New Sine-Based Method.", "DBLP authors": ["Hongbo Cao", "Faqiang Wang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3056472", "OA papers": [{"PaperId": "https://openalex.org/W3130581373", "PaperTitle": "Spreading Operation Frequency Ranges of Memristor Emulators via a New Sine-Based Method", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Xi'an Jiaotong University": 2.0}, "Authors": ["Hongbo Cao", "Faqiang Wang"]}]}, {"DBLP title": "Adaptive Sensing Voltage Modulation Technique in Cross-Point OTS-PRAM.", "DBLP authors": ["Kwang Woo Lee", "Hyun Kook Park", "Seong-Ook Jung"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3058150", "OA papers": [{"PaperId": "https://openalex.org/W3132430102", "PaperTitle": "Adaptive Sensing Voltage Modulation Technique in Cross-Point OTS-PRAM", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Samsung (South Korea)": 1.0, "Yonsei University": 2.0}, "Authors": ["Kwang Y. Lee", "Do Hyun Park", "Seong-Ook Jung"]}]}, {"DBLP title": "Data Flow Obfuscation: A New Paradigm for Obfuscating Circuits.", "DBLP authors": ["Kimia Zamiri Azar", "Hadi Mardani Kamali", "Shervin Roshanisefat", "Houman Homayoun", "Christos P. Sotiriou", "Avesta Sasan"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3060345", "OA papers": [{"PaperId": "https://openalex.org/W3135042431", "PaperTitle": "Data Flow Obfuscation: A New Paradigm for Obfuscating Circuits", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"George Mason University": 4.0, "University of California, Davis": 1.0, "University of Thessaly": 1.0}, "Authors": ["Kimia Zamiri Azar", "Hadi Mardani Kamali", "Shervin Roshanisefat", "Houman Homayoun", "Christos Sotiriou", "Avesta Sasan"]}]}, {"DBLP title": "Design of an S-ECIES Cryptoprocessor Using Gaussian Normal Bases Over GF(2m).", "DBLP authors": ["Paulo Realpe-Mu\u00f1oz", "Jaime Velasco-Medina", "Guillermo Adolfo-David"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3057985", "OA papers": [{"PaperId": "https://openalex.org/W3133154982", "PaperTitle": "Design of an S-ECIES Cryptoprocessor Using Gaussian Normal Bases Over GF(2 m )", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Instituci\u00f3n Universitaria Antonio Jos\u00e9 Camacho": 2.0, "University of Valle": 1.0}, "Authors": ["Paulo Realpe-Munoz", "Jaime Velasco-Medina", "Guillermo Adolfo-David"]}]}, {"DBLP title": "An Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FGPA Implementation.", "DBLP authors": ["Moslem Heidarpur", "Mitra Mirhassani"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3058509", "OA papers": [{"PaperId": "https://openalex.org/W3130406170", "PaperTitle": "An Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FGPA Implementation", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Windsor": 2.0}, "Authors": ["Moslem Heidarpur", "Mitra Mirhassani"]}]}, {"DBLP title": "Arnold: An eFPGA-Augmented RISC-V SoC for Flexible and Low-Power IoT End Nodes.", "DBLP authors": ["Pasquale Davide Schiavone", "Davide Rossi", "Alfio Di Mauro", "Frank K. G\u00fcrkaynak", "Timothy Saxe", "Mao Wang", "Ket Chong Yap", "Luca Benini"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3058162", "OA papers": [{"PaperId": "https://openalex.org/W3133502674", "PaperTitle": "Arnold: An eFPGA-Augmented RISC-V SoC for Flexible and Low-Power IoT End Nodes", "Year": 2021, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ETH Zurich": 4.0, "University of Bologna": 1.0, "QuickLogic Corporation, San Jose, CA, USA": 3.0}, "Authors": ["Pasquale Davide Schiavone", "Davide Rossi", "Alfio Di Mauro", "Frank K. Gurkaynak", "Timothy Saxe", "Mao Wang", "Ket Chong Yap", "Luca Benini"]}]}, {"DBLP title": "Evaluation of Tradeoffs in the Design of FPGA Fabrics Using Electrostrictive 2-D FETs.", "DBLP authors": ["Saambhavi Baskaran", "Jack Sampson"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3059979", "OA papers": [{"PaperId": "https://openalex.org/W3134948354", "PaperTitle": "Evaluation of Tradeoffs in the Design of FPGA Fabrics Using Electrostrictive 2-D FETs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pennsylvania State University": 2.0}, "Authors": ["Saambhavi Baskaran", "Jack Sampson"]}]}, {"DBLP title": "ROMANet: Fine-Grained Reuse-Driven Off-Chip Memory Access Management and Data Organization for Deep Neural Network Accelerators.", "DBLP authors": ["Rachmad Vidya Wicaksana Putra", "Muhammad Abdullah Hanif", "Muhammad Shafique"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3060509", "OA papers": [{"PaperId": "https://openalex.org/W3135765046", "PaperTitle": "ROMANet: Fine-Grained Reuse-Driven Off-Chip Memory Access Management and Data Organization for Deep Neural Network Accelerators", "Year": 2021, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"TU Wien": 2.0, "New York University Abu Dhabi": 1.0}, "Authors": ["Rachmad Vidya Wicaksana Putra", "Ghulam Abbas", "Muhammad Shafique"]}]}, {"DBLP title": "FEECA: Design Space Exploration for Low-Latency and Energy-Efficient Capsule Network Accelerators.", "DBLP authors": ["Alberto Marchisio", "Vojtech Mrazek", "Muhammad Abdullah Hanif", "Muhammad Shafique"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3059518", "OA papers": [{"PaperId": "https://openalex.org/W3134072570", "PaperTitle": "FEECA: Design Space Exploration for Low-Latency and Energy-Efficient Capsule Network Accelerators", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"TU Wien": 2.0, "Brno University of Technology": 1.0, "New York University Abu Dhabi": 1.0}, "Authors": ["Alberto Marchisio", "Vojtech Mrazek", "Ghulam Abbas", "Muhammad Shafique"]}]}, {"DBLP title": "TxSim: Modeling Training of Deep Neural Networks on Resistive Crossbar Systems.", "DBLP authors": ["Sourjya Roy", "Shrihari Sridharan", "Shubham Jain", "Anand Raghunathan"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3063543", "OA papers": [{"PaperId": "https://openalex.org/W3141540147", "PaperTitle": "TxSim: Modeling Training of Deep Neural Networks on Resistive Crossbar Systems", "Year": 2021, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Purdue University West Lafayette": 3.5, "IBM Research - Thomas J. Watson Research Center": 0.5}, "Authors": ["Sourjya Roy", "Shrihari Sridharan", "Shubham Jain", "Anand Raghunathan"]}]}, {"DBLP title": "Frequency-Locked RF Power Oscillator With 43-dBm Output Power and 58% Efficiency.", "DBLP authors": ["Sanghun Lee", "Kisang Jung", "Hak Seong Kim", "Huan Nguyen", "Thinh Nguyen", "Luan Nguyen", "Cuong Huynh", "Kunhee Cho", "Jusung Kim"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3056720", "OA papers": [{"PaperId": "https://openalex.org/W3132945834", "PaperTitle": "Frequency-Locked RF Power Oscillator With 43-dBm Output Power and 58% Efficiency", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Wavepia Inc., Hwaseong, South Korea": 3.0, "Ho Chi Minh City University of Technology": 4.0, "Kyungpook National University": 1.0, "Hanbat National University": 1.0}, "Authors": ["Sang Hun Lee", "Ki-Sang Jung", "Hakseong Kim", "Huan X. Nguyen", "Thinh Nguyen", "Luan Nguyen", "Cuong Huynh", "Kunhee Cho", "Ju-Sung Kim"]}]}, {"DBLP title": "ADMM-Based Infinity-Norm Detection for Massive MIMO: Algorithm and VLSI Architecture.", "DBLP authors": ["Shahriar Shahabuddin", "Ilkka Hautala", "Markku J. Juntti", "Christoph Studer"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3056946", "OA papers": [{"PaperId": "https://openalex.org/W3132528725", "PaperTitle": "ADMM-Based Infinity-Norm Detection for Massive MIMO: Algorithm and VLSI Architecture", "Year": 2021, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Nokia (Finland)": 2.0, "University of Oulu": 1.0, "ETH Zurich": 1.0}, "Authors": ["Shahriar Shahabuddin", "Ilkka Hautala", "Markku Juntti", "Christoph Studer"]}]}, {"DBLP title": "A New Hardware-Efficient Spectrum-Sensor VLSI Architecture for Data-Fusion-Based Cooperative Cognitive-Radio Network.", "DBLP authors": ["Rohit B. Chaurasiya", "Rahul Shrestha"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3055344", "OA papers": [{"PaperId": "https://openalex.org/W3132541323", "PaperTitle": "A New Hardware-Efficient Spectrum-Sensor VLSI Architecture for Data-Fusion-Based Cooperative Cognitive-Radio Network", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Mandi": 2.0}, "Authors": ["Rohit B. Chaurasiya", "Rahul Shrestha"]}]}, {"DBLP title": "FPnew: An Open-Source Multiformat Floating-Point Unit Architecture for Energy-Proportional Transprecision Computing.", "DBLP authors": ["Stefan Mach", "Fabian Schuiki", "Florian Zaruba", "Luca Benini"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3044752", "OA papers": [{"PaperId": "https://openalex.org/W3113606433", "PaperTitle": "FPnew: An Open-Source Multiformat Floating-Point Unit Architecture for Energy-Proportional Transprecision Computing", "Year": 2021, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}, "Authors": ["Stefan Mach", "Fabian Schuiki", "Florian Zaruba", "Luca Benini"]}]}, {"DBLP title": "Algorithm and Architecture Design of FAST-C Image Corner Detection Engine.", "DBLP authors": ["Yu-Hsuan Lee", "Tzu-Chieh Chen", "Hsuan-Chi Liang", "Jian-Xiang Liao"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2020.3031294", "OA papers": [{"PaperId": "https://openalex.org/W3095494682", "PaperTitle": "Algorithm and Architecture Design of FAST-C Image Corner Detection Engine", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yuan Ze University": 4.0}, "Authors": ["Yu Hsuan Lee", "Tzu-Chieh Chen", "Hsuan-Chi Liang", "Jianxiang Liao"]}]}, {"DBLP title": "Machine-Learning-Based Self-Tunable Design of Approximate Computing.", "DBLP authors": ["Mahmoud Masadeh", "Osman Hasan", "Sofi\u00e8ne Tahar"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3056243", "OA papers": [{"PaperId": "https://openalex.org/W3131053867", "PaperTitle": "Machine-Learning-Based Self-Tunable Design of Approximate Computing", "Year": 2021, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Concordia University": 3.0}, "Authors": ["Mahmoud Masadeh", "Osman Hasan", "Sofi\u00e8ne Tahar"]}]}, {"DBLP title": "Wide-Range Many-Core SoC Design in Scaled CMOS: Challenges and Opportunities.", "DBLP authors": ["Sriram R. Vangal", "Somnath Paul", "Steven Hsu", "Amit Agarwal", "Saurabh Kumar", "Ram Krishnamurthy", "Harish Krishnamurthy", "James W. Tschanz", "Vivek De", "Chris H. Kim"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3061649", "OA papers": [{"PaperId": "https://openalex.org/W3135094670", "PaperTitle": "Wide-Range Many-Core SoC Design in Scaled CMOS: Challenges and Opportunities", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United States)": 9.0, "University of Minnesota": 1.0}, "Authors": ["Sriram R. Vangal", "Somnath Paul", "Steven Hsu", "Amit Agarwal", "Saurabh Kumar", "Ram Krishnamurthy", "Harish K. Krishnamurthy", "James W. Tschanz", "Vivek De", "Chris H. Kim"]}]}, {"DBLP title": "A Comprehensive Framework for Analysis of Time-Dependent Performance-Reliability Degradation of SRAM Cache Memory.", "DBLP authors": ["Rui Zhang", "Kexin Yang", "Zhaocheng Liu", "Taizhi Liu", "Wenshan Cai", "Linda Milor"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3056674", "OA papers": [{"PaperId": "https://openalex.org/W3131087780", "PaperTitle": "A Comprehensive Framework for Analysis of Time-Dependent Performance-Reliability Degradation of SRAM Cache Memory", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Cadence Design Systems (United States)": 2.0, "Synopsys (United States)": 1.0, "Georgia Institute of Technology": 3.0}, "Authors": ["Rui Zhang", "Kexin Yang", "Zhaocheng Liu", "Taizhi Liu", "Wenshan Cai", "Linda Milor"]}]}, {"DBLP title": "A 6-Bit 1.5-GS/s SAR ADC With Smart Speculative Two-Tap Embedded DFE in 130-nm CMOS for Wireline Receiver Applications.", "DBLP authors": ["Azad Mahmoudi", "Pooya Torkzadeh", "Massoud Dousti"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3056316", "OA papers": [{"PaperId": "https://openalex.org/W3132678226", "PaperTitle": "A 6-Bit 1.5-GS/s SAR ADC With Smart Speculative Two-Tap Embedded DFE in 130-nm CMOS for Wireline Receiver Applications", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Islamic Azad University, Tehran": 1.0, "Islamic Azad University, Science and Research Branch": 2.0}, "Authors": ["Azad Mahmoudi", "Pooya Torkzadeh", "Massoud Dousti"]}]}, {"DBLP title": "A Wide-Range Folded-Tuned Dual-DLL-Based Clock-Deskewing Circuit for Core-to-Core Links.", "DBLP authors": ["Ching-Yuan Yang", "Miao-Shan Li", "Ai-Jia Chuang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3056506", "OA papers": [{"PaperId": "https://openalex.org/W3130411624", "PaperTitle": "A Wide-Range Folded-Tuned Dual-DLL-Based Clock-Deskewing Circuit for Core-to-Core Links", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Ching-Yuan Yang", "Miao-Shan Li", "Ai-Jia Chuang"]}]}, {"DBLP title": "A Conversion Mode Reconfigurable SAR ADC for Multistandard Systems.", "DBLP authors": ["Jian Liu", "Shubin Liu", "Ruixue Ding", "Zhangming Zhu"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3059857", "OA papers": [{"PaperId": "https://openalex.org/W3135696725", "PaperTitle": "A Conversion Mode Reconfigurable SAR ADC for Multistandard Systems", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Xidian University": 4.0}, "Authors": ["Jian Liu", "Shubin Liu", "Ruixue Ding", "Zhangming Zhu"]}]}, {"DBLP title": "A Digital Two-Stage Phase Noise Compensation and rCFO/rSCO Tracking Module for mmW Single Carrier Systems.", "DBLP authors": ["Hsun-Wei Chan", "Wei-Che Lee", "Kang-Lun Chiu", "Chih-Wei Jen", "Shyh-Jye Jou"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3062050", "OA papers": [{"PaperId": "https://openalex.org/W3134760173", "PaperTitle": "A Digital Two-Stage Phase Noise Compensation and rCFO/rSCO Tracking Module for mmW Single Carrier Systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 5.0}, "Authors": ["Hsun-Wei Chan", "Wei-Che Lee", "Kang-Lun Chiu", "Chih-Wei Jen", "Shyh-Jye Jou"]}]}, {"DBLP title": "High-Performance Spintronic Nonvolatile Ternary Flip-Flop and Universal Shift Register.", "DBLP authors": ["Abdolah Amirany", "Kian Jafari", "Mohammad Hossein Moaiyeri"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3055983", "OA papers": [{"PaperId": "https://openalex.org/W3130733418", "PaperTitle": "High-Performance Spintronic Nonvolatile Ternary Flip-Flop and Universal Shift Register", "Year": 2021, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Shahid Beheshti University": 3.0}, "Authors": ["Abdolah Amirany", "Kian Jafari", "Mohammad Hossein Moaiyeri"]}]}, {"DBLP title": "SIXOR: Single-Cycle In-Memristor XOR.", "DBLP authors": ["Nima Taherinejad"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3062293", "OA papers": [{"PaperId": "https://openalex.org/W3136861880", "PaperTitle": "SIXOR: Single-Cycle In-Memristor XOR", "Year": 2021, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"TU Wien": 1.0}, "Authors": ["Nima TaheriNejad"]}]}, {"DBLP title": "SWM: A High-Performance Sparse-Winograd Matrix Multiplication CNN Accelerator.", "DBLP authors": ["Di Wu", "Xitian Fan", "Wei Cao", "Lingli Wang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3060041", "OA papers": [{"PaperId": "https://openalex.org/W3134012069", "PaperTitle": "SWM: A High-Performance Sparse-Winograd Matrix Multiplication CNN Accelerator", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Fudan University": 3.0, "Shanghai Fudan Microelectronics (China)": 1.0}, "Authors": ["Di Wu", "Xitian Fan", "Wei Cao", "Lingli Wang"]}]}, {"DBLP title": "An EEG-Based Hypnotic State Monitor for Patients During General Anesthesia.", "DBLP authors": ["Fatima Hameed Khan", "Wala Saadeh"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3058047", "OA papers": [{"PaperId": "https://openalex.org/W3129527190", "PaperTitle": "An EEG-Based Hypnotic State Monitor for Patients During General Anesthesia", "Year": 2021, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Lahore University of Management Sciences": 2.0}, "Authors": ["Fatima Khan", "Wala Saadeh"]}]}, {"DBLP title": "Gate Delay Estimation With Library Compatible Current Source Models and Effective Capacitance.", "DBLP authors": ["Dimitrios Garyfallou", "Stavros Simoglou", "Nikolaos Sketopoulos", "Charalampos Antoniadis", "Christos P. Sotiriou", "Nestor E. Evmorfopoulos", "George I. Stamoulis"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3061484", "OA papers": [{"PaperId": "https://openalex.org/W3137237606", "PaperTitle": "Gate Delay Estimation With Library Compatible Current Source Models and Effective Capacitance", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Thessaly": 7.0}, "Authors": ["Dimitrios Garyfallou", "Stavros Simoglou", "Nikolaos Sketopoulos", "Charalampos Antoniadis", "Christos Sotiriou", "Nestor Evmorfopoulos", "George D. Stamoulis"]}]}, {"DBLP title": "Dataflow-Aware Macro Placement Based on Simulated Evolution Algorithm for Mixed-Size Designs.", "DBLP authors": ["Jai-Ming Lin", "You-Lun Deng", "Ya-Chu Yang", "Jia-Jian Chen", "Po-Chen Lu"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3057921", "OA papers": [{"PaperId": "https://openalex.org/W3131660762", "PaperTitle": "Dataflow-Aware Macro Placement Based on Simulated Evolution Algorithm for Mixed-Size Designs", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Cheng Kung University": 5.0}, "Authors": ["Jianming Lin", "You-Lun Deng", "Ya-Chu Yang", "Jiajian Chen", "Po-Chen Lu"]}]}, {"DBLP title": "Thermal-Aware Fixed-Outline Floorplanning Using Analytical Models With Thermal-Force Modulation.", "DBLP authors": ["Jai-Ming Lin", "Tai-Ting Chen", "Hao-Yuan Hsieh", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3062669", "OA papers": [{"PaperId": "https://openalex.org/W3139358888", "PaperTitle": "Thermal-Aware Fixed-Outline Floorplanning Using Analytical Models With Thermal-Force Modulation", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Cheng Kung University": 3.0, "Industrial Technology Research Institute": 3.0}, "Authors": ["Jun Lin", "Tai C. Chen", "Hao-Yuan Hsieh", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"]}]}, {"DBLP title": "A Very-Low-Voltage Frequency Divider in Folded MOS Current Mode Logic With Complementary n- and p-type Flip-Flops.", "DBLP authors": ["Francesco Centurelli", "Giuseppe Scotti", "Gaetano Palumbo"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3058730", "OA papers": [{"PaperId": "https://openalex.org/W3134041270", "PaperTitle": "A Very-Low-Voltage Frequency Divider in Folded MOS Current Mode Logic With Complementary n- and p-type Flip-Flops", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sapienza University of Rome": 2.0, "University of Catania": 1.0}, "Authors": ["Francesco Centurelli", "Giuseppe Scotti", "Gaetano Palumbo"]}]}, {"DBLP title": "Dugdugi: An Optimal Fault Addressing Scheme for Octagon-Like On-Chip Communication Networks.", "DBLP authors": ["Biswajit Bhowmik"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3059662", "OA papers": [{"PaperId": "https://openalex.org/W3135641697", "PaperTitle": "Dugdugi: An Optimal Fault Addressing Scheme for Octagon-Like On-Chip Communication Networks", "Year": 2021, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Institute of Technology Karnataka": 1.0}, "Authors": ["Biswajit Bhowmik"]}]}, {"DBLP title": "Low-Power Retentive True Single-Phase-Clocked Flip-Flop With Redundant-Precharge-Free Operation.", "DBLP authors": ["Heng You", "Jia Yuan", "Zenghui Yu", "Shushan Qiao"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3061921", "OA papers": [{"PaperId": "https://openalex.org/W3135298190", "PaperTitle": "Low-Power Retentive True Single-Phase-Clocked Flip-Flop With Redundant-Precharge-Free Operation", "Year": 2021, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Institute of Microelectronics": 1.3333333333333333, "Chinese Academy of Sciences": 1.3333333333333333, "University of Chinese Academy of Sciences": 1.3333333333333333}, "Authors": ["Heng You", "Jia Yuan", "Zenghui Yu", "Shushan Qiao"]}]}, {"DBLP title": "CRC-Based Error Detection Constructions for FLT and ITA Finite Field Inversions Over GF(2m).", "DBLP authors": ["Alvaro Cintas Canto", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3061987", "OA papers": [{"PaperId": "https://openalex.org/W3134352527", "PaperTitle": "CRC-Based Error Detection Constructions for FLT and ITA Finite Field Inversions Over GF(2<sup> <i>m</i> </sup>)", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of South Florida": 2.0, "Florida Atlantic University": 1.0}, "Authors": ["Alvaro Cintas Canto", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"]}]}, {"DBLP title": "Converter-Free Power Delivery Using Voltage Stacking for Near/Subthreshold Operation.", "DBLP authors": ["Kamlesh Singh", "Barry de Bruin", "Hailong Jiao", "Jos Huisken", "Henk Corporaal", "Jos\u00e9 Pineda de Gyvez"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3071464", "OA papers": [{"PaperId": "https://openalex.org/W3153252608", "PaperTitle": "Converter-Free Power Delivery Using Voltage Stacking for Near/Subthreshold Operation", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Eindhoven University of Technology": 5.5, "Peking University Shenzhen Hospital": 0.5}, "Authors": ["Kamlesh Singh", "Barry de Bruin", "Hailong Jiao", "Jos Huisken", "Henk Corporaal", "Jose Pineda de Gyvez"]}]}, {"DBLP title": "A Generalized Power Supply Induced Jitter Model Based on Power Supply Rejection Ratio Response.", "DBLP authors": ["Yin Sun", "Jongjoo Lee", "Chulsoon Hwang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3072799", "OA papers": [{"PaperId": "https://openalex.org/W3170837764", "PaperTitle": "A Generalized Power Supply Induced Jitter Model Based on Power Supply Rejection Ratio Response", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Missouri University of Science and Technology": 1.5, "Zhejiang Lab": 0.5, "SK Group (South Korea)": 1.0}, "Authors": ["Yin Sun", "Jong-Joo Lee", "Chulsoon Hwang"]}]}, {"DBLP title": "EM Side-Channel Countermeasure for Switched-Capacitor DC-DC Converters Based on Amplitude Modulation.", "DBLP authors": ["Ruzica Jevtic", "Marko Ylitolva", "Clara Calonge", "Martti Ojanen", "Tero S\u00e4ntti", "Lauri Koskinen"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3070687", "OA papers": [{"PaperId": "https://openalex.org/W3153249642", "PaperTitle": "EM Side-Channel Countermeasure for Switched-Capacitor DC\u2013DC Converters Based on Amplitude Modulation", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"CEU San Pablo University": 2.0, "University of Turku": 4.0}, "Authors": ["Ruzica Jevtic", "Marko Ylitolva", "Clara Calonge", "Martti Ojanen", "Tero S\u00e4ntti", "Lauri Koskinen"]}]}, {"DBLP title": "Design of FPGA-Implemented Reed-Solomon Erasure Code (RS-EC) Decoders With Fault Detection and Location on User Memory.", "DBLP authors": ["Zhen Gao", "Lingling Zhang", "Yinghao Cheng", "Kangkang Guo", "Anees Ullah", "Pedro Reviriego"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3066804", "OA papers": [{"PaperId": "https://openalex.org/W3147637518", "PaperTitle": "Design of FPGA-Implemented Reed\u2013Solomon Erasure Code (RS-EC) Decoders With Fault Detection and Location on User Memory", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tianjin University": 4.0, "University of Engineering and Technology Peshawar": 1.0, "Carlos III University of Madrid": 1.0}, "Authors": ["Zhen Gao", "Lingling Zhang", "Ying-Hao Cheng", "Kangkang Guo", "Anees Ullah", "Pedro Reviriego"]}]}, {"DBLP title": "Ultralow-Latency Successive Cancellation Polar Decoding Architecture Using Tree-Level Parallelism.", "DBLP authors": ["Dongyun Kam", "Hoyoung Yoo", "Youngjoo Lee"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3068965", "OA papers": [{"PaperId": "https://openalex.org/W3156726992", "PaperTitle": "Ultralow-Latency Successive Cancellation Polar Decoding Architecture Using Tree-Level Parallelism", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Pohang University of Science and Technology": 2.0, "Chungnam National University": 1.0}, "Authors": ["Dongyun Kam", "Hoyoung Yoo", "Young-Joo Lee"]}]}, {"DBLP title": "Competitive Neural Network Circuit Based on Winner-Take-All Mechanism and Online Hebbian Learning Rule.", "DBLP authors": ["Zhuojun Chen", "Judi Zhang", "Shuangchun Wen", "Ya Li", "Qinghui Hong"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3069221", "OA papers": [{"PaperId": "https://openalex.org/W3157046588", "PaperTitle": "Competitive Neural Network Circuit Based on Winner-Take-All Mechanism and Online Hebbian Learning Rule", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Hunan University": 4.0, "Guangdong Polytechnic Normal University": 1.0}, "Authors": ["Zhuojun Chen", "Judi Zhang", "Shuangchun Wen", "Ya Li", "Qinghui Hong"]}]}, {"DBLP title": "Accelerated Addition in Resistive RAM Array Using Parallel-Friendly Majority Gates.", "DBLP authors": ["John Reuben", "Stefan Pechmann"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3068470", "OA papers": [{"PaperId": "https://openalex.org/W3149617492", "PaperTitle": "Accelerated Addition in Resistive RAM Array Using Parallel-Friendly Majority Gates", "Year": 2021, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Erlangen-Nuremberg": 1.0, "University of Bayreuth": 1.0}, "Authors": ["John Reuben", "Stefan Pechmann"]}]}, {"DBLP title": "Improving TID Radiation Robustness of a CMOS OxRAM-Based Neuron Circuit by Using Enclosed Layout Transistors.", "DBLP authors": ["Pablo Ilha Vaz", "Patrick Girard", "Arnaud Virazel", "Hassen Aziza"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3067446", "OA papers": [{"PaperId": "https://openalex.org/W3145381275", "PaperTitle": "Improving TID Radiation Robustness of a CMOS OxRAM-Based Neuron Circuit by Using Enclosed Layout Transistors", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.5, "University of Montpellier": 1.5, "Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence": 0.5, "Aix-Marseille University": 0.5}, "Authors": ["Pablo Ilha Vaz", "Patrick Girard", "Arnaud Virazel", "Hassen Aziza"]}]}, {"DBLP title": "A 32-Gb/s PAM-4 SST Transmitter With Four-Tap FFE Using High-Impedance Driver in 28-nm FDSOI.", "DBLP authors": ["Firat Celik", "Ayca Akkaya", "Armin Tajalli", "Yusuf Leblebici"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3068242", "OA papers": [{"PaperId": "https://openalex.org/W3147298024", "PaperTitle": "A 32-Gb/s PAM-4 SST Transmitter With Four-Tap FFE Using High-Impedance Driver in 28-nm FDSOI", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.5, "University of Utah": 1.0, "Sabanc\u0131 University": 0.5}, "Authors": ["Firat Celik", "Ayca Akkaya", "Armin Tajalli", "Yusuf Leblebici"]}]}, {"DBLP title": "Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA.", "DBLP authors": ["J\u00e9r\u00e9my Nadal", "Amer Baghdadi"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3072866", "OA papers": [{"PaperId": "https://openalex.org/W3164065772", "PaperTitle": "Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnique Montr\u00e9al": 1.0, "IMT Atlantique": 1.0}, "Authors": ["Jeremy Nadal", "Amer Baghdadi"]}]}, {"DBLP title": "High-Performance Logic-on-Memory Monolithic 3-D IC Designs for Arm Cortex-A Processors.", "DBLP authors": ["Lingjun Zhu", "Lennart Bamberg", "Sai Surya Kiran Pentapati", "Kyungwook Chang", "Francky Catthoor", "Dragomir Milojevic", "Manu Komalan", "Brian Cline", "Saurabh Sinha", "Xiaoqing Xu", "Alberto Garc\u00eda-Ortiz", "Sung Kyu Lim"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3073070", "OA papers": [{"PaperId": "https://openalex.org/W3162727592", "PaperTitle": "High-Performance Logic-on-Memory Monolithic 3-D IC Designs for Arm Cortex-A Processors", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 3.0, "University of Bremen": 2.0, "Sungkyunkwan University": 1.0, "Imec": 3.0, "American Rock Mechanics Association": 3.0}, "Authors": ["Lingjun Zhu", "Lennart Bamberg", "Sai Pentapati", "Kyungwook Chang", "Francky Catthoor", "Dragomir Milojevic", "M. Perumkunnil", "Brian Cline", "Saurabh Sinha", "Xiaoqing Xu", "Alberto Garcia-Ortiz", "Sung Kyu Lim"]}]}, {"DBLP title": "Enhanced Postbond Test Architecture for Bridge Defects Between the TSVs.", "DBLP authors": ["Jungil Mok", "Hyeonchan Lim", "Sungho Kang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3063651", "OA papers": [{"PaperId": "https://openalex.org/W3172781433", "PaperTitle": "Enhanced Postbond Test Architecture for Bridge Defects Between the TSVs", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Jung-Il Mok", "Hyeonchan Lim", "Sungho Kang"]}]}, {"DBLP title": "Complementary-FET (CFET) Standard Cell Synthesis Framework for Design and System Technology Co-Optimization Using SMT.", "DBLP authors": ["Chung-Kuan Cheng", "Chia-Tung Ho", "Daeyeal Lee", "Bill Lin", "Dongwon Park"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3065639", "OA papers": [{"PaperId": "https://openalex.org/W3143696222", "PaperTitle": "Complementary-FET (CFET) Standard Cell Synthesis Framework for Design and System Technology Co-Optimization Using SMT", "Year": 2021, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, San Diego": 5.0}, "Authors": ["Chung-Kuan Cheng", "Chia-Tung Ho", "Daeyeal Lee", "Bill Lin", "Dong-Won Park"]}]}, {"DBLP title": "Real-Time SSDLite Object Detection on FPGA.", "DBLP authors": ["Suchang Kim", "Seungho Na", "Byeong Yong Kong", "Jaewoong Choi", "In-Cheol Park"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3064639", "OA papers": [{"PaperId": "https://openalex.org/W3138117802", "PaperTitle": "Real-Time SSDLite Object Detection on FPGA", "Year": 2021, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Korea Advanced Institute of Science and Technology": 1.0, "Anapass Inc., Seoul, South Korea": 1.0}, "Authors": ["Suchang Kim", "Seungho Na", "Byeong Yong Kong", "Jae-Woong Choi", "In-Cheol Park"]}]}, {"DBLP title": "ARXON: A Framework for Approximate Communication Over Photonic Networks-on-Chip.", "DBLP authors": ["Febin P. Sunny", "Asif Mirza", "Ishan G. Thakkar", "Mahdi Nikdast", "Sudeep Pasricha"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3066990", "OA papers": [{"PaperId": "https://openalex.org/W3140807140", "PaperTitle": "<i>ARXON</i>: A Framework for Approximate Communication Over Photonic Networks-on-Chip", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Colorado State University": 4.0, "University of Kentucky": 1.0}, "Authors": ["Febin Sunny", "Asif Mirza", "Ishan G. Thakkar", "Mahdi Nikdast", "Sudeep Pasricha"]}]}, {"DBLP title": "Fast Binary Counters and Compressors Generated by Sorting Network.", "DBLP authors": ["Wenbo Guo", "Shuguo Li"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3067010", "OA papers": [{"PaperId": "https://openalex.org/W3145441473", "PaperTitle": "Fast Binary Counters and Compressors Generated by Sorting Network", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tsinghua University": 1.0, "Institute of Microelectronics": 1.0}, "Authors": ["Wenbo Guo", "Shuguo Li"]}]}, {"DBLP title": "Cross-Layer Approximate Hardware Synthesis for Runtime Configurable Accuracy.", "DBLP authors": ["Tanfer Alan", "Andreas Gerstlauer", "J\u00f6rg Henkel"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3068312", "OA papers": [{"PaperId": "https://openalex.org/W3151950886", "PaperTitle": "Cross-Layer Approximate Hardware Synthesis for Runtime Configurable Accuracy", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "The University of Texas at Austin": 1.0}, "Authors": ["Tanfer Alan", "Andreas Gerstlauer", "Jorg Henkel"]}]}, {"DBLP title": "Enabling Write-Reduction Multiversion Scheme With Efficient Dual-Range Query Over NVRAM.", "DBLP authors": ["I-Ju Wang", "Yu-Pei Liang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Bo-Jun Chen", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3072233", "OA papers": [{"PaperId": "https://openalex.org/W3171757286", "PaperTitle": "Enabling Write-Reduction Multiversion Scheme With Efficient Dual-Range Query Over NVRAM", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 1.5, "Institute of Information Science, Academia Sinica": 3.5, "National Central University": 1.0, "Tamkang University": 1.0}, "Authors": ["I-Ju Wang", "Yupei Liang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Bojun Chen", "Hsin-Wen Wei", "Wei-Kuan Shih"]}]}, {"DBLP title": "Via-Minimization-Oriented Region Routing Under Length-Matching Constraints in Rapid Single-Flux-Quantum Circuits.", "DBLP authors": ["Jin-Tai Yan"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3059786", "OA papers": [{"PaperId": "https://openalex.org/W3133620690", "PaperTitle": "Via-Minimization-Oriented Region Routing Under Length-Matching Constraints in Rapid Single-Flux-Quantum Circuits", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tainan National University of the Arts": 1.0}, "Authors": ["Jin-Tai Yan"]}]}, {"DBLP title": "Hard-to-Detect Fault Analysis in FinFET SRAMs.", "DBLP authors": ["Guilherme Cardoso Medeiros", "Moritz Fieback", "Lizhou Wu", "Mottaqiallah Taouil", "Let\u00edcia Maria Bolzani Poehls", "Said Hamdioui"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3071940", "OA papers": [{"PaperId": "https://openalex.org/W3153338730", "PaperTitle": "Hard-to-Detect Fault Analysis in FinFET SRAMs", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Delft University of Technology": 5.0, "Pontifical Catholic University of Rio Grande do Sul": 0.5, "RWTH Aachen University": 0.5}, "Authors": ["Guilherme Cardoso Medeiros", "Moritz Fieback", "Lizhou Wu", "Mottaqiallah Taouil", "Leticia Bolzani Poehls", "Said Hamdioui"]}]}, {"DBLP title": "PhaseCamouflage: Leveraging Adiabatic Operation to Thwart Reverse Engineering.", "DBLP authors": ["Ivan Miketic", "Emre Salman"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3078567", "OA papers": [{"PaperId": "https://openalex.org/W3170253871", "PaperTitle": "PhaseCamouflage: Leveraging Adiabatic Operation to Thwart Reverse Engineering", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Stony Brook University": 2.0}, "Authors": ["Ivan Miketic", "Emre Salman"]}]}, {"DBLP title": "Cryptographic Accelerators for Digital Signature Based on Ed25519.", "DBLP authors": ["Mojtaba Bisheh-Niasar", "Reza Azarderakhsh", "Mehran Mozaffari Kermani"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3077885", "OA papers": [{"PaperId": "https://openalex.org/W3164170653", "PaperTitle": "Cryptographic Accelerators for Digital Signature Based on Ed25519", "Year": 2021, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Mojtaba Bisheh-Niasar", "Reza Azarderakhsh", "Mehran Mozaffari Kermani"]}]}, {"DBLP title": "ASSURE: RTL Locking Against an Untrusted Foundry.", "DBLP authors": ["Christian Pilato", "Animesh Basak Chowdhury", "Donatella Sciuto", "Siddharth Garg", "Ramesh Karri"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3074004", "OA papers": [{"PaperId": "https://openalex.org/W3161112328", "PaperTitle": "ASSURE: RTL Locking Against an Untrusted Foundry", "Year": 2021, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Politecnico di Milano": 2.0, "New York University": 3.0}, "Authors": ["Christian Pilato", "Animesh Chowdhury", "Donatella Sciuto", "Siddharth Garg", "Ramesh Karri"]}]}, {"DBLP title": "Gain-Cell Embedded DRAM Under Cryogenic Operation - A First Study.", "DBLP authors": ["Esteban Garz\u00f3n", "Yosi Greenblatt", "Odem Harel", "Marco Lanuzza", "Adam Teman"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3081043", "OA papers": [{"PaperId": "https://openalex.org/W3167237942", "PaperTitle": "Gain-Cell Embedded DRAM Under Cryogenic Operation\u2014A First Study", "Year": 2021, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Bar-Ilan University": 3.5, "University of Calabria": 1.5}, "Authors": ["Esteban Garzon", "Yosi Greenblatt", "Odem Harel", "Marco Lanuzza", "Adam Teman"]}]}, {"DBLP title": "DOVA PRO: A Dynamic Overwriting Voltage Adjustment Technique for STT-MRAM L1 Cache Considering Dielectric Breakdown Effect.", "DBLP authors": ["Jinbo Chen", "Chengcheng Lu", "Jiacheng Ni", "Xiaochen Guo", "Patrick Girard", "Yuanqing Cheng"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3073415", "OA papers": [{"PaperId": "https://openalex.org/W3159155931", "PaperTitle": "DOVA PRO: A Dynamic Overwriting Voltage Adjustment Technique for STT-MRAM L1 Cache Considering Dielectric Breakdown Effect", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Beihang University": 3.5, "Westlake University": 0.5, "Lehigh University": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 0.5, "University of Montpellier": 0.5}, "Authors": ["Jinbo Chen", "Cheng-Cheng Lu", "Jia-cheng Ni", "Xiaochen Guo", "Patrick Girard", "Yuanqing Cheng"]}]}, {"DBLP title": "An Efficient Parallel Processor for Dense Tensor Computation.", "DBLP authors": ["Wei-pei Huang", "Ray C. C. Cheung", "Hong Yan"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3080318", "OA papers": [{"PaperId": "https://openalex.org/W3171753205", "PaperTitle": "An Efficient Parallel Processor for Dense Tensor Computation", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"City University of Hong Kong": 3.0}, "Authors": ["Wei-pei Huang", "Ray C. C. Cheung", "Hong Yan"]}]}, {"DBLP title": "A Vector Processor for Mean Field Bayesian Channel Estimation.", "DBLP authors": ["Deepak Dasalukunte", "Richard Dorrance", "Le Liang", "Lu Lu"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3077408", "OA papers": [{"PaperId": "https://openalex.org/W3162113866", "PaperTitle": "A Vector Processor for Mean Field Bayesian Channel Estimation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United States)": 3.5, "Southeast University": 0.5}, "Authors": ["Deepak Dasalukunte", "Richard Dorrance", "Le Liang", "Lu Lu"]}]}, {"DBLP title": "A Highly Linear SAW-Less Noise-Canceling Receiver With Shared TIAs Architecture.", "DBLP authors": ["Mohsen Javadi", "Hossein Miar Naimi", "Saheed Tijani", "Danilo Manstretta", "Rinaldo Castello"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3077084", "OA papers": [{"PaperId": "https://openalex.org/W3163545370", "PaperTitle": "A Highly Linear SAW-Less Noise-Canceling Receiver With Shared TIAs Architecture", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Amol University of Special Modern Technologies": 1.0, "Babol Noshirvani University of Technology": 1.0, "University of Pavia": 3.0}, "Authors": ["Mohsen Javadi", "Hossein Miar-Naimi", "Saheed Tijani", "Danilo Manstretta", "Rinaldo Castello"]}]}, {"DBLP title": "Fast and Accurate Estimation of Statistical Eye Diagram for Nonlinear High-Speed Links.", "DBLP authors": ["Xiuqin Chu", "Wenting Guo", "Jun Wang", "Feng Wu", "Yuhuan Luo", "Yushan Li"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3082208", "OA papers": [{"PaperId": "https://openalex.org/W3171032819", "PaperTitle": "Fast and Accurate Estimation of Statistical Eye Diagram for Nonlinear High-Speed Links", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Xidian University": 5.0, "[Intel Corporation, Shanghai, China]": 1.0}, "Authors": ["Xiuqin Chu", "Wenting Guo", "Jun Wang", "Feng Wu", "Yuhuan Luo", "Yu-Shan Li"]}]}, {"DBLP title": "An Ultralow-Power OOK/BFSK/DBPSK Wake-Up Receiver Based on Injection-Locked Oscillator.", "DBLP authors": ["Kuang-Wei Cheng", "Shih-En Chen"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3073166", "OA papers": [{"PaperId": "https://openalex.org/W3158830440", "PaperTitle": "An Ultralow-Power OOK/BFSK/DBPSK Wake-Up Receiver Based on Injection-Locked Oscillator", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Kuang-Wei Cheng", "Shih-En Chen"]}]}, {"DBLP title": "Analytical Modeling of Jitter in Bang-Bang CDR Circuits Featuring Phase Interpolation.", "DBLP authors": ["Pierpaolo Palestri", "Ahmed Elnaqib", "Davide Menin", "Klaid Shyti", "Francesco Brandonisio", "Andrea Bandiziol", "Davide Rossi", "Roberto Nonis"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3068450", "OA papers": [{"PaperId": "https://openalex.org/W3142587068", "PaperTitle": "Analytical Modeling of Jitter in Bang-Bang CDR Circuits Featuring Phase Interpolation", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Udine": 3.0, "University of Bologna": 2.0, "Infineon Technologies (Austria)": 3.0}, "Authors": ["Pierpaolo Palestri", "Ahmed Elnaqib", "Davide Menin", "Klaid Shyti", "Francesco Brandonisio", "Andrea Bandiziol", "Davide Rossi", "Roberto Nonis"]}]}, {"DBLP title": "Architectural Exploration for Energy-Efficient Fixed-Point Kalman Filter VLSI Design.", "DBLP authors": ["Pedro Tau\u00e3 Lopes Pereira", "Guilherme Paim", "Patr\u00edcia \u00dccker Leleu da Costa", "Eduardo Ant\u00f4nio C\u00e9sar da Costa", "S\u00e9rgio Jose Melo de Almeida", "Sergio Bampi"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3075379", "OA papers": [{"PaperId": "https://openalex.org/W3160618415", "PaperTitle": "Architectural Exploration for Energy-Efficient Fixed-Point Kalman Filter VLSI Design", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0, "Universidade Cat\u00f3lica de Pelotas": 3.0}, "Authors": ["Pedro Pereira", "Guilherme Paim", "Patr\u00edcia Mar\u00e7al da Costa", "Eduardo Paulino da Costa", "S\u00e9rgio Monteiro de Almeida", "Sergio Bampi"]}]}, {"DBLP title": "A 13-bit 312.5-MS/s Pipelined SAR ADC With Open-Loop Integrator-Based Residue Amplifier and Gain-Stabilized Integration Time Generation.", "DBLP authors": ["Meng Ni", "Xiao Wang", "Fule Li", "Zhihua Wang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3078689", "OA papers": [{"PaperId": "https://openalex.org/W3168451547", "PaperTitle": "A 13-bit 312.5-MS/s Pipelined SAR ADC With Open-Loop Integrator-Based Residue Amplifier and Gain-Stabilized Integration Time Generation", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tsinghua University": 2.0, "Institute of Microelectronics": 2.0}, "Authors": ["Meng Ni", "Xiao Wang", "Fule Li", "Zhihua Wang"]}]}, {"DBLP title": "A New Improved V-Square-Controlled Buck Converter With Rail-to-Rail OTA-Based Current-Sensing Circuits.", "DBLP authors": ["Jiann-Jong Chen", "Yuh-Shyan Hwang", "Jyun-Heng Wu", "Chien-Hung Lai", "Yi-Tsen Ku"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3071652", "OA papers": [{"PaperId": "https://openalex.org/W3167481310", "PaperTitle": "A New Improved V-Square-Controlled Buck Converter With Rail-to-Rail OTA-Based Current-Sensing Circuits", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taipei University of Technology": 4.0, "California State University, Fullerton": 1.0}, "Authors": ["Jiann-Jong Chen", "Yuh-Shyan Hwang", "Jyun-Heng Wu", "Chien Hung Lai", "Yi-Tsen Ku"]}]}, {"DBLP title": "Reusable Delay Path Synthesis for Lightening Asynchronous Pipeline Controller.", "DBLP authors": ["Jeongwoo Heo", "Taewhan Kim"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3073383", "OA papers": [{"PaperId": "https://openalex.org/W3172608726", "PaperTitle": "Reusable Delay Path Synthesis for Lightening Asynchronous Pipeline Controller", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Samsung (South Korea)": 1.0, "Seoul National University": 1.0}, "Authors": ["Jeongwoo Heo", "Taewhan Kim"]}]}, {"DBLP title": "Droplet Transportation in MEDA-Based Biochips: An Enhanced Technique for Intelligent Cross-Contamination Avoidance.", "DBLP authors": ["Pampa Howladar", "Pranab Roy", "Hafizur Rahaman"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3071410", "OA papers": [{"PaperId": "https://openalex.org/W3161589855", "PaperTitle": "Droplet Transportation in MEDA-Based Biochips: An Enhanced Technique for Intelligent Cross-Contamination Avoidance", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 3.0}, "Authors": ["Pampa Howladar", "Pranab Roy", "Hafizur Rahaman"]}]}, {"DBLP title": "Training Accelerator for Two Means Decision Tree.", "DBLP authors": ["Rituparna Choudhury", "Shaik Rafi Ahamed", "Prithwijit Guha"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3076081", "OA papers": [{"PaperId": "https://openalex.org/W3163051548", "PaperTitle": "Training Accelerator for Two Means Decision Tree", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Guwahati": 3.0}, "Authors": ["R. K. Choudhury", "Shaik Rafi Ahamed", "Prithwijit Guha"]}]}, {"DBLP title": "PWL-Based Architecture for the Logarithmic Computation of Floating-Point Numbers.", "DBLP authors": ["Fei Lyu", "Zhelong Mao", "Jin Zhang", "Yu Wang", "Yuanyong Luo"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3081572", "OA papers": [{"PaperId": "https://openalex.org/W3172230466", "PaperTitle": "PWL-Based Architecture for the Logarithmic Computation of Floating-Point Numbers", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Jinling Institute of Technology": 2.0, "Nanjing Xiaozhuang University": 2.0, "Huawei Technologies (China)": 1.0}, "Authors": ["Fei Lyu", "Zhelong Mao", "Jin Z. Zhang", "Yu Wang", "Yuanyong Luo"]}]}, {"DBLP title": "Graceful Degradation of Reconfigurable Scan Networks.", "DBLP authors": ["Erik Larsson", "Zehang Xiang", "Prathamesh Murali"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3076593", "OA papers": [{"PaperId": "https://openalex.org/W3158367051", "PaperTitle": "Graceful Degradation of Reconfigurable Scan Networks", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Informa (Sweden)": 1.5, "Lund University": 1.5}, "Authors": ["Erik G. Larsson", "Zehang Xiang", "Prathamesh Murali"]}]}, {"DBLP title": "A Bidirectional Nonlinearly Coupled QVCO With Passive Phase Interpolation for Multiphase Signals Generation.", "DBLP authors": ["Yangtao Dong", "Chirn Chye Boon", "Xin Ding", "Chenyang Li", "Zhe Liu"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3077613", "OA papers": [{"PaperId": "https://openalex.org/W3162474920", "PaperTitle": "A Bidirectional Nonlinearly Coupled QVCO With Passive Phase Interpolation for Multiphase Signals Generation", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanyang Technological University": 4.0, "Southeast University": 1.0}, "Authors": ["Yangtao Dong", "Chirn Chye Boon", "Xin Ding", "Chenyang Li", "Zhe Liu"]}]}, {"DBLP title": "A Three-Stage Comparator and Its Modified Version With Fast Speed and Low Kickback.", "DBLP authors": ["Haoyu Zhuang", "Wenzhen Cao", "Xizhu Peng", "He Tang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3077624", "OA papers": [{"PaperId": "https://openalex.org/W3161219035", "PaperTitle": "A Three-Stage Comparator and Its Modified Version With Fast Speed and Low Kickback", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Electronic Science and Technology of China": 4.0}, "Authors": ["Zhangming Zhu", "Wenzhen Cao", "Xizhu Peng", "He Tang"]}]}, {"DBLP title": "Novel Architecture for Lifting Discrete Wavelet Packet Transform With Arbitrary Tree Structure.", "DBLP authors": ["Gyanendra Singh", "Samba Raju Chiluveru", "Balasubramanian Raman", "Manoj Tripathy", "Brajesh Kumar Kaushik"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3079989", "OA papers": [{"PaperId": "https://openalex.org/W3168149624", "PaperTitle": "Novel Architecture for Lifting Discrete Wavelet Packet Transform With Arbitrary Tree Structure", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Roorkee": 5.0}, "Authors": ["Gyanendra Singh", "Samba Raju Chiluveru", "Balasubramanian Raman", "Manoj Tripathy", "Brajesh Kumar Kaushik"]}]}, {"DBLP title": "Cost-Effective Test Screening Method on 40-nm Embedded SRAMs for Low-Power MCUs.", "DBLP authors": ["Yoshisato Yokoyama", "Yuichiro Ishii", "Koji Nii", "Kazutoshi Kobayashi"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3082760", "OA papers": [{"PaperId": "https://openalex.org/W3171505068", "PaperTitle": "Cost-Effective Test Screening Method on 40-nm Embedded SRAMs for Low-Power MCUs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Renesas Electronics (Japan)": 2.0, "Kyoto Institute of Technology": 2.0}, "Authors": ["Yoshisato Yokoyama", "Yuichiro Ishii", "Koji Nii", "Kazutoshi Kobayashi"]}]}, {"DBLP title": "Functional Constraints in the Selection of Two-Cycle Gate-Exhaustive Faults for Test Generation.", "DBLP authors": ["Irith Pomeranz"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3081046", "OA papers": [{"PaperId": "https://openalex.org/W3172176186", "PaperTitle": "Functional Constraints in the Selection of Two-Cycle Gate-Exhaustive Faults for Test Generation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Defect Detection in Transparent Printed Electronics Using Learning-Based Optical Inspection.", "DBLP authors": ["Ahmet Turan Erozan", "Simon Bosse", "Mehdi B. Tahoori"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3082476", "OA papers": [{"PaperId": "https://openalex.org/W3166461114", "PaperTitle": "Defect Detection in Transparent Printed Electronics Using Learning-Based Optical Inspection", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Ahmet Turan Erozan", "Simon Bosse", "Mehdi B. Tahoori"]}]}, {"DBLP title": "SecNVM: Power Side-Channel Elimination Using On-Chip Capacitors for Highly Secure Emerging NVM.", "DBLP authors": ["Karthikeyan Nagarajan", "Farid Uddin Ahmed", "Mohammad Nasim Imtiaz Khan", "Asmit De", "Masud H. Chowdhury", "Swaroop Ghosh"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3087734", "OA papers": [{"PaperId": "https://openalex.org/W3177368726", "PaperTitle": "SecNVM: Power Side-Channel Elimination Using On-Chip Capacitors for Highly Secure Emerging NVM", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Pennsylvania State University": 4.0, "University of Missouri\u2013Kansas City": 2.0}, "Authors": ["Karthikeyan Nagarajan", "Faheem Ahmed", "Mohammad Monirujjaman Khan", "Asmit De", "Masud H. Chowdhury", "Swaroop Ghosh"]}]}, {"DBLP title": "SCOPE: Synthesis-Based Constant Propagation Attack on Logic Locking.", "DBLP authors": ["Abdulrahman Alaql", "Md Moshiur Rahman", "Swarup Bhunia"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3089555", "OA papers": [{"PaperId": "https://openalex.org/W3176852059", "PaperTitle": "SCOPE: Synthesis-Based Constant Propagation Attack on Logic Locking", "Year": 2021, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Abdulrahman Alaql", "Moshiur Rahman", "Swarup Bhunia"]}]}, {"DBLP title": "Multiwire Phase Encoding: A Signaling Strategy for High-Bandwidth, Low-Power Data Movement.", "DBLP authors": ["Prashansa Mukim", "Forrest Brewer"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3087585", "OA papers": [{"PaperId": "https://openalex.org/W3173286246", "PaperTitle": "Multiwire Phase Encoding: A Signaling Strategy for High-Bandwidth, Low-Power Data Movement", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Prashansa Mukim", "Forrest Brewer"]}]}, {"DBLP title": "X-Tolerant Compactor maXpress for In-System Test Applications With Observation Scan.", "DBLP authors": ["Yingdi Liu", "Sylwester Milewski", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer", "Bartosz Wlodarczak"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3092421", "OA papers": [{"PaperId": "https://openalex.org/W3177661907", "PaperTitle": "X-Tolerant Compactor maXpress for In-System Test Applications With Observation Scan", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Siemens (United States)": 4.0, "Pozna\u0144 University of Technology": 3.0}, "Authors": ["Yingdi Liu", "Sylwester Milewski", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer", "Bartosz Wlodarczak"]}]}, {"DBLP title": "A 32-Gb/s Dual-Mode Transceiver With One-Tap FIR and Two-Tap IIR RX Only Equalization in 65-nm CMOS Technology.", "DBLP authors": ["Junyoung Song", "Sewook Hwang", "Chulwoo Kim"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3086325", "OA papers": [{"PaperId": "https://openalex.org/W3179709166", "PaperTitle": "A 32-Gb/s Dual-Mode Transceiver With One-Tap FIR and Two-Tap IIR RX Only Equalization in 65-nm CMOS Technology", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Incheon National University": 1.0, "Butterfly Network Inc., New York City, NY, USA": 1.0, "Korea University": 1.0}, "Authors": ["Junyoung Song", "Sewook Hwang", "Chulwoo Kim"]}]}, {"DBLP title": "An Area-Efficient SAR ADC With Mismatch Error Shaping Technique Achieving 102-dB SFDR 90.2-dB SNDR Over 20-kHz Bandwidth.", "DBLP authors": ["Chuanshi Yang", "Erik Olieman", "Alphons Litjes", "Lei Qiu", "Kai Tang", "Yuanjin Zheng", "Robert H. M. van Veldhoven"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3087660", "OA papers": [{"PaperId": "https://openalex.org/W3173998591", "PaperTitle": "An Area-Efficient SAR ADC With Mismatch Error Shaping Technique Achieving 102-dB SFDR 90.2-dB SNDR Over 20-kHz Bandwidth", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nanyang Technological University": 3.0, "NXP (Netherlands)": 3.0, "Tongji University": 1.0}, "Authors": ["Chuanshi Yang", "Erik Olieman", "Alphons Litjes", "Shenfang Yuan", "Kai Tang", "Yuanjin Zheng", "Robert van Veldhoven"]}]}, {"DBLP title": "An Energy-Efficient Conditional Biasing Write Assist With Built-In Time-Based Write-Margin-Tracking for Low-Voltage SRAM.", "DBLP authors": ["Chi-Ray Huang", "Lih-Yih Chiou"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3084041", "OA papers": [{"PaperId": "https://openalex.org/W3166358752", "PaperTitle": "An Energy-Efficient Conditional Biasing Write Assist With Built-In Time-Based Write-Margin-Tracking for Low-Voltage SRAM", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Chi-Ray Huang", "Lih-Yih Chiou"]}]}, {"DBLP title": "A Timing Mismatch Background Calibration Algorithm With Improved Accuracy.", "DBLP authors": ["Zhifei Lu", "He Tang", "Zhaofeng Ren", "Ruogu Hua", "Haoyu Zhuang", "Xizhu Peng"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3082719", "OA papers": [{"PaperId": "https://openalex.org/W3168382206", "PaperTitle": "A Timing Mismatch Background Calibration Algorithm With Improved Accuracy", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Electronic Science and Technology of China": 6.0}, "Authors": ["Zhifei Lu", "He Tang", "Zhaofeng Ren", "Ruogu Hua", "Zhangming Zhu", "Xizhu Peng"]}]}, {"DBLP title": "A Radiation-Hardened CMOS Full-Adder Based on Layout Selective Transistor Duplication.", "DBLP authors": ["Sarah Azimi", "Corrado De Sio", "Luca Sterpone"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3086897", "OA papers": [{"PaperId": "https://openalex.org/W3174835652", "PaperTitle": "A Radiation-Hardened CMOS Full-Adder Based on Layout Selective Transistor Duplication", "Year": 2021, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Sarah Azimi", "Corrado De Sio", "Luca Sterpone"]}]}, {"DBLP title": "An Enhanced Input Differential Pair for Low-Voltage Bulk-Driven Amplifiers.", "DBLP authors": ["Meysam Akbari", "Safwan Mawlood Hussein", "Yasir Hashim", "Kea-Tiong Tang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3084695", "OA papers": [{"PaperId": "https://openalex.org/W3167027725", "PaperTitle": "An Enhanced Input Differential Pair for Low-Voltage Bulk-Driven Amplifiers", "Year": 2021, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Tsing Hua University": 2.0, "Tishk International University": 2.0}, "Authors": ["Meysam Akbari", "Safwan Mawlood Hussein", "Yasir Hashim", "Kea-Tiong Tang"]}]}, {"DBLP title": "Nonscaling Adders and Subtracters for Stochastic Computing Using Markov Chains.", "DBLP authors": ["Nikos Temenos", "Paul P. Sotiriadis"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3095353", "OA papers": [{"PaperId": "https://openalex.org/W3198281325", "PaperTitle": "Nonscaling Adders and Subtracters for Stochastic Computing Using Markov Chains", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Technical University of Athens": 2.0}, "Authors": ["Nikos Temenos", "Paul P. Sotiriadis"]}]}, {"DBLP title": "RNN-Based Radio Resource Management on Multicore RISC-V Accelerator Architectures.", "DBLP authors": ["Gianna Paulin", "Renzo Andri", "Francesco Conti", "Luca Benini"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3093242", "OA papers": [{"PaperId": "https://openalex.org/W3179312164", "PaperTitle": "RNN-Based Radio Resource Management on Multicore RISC-V Accelerator Architectures", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ETH Zurich": 2.5, "University of Bologna": 1.5}, "Authors": ["Gianna Paulin", "Renzo Andri", "Francesco Conti", "Luca Benini"]}]}, {"DBLP title": "A Reinforcement Learning-Based Framework for Solving the IP Mapping Problem.", "DBLP authors": ["Qingkun Chen", "Wenjin Huang", "Yuze Peng", "Yihua Huang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3097712", "OA papers": [{"PaperId": "https://openalex.org/W3186270526", "PaperTitle": "A Reinforcement Learning-Based Framework for Solving the IP Mapping Problem", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Sun Yat-sen University": 4.0}, "Authors": ["Qingkun Chen", "Wenjin Huang", "Yuze Peng", "Yihua Huang"]}]}, {"DBLP title": "Thermal-Aware Floorplanning and TSV-Planning for Mixed-Type Modules in a Fixed-Outline 3-D IC.", "DBLP authors": ["Jai-Ming Lin", "Wei-Yi Chang", "Hao-Yuan Hsieh", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3100343", "OA papers": [{"PaperId": "https://openalex.org/W3190609540", "PaperTitle": "Thermal-Aware Floorplanning and TSV-Planning for Mixed-Type Modules in a Fixed-Outline 3-D IC", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Cheng Kung University": 3.0, "Industrial Technology Research Institute": 3.0}, "Authors": ["Jun Lin", "Wei-Yi Chang", "Hao-Yuan Hsieh", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"]}]}, {"DBLP title": "A Fully Integrated 10-V Pulse Driver Using Multiband Pulse-Frequency Modulation in 65-nm CMOS.", "DBLP authors": ["Jiangchao Wu", "Hou-Man Leong", "Yang Jiang", "Man-Kay Law", "Pui-In Mak", "Rui Paulo Martins"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3092066", "OA papers": [{"PaperId": "https://openalex.org/W3179920778", "PaperTitle": "A Fully Integrated 10-V Pulse Driver Using Multiband Pulse-Frequency Modulation in 65-nm CMOS", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Macau University of Science and Technology": 2.75, "Institute of Microelectronics": 2.75, "Instituto Polit\u00e9cnico de Lisboa": 0.25, "University of Lisbon": 0.25}, "Authors": ["Jiangchao Wu", "Hou-Man Leong", "Yang Jiang", "Man-Kay Law", "Pui-In Mak", "Rui P. Martins"]}]}, {"DBLP title": "High-Performance Concatenation Decoding of Reed-Solomon Codes With SPC Codes.", "DBLP authors": ["Jiajing Gao", "Wei Zhang", "Yanyan Liu", "Hao Wang", "Jianhan Zhao"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3097155", "OA papers": [{"PaperId": "https://openalex.org/W3198693302", "PaperTitle": "High-Performance Concatenation Decoding of Reed\u2013Solomon Codes With SPC Codes", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tianjin University": 4.0, "Nankai University": 1.0}, "Authors": ["Jiajing Gao", "Wei Zhang", "Yanyan Liu", "Hao Wang", "Jianhan Zhao"]}]}, {"DBLP title": "Data Criticality in Multithreaded Applications: An Insight for Many-Core Systems.", "DBLP authors": ["Abhijit Das", "John Jose", "Prabhat Mishra"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3092218", "OA papers": [{"PaperId": "https://openalex.org/W3180821551", "PaperTitle": "Data Criticality in Multithreaded Applications: An Insight for Many-Core Systems", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Guwahati": 2.0, "University of Florida": 1.0}, "Authors": ["Abhijit K. Das", "John Jose", "Prabhat Mishra"]}]}, {"DBLP title": "Dynamic Block-Wise Local Learning Algorithm for Efficient Neural Network Training.", "DBLP authors": ["Gwangho Lee", "Sunwoo Lee", "Dongsuk Jeon"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3097341", "OA papers": [{"PaperId": "https://openalex.org/W3186222744", "PaperTitle": "Dynamic Block-Wise Local Learning Algorithm for Efficient Neural Network Training", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seoul National University of Science and Technology": 3.0}, "Authors": ["Gwang-Ho Lee", "Sunwoo Lee", "Dongsuk Jeon"]}]}, {"DBLP title": "PFHA: A Novel Page Migration Algorithm for Hybrid Memory Embedded Systems.", "DBLP authors": ["Na Niu", "Fangfa Fu", "Bing Yang", "Qiang Wang", "Xinpeng Li", "Fengchang Lai", "Jinxiang Wang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3090476", "OA papers": [{"PaperId": "https://openalex.org/W3194077739", "PaperTitle": "PFHA: A Novel Page Migration Algorithm for Hybrid Memory Embedded Systems", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Harbin Institute of Technology": 6.0, "Harbin University of Science and Technology": 1.0}, "Authors": ["Na Niu", "Fangfa Fu", "Bing Yang", "Qiang Wang", "Xinpeng Li", "Fengchang Lai", "Jinxiang Wang"]}]}, {"DBLP title": "Flexible Low-Cost Power-Efficient Video Memory With ECC-Adaptation.", "DBLP authors": ["Hritom Das", "Ali Ahmad Haidous", "Scott C. Smith", "Na Gong"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3098533", "OA papers": [{"PaperId": "https://openalex.org/W3207043197", "PaperTitle": "Flexible Low-Cost Power-Efficient Video Memory With ECC-Adaptation", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of South Alabama": 2.0, "North Dakota State University": 1.0, "Texas A&M University \u2013 Kingsville": 1.0}, "Authors": ["Hritom Das", "Ali Ahmad Haidous", "Scott T Smith", "Na Gong"]}]}, {"DBLP title": "A 16-kb 9T Ultralow-Voltage SRAM With Column-Based Split Cell-VSS, Data-Aware Write-Assist, and Enhanced Read Sensing Margin in 28-nm FDSOI.", "DBLP authors": ["M. Sultan M. Siddiqui", "Zhao Chuan Lee", "Tony Tae-Hyoung Kim"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3102675", "OA papers": [{"PaperId": "https://openalex.org/W3194836568", "PaperTitle": "A 16-kb 9T Ultralow-Voltage SRAM With Column-Based Split Cell-VSS, Data-Aware Write-Assist, and Enhanced Read Sensing Margin in 28-nm FDSOI", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nanyang Technological University": 2.5, "GlobalFoundries (Singapore)": 0.5}, "Authors": ["M. Minhaj Siddiqui", "Zhao Chuan Lee", "Tony Tae-Hyoung Kim"]}]}, {"DBLP title": "A Wide-Range All-Digital Delay-Locked Loop for DDR1-DDR5 Applications.", "DBLP authors": ["Chih-Wei Tsai", "Yu-Ting Chiu", "Yo-Hao Tu", "Kuo-Hsing Cheng"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3098171", "OA papers": [{"PaperId": "https://openalex.org/W3190093128", "PaperTitle": "A Wide-Range All-Digital Delay-Locked Loop for DDR1\u2013DDR5 Applications", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Central University": 4.0}, "Authors": ["Chih-Wei Tsai", "Yu-Ting Chiu", "Yo-Hao Tu", "Kuo-Hsing Cheng"]}]}, {"DBLP title": "Designing Efficient and High-Performance AI Accelerators With Customized STT-MRAM.", "DBLP authors": ["Kaniz Mishty", "Mehdi Sadi"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3105958", "OA papers": [{"PaperId": "https://openalex.org/W3196387322", "PaperTitle": "Designing Efficient and High-Performance AI Accelerators With Customized STT-MRAM", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Auburn University": 2.0}, "Authors": ["Kaniz Mishty", "Mehdi Sadi"]}]}, {"DBLP title": "Performance and Accuracy Tradeoffs for Training Graph Neural Networks on ReRAM-Based Architectures.", "DBLP authors": ["Aqeeb Iqbal Arka", "Biresh Kumar Joardar", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3110721", "OA papers": [{"PaperId": "https://openalex.org/W3201504383", "PaperTitle": "Performance and Accuracy Tradeoffs for Training Graph Neural Networks on ReRAM-Based Architectures", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Washington State University": 4.0, "Duke University": 1.0}, "Authors": ["Aqeeb Iqbal Arka", "Biresh Kumar Joardar", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Cyclic Sparsely Connected Architectures for Compact Deep Convolutional Neural Networks.", "DBLP authors": ["Morteza Hosseini", "Nitheesh Kumar Manjunath", "Bharat Prakash", "Arnab Neelim Mazumder", "Vandana Chandrareddy", "Houman Homayoun", "Tinoosh Mohsenin"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3110250", "OA papers": [{"PaperId": "https://openalex.org/W3199014868", "PaperTitle": "Cyclic Sparsely Connected Architectures for Compact Deep Convolutional Neural Networks", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Maryland, Baltimore County": 5.0, "University of California, Davis": 1.0}, "Authors": ["Morteza Hosseini", "Tinoosh Mohsenin", "B. Aditya Prakash", "Arnab Neelim Mazumder", "Vandana Chandrareddy", "Houman Homayoun"]}]}, {"DBLP title": "Design and Analysis of Approximate 4-2 Compressors for High-Accuracy Multipliers.", "DBLP authors": ["Tianqi Kong", "Shuguo Li"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3104145", "OA papers": [{"PaperId": "https://openalex.org/W3206763996", "PaperTitle": "Design and Analysis of Approximate 4\u20132 Compressors for High-Accuracy Multipliers", "Year": 2021, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Tsinghua University": 1.0, "Institute of Microelectronics": 1.0}, "Authors": ["Tianqi Kong", "Shuguo Li"]}]}, {"DBLP title": "A High-Speed Floating-Point Multiply-Accumulator Based on FPGAs.", "DBLP authors": ["Bin Zhou", "Guangsen Wang", "Guisheng Jie", "Qing Liu", "Zhiwei Wang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3105268", "OA papers": [{"PaperId": "https://openalex.org/W3196381798", "PaperTitle": "A High-Speed Floating-Point Multiply-Accumulator Based on FPGAs", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Naval University of Engineering": 5.0}, "Authors": ["Bin Zhou", "Guangsen Wang", "Jie Guisheng", "Qing Huo Liu", "Zhiwei Wang"]}]}, {"DBLP title": "EFFORT: A Comprehensive Technique to Tackle Timing Violations and Improve Energy Efficiency of Near-Threshold Tensor Processing Units.", "DBLP authors": ["Noel Daniel Gundi", "Tahmoures Shabanian", "Prabal Basu", "Pramesh Pandey", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3106858", "OA papers": [{"PaperId": "https://openalex.org/W3197996658", "PaperTitle": "EFFORT: A Comprehensive Technique to Tackle Timing Violations and Improve Energy Efficiency of Near-Threshold Tensor Processing Units", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Utah State University": 6.0}, "Authors": ["Noel Daniel Gundi", "Tahmoures Shabanian", "Prabal Basu", "Pramesh Pandey", "Sanghamitra Roy", "Koushik Chakraborty"]}]}, {"DBLP title": "A Fully Integrated 5-mW, 0.8-Gbps Energy-Efficient Chip-to-Chip Data Link for Ultralow-Power IoT End-Nodes in 65-nm CMOS.", "DBLP authors": ["Hayate Okuhara", "Ahmed Elnaqib", "Martino Dazzi", "Pierpaolo Palestri", "Simone Benatti", "Luca Benini", "Davide Rossi"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3108806", "OA papers": [{"PaperId": "https://openalex.org/W3197856220", "PaperTitle": "A Fully Integrated 5-mW, 0.8-Gbps Energy-Efficient Chip-to-Chip Data Link for Ultralow-Power IoT End-Nodes in 65-nm CMOS", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bologna": 5.0, "University of Udine": 1.0, "ETH Zurich Zurich Switzerland": 1.0}, "Authors": ["Hayate Okuhara", "Ahmed Elnaqib", "Martino Dazzi", "Pierpaolo Palestri", "Simone Benatti", "Luca Benini", "Davide Rossi"]}]}, {"DBLP title": "Stochastic Computing Max & Min Architectures Using Markov Chains: Design, Analysis, and Implementation.", "DBLP authors": ["Nikos Temenos", "Paul P. Sotiriadis"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3114424", "OA papers": [{"PaperId": "https://openalex.org/W3206172648", "PaperTitle": "Stochastic Computing Max &amp; Min Architectures Using Markov Chains: Design, Analysis, and Implementation", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Technical University of Athens": 2.0}, "Authors": ["Nikos Temenos", "Paul P. Sotiriadis"]}]}, {"DBLP title": "Efficient Performance Modeling for Automated CMOS Analog Circuit Synthesis.", "DBLP authors": ["Zhenxin Zhao", "Lihong Zhang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3107404", "OA papers": [{"PaperId": "https://openalex.org/W3196467229", "PaperTitle": "Efficient Performance Modeling for Automated CMOS Analog Circuit Synthesis", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Memorial University of Newfoundland": 2.0}, "Authors": ["Zhenxin Zhao", "Lihong Zhang"]}]}, {"DBLP title": "Analog and Mixed-Signal Layout Automation Using Digital Place-and-Route Tools.", "DBLP authors": ["Po-Hsuan Wei", "Boris Murmann"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3105028", "OA papers": [{"PaperId": "https://openalex.org/W3198544746", "PaperTitle": "Analog and Mixed-Signal Layout Automation Using Digital Place-and-Route Tools", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Stanford University": 1.5, "Nvidia (United States)": 0.5}, "Authors": ["Po-Hsuan Wei", "Boris Murmann"]}]}, {"DBLP title": "Analog Circuit Design Using Symbolic Math Toolboxes: Demonstrative Examples.", "DBLP authors": ["Mohamed B. Elamien", "Brent J. Maundy", "Leonid Belostotski", "Ahmed S. Elwakil"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3109560", "OA papers": [{"PaperId": "https://openalex.org/W3204115212", "PaperTitle": "Analog Circuit Design Using Symbolic Math Toolboxes: Demonstrative Examples", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Calgary": 3.0, "University of Sharjah": 1.0}, "Authors": ["Mohamed B. Elamien", "Brent Maundy", "Leonid Belostotski", "Ahmed S. Elwakil"]}]}, {"DBLP title": "An Area-Efficient High-Resolution Segmented \u03a3\u0394-DAC for Built-In Self-Test Applications.", "DBLP authors": ["Ahmed S. Emara", "Denis Romanov", "Gordon W. Roberts", "Sadok Aouini", "Soheyl Ziabakhsh", "Mahdi Parvizi", "Naim Ben-Hamida"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3106014", "OA papers": [{"PaperId": "https://openalex.org/W3197367315", "PaperTitle": "An Area-Efficient High-Resolution Segmented \u03a3\u0394-DAC for Built-In Self-Test Applications", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"McGill University": 3.0, "Ciena (Canada)": 4.0}, "Authors": ["Ahmed K. Emara", "Denis Romanov", "Gordon C. K. Roberts", "Sadok Aouini", "Soheyl Ziabakhsh", "Mahdi Parvizi", "Naim Ben-Hamida"]}]}, {"DBLP title": "Power Supply Noise-Aware At-Speed Delay Fault Testing of Monolithic 3-D ICs.", "DBLP authors": ["Shao-Chun Hung", "Yi-Chen Lu", "Sung Kyu Lim", "Krishnendu Chakrabarty"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3108787", "OA papers": [{"PaperId": "https://openalex.org/W3200419572", "PaperTitle": "Power Supply Noise-Aware At-Speed Delay Fault Testing of Monolithic 3-D ICs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Duke University": 2.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Shao-Chun Hung", "Yichen Lu", "Sung Kyu Lim", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Via-Avoidance-Oriented Interposer Routing for Layer Minimization in 2.5-D IC Designs.", "DBLP authors": ["Jin-Tai Yan"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3113918", "OA papers": [{"PaperId": "https://openalex.org/W3203092018", "PaperTitle": "Via-Avoidance-Oriented Interposer Routing for Layer Minimization in 2.5-D IC Designs", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tainan National University of the Arts": 1.0}, "Authors": ["Jin-Tai Yan"]}]}, {"DBLP title": "A Small Ripple and High-Efficiency Wordline Voltage Generator for 3-D nand Flash Memories.", "DBLP authors": ["Qianqian Wang", "Fei Liu", "Cece Huang", "Qianhui Li", "Zongliang Huo"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3113980", "OA papers": [{"PaperId": "https://openalex.org/W3206641788", "PaperTitle": "A Small Ripple and High-Efficiency Wordline Voltage Generator for 3-D nand Flash Memories", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute of Microelectronics": 1.833333333333333, "Chinese Academy of Sciences": 1.833333333333333, "University of Chinese Academy of Sciences": 1.3333333333333333}, "Authors": ["Qianqian Wang", "Fei Liu", "Cece Huang", "Qianhui Li", "Zongliang Huo"]}]}, {"DBLP title": "Design and Evaluation of a Hybrid Chaotic-Bistable Ring PUF.", "DBLP authors": ["Madhan Thirumoorthi", "Marko Jovanovic", "Mitra Mirhassani", "Mohammed A. S. Khalid"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3111588", "OA papers": [{"PaperId": "https://openalex.org/W3202480774", "PaperTitle": "Design and Evaluation of a Hybrid Chaotic-Bistable Ring PUF", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Windsor": 4.0}, "Authors": ["Madhan Thirumoorthi", "Marko Jovanovic", "Mitra Mirhassani", "Mohammed A. S. Khalid"]}]}, {"DBLP title": "Pure Digital Scalable Mixed Entropy Separation Structure for Physical Unclonable Function and True Random Number Generator.", "DBLP authors": ["Yingchun Lu", "Xinyu Wang", "Yanjie Wang", "Yuan Zhang", "Liang Yao", "Maoxiang Yi", "Zhengfeng Huang", "Huaguo Liang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3116104", "OA papers": [{"PaperId": "https://openalex.org/W3205389019", "PaperTitle": "Pure Digital Scalable Mixed Entropy Separation Structure for Physical Unclonable Function and True Random Number Generator", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hefei University of Technology": 8.0}, "Authors": ["Lu Yingchun", "Xinyu Wang", "Yanjie Wang", "Yuqing Zhang", "Liang Yao", "Maoxiang Yi", "Zhengfeng Huang", "Huaguo Liang"]}]}, {"DBLP title": "Applying Thermal Side-Channel Attacks on Asymmetric Cryptography.", "DBLP authors": ["Abdullah Aljuffri", "Marc Zwalua", "Cezar Rodolfo Wedig Reinbrecht", "Said Hamdioui", "Mottaqiallah Taouil"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3111407", "OA papers": [{"PaperId": "https://openalex.org/W3199545563", "PaperTitle": "Applying Thermal Side-Channel Attacks on Asymmetric Cryptography", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Delft University of Technology": 4.5, "King Abdulaziz City for Science and Technology": 0.5}, "Authors": ["Abdullah Aljuffri", "Marc Zwalua", "Cezar Reinbrecht", "Said Hamdioui", "Mottaqiallah Taouil"]}]}, {"DBLP title": "FPGA Implementations of 256-Bit SNOW Stream Ciphers for Postquantum Mobile Security.", "DBLP authors": ["Milad Bahadori", "Kimmo J\u00e4rvinen", "Valtteri Niemi"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3108430", "OA papers": [{"PaperId": "https://openalex.org/W3199062033", "PaperTitle": "FPGA Implementations of 256-Bit SNOW Stream Ciphers for Postquantum Mobile Security", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Helsinki": 3.0}, "Authors": ["Milad Bahadori", "Kimmo J\u00e4rvinen", "Valtteri Niemi"]}]}, {"DBLP title": "R2F: A Remote Retraining Framework for AIoT Processors With Computing Errors.", "DBLP authors": ["Dawen Xu", "Meng He", "Cheng Liu", "Ying Wang", "Long Cheng", "Huawei Li", "Xiaowei Li", "Kwang-Ting Cheng"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3089224", "OA papers": [{"PaperId": "https://openalex.org/W3185563219", "PaperTitle": "R2F: A Remote Retraining Framework for AIoT Processors With Computing Errors", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Hefei University of Technology": 0.6666666666666666, "Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5, "North China Electric Power University": 1.0, "Peng Cheng Laboratory": 0.3333333333333333, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Dawen Xu", "Meng He", "Cheng Liu", "Ying Wang", "Long Cheng", "Huawei Li", "Xiaowei Li", "Kwang-Ting Cheng"]}]}, {"DBLP title": "A Reconfigurable Neural Network Processor With Tile-Grained Multicore Pipeline for Object Detection on FPGA.", "DBLP authors": ["Libo Chang", "Shengbing Zhang", "Huimin Du", "Yue Chen", "Shiyu Wang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3109580", "OA papers": [{"PaperId": "https://openalex.org/W3200722869", "PaperTitle": "A Reconfigurable Neural Network Processor With Tile-Grained Multicore Pipeline for Object Detection on FPGA", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Northwestern Polytechnical University": 3.0, "Xi\u2019an University of Posts and Telecommunications": 2.0}, "Authors": ["Libo Chang", "Shengbing Zhang", "Huimin Du", "Yue Chen", "Shi-Yu Wang"]}]}, {"DBLP title": "DyTAN: Dynamic Ternary Content Addressable Memory Using Nanoelectromechanical Relays.", "DBLP authors": ["Hongtao Zhong", "Shengjie Cao", "Li Jiang", "Xia An", "Vijaykrishnan Narayanan", "Yongpan Liu", "Huazhong Yang", "Xueqing Li"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3115622", "OA papers": [{"PaperId": "https://openalex.org/W3206603122", "PaperTitle": "DyTAN: Dynamic Ternary Content Addressable Memory Using Nanoelectromechanical Relays", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 6.0, "Shanghai Jiao Tong University": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Hongtao Zhong", "Shengjie Cao", "Li Jun Jiang", "Xia An", "Vijaykrishnan Narayanan", "Yongpan Liu", "Huazhong Yang", "Xueqing Li"]}]}, {"DBLP title": "Energy-Efficient Logarithmic Square Rooter for Error-Resilient Applications.", "DBLP authors": ["Neelam Arya", "Manisha Pattanaik", "G. K. Sharma"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3114616", "OA papers": [{"PaperId": "https://openalex.org/W3207260160", "PaperTitle": "Energy-Efficient Logarithmic Square Rooter for Error-Resilient Applications", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Atal Bihari Vajpayee Indian Institute of Information Technology and Management": 3.0}, "Authors": ["Neelam Arya", "Manisha Pattanaik", "Gaurav Sharma"]}]}, {"DBLP title": "Hardware Implementation of an OPC UA Server for Industrial Field Devices.", "DBLP authors": ["Heiner Bauer", "Sebastian H\u00f6ppner", "Chris Paul Iatrou", "Zohra Charania", "Stephan Hartmann", "Saif-Ur Rehman", "Andreas Dixius", "Georg Ellguth", "Dennis Walter", "Johannes Uhlig", "Felix Neum\u00e4rker", "Marc Berthel", "Marco Stolba", "Florian Kelber", "Leon Urbas", "Christian Mayr"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3117401", "OA papers": [{"PaperId": "https://openalex.org/W3206434959", "PaperTitle": "Hardware Implementation of an OPC UA Server for Industrial Field Devices", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"TU Dresden": 16.0}, "Authors": ["Heiner Bauer", "Sebastian Hoppner", "Chris Paul Iatrou", "Zohra Charania", "Stephan Hartmann", "Saif Ur Rehman", "Andreas Dixius", "Georg Ellguth", "Dennis Walter", "Johannes Uhlig", "Felix Neumarker", "Marc Berthel", "Marco Stolba", "Florian Kelber", "Leon Urbas", "Christian Mayr"]}]}, {"DBLP title": "An Efficient High SFDR PDDS Using High-Pass-Shaped Phase Dithering.", "DBLP authors": ["Chenggang Yan", "Jie Sun", "Weiqiang Liu"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3114680", "OA papers": [{"PaperId": "https://openalex.org/W3202900018", "PaperTitle": "An Efficient High SFDR PDDS Using High-Pass-Shaped Phase Dithering", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanjing University of Aeronautics and Astronautics": 3.0}, "Authors": ["Chenggang Yan", "Jie Sun", "Weiqiang Liu"]}]}, {"DBLP title": "Highly Available Packet Buffer Design With Hybrid Nonvolatile Memory.", "DBLP authors": ["Yongwoon Song", "Jooyoung Hwang", "Insoon Jo", "Hyukjun Lee"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3116272", "OA papers": [{"PaperId": "https://openalex.org/W3207362917", "PaperTitle": "Highly Available Packet Buffer Design With Hybrid Nonvolatile Memory", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sogang University": 2.0, "Samsung (South Korea)": 2.0}, "Authors": ["Yongwoon Song", "Joo-young Hwang", "Insoon Jo", "Hyuk-Jun Lee"]}]}, {"DBLP title": "Performance and Security Analysis of Parameter-Obfuscated Analog Circuits.", "DBLP authors": ["Vaibhav Venugopal Rao", "Ioannis Savidis"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3109062", "OA papers": [{"PaperId": "https://openalex.org/W3209142679", "PaperTitle": "Performance and Security Analysis of Parameter-Obfuscated Analog Circuits", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Drexel University": 2.0}, "Authors": ["Vaibhav Rao", "Ioannis Savidis"]}]}, {"DBLP title": "Secure XOR-CIM Engine: Compute-In-Memory SRAM Architecture With Embedded XOR Encryption.", "DBLP authors": ["Shanshi Huang", "Hongwu Jiang", "Xiaochen Peng", "Wantong Li", "Shimeng Yu"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3120296", "OA papers": [{"PaperId": "https://openalex.org/W3210448356", "PaperTitle": "Secure XOR-CIM Engine: Compute-In-Memory SRAM Architecture With Embedded XOR Encryption", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["Shanshi Huang", "Hongwu Jiang", "Xiaochen Peng", "Wan-Tong Li", "Shimeng Yu"]}]}, {"DBLP title": "SCARE: Side Channel Attack on In-Memory Computing for Reverse Engineering.", "DBLP authors": ["Sina Sayyah Ensan", "Karthikeyan Nagarajan", "Mohammad Nasim Imtiaz Khan", "Swaroop Ghosh"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3110744", "OA papers": [{"PaperId": "https://openalex.org/W3208270918", "PaperTitle": "SCARE: Side Channel Attack on In-Memory Computing for Reverse Engineering", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Sina Sayyah Ensan", "Karthikeyan Nagarajan", "Mohammad Monirujjaman Khan", "Swaroop Ghosh"]}]}, {"DBLP title": "Preprocessing of the Physical Leakage Information to Combine Side-Channel Distinguishers.", "DBLP authors": ["Soner Se\u00e7kiner", "Sel\u00e7uk K\u00f6se"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3115420", "OA papers": [{"PaperId": "https://openalex.org/W3208224324", "PaperTitle": "Preprocessing of the Physical Leakage Information to Combine Side-Channel Distinguishers", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Soner Seckiner", "Selcuk Kose"]}]}, {"DBLP title": "Differential Aging Sensor Using Subthreshold Leakage Current to Detect Recycled ICs.", "DBLP authors": ["Turki Alnuayri", "S. Saqib Khursheed", "Antonio Leonel Hern\u00e1ndez Mart\u00ednez", "Daniele Rossi"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3115247", "OA papers": [{"PaperId": "https://openalex.org/W3207199251", "PaperTitle": "Differential Aging Sensor Using Subthreshold Leakage Current to Detect Recycled ICs", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Taibah University": 0.5, "University of Liverpool": 2.5, "University of Pisa": 1.0}, "Authors": ["Turki Alnuayri", "Saqib Khursheed", "Antonio Lopo Martinez", "Daniele Rossi"]}]}, {"DBLP title": "A Highly Robust and Low-Power Real-Time Double Node Upset Self-Healing Latch for Radiation-Prone Applications.", "DBLP authors": ["Sandeep Kumar", "Atin Mukherjee"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3110135", "OA papers": [{"PaperId": "https://openalex.org/W3199363867", "PaperTitle": "A Highly Robust and Low-Power Real-Time Double Node Upset Self-Healing Latch for Radiation-Prone Applications", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Institute of Technology Rourkela": 2.0}, "Authors": ["Sandeep Kumar", "Atin Mukherjee"]}]}, {"DBLP title": "A Back-Sampling Chain Technique for Accelerated Detection, Characterization, and Reconstruction of Radiation-Induced Transient Pulses.", "DBLP authors": ["Saurabh Kumar", "Minki Cho", "Luke R. Everson", "Andres Malavasi", "Dan Lake", "Carlos Tokunaga", "Muhammad M. Khellah", "James W. Tschanz", "Vivek De", "Chris H. Kim"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3119462", "OA papers": [{"PaperId": "https://openalex.org/W3210358032", "PaperTitle": "A Back-Sampling Chain Technique for Accelerated Detection, Characterization, and Reconstruction of Radiation-Induced Transient Pulses", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Apple Inc., Beaverton, OR, USA": 2.0, "Intel (United States)": 6.0, "Broadcom (United States)": 1.0, "University of Minnesota": 1.0}, "Authors": ["Saurabh Kumar", "Minki Cho", "Luke R. Everson", "Andres Malavasi", "Dan Lake", "Carlos Tokunaga", "Muhammad M. Khellah", "James W. Tschanz", "Vivek De", "Chris H. Kim"]}]}, {"DBLP title": "A Spurious and Oscillator Pulling Free CMOS Quadrature LO-Generator for Cellular NB-IoT.", "DBLP authors": ["Jaewon Choi", "Nam-Seog Kim"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3105819", "OA papers": [{"PaperId": "https://openalex.org/W3196801698", "PaperTitle": "A Spurious and Oscillator Pulling Free CMOS Quadrature LO-Generator for Cellular NB-IoT", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Samsung (South Korea)": 1.0, "Chungbuk National University": 1.0}, "Authors": ["Jae-Won Choi", "Nam-Seog Kim"]}]}, {"DBLP title": "A 4 \u00d7 10 Gb/s Adaptive Optical Receiver Utilizing Current-Reuse and Crosstalk-Remove.", "DBLP authors": ["Juncheng Wang", "Xuefeng Chen", "Rui Bai", "Patrick Yin Chiang", "Quan Pan"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3120424", "OA papers": [{"PaperId": "https://openalex.org/W3209841639", "PaperTitle": "A 4 x 10 Gb/s Adaptive Optical Receiver Utilizing Current-Reuse and Crosstalk-Remove", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Southern University of Science and Technology": 2.0, "PhotonIC Technologies Inc., Shanghai 201203, China.": 2.0, "Fudan University": 1.0}, "Authors": ["Wang Juncheng", "Xuefeng Chen", "Rui Bai", "Patrick Chiang", "Quan Pan"]}]}, {"DBLP title": "A 0.1-9-GHz Frequency Synthesizer for Avionic SDR Applications in 0.13-\u03bcm CMOS Technology.", "DBLP authors": ["Zakaria El Alaoui Ismaili", "Wessam Ajib", "Frederic Nabki", "Fran\u00e7ois Gagnon"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3123140", "OA papers": [{"PaperId": "https://openalex.org/W3212602506", "PaperTitle": "A 0.1\u20139-GHz Frequency Synthesizer for Avionic SDR Applications in 0.13-\u03bcm CMOS Technology", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Department of Electrical Engineering, \u00c9TS, Montreal, QC, Canada": 3.0, "University of Quebec at Montreal": 1.0}, "Authors": ["Z. K. Alaoui", "Wessam Ajib", "Frederic Nabki", "Francois Gagnon"]}]}, {"DBLP title": "Locking by Untuning: A Lock-Less Approach for Analog and Mixed-Signal IC Security.", "DBLP authors": ["Mohamed Elshamy", "Alhassan Sayed", "Marie-Minerve Lou\u00ebrat", "Hassan Aboushady", "Haralampos-G. Stratigopoulos"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3117584", "OA papers": [{"PaperId": "https://openalex.org/W3209974339", "PaperTitle": "Locking by Untuning: A Lock-Less Approach for Analog and Mixed-Signal IC Security", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"French National Centre for Scientific Research": 4.0, "Electronics Research Institute": 0.5, "Minia University": 0.5}, "Authors": ["Mohamed Elshamy", "Alhassan Sayed", "Marie-Minerve Louerat", "Hassan Aboushady", "Haralampos-G. Stratigopoulos"]}]}, {"DBLP title": "VCO-Based Comparator: A Fully Adaptive Noise Scaling Comparator for High-Precision and Low-Power SAR ADCs.", "DBLP authors": ["Kentaro Yoshioka"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3119691", "OA papers": [{"PaperId": "https://openalex.org/W3209727681", "PaperTitle": "VCO-Based Comparator: A Fully Adaptive Noise Scaling Comparator for High-Precision and Low-Power SAR ADCs", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Kentaro Yoshioka"]}]}, {"DBLP title": "An All-Standard-Cell-Based Synthesizable SAR ADC With Nonlinearity-Compensated RDAC.", "DBLP authors": ["Zule Xu", "Naoki Ojima", "Shuowei Li", "Tetsuya Iizuka"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3122027", "OA papers": [{"PaperId": "https://openalex.org/W3209003531", "PaperTitle": "An All-Standard-Cell-Based Synthesizable SAR ADC With Nonlinearity-Compensated RDAC", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Tokyo": 3.0, "Tokyo University of Information Sciences": 1.0}, "Authors": ["Zule Xu", "Naoki Ojima", "Shuowei Li", "Tetsuya Iizuka"]}]}, {"DBLP title": "A Multiband VCO Using a Switched Series Resonance for Fine Frequency Tuning Sensitivity and Phase Noise Improvement.", "DBLP authors": ["Islam Mansour", "Marwa Mansour", "Mohamed Aboualalaa", "Ahmed Allam", "Adel B. Abdel-Rahman", "Ramesh K. Pokharel", "Mohammed Abo-Zahhad"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3115050", "OA papers": [{"PaperId": "https://openalex.org/W3203760717", "PaperTitle": "A Multiband VCO Using a Switched Series Resonance for Fine Frequency Tuning Sensitivity and Phase Noise Improvement", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Benha University": 1.0, "Electronics Research Institute": 2.0, "Egypt-Japan University of Science and Technology": 2.0, "South Valley University": 0.5, "Kyushu University": 1.0, "Assiut University": 0.5}, "Authors": ["Islam Mansour", "Marwa Mansour", "Mohamed Aboualalaa", "Ahmed A. Allam", "Adel B. Abdel-Rahman", "Ramesh K. Pokharel", "Mohammed Abo-Zahhad"]}]}, {"DBLP title": "A 40-nm CMOS Multifunctional Computing-in-Memory (CIM) Using Single-Ended Disturb-Free 7T 1-Kb SRAM.", "DBLP authors": ["Chua-Chin Wang", "Lean Karlo S. Tolentino", "Chia-Yi Huang", "Chia-Hung Yeh"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3115970", "OA papers": [{"PaperId": "https://openalex.org/W3205108079", "PaperTitle": "A 40-nm CMOS Multifunctional Computing-in-Memory (CIM) Using Single-Ended Disturb-Free 7T 1-Kb SRAM", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Sun Yat-sen University": 3.5, "National Taiwan Normal University": 0.5}, "Authors": ["Chua-Chin Wang", "Lean Karlo S. Tolentino", "Chia Yi Huang", "Chia-Hung Yeh"]}]}, {"DBLP title": "Sparse Vector-Matrix Multiplication Acceleration in Diode-Selected Crossbars.", "DBLP authors": ["Nicholas Jao", "Akshay Krishna Ramanathan", "John Sampson", "Vijaykrishnan Narayanan"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3114186", "OA papers": [{"PaperId": "https://openalex.org/W3208904217", "PaperTitle": "Sparse Vector-Matrix Multiplication Acceleration in Diode-Selected Crossbars", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Nicholas Jao", "Akshay Krishna Ramanathan", "John H. Sampson", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "A Design of Timing Speculation SRAM-Based L1 Caches With PVT Autotracking Under Near-Threshold Voltages.", "DBLP authors": ["Ming Ling", "Qingde Lin", "Ke Tan", "Tianxiang Shao", "Shan Shen", "Jun Yang"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3120653", "OA papers": [{"PaperId": "https://openalex.org/W3210386623", "PaperTitle": "A Design of Timing Speculation SRAM-Based L1 Caches With PVT Autotracking Under Near-Threshold Voltages", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Southeast University": 6.0}, "Authors": ["Ming Ling", "Qingde Lin", "Ke Tan", "Tianxiang Shao", "Shan Shen", "Jun Yang"]}]}, {"DBLP title": "A Multiring Julia Fractal Chaotic System With Separated-Scroll Attractors.", "DBLP authors": ["Xinyu Du", "Lidan Wang", "Dengwei Yan", "Shukai Duan"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3106312", "OA papers": [{"PaperId": "https://openalex.org/W3198464564", "PaperTitle": "A Multiring Julia Fractal Chaotic System With Separated-Scroll Attractors", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Southwest University": 3.0}, "Authors": ["Xinyu Du", "Lidan Wang", "Shukai Duan"]}]}, {"DBLP title": "Efficient Execution of Temporal Convolutional Networks for Embedded Keyword Spotting.", "DBLP authors": ["Juan Sebastian P. Giraldo", "Vikram Jain", "Marian Verhelst"], "year": 2021, "doi": "https://doi.org/10.1109/TVLSI.2021.3120189", "OA papers": [{"PaperId": "https://openalex.org/W3210220319", "PaperTitle": "Efficient Execution of Temporal Convolutional Networks for Embedded Keyword Spotting", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"KU Leuven": 3.0}, "Authors": ["J. S. P. Giraldo", "Vikram Jain", "Marian Verhelst"]}]}]