{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 06 11:34:08 2010 " "Info: Processing started: Wed Oct 06 11:34:08 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wimp51_lab3_fault_injected.edf 3 3 " "Info: Found 3 design units, including 3 entities, in source file wimp51_lab3_fault_injected.edf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 67 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 regfile " "Info: Found entity 2: regfile" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 660 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 wimp51_lab3 " "Info: Found entity 3: wimp51_lab3" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1803 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TopLevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Info: Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wimp51_rom_ref.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wimp51_rom_ref.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I8051_ROM-BHV " "Info: Found design unit 1: I8051_ROM-BHV" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab3/wimp51_rom_ref.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 I8051_ROM " "Info: Found entity 1: I8051_ROM" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab3/wimp51_rom_ref.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i8051_lib.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file i8051_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I8051_LIB " "Info: Found design unit 1: I8051_LIB" {  } { { "i8051_lib.vhd" "" { Text "S:/CpE 214/Lab3/i8051_lib.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Info: Found entity 1: Lab2" {  } { { "Lab2.bdf" "" { Schematic "S:/CpE 214/Lab3/Lab2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7_seg_dec.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 7_seg_dec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7_seg_dec " "Info: Found entity 1: 7_seg_dec" {  } { { "7_seg_dec.bdf" "" { Schematic "S:/CpE 214/Lab3/7_seg_dec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Info: Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wimp51_lab3 wimp51_lab3:inst3 " "Info: Elaborating entity \"wimp51_lab3\" for hierarchy \"wimp51_lab3:inst3\"" {  } { { "TopLevel.bdf" "inst3" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "LeonardoSpectrum " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"LeonardoSpectrum\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu wimp51_lab3:inst3\|alu:ALU " "Info: Elaborating entity \"alu\" for hierarchy \"wimp51_lab3:inst3\|alu:ALU\"" {  } { { "wimp51_lab3_fault_injected.edf" "ALU" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1815 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "LeonardoSpectrum " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"LeonardoSpectrum\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile wimp51_lab3:inst3\|regfile:REGS " "Info: Elaborating entity \"regfile\" for hierarchy \"wimp51_lab3:inst3\|regfile:REGS\"" {  } { { "wimp51_lab3_fault_injected.edf" "REGS" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1816 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "LeonardoSpectrum " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"LeonardoSpectrum\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_ROM I8051_ROM:inst " "Info: Elaborating entity \"I8051_ROM\" for hierarchy \"I8051_ROM:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 664 816 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data wimp51_rom_ref.vhd(49) " "Warning (10631): VHDL Process Statement warning at wimp51_rom_ref.vhd(49): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab3/wimp51_rom_ref.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] wimp51_rom_ref.vhd(49) " "Info (10041): Inferred latch for \"data\[0\]\" at wimp51_rom_ref.vhd(49)" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab3/wimp51_rom_ref.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] wimp51_rom_ref.vhd(49) " "Info (10041): Inferred latch for \"data\[1\]\" at wimp51_rom_ref.vhd(49)" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab3/wimp51_rom_ref.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] wimp51_rom_ref.vhd(49) " "Info (10041): Inferred latch for \"data\[2\]\" at wimp51_rom_ref.vhd(49)" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab3/wimp51_rom_ref.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] wimp51_rom_ref.vhd(49) " "Info (10041): Inferred latch for \"data\[3\]\" at wimp51_rom_ref.vhd(49)" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab3/wimp51_rom_ref.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] wimp51_rom_ref.vhd(49) " "Info (10041): Inferred latch for \"data\[4\]\" at wimp51_rom_ref.vhd(49)" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab3/wimp51_rom_ref.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] wimp51_rom_ref.vhd(49) " "Info (10041): Inferred latch for \"data\[5\]\" at wimp51_rom_ref.vhd(49)" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab3/wimp51_rom_ref.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] wimp51_rom_ref.vhd(49) " "Info (10041): Inferred latch for \"data\[6\]\" at wimp51_rom_ref.vhd(49)" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab3/wimp51_rom_ref.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] wimp51_rom_ref.vhd(49) " "Info (10041): Inferred latch for \"data\[7\]\" at wimp51_rom_ref.vhd(49)" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab3/wimp51_rom_ref.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2 Lab2:inst5 " "Info: Elaborating entity \"Lab2\" for hierarchy \"Lab2:inst5\"" {  } { { "TopLevel.bdf" "inst5" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 744 864 1040 840 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|psen_n " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|psen_n\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1926 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|acc_0 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|acc_0\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1975 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|acc_1 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|acc_1\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1969 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|acc_2 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|acc_2\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1963 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|acc_3 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|acc_3\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1957 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|acc_4 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|acc_4\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1951 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|acc_5 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|acc_5\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1945 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|acc_6 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|acc_6\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1939 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|acc_7 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|acc_7\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1933 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|addr_0 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|addr_0\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1920 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|addr_1 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|addr_1\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1914 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|addr_2 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|addr_2\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1908 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|addr_3 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|addr_3\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1902 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|addr_4 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|addr_4\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1896 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|addr_5 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|addr_5\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1890 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|addr_6 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|addr_6\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1884 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|addr_7 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|addr_7\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1878 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|R0_0 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|R0_0\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 2023 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|R0_1 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|R0_1\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 2017 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|R0_2 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|R0_2\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 2011 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|R0_3 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|R0_3\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 2005 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|R0_4 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|R0_4\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1999 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|R0_5 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|R0_5\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1993 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|R0_6 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|R0_6\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1987 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|R0_7 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|R0_7\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1981 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|rst_ibuf " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|rst_ibuf\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1818 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|data_ibuf_7 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|data_ibuf_7\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1872 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|data_ibuf_6 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|data_ibuf_6\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1866 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|data_ibuf_5 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|data_ibuf_5\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1860 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|data_ibuf_4 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|data_ibuf_4\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1854 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|data_ibuf_3 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|data_ibuf_3\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1848 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|data_ibuf_1 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|data_ibuf_1\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1836 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|data_ibuf_0 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|data_ibuf_0\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1830 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "wimp51_lab3:inst3\|data_ibuf_2 " "Info: WYSIWYG I/O primitive \"wimp51_lab3:inst3\|data_ibuf_2\" converted to equivalent logic" {  } { { "wimp51_lab3_fault_injected.edf" "" { Text "S:/CpE 214/Lab3/wimp51_lab3_fault_injected.edf" 1842 16 0 } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab3/TopLevel.bdf" { { 176 392 544 304 "inst3" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0}  } {  } 0 0 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Info: Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Info: Implemented 89 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "329 " "Info: Implemented 329 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 06 11:34:13 2010 " "Info: Processing ended: Wed Oct 06 11:34:13 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
