// Seed: 1593170760
module module_0 (
    output uwire id_0
);
  assign id_0 = 1;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1
    , id_20,
    input tri id_2,
    output tri id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input uwire id_8,
    input supply0 id_9,
    input wire id_10,
    input wire id_11,
    input wire id_12
    , id_21,
    output supply1 id_13,
    output logic id_14,
    input tri1 id_15 id_22,
    input supply1 id_16,
    output supply0 id_17,
    input supply0 id_18
);
  always begin : LABEL_0
    id_14 = -1;
  end
  genvar id_23;
  module_0 modCall_1 (id_17);
  assign modCall_1.id_0 = 0;
  assign id_13 = id_11;
  logic [1 'b0 : 1] id_24 = id_20;
  logic id_25;
  ;
endmodule
