
---------- Begin Simulation Statistics ----------
simSeconds                                   1.820284                       # Number of seconds simulated (Second)
simTicks                                 1820283557004                       # Number of ticks simulated (Tick)
finalTick                                1820283557004                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   5104.06                       # Real time elapsed on the host (Second)
hostTickRate                                356634374                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1472088                       # Number of bytes of host memory used (Byte)
simInsts                                    362084878                       # Number of instructions simulated (Count)
simOps                                      415116913                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    70940                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      81331                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       267272391                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      278494102                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                 1998342                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     279465150                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                156771                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            20274285                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined         15421364                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved             180291                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          260899863                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.071159                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.795501                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                165309058     63.36%     63.36% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 28016837     10.74%     74.10% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 18993682      7.28%     81.38% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 17247567      6.61%     87.99% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 12312322      4.72%     92.71% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  8413527      3.22%     95.93% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  5928456      2.27%     98.21% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  2596723      1.00%     99.20% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  2081691      0.80%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            260899863                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 816632     23.95%     23.95% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                  2649      0.08%     24.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                  20526      0.60%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     24.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead               1941422     56.95%     81.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               627876     18.42%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        53221      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    199459483     71.37%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       154610      0.06%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         5647      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc          512      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd          280      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu          308      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp          796      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc          381      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     47683539     17.06%     88.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite     32106373     11.49%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     279465150                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.045619                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            3409105                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.012199                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               823378833                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              300778943                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses      271051897                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                   17206                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                  10345                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses           7856                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  282812160                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                       8874                       # Number of vector alu accesses (Count)
system.cpu0.idleCycles                              0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.squashCycles                      1221501                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.blockCycles                      26557558                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.unblockCycles                     3760382                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.dispatchedInsts                 283469453                       # Number of instructions dispatched to IQ (Count)
system.cpu0.dispSquashedInsts                  363448                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.dispLoadInsts                    42778148                       # Number of dispatched load instructions (Count)
system.cpu0.dispStoreInsts                   32521223                       # Number of dispatched store instructions (Count)
system.cpu0.dispNonSpecInsts                  1306462                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iqFullEvents                       107956                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.lsqFullEvents                     3583118                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.memOrderViolationEvents             22788                       # Number of memory order violations (Count)
system.cpu0.predictedTakenIncorrect            394521                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.predictedNotTakenIncorrect         587503                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.branchMispredicts                  982024                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.numInsts                        277063647                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     46976688                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                  1894743                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                            2977009                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          78789054                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                      53679352                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    31812366                       # Number of stores executed (Count)
system.cpu0.numRate                          1.036634                       # Inst execution rate ((Count/Cycle))
system.cpu0.instsToCommit                   271292093                       # Cumulative count of insts sent to commit (Count)
system.cpu0.writebackCount                  271059753                       # Cumulative count of insts written-back (Count)
system.cpu0.producerInst                    141695426                       # Number of instructions producing a value (Count)
system.cpu0.consumerInst                    242592101                       # Number of instructions consuming a value (Count)
system.cpu0.wbRate                           1.014170                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.wbFanout                         0.584089                       # Average fanout of values written-back ((Count/Count))
system.cpu0.timesIdled                         625138                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                        6372528                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                  5198951457                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                  228878869                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    260218158                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.167746                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.167746                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.856351                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.856351                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 334235480                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                196075803                       # Number of integer regfile writes (Count)
system.cpu0.vecRegfileReads                      8085                       # number of vector regfile reads (Count)
system.cpu0.vecRegfileWrites                     2887                       # number of vector regfile writes (Count)
system.cpu0.ccRegfileReads                   76478847                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  75918342                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads               1585992901                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                 3445118                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      42778148                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     32521223                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      2754629                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      2623128                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups               60655954                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted         41582839                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect          1051809                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups            26598316                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits               25856796                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.972122                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                7373165                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect             24692                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups        1520283                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits           1470526                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses           49757                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted        11808                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts       20672815                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls        1818051                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           860598                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    257692886                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.019742                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.020697                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      171873221     66.70%     66.70% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       33370247     12.95%     79.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2       16709762      6.48%     86.13% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        8802612      3.42%     89.55% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        6558262      2.54%     92.09% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        3001794      1.16%     93.26% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        4388725      1.70%     94.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7        1897942      0.74%     95.70% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       11090321      4.30%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    257692886                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted           231440848                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             262780137                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   70670183                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     39476925                       # Number of loads committed (Count)
system.cpu0.commit.amos                           160                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                    1228853                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                  51371832                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions            6847                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                         0                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                  237532632                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls              6126655                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        49263      0.02%      0.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    191921846     73.04%     73.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       132302      0.05%     73.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         4915      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc          351      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          217      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu          238      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp          502      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc          320      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     39476925     15.02%     88.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite     31193258     11.87%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    262780137                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     11090321                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     65123992                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         65123992                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     65998569                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        65998569                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      3387634                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        3387634                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      3537168                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       3537168                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 189322937091                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 189322937091                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 189322937091                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 189322937091                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     68511626                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     68511626                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     69535737                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     69535737                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.049446                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.049446                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.050868                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.050868                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 55886.479204                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total 55886.479204                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 53523.874775                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total 53523.874775                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     25771334                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets        34891                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       451809                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets          217                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     57.040329                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   160.788018                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       830257                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           830257                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      2437012                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2437012                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      2437012                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2437012                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       950622                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       950622                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1093396                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1093396                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::cpu0.data        49677                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total        49677                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  46517380451                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  46517380451                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  49973312060                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  49973312060                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::cpu0.data   5053028913                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::total   5053028913                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.013875                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.013875                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.015724                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.015724                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 48933.624986                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 48933.624986                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 45704.677957                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 45704.677957                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::cpu0.data 101717.674437                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::total 101717.674437                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.dcache.replacements               1007100                       # number of replacements (Count)
system.cpu0.dcache.CleanInvalidReq.missLatency::cpu0.data    331916751                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu0.dcache.CleanInvalidReq.missLatency::total    331916751                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu0.dcache.CleanInvalidReq.avgMissLatency::cpu0.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu0.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu0.dcache.CleanInvalidReq.mshrHits::cpu0.data         3172                       # number of CleanInvalidReq MSHR hits (Count)
system.cpu0.dcache.CleanInvalidReq.mshrHits::total         3172                       # number of CleanInvalidReq MSHR hits (Count)
system.cpu0.dcache.CleanInvalidReq.mshrMisses::cpu0.data         6513                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu0.dcache.CleanInvalidReq.mshrMisses::total         6513                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu0.dcache.CleanInvalidReq.mshrMissLatency::cpu0.data    582121824                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu0.dcache.CleanInvalidReq.mshrMissLatency::total    582121824                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu0.dcache.CleanInvalidReq.mshrMissRate::cpu0.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu0.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu0.dcache.CleanInvalidReq.avgMshrMissLatency::cpu0.data 89378.446799                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.CleanInvalidReq.avgMshrMissLatency::total 89378.446799                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.CleanSharedReq.missLatency::cpu0.data     47744208                       # number of CleanSharedReq miss ticks (Tick)
system.cpu0.dcache.CleanSharedReq.missLatency::total     47744208                       # number of CleanSharedReq miss ticks (Tick)
system.cpu0.dcache.CleanSharedReq.avgMissLatency::cpu0.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu0.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu0.dcache.CleanSharedReq.mshrMisses::cpu0.data        23896                       # number of CleanSharedReq MSHR misses (Count)
system.cpu0.dcache.CleanSharedReq.mshrMisses::total        23896                       # number of CleanSharedReq MSHR misses (Count)
system.cpu0.dcache.CleanSharedReq.mshrMissLatency::cpu0.data     23896000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu0.dcache.CleanSharedReq.mshrMissLatency::total     23896000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu0.dcache.CleanSharedReq.mshrMissRate::cpu0.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu0.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu0.dcache.CleanSharedReq.avgMshrMissLatency::cpu0.data         1000                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.CleanSharedReq.avgMshrMissLatency::total         1000                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.InvalidateReq.mshrMisses::cpu0.data          452                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.dcache.InvalidateReq.mshrMisses::total          452                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.dcache.InvalidateReq.mshrMissLatency::cpu0.data     18233082                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.dcache.InvalidateReq.mshrMissLatency::total     18233082                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.dcache.InvalidateReq.mshrMissRate::cpu0.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.dcache.InvalidateReq.avgMshrMissLatency::cpu0.data 40338.676991                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.InvalidateReq.avgMshrMissLatency::total 40338.676991                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.hits::cpu0.data       865512                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total       865512                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::cpu0.data        23354                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total        23354                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::cpu0.data    344552769                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total    344552769                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::cpu0.data       888866                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total       888866                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::cpu0.data     0.026274                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.026274                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::cpu0.data 14753.479875                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 14753.479875                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::cpu0.data        19935                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total        19935                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::cpu0.data         3419                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total         3419                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::cpu0.data     38013615                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total     38013615                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::cpu0.data     0.003846                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.003846                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::cpu0.data 11118.343083                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total 11118.343083                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::cpu0.data     37188638                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       37188638                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       964677                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       964677                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  27978858468                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  27978858468                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     38153315                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     38153315                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.025284                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.025284                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 29003.343573                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 29003.343573                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       566566                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       566566                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       398111                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       398111                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::cpu0.data        25534                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::total        25534                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  10495319175                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  10495319175                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::cpu0.data   5053028913                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::total   5053028913                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.010435                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.010435                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 26362.796243                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 26362.796243                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::cpu0.data 197894.137738                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::total 197894.137738                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.hits::cpu0.data       841093                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.hits::total       841093                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.misses::cpu0.data       141243                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.misses::total       141243                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.accesses::cpu0.data       982336                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.accesses::total       982336                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.missRate::cpu0.data     0.143783                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.missRate::total     0.143783                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.mshrMisses::cpu0.data       134786                       # number of SoftPFExReq MSHR misses (Count)
system.cpu0.dcache.SoftPFExReq.mshrMisses::total       134786                       # number of SoftPFExReq MSHR misses (Count)
system.cpu0.dcache.SoftPFExReq.mshrMissLatency::cpu0.data   3381501114                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFExReq.mshrMissLatency::total   3381501114                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFExReq.mshrMissRate::cpu0.data     0.137210                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.mshrMissRate::total     0.137210                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.avgMshrMissLatency::cpu0.data 25087.925408                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.avgMshrMissLatency::total 25087.925408                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data        33484                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total        33484                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data         8291                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total         8291                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data        41775                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total        41775                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.198468                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.198468                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data         7988                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total         7988                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data     74430495                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total     74430495                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.191215                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.191215                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data  9317.788558                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total  9317.788558                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.missLatency::cpu0.data        26640                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.missLatency::total        26640                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.avgMissLatency::cpu0.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.mshrMissLatency::cpu0.data        25974                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.mshrMissLatency::total        25974                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.avgMshrMissLatency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::cpu0.data       779186                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total       779186                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.misses::cpu0.data         2678                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.misses::total         2678                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.missLatency::cpu0.data     24086889                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.missLatency::total     24086889                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.accesses::cpu0.data       781864                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total       781864                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.missRate::cpu0.data     0.003425                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.missRate::total     0.003425                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMissLatency::cpu0.data  8994.357356                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMissLatency::total  8994.357356                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.mshrMisses::cpu0.data         2667                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMisses::total         2667                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::cpu0.data     22311333                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::total     22311333                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissRate::cpu0.data     0.003411                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.mshrMissRate::total     0.003411                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::cpu0.data  8365.704162                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::total  8365.704162                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.hits::cpu0.data          155                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.hits::total            155                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.misses::cpu0.data            5                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.misses::total            5                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.missLatency::cpu0.data        43290                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.missLatency::total        43290                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.accesses::cpu0.data          160                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.accesses::total          160                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.missRate::cpu0.data     0.031250                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.missRate::total     0.031250                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMissLatency::cpu0.data         8658                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMissLatency::total         8658                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.mshrMisses::cpu0.data            5                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMisses::total            5                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMissLatency::cpu0.data        39960                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissLatency::total        39960                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissRate::cpu0.data     0.031250                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.mshrMissRate::total     0.031250                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMshrMissLatency::cpu0.data         7992                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMshrMissLatency::total         7992                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.hits::cpu0.data        75399                       # number of WriteLineReq hits (Count)
system.cpu0.dcache.WriteLineReq.hits::total        75399                       # number of WriteLineReq hits (Count)
system.cpu0.dcache.WriteLineReq.misses::cpu0.data       177361                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.misses::total       177361                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.missLatency::cpu0.data   7204555630                       # number of WriteLineReq miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.missLatency::total   7204555630                       # number of WriteLineReq miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.accesses::cpu0.data       252760                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.accesses::total       252760                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.missRate::cpu0.data     0.701697                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.missRate::total     0.701697                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.avgMissLatency::cpu0.data 40620.855938                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.avgMissLatency::total 40620.855938                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.mshrHits::cpu0.data         5483                       # number of WriteLineReq MSHR hits (Count)
system.cpu0.dcache.WriteLineReq.mshrHits::total         5483                       # number of WriteLineReq MSHR hits (Count)
system.cpu0.dcache.WriteLineReq.mshrMisses::cpu0.data       171878                       # number of WriteLineReq MSHR misses (Count)
system.cpu0.dcache.WriteLineReq.mshrMisses::total       171878                       # number of WriteLineReq MSHR misses (Count)
system.cpu0.dcache.WriteLineReq.mshrMissLatency::cpu0.data   6722191810                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.mshrMissLatency::total   6722191810                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.mshrMissRate::cpu0.data     0.680005                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.mshrMissRate::total     0.680005                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.avgMshrMissLatency::cpu0.data 39110.251516                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.avgMshrMissLatency::total 39110.251516                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data     27859955                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      27859955                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data      2245596                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total      2245596                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data 154139522993                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total 154139522993                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     30105551                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     30105551                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.074591                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.074591                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 68640.807604                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 68640.807604                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data      1864963                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total      1864963                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       380633                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       380633                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::cpu0.data        24143                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total        24143                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  29299869466                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  29299869466                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.012643                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.012643                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 76976.692683                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 76976.692683                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          904.378390                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            68816558                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1030248                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             66.796109                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick           92555352                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   904.378390                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.883182                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.883182                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          878                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4          866                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.857422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         143511568                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        143511568                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                52801282                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            153651959                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 47273972                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              5951149                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles               1221501                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            24875688                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred               196036                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             295185365                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts               596194                       # Number of squashed instructions handled by decode (Count)
system.cpu0.fetch.icacheStallCycles          77430777                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     273734003                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                   60655954                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches          34700487                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    180419752                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                2832718                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.tlbCycles                     32523                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu0.fetch.miscStallCycles               29700                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        45414                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.pendingQuiesceStallCycles      1524343                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          995                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 45051329                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes               543927                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.tlbSquashes                     332                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         260899863                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.185068                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.410193                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               195725457     75.02%     75.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 7086197      2.72%     77.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                10053598      3.85%     81.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 7275074      2.79%     84.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 8134604      3.12%     87.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 7395624      2.83%     90.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 3634173      1.39%     91.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 3917327      1.50%     93.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                17677809      6.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           260899863                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.226944                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.024176                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst     43437169                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         43437169                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     43437169                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        43437169                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst      1613102                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total        1613102                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst      1613102                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total       1613102                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst  16507937821                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total  16507937821                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst  16507937821                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total  16507937821                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     45050271                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     45050271                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     45050271                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     45050271                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.035807                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.035807                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.035807                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.035807                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 10233.660253                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total 10233.660253                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 10233.660253                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total 10233.660253                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs        23232                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs          713                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     32.583450                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks      1537362                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total          1537362                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst        75117                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total        75117                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst        75117                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total        75117                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst      1537985                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total      1537985                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst      1537985                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total      1537985                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrUncacheable::cpu0.inst         1045                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.icache.overallMshrUncacheable::total         1045                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst  14659304986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total  14659304986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst  14659304986                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total  14659304986                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrUncacheableLatency::cpu0.inst     94526712                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.icache.overallMshrUncacheableLatency::total     94526712                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.034139                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.034139                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.034139                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.034139                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst  9531.500623                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total  9531.500623                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst  9531.500623                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total  9531.500623                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrUncacheableLatency::cpu0.inst 90456.183732                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrUncacheableLatency::total 90456.183732                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.icache.replacements               1537362                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     43437169                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       43437169                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst      1613102                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total      1613102                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst  16507937821                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total  16507937821                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     45050271                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     45050271                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.035807                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.035807                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 10233.660253                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 10233.660253                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst        75117                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total        75117                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst      1537985                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total      1537985                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrUncacheable::cpu0.inst         1045                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.icache.ReadReq.mshrUncacheable::total         1045                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst  14659304986                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total  14659304986                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrUncacheableLatency::cpu0.inst     94526712                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.icache.ReadReq.mshrUncacheableLatency::total     94526712                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.034139                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.034139                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst  9531.500623                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total  9531.500623                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrUncacheableLatency::cpu0.inst 90456.183732                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrUncacheableLatency::total 90456.183732                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.232527                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            44975154                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs           1537985                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs             29.242908                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick           92360214                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   511.232527                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.998501                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.998501                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2          110                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3           22                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          379                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          91638527                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         91638527                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.mmu.dtb_walker       643783                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.mmu.itb_walker         2693                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.inst      1499563                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.data       306003                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu1.mmu.dtb_walker       203239                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu1.mmu.itb_walker         1459                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu1.inst       675803                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu1.data        51829                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total         3384372                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.mmu.dtb_walker       643783                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.mmu.itb_walker         2693                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.inst      1499563                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.data       306003                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu1.mmu.dtb_walker       203239                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu1.mmu.itb_walker         1459                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu1.inst       675803                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu1.data        51829                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total        3384372                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.mmu.dtb_walker         1407                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.mmu.itb_walker          115                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst        38417                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data       524726                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu1.mmu.dtb_walker          227                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu1.mmu.itb_walker           12                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu1.inst         6496                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu1.data        15294                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total        586694                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.mmu.dtb_walker         1407                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.mmu.itb_walker          115                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst        38417                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data       524726                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu1.mmu.dtb_walker          227                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu1.mmu.itb_walker           12                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu1.inst         6496                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu1.data        15294                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total       586694                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.mmu.dtb_walker     66719160                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.mmu.itb_walker      3045172                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.inst   2310543170                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.data  38886746129                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu1.mmu.dtb_walker     10035403                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu1.mmu.itb_walker       389598                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu1.inst    336957705                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu1.data   1307617074                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total  42922053411                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.mmu.dtb_walker     66719160                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.mmu.itb_walker      3045172                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.inst   2310543170                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.data  38886746129                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu1.mmu.dtb_walker     10035403                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu1.mmu.itb_walker       389598                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu1.inst    336957705                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu1.data   1307617074                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total  42922053411                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.mmu.dtb_walker       645190                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.mmu.itb_walker         2808                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.inst      1537980                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data       830729                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu1.mmu.dtb_walker       203466                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu1.mmu.itb_walker         1471                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu1.inst       682299                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu1.data        67123                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total      3971066                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.mmu.dtb_walker       645190                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.mmu.itb_walker         2808                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst      1537980                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data       830729                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu1.mmu.dtb_walker       203466                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu1.mmu.itb_walker         1471                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu1.inst       682299                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu1.data        67123                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total      3971066                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.mmu.dtb_walker     0.002181                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.mmu.itb_walker     0.040954                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.inst     0.024979                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data     0.631645                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu1.mmu.dtb_walker     0.001116                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu1.mmu.itb_walker     0.008158                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu1.inst     0.009521                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu1.data     0.227850                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.147742                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.mmu.dtb_walker     0.002181                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.mmu.itb_walker     0.040954                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst     0.024979                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data     0.631645                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu1.mmu.dtb_walker     0.001116                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu1.mmu.itb_walker     0.008158                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu1.inst     0.009521                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu1.data     0.227850                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.147742                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.mmu.dtb_walker 47419.445629                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.mmu.itb_walker 26479.756522                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.inst 60143.768904                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.data 74108.670295                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu1.mmu.dtb_walker 44208.823789                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu1.mmu.itb_walker 32466.500000                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu1.inst 51871.567888                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu1.data 85498.697136                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 73159.182489                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.mmu.dtb_walker 47419.445629                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.mmu.itb_walker 26479.756522                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.inst 60143.768904                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.data 74108.670295                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu1.mmu.dtb_walker 44208.823789                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu1.mmu.itb_walker 32466.500000                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu1.inst 51871.567888                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu1.data 85498.697136                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 73159.182489                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks       633569                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total          633569                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrHits::cpu0.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::cpu0.data           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::cpu1.inst           18                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::cpu1.data           26                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::total           77                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::cpu0.inst           12                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::cpu0.data           21                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::cpu1.inst           18                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::cpu1.data           26                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::total           77                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.mmu.dtb_walker         1407                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.mmu.itb_walker          115                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.inst        38405                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.data       524705                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu1.mmu.dtb_walker          227                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu1.mmu.itb_walker           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu1.inst         6478                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu1.data        15268                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total       586617                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.mmu.dtb_walker         1407                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.mmu.itb_walker          115                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.inst        38405                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.data       524705                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu1.mmu.dtb_walker          227                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu1.mmu.itb_walker           12                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu1.inst         6478                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu1.data        15268                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total       586617                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::cpu0.inst         1045                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::cpu0.data        49677                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::cpu1.inst           49                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::cpu1.data         3233                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::total        54004                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.mmu.dtb_walker     57121151                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.mmu.itb_walker      2259951                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.inst   2047893533                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.data  35304351358                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu1.mmu.dtb_walker      8481836                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu1.mmu.itb_walker       307598                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu1.inst    291983261                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu1.data   1202654642                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total  38915053330                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.mmu.dtb_walker     57121151                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.mmu.itb_walker      2259951                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.inst   2047893533                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.data  35304351358                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu1.mmu.dtb_walker      8481836                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu1.mmu.itb_walker       307598                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu1.inst    291983261                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu1.data   1202654642                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total  38915053330                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::cpu0.inst     83901171                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::cpu0.data   4819158964                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::cpu1.inst      4055134                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::cpu1.data     95957233                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::total   5003072502                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.mmu.dtb_walker     0.002181                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.mmu.itb_walker     0.040954                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.inst     0.024971                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.data     0.631620                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu1.mmu.dtb_walker     0.001116                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu1.mmu.itb_walker     0.008158                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu1.inst     0.009494                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu1.data     0.227463                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.147723                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.mmu.dtb_walker     0.002181                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.mmu.itb_walker     0.040954                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.inst     0.024971                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.data     0.631620                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu1.mmu.dtb_walker     0.001116                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu1.mmu.itb_walker     0.008158                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu1.inst     0.009494                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu1.data     0.227463                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.147723                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.mmu.dtb_walker 40597.832978                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.mmu.itb_walker 19651.747826                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.inst 53323.617576                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.data 67284.190846                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu1.mmu.dtb_walker 37364.916300                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu1.mmu.itb_walker 25633.166667                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu1.inst 45073.056653                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu1.data 78769.625491                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 66338.093390                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.mmu.dtb_walker 40597.832978                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.mmu.itb_walker 19651.747826                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.inst 53323.617576                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.data 67284.190846                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu1.mmu.dtb_walker 37364.916300                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu1.mmu.itb_walker 25633.166667                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu1.inst 45073.056653                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu1.data 78769.625491                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 66338.093390                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::cpu0.inst 80288.201914                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::cpu0.data 97009.862995                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::cpu1.inst 82757.836735                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::cpu1.data 29680.554593                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::total 92642.628361                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.replacements               718417                       # number of replacements (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks          344                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total          344                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanInvalidReq.missLatency::cpu0.data    153082763                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu0.l2cache.CleanInvalidReq.missLatency::total    153082763                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu0.l2cache.CleanInvalidReq.avgMissLatency::cpu0.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu0.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu0.l2cache.CleanInvalidReq.mshrMisses::cpu0.data         9685                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu0.l2cache.CleanInvalidReq.mshrMisses::total         9685                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu0.l2cache.CleanInvalidReq.mshrMissLatency::cpu0.data    330993058                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu0.l2cache.CleanInvalidReq.mshrMissLatency::total    330993058                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu0.l2cache.CleanInvalidReq.mshrMissRate::cpu0.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu0.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu0.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu0.data 34175.844915                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.CleanInvalidReq.avgMshrMissLatency::total 34175.844915                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.hits::cpu0.data        10229                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::cpu1.data         1093                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total        11322                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.misses::cpu0.data       173598                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::cpu1.data        10222                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::total       183820                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.missLatency::cpu0.data       351981                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.missLatency::cpu1.data       593739                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.missLatency::total       945720                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.accesses::cpu0.data       183827                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::cpu1.data        11315                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total       195142                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.missRate::cpu0.data     0.944355                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::cpu1.data     0.903403                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::total     0.941981                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMissLatency::cpu0.data     2.027564                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMissLatency::cpu1.data    58.084426                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMissLatency::total     5.144816                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.mshrMisses::cpu0.data       174050                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::cpu1.data        10224                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::total       184274                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::cpu0.data   5669928365                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::cpu1.data    327495417                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::total   5997423782                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::cpu0.data     0.946814                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::cpu1.data     0.903579                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::total     0.944307                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::cpu0.data 32576.434157                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::cpu1.data 32032.024354                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::total 32546.228887                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.hits::cpu0.inst      1499563                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::cpu1.inst       675803                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total      2175366                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst        38417                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu1.inst         6496                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total        44913                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu0.inst   2310543170                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu1.inst    336957705                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total   2647500875                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst      1537980                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu1.inst       682299                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total      2220279                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst     0.024979                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu1.inst     0.009521                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.020229                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 60143.768904                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 51871.567888                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 58947.317592                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrHits::cpu0.inst           12                       # number of ReadCleanReq MSHR hits (Count)
system.cpu0.l2cache.ReadCleanReq.mshrHits::cpu1.inst           18                       # number of ReadCleanReq MSHR hits (Count)
system.cpu0.l2cache.ReadCleanReq.mshrHits::total           30                       # number of ReadCleanReq MSHR hits (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu0.inst        38405                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu1.inst         6478                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total        44883                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst   2047893533                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst    291983261                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total   2339876794                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.024971                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst     0.009494                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.020215                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 53323.617576                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 45073.056653                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 52132.807388                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.data        44103                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::cpu1.data         7637                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total        51740                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.data       390785                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu1.data         7251                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total       398036                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.data  30585978539                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::cpu1.data    760488750                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total  31346467289                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.data       434888                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::cpu1.data        14888                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total       449776                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.data     0.898588                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::cpu1.data     0.487037                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.884965                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.data 78268.046468                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu1.data 104880.533719                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 78752.844690                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrHits::cpu0.data            1                       # number of ReadExReq MSHR hits (Count)
system.cpu0.l2cache.ReadExReq.mshrHits::cpu1.data            1                       # number of ReadExReq MSHR hits (Count)
system.cpu0.l2cache.ReadExReq.mshrHits::total            2                       # number of ReadExReq MSHR hits (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.data       390784                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu1.data         7250                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total       398034                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.data  27918383313                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu1.data    710977155                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total  28629360468                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.898585                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.486969                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.884961                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 71441.981537                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 98065.814483                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 71926.921992                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.hits::cpu0.mmu.dtb_walker       643783                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::cpu0.mmu.itb_walker         2693                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::cpu1.mmu.dtb_walker       203239                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::cpu1.mmu.itb_walker         1459                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::total        851174                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.misses::cpu0.mmu.dtb_walker         1407                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::cpu0.mmu.itb_walker          115                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::cpu1.mmu.dtb_walker          227                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::cpu1.mmu.itb_walker           12                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::total         1761                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.missLatency::cpu0.mmu.dtb_walker     66719160                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::cpu0.mmu.itb_walker      3045172                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::cpu1.mmu.dtb_walker     10035403                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::cpu1.mmu.itb_walker       389598                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::total     80189333                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.accesses::cpu0.mmu.dtb_walker       645190                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::cpu0.mmu.itb_walker         2808                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::cpu1.mmu.dtb_walker       203466                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::cpu1.mmu.itb_walker         1471                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::total       852935                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.missRate::cpu0.mmu.dtb_walker     0.002181                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::cpu0.mmu.itb_walker     0.040954                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::cpu1.mmu.dtb_walker     0.001116                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::cpu1.mmu.itb_walker     0.008158                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::total     0.002065                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMissLatency::cpu0.mmu.dtb_walker 47419.445629                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::cpu0.mmu.itb_walker 26479.756522                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::cpu1.mmu.dtb_walker 44208.823789                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::cpu1.mmu.itb_walker 32466.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::total 45536.248154                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.mshrMisses::cpu0.mmu.dtb_walker         1407                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::cpu0.mmu.itb_walker          115                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::cpu1.mmu.dtb_walker          227                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::cpu1.mmu.itb_walker           12                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::total         1761                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::cpu0.inst         1045                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::cpu0.data        25534                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::cpu1.inst           49                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::cpu1.data         1576                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::total        28204                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrMissLatency::cpu0.mmu.dtb_walker     57121151                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::cpu0.mmu.itb_walker      2259951                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::cpu1.mmu.dtb_walker      8481836                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::cpu1.mmu.itb_walker       307598                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::total     68170536                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::cpu0.inst     83901171                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::cpu0.data   4819158964                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::cpu1.inst      4055134                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::cpu1.data     95957233                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::total   5003072502                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissRate::cpu0.mmu.dtb_walker     0.002181                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::cpu0.mmu.itb_walker     0.040954                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::cpu1.mmu.dtb_walker     0.001116                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::cpu1.mmu.itb_walker     0.008158                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::total     0.002065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::cpu0.mmu.dtb_walker 40597.832978                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::cpu0.mmu.itb_walker 19651.747826                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::cpu1.mmu.dtb_walker 37364.916300                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::cpu1.mmu.itb_walker 25633.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::total 38711.264055                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::cpu0.inst 80288.201914                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::cpu0.data 188734.979400                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::cpu1.inst 82757.836735                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::cpu1.data 60886.569162                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::total 177388.756985                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.data       261900                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::cpu1.data        44192                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total       306092                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data       133941                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu1.data         8043                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total       141984                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.data   8300767590                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu1.data    547128324                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total   8847895914                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data       395841                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu1.data        52235                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total       448076                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data     0.338371                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu1.data     0.153977                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.316875                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 61973.313549                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 68025.403954                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 62316.147693                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrHits::cpu0.data           20                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrHits::cpu1.data           25                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrHits::total           45                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.data       133921                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu1.data         8018                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total       141939                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data   7385968045                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data    491677487                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total   7877645532                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.338320                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.153499                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.316774                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 55151.679311                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 61321.712023                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 55500.218629                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.hits::cpu0.data         1698                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2cache.SCUpgradeReq.hits::cpu1.data          661                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2cache.SCUpgradeReq.hits::total         2359                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2cache.SCUpgradeReq.misses::cpu0.data          274                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.misses::cpu1.data          648                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.misses::total          922                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.missLatency::cpu0.data      6659667                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.missLatency::cpu1.data     15102549                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.missLatency::total     21762216                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.accesses::cpu0.data         1972                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.accesses::cpu1.data         1309                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.accesses::total         3281                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.missRate::cpu0.data     0.138945                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.missRate::cpu1.data     0.495034                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.missRate::total     0.281012                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::cpu0.data 24305.354015                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::cpu1.data 23306.402778                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::total 23603.271150                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::cpu0.data          274                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::cpu1.data          648                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::total          922                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::cpu0.data      4789604                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::cpu1.data     10678582                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::total     15468186                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::cpu0.data     0.138945                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::cpu1.data     0.495034                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::total     0.281012                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu0.data 17480.306569                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu1.data 16479.293210                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::total 16776.774403                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::cpu0.data        60304                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::cpu1.data         3448                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total        63752                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::cpu0.data         6185                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::cpu1.data         1538                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total         7723                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu0.data    183276870                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu1.data     21358620                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total    204635490                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::cpu0.data        66489                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::cpu1.data         4986                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total        71475                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::cpu0.data     0.093023                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::cpu1.data     0.308464                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.108052                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu0.data 29632.476960                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu1.data 13887.269181                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 26496.891104                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu0.data         6185                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu1.data         1538                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total         7723                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu0.data    141836349                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu1.data     32741930                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total    174578279                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.093023                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu1.data     0.308464                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.108052                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 22932.311884                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data 21288.641092                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 22604.982390                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WriteClean.hits::writebacks        27423                       # number of WriteClean hits (Count)
system.cpu0.l2cache.WriteClean.hits::total        27423                       # number of WriteClean hits (Count)
system.cpu0.l2cache.WriteClean.accesses::writebacks        27423                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WriteClean.accesses::total        27423                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WriteReq.mshrUncacheable::cpu0.data        24143                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WriteReq.mshrUncacheable::cpu1.data         1657                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WriteReq.mshrUncacheable::total        25800                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WritebackClean.hits::writebacks      1773920                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total      1773920                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks      1773920                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total      1773920                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks       878576                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total       878576                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks       878576                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total       878576                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       32424.067893                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs            6915766                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs           784678                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             8.813508                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick          92179000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks  6990.259856                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.mmu.dtb_walker   227.798083                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.mmu.itb_walker     6.944158                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst  7189.226465                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data 10357.500473                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu1.mmu.dtb_walker    70.196527                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu1.mmu.itb_walker     5.316777                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu1.inst  2078.996785                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu1.data  5497.828769                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.213326                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.mmu.dtb_walker     0.006952                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.mmu.itb_walker     0.000212                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.219398                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.316086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu1.mmu.dtb_walker     0.002142                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu1.mmu.itb_walker     0.000162                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu1.inst     0.063446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu1.data     0.167780                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.989504                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1023          324                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.occupanciesTaskId::1024        32039                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::4          324                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4        32035                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1023     0.009888                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.977753                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses         57643190                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses        57643190                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                    1572016                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                3301223                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                6460                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation              22788                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores               1327965                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads              683538                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                445593                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          38544704                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            10.277867                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           60.873127                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              37143644     96.37%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              146003      0.38%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              325721      0.85%     97.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39               26707      0.07%     97.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               18789      0.05%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               18355      0.05%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               15028      0.04%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79              157898      0.41%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               19913      0.05%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               12307      0.03%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             46495      0.12%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             10286      0.03%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             17882      0.05%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139              5424      0.01%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             18720      0.05%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              9676      0.03%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              2878      0.01%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              4704      0.01%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189              3195      0.01%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              4380      0.01%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              5057      0.01%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219              7387      0.02%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229             10907      0.03%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             23495      0.06%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             66343      0.17%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             30602      0.08%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             22428      0.06%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279             16814      0.04%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             15699      0.04%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             23542      0.06%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          314425      0.82%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            5625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            38544704                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu0.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu0.mmu.dtb.readHits                 42384190                       # DTB read hits (Count)
system.cpu0.mmu.dtb.readMisses                 374970                       # DTB read misses (Count)
system.cpu0.mmu.dtb.writeHits                31818387                       # DTB write hits (Count)
system.cpu0.mmu.dtb.writeMisses                149018                       # DTB write misses (Count)
system.cpu0.mmu.dtb.inserts                    215847                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                        8                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.flushTlbMva                 32329                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.flushTlbMvaAsid               137                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.flushedEntries              32538                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.alignFaults                    28                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.dtb.prefetchFaults              16638                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.dtb.permsFaults                    85                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readAccesses             42759160                       # DTB read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses            31967405                       # DTB write accesses (Count)
system.cpu0.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu0.mmu.dtb.hits                     74202577                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                     523988                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                 74726565                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb_walker.walks               507350                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb_walker.walksLongDescriptor       507350                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2         2641                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3       213206                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu0.mmu.dtb_walker.squashedBefore       254617                       # Table walks squashed before starting (Count)
system.cpu0.mmu.dtb_walker.walkWaitTime::samples       252733                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::mean  2718.892369                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::stdev  9597.452234                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::0-16383       234364     92.73%     92.73% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::16384-32767        12978      5.14%     97.87% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::32768-49151         3049      1.21%     99.07% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::49152-65535          879      0.35%     99.42% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::65536-81919         1256      0.50%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::81920-98303           93      0.04%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::98304-114687           23      0.01%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::114688-131071           24      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::131072-147455           19      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::147456-163839           11      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::163840-180223            7      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::180224-196607            8      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::196608-212991            7      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::212992-229375            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::229376-245759            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::245760-262143            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::total       252733                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkServiceTime::samples       423836                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.dtb_walker.walkServiceTime::mean 25860.575126                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.dtb_walker.walkServiceTime::gmean 23058.713866                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.dtb_walker.walkServiceTime::stdev 17254.286095                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.dtb_walker.walkServiceTime::0-65535       412417     97.31%     97.31% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.dtb_walker.walkServiceTime::65536-131071        10649      2.51%     99.82% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.dtb_walker.walkServiceTime::131072-196607          316      0.07%     99.89% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.dtb_walker.walkServiceTime::196608-262143          270      0.06%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.dtb_walker.walkServiceTime::262144-327679           52      0.01%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.dtb_walker.walkServiceTime::327680-393215           69      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.dtb_walker.walkServiceTime::393216-458751            3      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.dtb_walker.walkServiceTime::458752-524287           58      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.dtb_walker.walkServiceTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.dtb_walker.walkServiceTime::720896-786431            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.dtb_walker.walkServiceTime::total       423836                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::samples -39777780658                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::mean     1.096354                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::0-3 -40207449892    101.08%    101.08% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::4-7    287770275     -0.72%    100.36% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::8-11     49268349     -0.12%    100.23% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::12-15     26008632     -0.07%    100.17% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::16-19      7655670     -0.02%    100.15% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::20-23     14235750     -0.04%    100.11% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::24-27      3526803     -0.01%    100.10% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::28-31      6637023     -0.02%    100.09% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::32-35     28301337     -0.07%    100.02% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::36-39       683316     -0.00%    100.01% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::40-43      5566095     -0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::44-47          999     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::48-51         1665     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::52-55        13320     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::total -39777780658                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pageSizes::4KiB       213206     98.78%     98.78% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::2MiB         2641      1.22%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::total       215847                       # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Data       507350                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::total       507350                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Data       215847                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::total       215847                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin::total       723197                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                 45051684                       # ITB inst hits (Count)
system.cpu0.mmu.itb.instMisses                   4596                       # ITB inst misses (Count)
system.cpu0.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu0.mmu.itb.inserts                       956                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                        8                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.flushTlbMva                 32329                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.flushTlbMvaAsid               137                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.flushedEntries                173                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.itb.permsFaults                  1201                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu0.mmu.itb.instAccesses             45056280                       # ITB inst accesses (Count)
system.cpu0.mmu.itb.hits                     45051684                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                       4596                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                 45056280                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb_walker.walks                 4596                       # Table walker walks requested (Count)
system.cpu0.mmu.itb_walker.walksLongDescriptor         4596                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           31                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu0.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          925                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu0.mmu.itb_walker.squashedBefore           70                       # Table walks squashed before starting (Count)
system.cpu0.mmu.itb_walker.walkWaitTime::samples         4526                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::mean   109.626602                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::stdev  1891.790553                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::0-8191         4506     99.56%     99.56% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::8192-16383            6      0.13%     99.69% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::16384-24575           11      0.24%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::24576-32767            2      0.04%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::81920-90111            1      0.02%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::total         4526                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkServiceTime::samples         1026                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.itb_walker.walkServiceTime::mean 24430.710526                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.itb_walker.walkServiceTime::gmean 22598.369648                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.itb_walker.walkServiceTime::stdev 10151.533417                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.itb_walker.walkServiceTime::0-16383          138     13.45%     13.45% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.itb_walker.walkServiceTime::16384-32767          758     73.88%     87.33% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.itb_walker.walkServiceTime::32768-49151          123     11.99%     99.32% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.itb_walker.walkServiceTime::49152-65535            4      0.39%     99.71% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.itb_walker.walkServiceTime::65536-81919            1      0.10%     99.81% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.itb_walker.walkServiceTime::98304-114687            1      0.10%     99.90% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.itb_walker.walkServiceTime::180224-196607            1      0.10%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.itb_walker.walkServiceTime::total         1026                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu0.mmu.itb_walker.pendingWalks::samples  10670449613                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb_walker.pendingWalks::mean     0.917414                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb_walker.pendingWalks::stdev     0.275322                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb_walker.pendingWalks::0    881355762      8.26%      8.26% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb_walker.pendingWalks::1   9789017261     91.74%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb_walker.pendingWalks::2        38961      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb_walker.pendingWalks::3        22977      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb_walker.pendingWalks::4        14652      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb_walker.pendingWalks::total  10670449613                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb_walker.pageSizes::4KiB          925     96.76%     96.76% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.pageSizes::2MiB           31      3.24%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.pageSizes::total          956                       # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Inst         4596                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::total         4596                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Inst          956                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::total          956                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin::total         5552                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.stage2_dtb.instHits                 0                       # ITB inst hits (Count)
system.cpu0.mmu.stage2_dtb.instMisses               0                       # ITB inst misses (Count)
system.cpu0.mmu.stage2_dtb.readHits                 0                       # DTB read hits (Count)
system.cpu0.mmu.stage2_dtb.readMisses               0                       # DTB read misses (Count)
system.cpu0.mmu.stage2_dtb.writeHits                0                       # DTB write hits (Count)
system.cpu0.mmu.stage2_dtb.writeMisses              0                       # DTB write misses (Count)
system.cpu0.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_dtb.alignFaults              0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.stage2_dtb.domainFaults             0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.stage2_dtb.permsFaults              0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.stage2_dtb.readAccesses             0                       # DTB read accesses (Count)
system.cpu0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu0.mmu.stage2_dtb.instAccesses             0                       # ITB inst accesses (Count)
system.cpu0.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.stage2_itb.instHits                 0                       # ITB inst hits (Count)
system.cpu0.mmu.stage2_itb.instMisses               0                       # ITB inst misses (Count)
system.cpu0.mmu.stage2_itb.readHits                 0                       # DTB read hits (Count)
system.cpu0.mmu.stage2_itb.readMisses               0                       # DTB read misses (Count)
system.cpu0.mmu.stage2_itb.writeHits                0                       # DTB write hits (Count)
system.cpu0.mmu.stage2_itb.writeMisses              0                       # DTB write misses (Count)
system.cpu0.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_itb.alignFaults              0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.stage2_itb.domainFaults             0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.stage2_itb.permsFaults              0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.stage2_itb.readAccesses             0                       # DTB read accesses (Count)
system.cpu0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu0.mmu.stage2_itb.instAccesses             0                       # ITB inst accesses (Count)
system.cpu0.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions          62319                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples        31160                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 55561155.884371                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 36736129.071743                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::underflows            9      0.03%      0.03% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10        31151     99.97%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value          334                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value     81174535                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total        31160                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  88997939647                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 1731285617357                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles               1221501                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                56229864                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               31734853                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles      95572897                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 49910564                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             26230184                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             289357319                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents               100699                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               3338994                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                425968                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              17906949                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          291961666                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  441161235                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               344925086                       # Number of integer rename lookups (Count)
system.cpu0.rename.vecLookups                    9215                       # Number of vector rename lookups (Count)
system.cpu0.rename.committedMaps            261995980                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                29965686                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                4200137                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing            1804573                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 34242361                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       529698249                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      570092976                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               228878869                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 260218158                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadReq         926351                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadResp       3627529                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadRespWithInvalidate           23                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteReq         25804                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteResp        25800                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty      1512165                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean      2219148                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteClean        27423                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict       291964                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq        89328                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeReq         6196                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp        90578                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeFailReq            3                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeFailResp            3                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq       455670                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp       455041                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq      2220284                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq       495943                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanSharedReq        23896                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanInvalidReq         9685                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanInvalidResp         9685                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq       206478                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp       195719                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4615417                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3375730                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.itb_walker.port::system.cpu0.l2cache.cpu_side_port         5961                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.dtb_walker.port::system.cpu0.l2cache.cpu_side_port      1330251                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2046482                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       276460                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu1.mmu.itb_walker.port::system.cpu0.l2cache.cpu_side_port         3397                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu1.mmu.dtb_walker.port::system.cpu0.l2cache.cpu_side_port       411449                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total          12065147                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    196888768                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    108706073                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.itb_walker.port::system.cpu0.l2cache.cpu_side_port        22464                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.dtb_walker.port::system.cpu0.l2cache.cpu_side_port      5161520                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     87304576                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      7475613                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu1.mmu.itb_walker.port::system.cpu0.l2cache.cpu_side_port        11768                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu1.mmu.dtb_walker.port::system.cpu0.l2cache.cpu_side_port      1627728                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total          407198510                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                     860818                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic             43352056                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples      5179781                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.118135                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.324689                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0            4571085     88.25%     88.25% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1             605476     11.69%     99.94% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2               3220      0.06%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total        5179781                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy    4936690716                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy   1542111022                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy    971712544                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer2.occupancy      2110494                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer3.occupancy    456579620                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer4.occupancy    683557999                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer5.occupancy     91536334                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer6.occupancy      1285448                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer7.occupancy    138721483                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy     10004333                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests      6826668                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests      3474493                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests       510937                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops        22043                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops        18823                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops         3220                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.numCycles                      4170259543                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       39294205                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                  311354                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      39323907                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                 32408                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             1874377                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          1141101                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved              16276                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples         4168367517                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.009434                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.193568                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0               4154827786     99.68%     99.68% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  3761854      0.09%     99.77% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  2433414      0.06%     99.82% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  3334412      0.08%     99.90% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  1624958      0.04%     99.94% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1024989      0.02%     99.97% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   790965      0.02%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   231690      0.01%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   337449      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total           4168367517                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  58124     18.24%     18.24% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                   515      0.16%     18.40% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                   2378      0.75%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   1      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     19.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                176991     55.55%     74.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                80623     25.30%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass         5150      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     26540460     67.49%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult        26127      0.07%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv         1185      0.00%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0      0.00%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc          865      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd          475      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          730      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp         1470      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc          693      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      7385196     18.78%     86.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      5361556     13.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      39323907                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.009430                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             318633                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.008103                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads              4247345578                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               41475356                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       38789191                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                   20794                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                  13768                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses           9148                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   39626996                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                      10394                       # Number of vector alu accesses (Count)
system.cpu1.idleCycles                              0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.squashCycles                       146968                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.blockCycles                    4130857474                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.unblockCycles                      243988                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.dispatchedInsts                  39969049                       # Number of instructions dispatched to IQ (Count)
system.cpu1.dispSquashedInsts                   57451                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.dispLoadInsts                     7223829                       # Number of dispatched load instructions (Count)
system.cpu1.dispStoreInsts                    5411945                       # Number of dispatched store instructions (Count)
system.cpu1.dispNonSpecInsts                   218145                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iqFullEvents                         4162                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.lsqFullEvents                      238461                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.memOrderViolationEvents              9274                       # Number of memory order violations (Count)
system.cpu1.predictedTakenIncorrect             26517                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.predictedNotTakenIncorrect         109228                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.branchMispredicts                  135745                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.numInsts                         39042645                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      7234234                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                   145451                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                             363490                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          12551375                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       7254357                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     5317141                       # Number of stores executed (Count)
system.cpu1.numRate                          0.009362                       # Inst execution rate ((Count/Cycle))
system.cpu1.instsToCommit                    38823520                       # Cumulative count of insts sent to commit (Count)
system.cpu1.writebackCount                   38798339                       # Cumulative count of insts written-back (Count)
system.cpu1.producerInst                     19200033                       # Number of instructions producing a value (Count)
system.cpu1.consumerInst                     29853341                       # Number of instructions consuming a value (Count)
system.cpu1.wbRate                           0.009304                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.wbFanout                         0.643145                       # Average fanout of values written-back ((Count/Count))
system.cpu1.timesIdled                         302062                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                        1892026                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                  1296057449                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   32496349                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     37731063                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                            128.330095                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                       128.330095                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.007792                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.007792                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  46079269                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 27259263                       # Number of integer regfile writes (Count)
system.cpu1.vecRegfileReads                     10549                       # number of vector regfile reads (Count)
system.cpu1.vecRegfileWrites                     4891                       # number of vector regfile writes (Count)
system.cpu1.ccRegfileReads                    9265845                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   6088884                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads             165107044833                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                  568211                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       7223829                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      5411945                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       541300                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       427656                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                7891199                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          5299335                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect           198978                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             3768209                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                3531988                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.937312                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                1059740                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect              6199                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups         243460                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits            229698                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses           13762                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         4914                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        1891450                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls         295077                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts           125188                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples   4168033007                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.009133                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     0.208801                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0     4155643589     99.70%     99.70% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        3985924      0.10%     99.80% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        2524873      0.06%     99.86% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        2321238      0.06%     99.91% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         993882      0.02%     99.94% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         384813      0.01%     99.95% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         526623      0.01%     99.96% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         208269      0.00%     99.97% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1443796      0.03%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total   4168033007                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            32832252                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              38066966                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   12054576                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      6841839                       # Number of loads committed (Count)
system.cpu1.commit.amos                           103                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                     172410                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   7071815                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions            7516                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                         0                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   34585915                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls               934544                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass         3356      0.01%      0.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     25980706     68.25%     68.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult        24273      0.06%     68.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          925      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc          633      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd          365      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu          538      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp         1037      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc          557      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      6841839     17.97%     86.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      5212737     13.69%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     38066966                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1443796                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     11454643                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         11454643                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     11565711                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        11565711                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       205202                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         205202                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       211172                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        211172                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data   6447628566                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   6447628566                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data   6447628566                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   6447628566                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     11659845                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     11659845                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     11776883                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     11776883                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.017599                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.017599                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.017931                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.017931                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 31420.885596                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total 31420.885596                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 30532.592228                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total 30532.592228                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs       825125                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets          498                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        16570                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     49.796319                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    49.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        48319                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            48319                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       109855                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       109855                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       109855                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       109855                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data        95347                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total        95347                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data        99881                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total        99881                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::cpu1.data         3233                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total         3233                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   2229956668                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   2229956668                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   2265993928                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   2265993928                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::cpu1.data    110414475                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::total    110414475                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.008177                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.008177                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.008481                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.008481                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 23387.801063                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 23387.801063                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 22686.936735                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 22686.936735                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::cpu1.data 34152.327560                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::total 34152.327560                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.dcache.replacements                 78094                       # number of replacements (Count)
system.cpu1.dcache.InvalidateReq.mshrMisses::cpu1.data            2                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.dcache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.dcache.InvalidateReq.mshrMissLatency::cpu1.data        94239                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.dcache.InvalidateReq.mshrMissLatency::total        94239                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.dcache.InvalidateReq.mshrMissRate::cpu1.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.dcache.InvalidateReq.avgMshrMissLatency::cpu1.data 47119.500000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.InvalidateReq.avgMshrMissLatency::total 47119.500000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.hits::cpu1.data       116618                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total       116618                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::cpu1.data         8397                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total         8397                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::cpu1.data     74781810                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total     74781810                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::cpu1.data       125015                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total       125015                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::cpu1.data     0.067168                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.067168                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::cpu1.data  8905.777063                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total  8905.777063                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::cpu1.data         5361                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total         5361                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::cpu1.data         3036                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::total         3036                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::cpu1.data     22995648                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::total     22995648                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::cpu1.data     0.024285                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::total     0.024285                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::cpu1.data  7574.324111                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::total  7574.324111                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.hits::cpu1.data      6465162                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        6465162                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       104969                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       104969                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data   2269349046                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   2269349046                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      6570131                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      6570131                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.015977                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.015977                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 21619.230878                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 21619.230878                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data        44751                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total        44751                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data        60218                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        60218                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::cpu1.data         1576                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::total         1576                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data    912225861                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total    912225861                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::cpu1.data    110414475                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::total    110414475                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.009165                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.009165                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 15148.723986                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 15148.723986                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::cpu1.data 70059.946066                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::total 70059.946066                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.hits::cpu1.data       110005                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.hits::total       110005                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.misses::cpu1.data         5306                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.misses::total         5306                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.accesses::cpu1.data       115311                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.accesses::total       115311                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.missRate::cpu1.data     0.046015                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.missRate::total     0.046015                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.mshrMisses::cpu1.data         3870                       # number of SoftPFExReq MSHR misses (Count)
system.cpu1.dcache.SoftPFExReq.mshrMisses::total         3870                       # number of SoftPFExReq MSHR misses (Count)
system.cpu1.dcache.SoftPFExReq.mshrMissLatency::cpu1.data     26871768                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFExReq.mshrMissLatency::total     26871768                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFExReq.mshrMissRate::cpu1.data     0.033561                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.mshrMissRate::total     0.033561                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.avgMshrMissLatency::cpu1.data  6943.609302                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.avgMshrMissLatency::total  6943.609302                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::cpu1.data         1063                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total         1063                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data          664                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total          664                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data         1727                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total         1727                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.384482                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.384482                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::cpu1.data          664                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total          664                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::cpu1.data      9165492                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total      9165492                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::cpu1.data     0.384482                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.384482                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::cpu1.data 13803.451807                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 13803.451807                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.missLatency::cpu1.data        53280                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.missLatency::total        53280                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::cpu1.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::cpu1.data        51948                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::total        51948                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.hits::cpu1.data       119075                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total       119075                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.misses::cpu1.data         2447                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.misses::total         2447                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.missLatency::cpu1.data     25303338                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.missLatency::total     25303338                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.accesses::cpu1.data       121522                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total       121522                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.missRate::cpu1.data     0.020136                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.missRate::total     0.020136                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMissLatency::cpu1.data 10340.554965                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMissLatency::total 10340.554965                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.mshrHits::cpu1.data            1                       # number of StoreCondReq MSHR hits (Count)
system.cpu1.dcache.StoreCondReq.mshrHits::total            1                       # number of StoreCondReq MSHR hits (Count)
system.cpu1.dcache.StoreCondReq.mshrMisses::cpu1.data         2433                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMisses::total         2433                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::cpu1.data     23678298                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::total     23678298                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissRate::cpu1.data     0.020021                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.mshrMissRate::total     0.020021                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::cpu1.data  9732.140567                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::total  9732.140567                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.hits::cpu1.data           96                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.hits::total             96                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.misses::cpu1.data            7                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.misses::total            7                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.missLatency::cpu1.data       125874                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.missLatency::total       125874                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.accesses::cpu1.data          103                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.accesses::total          103                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.missRate::cpu1.data     0.067961                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.missRate::total     0.067961                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMissLatency::cpu1.data        17982                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMissLatency::total        17982                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.mshrMisses::cpu1.data            7                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMisses::total            7                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMissLatency::cpu1.data       121212                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissLatency::total       121212                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissRate::cpu1.data     0.067961                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.mshrMissRate::total     0.067961                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMshrMissLatency::cpu1.data        17316                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMshrMissLatency::total        17316                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.hits::cpu1.data         1994                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.hits::total         1994                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.misses::cpu1.data        10349                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.misses::total        10349                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.missLatency::cpu1.data    401565481                       # number of WriteLineReq miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.missLatency::total    401565481                       # number of WriteLineReq miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.accesses::cpu1.data        12343                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.accesses::total        12343                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.missRate::cpu1.data     0.838451                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.missRate::total     0.838451                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.avgMissLatency::cpu1.data 38802.346217                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.avgMissLatency::total 38802.346217                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.mshrHits::cpu1.data          597                       # number of WriteLineReq MSHR hits (Count)
system.cpu1.dcache.WriteLineReq.mshrHits::total          597                       # number of WriteLineReq MSHR hits (Count)
system.cpu1.dcache.WriteLineReq.mshrMisses::cpu1.data         9752                       # number of WriteLineReq MSHR misses (Count)
system.cpu1.dcache.WriteLineReq.mshrMisses::total         9752                       # number of WriteLineReq MSHR misses (Count)
system.cpu1.dcache.WriteLineReq.mshrMissLatency::cpu1.data    360958462                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.mshrMissLatency::total    360958462                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.mshrMissRate::cpu1.data     0.790083                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.mshrMissRate::total     0.790083                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.avgMshrMissLatency::cpu1.data 37013.788146                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.avgMshrMissLatency::total 37013.788146                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      4987487                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       4987487                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        89884                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        89884                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   3776714039                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   3776714039                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      5077371                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      5077371                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.017703                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.017703                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 42017.645399                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 42017.645399                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data        64507                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total        64507                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        25377                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        25377                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::cpu1.data         1657                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total         1657                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data    956772345                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    956772345                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.004998                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.004998                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 37702.342475                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 37702.342475                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          992.615154                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            11912553                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs             91694                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            129.916385                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick        23132496015                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   992.615154                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.969351                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.969351                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1017                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1017                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.993164                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          24138744                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         24138744                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                13876868                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles           4146817161                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  6753110                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               773410                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                146968                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             3510850                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                75706                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              40765770                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts               209677                       # Number of squashed instructions handled by decode (Count)
system.cpu1.fetch.icacheStallCycles          19621701                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      36864178                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    7891199                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           4821426                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     27193909                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 444600                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.tlbCycles                     17967                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu1.fetch.miscStallCycles          4121110228                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles        39640                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.pendingQuiesceStallCycles       161531                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles          241                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                  5376296                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes               134997                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.tlbSquashes                     297                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples        4168367517                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.010268                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            0.249032                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0              4159341379     99.78%     99.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  960988      0.02%     99.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  743607      0.02%     99.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 2077840      0.05%     99.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 1030943      0.02%     99.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  806284      0.02%     99.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  473091      0.01%     99.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  340465      0.01%     99.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 2592920      0.06%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total          4168367517                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.001892                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.008840                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      4665589                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          4665589                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      4665589                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         4665589                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst       710656                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total         710656                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst       710656                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total        710656                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst   6597473579                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total   6597473579                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst   6597473579                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total   6597473579                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      5376245                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      5376245                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      5376245                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      5376245                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.132184                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.132184                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.132184                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.132184                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst  9283.638749                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total  9283.638749                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst  9283.638749                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total  9283.638749                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs         3747                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs          247                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     15.170040                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks       681786                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total           681786                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst        28357                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total        28357                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst        28357                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total        28357                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst       682299                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total       682299                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst       682299                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total       682299                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrUncacheable::cpu1.inst           49                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.icache.overallMshrUncacheable::total           49                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst   5952674693                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total   5952674693                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst   5952674693                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total   5952674693                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrUncacheableLatency::cpu1.inst      4553775                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.icache.overallMshrUncacheableLatency::total      4553775                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.126910                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.126910                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.126910                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.126910                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst  8724.437077                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total  8724.437077                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst  8724.437077                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total  8724.437077                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrUncacheableLatency::cpu1.inst 92934.183673                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrUncacheableLatency::total 92934.183673                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.icache.replacements                681786                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      4665589                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        4665589                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst       710656                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total       710656                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst   6597473579                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total   6597473579                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      5376245                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      5376245                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.132184                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.132184                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst  9283.638749                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total  9283.638749                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst        28357                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total        28357                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst       682299                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total       682299                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrUncacheable::cpu1.inst           49                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.icache.ReadReq.mshrUncacheable::total           49                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst   5952674693                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total   5952674693                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrUncacheableLatency::cpu1.inst      4553775                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.icache.ReadReq.mshrUncacheableLatency::total      4553775                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.126910                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.126910                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst  8724.437077                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total  8724.437077                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrUncacheableLatency::cpu1.inst 92934.183673                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrUncacheableLatency::total 92934.183673                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          505.484284                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             5347888                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs            682299                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs              7.838042                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick        23132372139                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   505.484284                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.987274                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.987274                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          11434789                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         11434789                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                     255276                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 381969                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 297                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation               9274                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                199186                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads               82215                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 15563                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           6722750                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             6.124383                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           31.984254                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               6545478     97.36%     97.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               11296      0.17%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               37164      0.55%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                7207      0.11%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                2424      0.04%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                3221      0.05%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                5916      0.09%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               44817      0.67%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                9473      0.14%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                4017      0.06%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             11474      0.17%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119              1493      0.02%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129              4045      0.06%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139              1934      0.03%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149              5069      0.08%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              1067      0.02%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              1821      0.03%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              1097      0.02%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               254      0.00%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               255      0.00%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209               268      0.00%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              1636      0.02%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               909      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239              2628      0.04%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              3029      0.05%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259              1346      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269              2305      0.03%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               574      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               996      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               647      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows            8890      0.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            3593                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             6722750                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu1.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu1.mmu.dtb.readHits                  7154658                       # DTB read hits (Count)
system.cpu1.mmu.dtb.readMisses                 121757                       # DTB read misses (Count)
system.cpu1.mmu.dtb.writeHits                 5317373                       # DTB write hits (Count)
system.cpu1.mmu.dtb.writeMisses                 21530                       # DTB write misses (Count)
system.cpu1.mmu.dtb.inserts                     65687                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                        5                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.flushTlbMva                 32329                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.flushTlbMvaAsid               137                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.flushedEntries                253                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.alignFaults                    13                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.dtb.prefetchFaults               6534                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.dtb.permsFaults                   279                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readAccesses              7276415                       # DTB read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses             5338903                       # DTB write accesses (Count)
system.cpu1.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu1.mmu.dtb.hits                     12472031                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                     143287                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                 12615318                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb_walker.walks               136753                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb_walker.walksLongDescriptor       136753                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2         1647                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        64040                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu1.mmu.dtb_walker.squashedBefore        61809                       # Table walks squashed before starting (Count)
system.cpu1.mmu.dtb_walker.walkWaitTime::samples        74944                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::mean  4141.118755                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::stdev 10773.179699                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::0-16383        66198     88.33%     88.33% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::16384-32767         7118      9.50%     97.83% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::32768-49151          844      1.13%     98.95% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::49152-65535          647      0.86%     99.82% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::65536-81919           95      0.13%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::81920-98303            7      0.01%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::98304-114687            8      0.01%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::114688-131071            3      0.00%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::131072-147455            5      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::147456-163839            4      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::163840-180223            4      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::180224-196607            4      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::196608-212991            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::212992-229375            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::229376-245759            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::total        74944                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkServiceTime::samples       112886                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.dtb_walker.walkServiceTime::mean 27549.615727                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.dtb_walker.walkServiceTime::gmean 25060.348030                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.dtb_walker.walkServiceTime::stdev 14379.075993                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.dtb_walker.walkServiceTime::0-32767        94469     83.69%     83.69% # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.dtb_walker.walkServiceTime::32768-65535        14121     12.51%     96.19% # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.dtb_walker.walkServiceTime::65536-98303         3664      3.25%     99.44% # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.dtb_walker.walkServiceTime::98304-131071          557      0.49%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.dtb_walker.walkServiceTime::131072-163839           28      0.02%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.dtb_walker.walkServiceTime::163840-196607            8      0.01%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.dtb_walker.walkServiceTime::196608-229375           22      0.02%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.dtb_walker.walkServiceTime::229376-262143           16      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.dtb_walker.walkServiceTime::262144-294911            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.dtb_walker.walkServiceTime::total       112886                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::samples  28269005129                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::mean     0.354572                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::stdev     0.794613                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::0-3  28103038928     99.41%     99.41% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::4-7    135444087      0.48%     99.89% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::8-11     17151498      0.06%     99.95% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::12-15      4287708      0.02%     99.97% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::16-19      2158173      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::20-23      2672991      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::24-27      1121211      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::28-31      1317681      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::32-35      1695303      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::36-39        87246      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::40-43        21645      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::44-47         8658      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::total  28269005129                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pageSizes::4KiB        64040     97.49%     97.49% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::2MiB         1647      2.51%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::total        65687                       # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Data       136753                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::total       136753                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Data        65687                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::total        65687                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin::total       202440                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                  5377779                       # ITB inst hits (Count)
system.cpu1.mmu.itb.instMisses                   1851                       # ITB inst misses (Count)
system.cpu1.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu1.mmu.itb.inserts                       568                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                        5                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.flushTlbMva                 32329                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.flushTlbMvaAsid               137                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.flushedEntries                 98                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.itb.permsFaults                  1313                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu1.mmu.itb.instAccesses              5379630                       # ITB inst accesses (Count)
system.cpu1.mmu.itb.hits                      5377779                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                       1851                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                  5379630                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb_walker.walks                 1851                       # Table walker walks requested (Count)
system.cpu1.mmu.itb_walker.walksLongDescriptor         1851                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           25                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu1.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          543                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu1.mmu.itb_walker.squashedBefore           79                       # Table walks squashed before starting (Count)
system.cpu1.mmu.itb_walker.walkWaitTime::samples         1772                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::mean   214.608352                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::stdev  1783.649917                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::0-2047         1743     98.36%     98.36% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::2048-4095            1      0.06%     98.42% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::4096-6143            3      0.17%     98.59% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::8192-10239            5      0.28%     98.87% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::10240-12287            3      0.17%     99.04% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::12288-14335            3      0.17%     99.21% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::14336-16383            5      0.28%     99.49% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::16384-18431            6      0.34%     99.83% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::18432-20479            2      0.11%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::22528-24575            1      0.06%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::total         1772                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkServiceTime::samples          647                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.itb_walker.walkServiceTime::mean 20000.587326                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.itb_walker.walkServiceTime::gmean 17956.788621                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.itb_walker.walkServiceTime::stdev  8546.207489                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.itb_walker.walkServiceTime::0-16383          173     26.74%     26.74% # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.itb_walker.walkServiceTime::16384-32767          453     70.02%     96.75% # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.itb_walker.walkServiceTime::32768-49151           20      3.09%     99.85% # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.itb_walker.walkServiceTime::131072-147455            1      0.15%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.itb_walker.walkServiceTime::total          647                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu1.mmu.itb_walker.pendingWalks::samples   6794810340                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb_walker.pendingWalks::mean     0.740275                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb_walker.pendingWalks::stdev     0.438543                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb_walker.pendingWalks::0   1764954133     25.98%     25.98% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb_walker.pendingWalks::1   5029693703     74.02%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb_walker.pendingWalks::2       156177      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb_walker.pendingWalks::3         6327      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb_walker.pendingWalks::total   6794810340                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb_walker.pageSizes::4KiB          543     95.60%     95.60% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.pageSizes::2MiB           25      4.40%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.pageSizes::total          568                       # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Inst         1851                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::total         1851                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Inst          568                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::total          568                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin::total         2419                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.stage2_dtb.instHits                 0                       # ITB inst hits (Count)
system.cpu1.mmu.stage2_dtb.instMisses               0                       # ITB inst misses (Count)
system.cpu1.mmu.stage2_dtb.readHits                 0                       # DTB read hits (Count)
system.cpu1.mmu.stage2_dtb.readMisses               0                       # DTB read misses (Count)
system.cpu1.mmu.stage2_dtb.writeHits                0                       # DTB write hits (Count)
system.cpu1.mmu.stage2_dtb.writeMisses              0                       # DTB write misses (Count)
system.cpu1.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_dtb.alignFaults              0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.stage2_dtb.domainFaults             0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.stage2_dtb.permsFaults              0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.stage2_dtb.readAccesses             0                       # DTB read accesses (Count)
system.cpu1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu1.mmu.stage2_dtb.instAccesses             0                       # ITB inst accesses (Count)
system.cpu1.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.stage2_itb.instHits                 0                       # ITB inst hits (Count)
system.cpu1.mmu.stage2_itb.instMisses               0                       # ITB inst misses (Count)
system.cpu1.mmu.stage2_itb.readHits                 0                       # DTB read hits (Count)
system.cpu1.mmu.stage2_itb.readMisses               0                       # DTB read misses (Count)
system.cpu1.mmu.stage2_itb.writeHits                0                       # DTB write hits (Count)
system.cpu1.mmu.stage2_itb.writeMisses              0                       # DTB write misses (Count)
system.cpu1.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_itb.alignFaults              0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.stage2_itb.domainFaults             0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.stage2_itb.permsFaults              0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.stage2_itb.readAccesses             0                       # DTB read accesses (Count)
system.cpu1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu1.mmu.stage2_itb.instAccesses             0                       # ITB inst accesses (Count)
system.cpu1.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions          11442                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples         5721                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 75439273.987065                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 296273446.515774                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::underflows            6      0.10%      0.10% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10         5715     99.90%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value          334                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  22398950628                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total         5721                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 1388695470524                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED 431588086480                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                146968                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                14371190                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles             4131174952                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles      13974695                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  7072627                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              1627085                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              40314816                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                13473                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                 74636                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                105991                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                475632                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           34820803                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   58833517                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                46822633                       # Number of integer rename lookups (Count)
system.cpu1.rename.vecLookups                   12660                       # Number of vector rename lookups (Count)
system.cpu1.rename.committedMaps             32608539                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 2212134                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                 774283                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing             224647                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  5161424                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                      4206521616                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       80239596                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                32496349                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  37731063                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                        36120092                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       53803695                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                  469686                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      54278823                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                  6380                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined              665704                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined           378987                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved               4676                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           35683679                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              1.521111                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.981677                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 17850086     50.02%     50.02% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  4211435     11.80%     61.83% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  3576314     10.02%     71.85% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  4174884     11.70%     83.55% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  2307367      6.47%     90.01% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1637419      4.59%     94.60% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  1007014      2.82%     97.42% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   421819      1.18%     98.61% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                   497341      1.39%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             35683679                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  41587     14.34%     14.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                  1090      0.38%     14.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                   5007      1.73%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     16.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                172100     59.33%     75.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                70311     24.24%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          996      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     36968179     68.11%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult        10910      0.02%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv         1883      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc           81      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd           57      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           71      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp          116      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc          138      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      9596310     17.68%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite      7700082     14.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      54278823                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        1.502732                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                             290095                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.005345                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               144533851                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               54940029                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       54007295                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                    3949                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                   2594                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses           1657                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   54565907                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                       2015                       # Number of vector alu accesses (Count)
system.cpu2.idleCycles                              0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.squashCycles                        42293                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.blockCycles                        306724                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.unblockCycles                       59983                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.dispatchedInsts                  54598688                       # Number of instructions dispatched to IQ (Count)
system.cpu2.dispSquashedInsts                   15419                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.dispLoadInsts                     9439652                       # Number of dispatched load instructions (Count)
system.cpu2.dispStoreInsts                    7717938                       # Number of dispatched store instructions (Count)
system.cpu2.dispNonSpecInsts                   313113                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iqFullEvents                         1427                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.lsqFullEvents                       57954                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.memOrderViolationEvents              3575                       # Number of memory order violations (Count)
system.cpu2.predictedTakenIncorrect              7544                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.predictedNotTakenIncorrect          29549                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.branchMispredicts                   37093                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.numInsts                         54210004                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      9560884                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                    44103                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                             325307                       # Number of nop insts executed (Count)
system.cpu2.numRefs                          17252511                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                      10064186                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     7691627                       # Number of stores executed (Count)
system.cpu2.numRate                          1.500827                       # Inst execution rate ((Count/Cycle))
system.cpu2.instsToCommit                    54019940                       # Cumulative count of insts sent to commit (Count)
system.cpu2.writebackCount                   54008952                       # Cumulative count of insts written-back (Count)
system.cpu2.producerInst                     27561959                       # Number of instructions producing a value (Count)
system.cpu2.consumerInst                     42493545                       # Number of instructions consuming a value (Count)
system.cpu2.wbRate                           1.495261                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.wbFanout                         0.648615                       # Average fanout of values written-back ((Count/Count))
system.cpu2.timesIdled                          73614                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                         436413                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                  5430103739                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   46071707                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     53607676                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              0.783997                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         0.783997                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              1.275515                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         1.275515                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  64212582                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 38126645                       # Number of integer regfile writes (Count)
system.cpu2.vecRegfileReads                      1535                       # number of vector regfile reads (Count)
system.cpu2.vecRegfileWrites                      720                       # number of vector regfile writes (Count)
system.cpu2.ccRegfileReads                   11246122                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   7969350                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                333223938                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                  765381                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       9439652                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      7717938                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       913434                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       514616                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups               10294475                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          6589547                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect            49693                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             4599825                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                4547938                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.988720                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                1531914                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect               702                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups         398980                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits            393656                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses            5324                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted         1886                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts         668845                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls         465010                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts            33686                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples     35549555                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     1.516821                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.310969                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       18707100     52.62%     52.62% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        5347009     15.04%     67.66% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2        3723962     10.48%     78.14% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        2449244      6.89%     85.03% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4        1383917      3.89%     88.92% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         411254      1.16%     90.08% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         817951      2.30%     92.38% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         392949      1.11%     93.48% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        2316169      6.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     35549555                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            46386335                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              53922304                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                   16950030                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      9298247                       # Number of loads committed (Count)
system.cpu2.commit.amos                            48                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                     229396                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   9999157                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions            1398                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                         0                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   49579199                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls              1490805                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          730      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     36959061     68.54%     68.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult        10382      0.02%     68.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv         1738      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc           65      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           50      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu           63      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp           90      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc           95      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead      9298247     17.24%     85.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite      7651783     14.19%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     53922304                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      2316169                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data     16056154                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         16056154                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data     16213678                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        16213678                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data        58577                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total          58577                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data        59877                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total         59877                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data   1750166863                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total   1750166863                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data   1750166863                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total   1750166863                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data     16114731                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     16114731                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data     16273555                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     16273555                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.003635                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.003635                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.003679                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.003679                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 29878.055602                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMissLatency::total 29878.055602                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 29229.367921                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::total 29229.367921                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.blockedCycles::no_mshrs       193134                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         5186                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs         4502                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets          111                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     42.899600                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets    46.720721                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks         8024                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total             8024                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data        35003                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total        35003                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data        35003                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total        35003                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data        23574                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total        23574                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data        24455                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total        24455                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrUncacheable::cpu2.data         1660                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.overallMshrUncacheable::total         1660                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data    584321407                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total    584321407                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data    600898147                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total    600898147                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::cpu2.data    107913312                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::total    107913312                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.001463                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.001463                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.001503                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.001503                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 24786.689022                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 24786.689022                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 24571.586465                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 24571.586465                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::cpu2.data 65008.019277                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::total 65008.019277                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.dcache.replacements                 14539                       # number of replacements (Count)
system.cpu2.dcache.InvalidateReq.mshrMisses::cpu2.data            2                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.dcache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.dcache.InvalidateReq.mshrMissLatency::cpu2.data        93240                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.dcache.InvalidateReq.mshrMissLatency::total        93240                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.dcache.InvalidateReq.mshrMissRate::cpu2.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.dcache.InvalidateReq.avgMshrMissLatency::cpu2.data        46620                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.InvalidateReq.avgMshrMissLatency::total        46620                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.hits::cpu2.data       157820                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.hits::total       157820                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.misses::cpu2.data         1452                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.misses::total         1452                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.missLatency::cpu2.data     23518791                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.missLatency::total     23518791                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.accesses::cpu2.data       159272                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.accesses::total       159272                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.missRate::cpu2.data     0.009116                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.missRate::total     0.009116                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMissLatency::cpu2.data 16197.514463                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMissLatency::total 16197.514463                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.mshrHits::cpu2.data         1254                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrHits::total         1254                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::cpu2.data          198                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::total          198                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::cpu2.data      3714615                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::total      3714615                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::cpu2.data     0.001243                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::total     0.001243                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::cpu2.data 18760.681818                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::total 18760.681818                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.hits::cpu2.data      8585501                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        8585501                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data        36517                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total        36517                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data    528106365                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total    528106365                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      8622018                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      8622018                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.004235                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.004235                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 14461.931840                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 14461.931840                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data        19966                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total        19966                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data        16551                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total        16551                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::cpu2.data         1154                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::total         1154                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data    244888533                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total    244888533                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::cpu2.data    107913312                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::total    107913312                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.001920                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.001920                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 14795.996194                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 14795.996194                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::cpu2.data 93512.402080                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::total 93512.402080                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.SoftPFExReq.hits::cpu2.data       157493                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.hits::total       157493                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.misses::cpu2.data         1217                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.misses::total         1217                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.accesses::cpu2.data       158710                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.accesses::total       158710                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.missRate::cpu2.data     0.007668                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.missRate::total     0.007668                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.mshrMisses::cpu2.data          798                       # number of SoftPFExReq MSHR misses (Count)
system.cpu2.dcache.SoftPFExReq.mshrMisses::total          798                       # number of SoftPFExReq MSHR misses (Count)
system.cpu2.dcache.SoftPFExReq.mshrMissLatency::cpu2.data     15875442                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFExReq.mshrMissLatency::total     15875442                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFExReq.mshrMissRate::cpu2.data     0.005028                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.mshrMissRate::total     0.005028                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.avgMshrMissLatency::cpu2.data 19894.037594                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFExReq.avgMshrMissLatency::total 19894.037594                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::cpu2.data           31                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total           31                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data           83                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total           83                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data          114                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total          114                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.728070                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.728070                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::cpu2.data           83                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total           83                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::cpu2.data       701298                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total       701298                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::cpu2.data     0.728070                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.728070                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::cpu2.data  8449.373494                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total  8449.373494                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.missLatency::cpu2.data        26640                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.missLatency::total        26640                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.avgMissLatency::cpu2.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.mshrMissLatency::cpu2.data        25974                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.mshrMissLatency::total        25974                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.avgMshrMissLatency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.hits::cpu2.data       158169                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.hits::total       158169                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.misses::cpu2.data          381                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.misses::total          381                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.missLatency::cpu2.data      4025304                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.missLatency::total      4025304                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.accesses::cpu2.data       158550                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.accesses::total       158550                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.missRate::cpu2.data     0.002403                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.missRate::total     0.002403                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMissLatency::cpu2.data 10565.102362                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMissLatency::total 10565.102362                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.mshrMisses::cpu2.data          368                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMisses::total          368                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::cpu2.data      3780882                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::total      3780882                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissRate::cpu2.data     0.002321                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.mshrMissRate::total     0.002321                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::cpu2.data 10274.135870                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::total 10274.135870                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.hits::cpu2.data           44                       # number of SwapReq hits (Count)
system.cpu2.dcache.SwapReq.hits::total             44                       # number of SwapReq hits (Count)
system.cpu2.dcache.SwapReq.misses::cpu2.data            4                       # number of SwapReq misses (Count)
system.cpu2.dcache.SwapReq.misses::total            4                       # number of SwapReq misses (Count)
system.cpu2.dcache.SwapReq.missLatency::cpu2.data        34632                       # number of SwapReq miss ticks (Tick)
system.cpu2.dcache.SwapReq.missLatency::total        34632                       # number of SwapReq miss ticks (Tick)
system.cpu2.dcache.SwapReq.accesses::cpu2.data           48                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu2.dcache.SwapReq.accesses::total           48                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu2.dcache.SwapReq.missRate::cpu2.data     0.083333                       # miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.missRate::total     0.083333                       # miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.avgMissLatency::cpu2.data         8658                       # average SwapReq miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.avgMissLatency::total         8658                       # average SwapReq miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.mshrMisses::cpu2.data            4                       # number of SwapReq MSHR misses (Count)
system.cpu2.dcache.SwapReq.mshrMisses::total            4                       # number of SwapReq MSHR misses (Count)
system.cpu2.dcache.SwapReq.mshrMissLatency::cpu2.data        31968                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu2.dcache.SwapReq.mshrMissLatency::total        31968                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu2.dcache.SwapReq.mshrMissRate::cpu2.data     0.083333                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.mshrMissRate::total     0.083333                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.avgMshrMissLatency::cpu2.data         7992                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.avgMshrMissLatency::total         7992                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteLineReq.hits::cpu2.data          173                       # number of WriteLineReq hits (Count)
system.cpu2.dcache.WriteLineReq.hits::total          173                       # number of WriteLineReq hits (Count)
system.cpu2.dcache.WriteLineReq.misses::cpu2.data         2014                       # number of WriteLineReq misses (Count)
system.cpu2.dcache.WriteLineReq.misses::total         2014                       # number of WriteLineReq misses (Count)
system.cpu2.dcache.WriteLineReq.missLatency::cpu2.data     80210350                       # number of WriteLineReq miss ticks (Tick)
system.cpu2.dcache.WriteLineReq.missLatency::total     80210350                       # number of WriteLineReq miss ticks (Tick)
system.cpu2.dcache.WriteLineReq.accesses::cpu2.data         2187                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteLineReq.accesses::total         2187                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteLineReq.missRate::cpu2.data     0.920896                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu2.dcache.WriteLineReq.missRate::total     0.920896                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu2.dcache.WriteLineReq.avgMissLatency::cpu2.data 39826.390268                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteLineReq.avgMissLatency::total 39826.390268                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteLineReq.mshrHits::cpu2.data           66                       # number of WriteLineReq MSHR hits (Count)
system.cpu2.dcache.WriteLineReq.mshrHits::total           66                       # number of WriteLineReq MSHR hits (Count)
system.cpu2.dcache.WriteLineReq.mshrMisses::cpu2.data         1948                       # number of WriteLineReq MSHR misses (Count)
system.cpu2.dcache.WriteLineReq.mshrMisses::total         1948                       # number of WriteLineReq MSHR misses (Count)
system.cpu2.dcache.WriteLineReq.mshrMissLatency::cpu2.data     74948950                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteLineReq.mshrMissLatency::total     74948950                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteLineReq.mshrMissRate::cpu2.data     0.890718                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu2.dcache.WriteLineReq.mshrMissRate::total     0.890718                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu2.dcache.WriteLineReq.avgMshrMissLatency::cpu2.data 38474.820329                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteLineReq.avgMshrMissLatency::total 38474.820329                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      7470480                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       7470480                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data        20046                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        20046                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data   1141850148                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total   1141850148                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      7490526                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      7490526                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.002676                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.002676                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 56961.495959                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 56961.495959                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu2.data        14971                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total        14971                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data         5075                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total         5075                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::cpu2.data          506                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::total          506                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data    264483924                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total    264483924                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.000678                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.000678                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 52115.058916                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 52115.058916                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          774.153864                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            16558197                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs             22393                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs            739.436297                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick        23353131159                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   774.153864                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.756010                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.756010                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          769                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4          761                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.750977                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          33205247                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         33205247                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 6144410                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             19945484                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  8081524                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1469968                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                 42293                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             4521174                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                16347                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              54857260                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                38369                       # Number of squashed instructions handled by decode (Count)
system.cpu2.fetch.icacheStallCycles          10240013                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      47886571                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                   10294475                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           6473508                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     23856577                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                 117000                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.tlbCycles                      7108                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu2.fetch.miscStallCycles                9320                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles        11998                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.pendingQuiesceStallCycles      1500055                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                  7420063                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                28105                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.tlbSquashes                     111                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          35683679                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             1.562075                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.609527                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                23515837     65.90%     65.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                 1513363      4.24%     70.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                 1104052      3.09%     73.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                 2569880      7.20%     80.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                 1564525      4.38%     84.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                 1216855      3.41%     88.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  599072      1.68%     89.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  428087      1.20%     91.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 3172008      8.89%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            35683679                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.285007                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       1.325760                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      7283906                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          7283906                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      7283906                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         7283906                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst       136107                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total         136107                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst       136107                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total        136107                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst   1331602394                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total   1331602394                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst   1331602394                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total   1331602394                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      7420013                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      7420013                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      7420013                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      7420013                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.018343                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.018343                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.018343                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.018343                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst  9783.496764                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMissLatency::total  9783.496764                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst  9783.496764                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::total  9783.496764                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.blockedCycles::no_mshrs         1348                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs           67                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs     20.119403                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks       129049                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total           129049                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst         6545                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total         6545                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst         6545                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total         6545                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst       129562                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total       129562                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst       129562                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total       129562                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrUncacheable::cpu2.inst           50                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.icache.overallMshrUncacheable::total           50                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst   1194209926                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total   1194209926                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst   1194209926                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total   1194209926                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrUncacheableLatency::cpu2.inst      4842153                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.icache.overallMshrUncacheableLatency::total      4842153                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.017461                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.017461                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.017461                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.017461                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst  9217.285361                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total  9217.285361                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst  9217.285361                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total  9217.285361                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrUncacheableLatency::cpu2.inst 96843.060000                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrUncacheableLatency::total 96843.060000                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.icache.replacements                129049                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      7283906                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        7283906                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst       136107                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total       136107                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst   1331602394                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total   1331602394                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      7420013                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      7420013                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.018343                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.018343                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst  9783.496764                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total  9783.496764                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst         6545                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total         6545                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst       129562                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total       129562                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrUncacheable::cpu2.inst           50                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.icache.ReadReq.mshrUncacheable::total           50                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst   1194209926                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total   1194209926                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrUncacheableLatency::cpu2.inst      4842153                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.icache.ReadReq.mshrUncacheableLatency::total      4842153                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.017461                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.017461                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst  9217.285361                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total  9217.285361                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrUncacheableLatency::cpu2.inst 96843.060000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrUncacheableLatency::total 96843.060000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          505.415740                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             7413468                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs            129562                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs             57.219462                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick        23353000290                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   505.415740                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.987140                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.987140                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::2           74                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3           24                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          413                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          14969588                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         14969588                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.demandHits::cpu2.mmu.dtb_walker        27079                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::cpu2.mmu.itb_walker          566                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::cpu2.inst       125887                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::cpu2.data         9314                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::cpu3.mmu.dtb_walker        70547                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::cpu3.mmu.itb_walker         1784                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::cpu3.inst       283556                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::cpu3.data        35087                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::total          553820                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.overallHits::cpu2.mmu.dtb_walker        27079                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::cpu2.mmu.itb_walker          566                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::cpu2.inst       125887                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::cpu2.data         9314                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::cpu3.mmu.dtb_walker        70547                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::cpu3.mmu.itb_walker         1784                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::cpu3.inst       283556                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::cpu3.data        35087                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::total         553820                       # number of overall hits (Count)
system.cpu2.l2cache.demandMisses::cpu2.mmu.dtb_walker          145                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.mmu.itb_walker           10                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.inst         3675                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.data         8093                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu3.mmu.dtb_walker          240                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu3.mmu.itb_walker           28                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu3.inst         9500                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu3.data        16281                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::total         37972                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.mmu.dtb_walker          145                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.mmu.itb_walker           10                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.inst         3675                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.data         8093                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu3.mmu.dtb_walker          240                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu3.mmu.itb_walker           28                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu3.inst         9500                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu3.data        16281                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::total        37972                       # number of overall misses (Count)
system.cpu2.l2cache.demandMissLatency::cpu2.mmu.dtb_walker      5029161                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::cpu2.mmu.itb_walker       323667                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::cpu2.inst    146571948                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::cpu2.data    382090860                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::cpu3.mmu.dtb_walker      8510255                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::cpu3.mmu.itb_walker       678627                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::cpu3.inst    429301935                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::cpu3.data    850064085                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::total   1822570538                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.mmu.dtb_walker      5029161                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.mmu.itb_walker       323667                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.inst    146571948                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.data    382090860                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu3.mmu.dtb_walker      8510255                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu3.mmu.itb_walker       678627                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu3.inst    429301935                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu3.data    850064085                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::total   1822570538                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.demandAccesses::cpu2.mmu.dtb_walker        27224                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.mmu.itb_walker          576                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.inst       129562                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.data        17407                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu3.mmu.dtb_walker        70787                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu3.mmu.itb_walker         1812                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu3.inst       293056                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu3.data        51368                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::total       591792                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.mmu.dtb_walker        27224                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.mmu.itb_walker          576                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.inst       129562                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.data        17407                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu3.mmu.dtb_walker        70787                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu3.mmu.itb_walker         1812                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu3.inst       293056                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu3.data        51368                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::total       591792                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.demandMissRate::cpu2.mmu.dtb_walker     0.005326                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.mmu.itb_walker     0.017361                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.inst     0.028365                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.data     0.464928                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu3.mmu.dtb_walker     0.003390                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu3.mmu.itb_walker     0.015453                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu3.inst     0.032417                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu3.data     0.316948                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::total     0.064164                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.mmu.dtb_walker     0.005326                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.mmu.itb_walker     0.017361                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.inst     0.028365                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.data     0.464928                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu3.mmu.dtb_walker     0.003390                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu3.mmu.itb_walker     0.015453                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu3.inst     0.032417                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu3.data     0.316948                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::total     0.064164                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMissLatency::cpu2.mmu.dtb_walker 34683.868966                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::cpu2.mmu.itb_walker 32366.700000                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::cpu2.inst 39883.523265                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::cpu2.data 47212.512047                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::cpu3.mmu.dtb_walker 35459.395833                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::cpu3.mmu.itb_walker 24236.678571                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::cpu3.inst 45189.677368                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::cpu3.data 52212.031509                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::total 47997.749342                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.mmu.dtb_walker 34683.868966                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.mmu.itb_walker 32366.700000                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.inst 39883.523265                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.data 47212.512047                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu3.mmu.dtb_walker 35459.395833                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu3.mmu.itb_walker 24236.678571                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu3.inst 45189.677368                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu3.data 52212.031509                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::total 47997.749342                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.writebacks::writebacks         5314                       # number of writebacks (Count)
system.cpu2.l2cache.writebacks::total            5314                       # number of writebacks (Count)
system.cpu2.l2cache.demandMshrHits::cpu2.mmu.dtb_walker            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::cpu2.mmu.itb_walker            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::cpu2.inst           25                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::cpu2.data          138                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::cpu3.mmu.dtb_walker            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::cpu3.inst           24                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::cpu3.data          148                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::total          339                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::cpu2.mmu.dtb_walker            1                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::cpu2.mmu.itb_walker            1                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::cpu2.inst           25                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::cpu2.data          138                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::cpu3.mmu.dtb_walker            2                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::cpu3.inst           24                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::cpu3.data          148                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::total          339                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.mmu.dtb_walker          144                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.mmu.itb_walker            9                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.inst         3650                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.data         7955                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::cpu3.mmu.dtb_walker          238                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::cpu3.mmu.itb_walker           28                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::cpu3.inst         9476                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::cpu3.data        16133                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::total        37633                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.mmu.dtb_walker          144                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.mmu.itb_walker            9                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.inst         3650                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.data         7955                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu3.mmu.dtb_walker          238                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu3.mmu.itb_walker           28                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu3.inst         9476                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu3.data        16133                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::total        37633                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::cpu2.inst           50                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::cpu2.data         1660                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::cpu3.inst           50                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::cpu3.data         1511                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::total         3271                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.mmu.dtb_walker      4021561                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.mmu.itb_walker       238904                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.inst    120873885                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.data    324787464                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::cpu3.mmu.dtb_walker      6837814                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::cpu3.mmu.itb_walker       487671                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::cpu3.inst    363759517                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::cpu3.data    736879483                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::total   1557886299                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.mmu.dtb_walker      4021561                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.mmu.itb_walker       238904                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.inst    120873885                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.data    324787464                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu3.mmu.dtb_walker      6837814                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu3.mmu.itb_walker       487671                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu3.inst    363759517                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu3.data    736879483                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::total   1557886299                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::cpu2.inst      4334341                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::cpu2.data     97327207                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::cpu3.inst      4155698                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::cpu3.data     54060584                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::total    159877830                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.demandMshrMissRate::cpu2.mmu.dtb_walker     0.005289                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::cpu2.mmu.itb_walker     0.015625                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::cpu2.inst     0.028172                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::cpu2.data     0.457000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::cpu3.mmu.dtb_walker     0.003362                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::cpu3.mmu.itb_walker     0.015453                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::cpu3.inst     0.032335                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::cpu3.data     0.314067                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::total     0.063592                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.mmu.dtb_walker     0.005289                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.mmu.itb_walker     0.015625                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.inst     0.028172                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.data     0.457000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu3.mmu.dtb_walker     0.003362                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu3.mmu.itb_walker     0.015453                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu3.inst     0.032335                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu3.data     0.314067                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::total     0.063592                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.mmu.dtb_walker 27927.506944                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.mmu.itb_walker 26544.888889                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.inst 33116.132877                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.data 40828.091012                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu3.mmu.dtb_walker 28730.310924                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu3.mmu.itb_walker 17416.821429                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu3.inst 38387.454306                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu3.data 45675.291824                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::total 41396.813940                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.mmu.dtb_walker 27927.506944                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.mmu.itb_walker 26544.888889                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.inst 33116.132877                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.data 40828.091012                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu3.mmu.dtb_walker 28730.310924                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu3.mmu.itb_walker 17416.821429                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu3.inst 38387.454306                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu3.data 45675.291824                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::total 41396.813940                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::cpu2.inst 86686.820000                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::cpu2.data 58630.847590                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::cpu3.inst 83113.960000                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::cpu3.data 35778.017207                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::total 48877.355549                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.replacements                 8923                       # number of replacements (Count)
system.cpu2.l2cache.CleanEvict.mshrMisses::writebacks          100                       # number of CleanEvict MSHR misses (Count)
system.cpu2.l2cache.CleanEvict.mshrMisses::total          100                       # number of CleanEvict MSHR misses (Count)
system.cpu2.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu2.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.hits::cpu2.data          162                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.hits::cpu3.data         1928                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.hits::total         2090                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.misses::cpu2.data         1878                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.misses::cpu3.data         9691                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.misses::total        11569                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.missLatency::cpu2.data       365967                       # number of InvalidateReq miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.missLatency::cpu3.data       854478                       # number of InvalidateReq miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.missLatency::total      1220445                       # number of InvalidateReq miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.accesses::cpu2.data         2040                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.accesses::cpu3.data        11619                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.accesses::total        13659                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.missRate::cpu2.data     0.920588                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.missRate::cpu3.data     0.834065                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.missRate::total     0.846987                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.avgMissLatency::cpu2.data   194.870607                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMissLatency::cpu3.data    88.172325                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMissLatency::total   105.492696                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.mshrMisses::cpu2.data         1880                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMisses::cpu3.data         9693                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMisses::total        11573                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::cpu2.data     61120729                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::cpu3.data    304714908                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::total    365835637                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::cpu2.data     0.921569                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::cpu3.data     0.834237                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::total     0.847280                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::cpu2.data 32511.026064                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::cpu3.data 31436.594243                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::total 31611.132550                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.hits::cpu2.inst       125887                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.hits::cpu3.inst       283556                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.hits::total       409443                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.misses::cpu2.inst         3675                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::cpu3.inst         9500                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::total        13175                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.missLatency::cpu2.inst    146571948                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.missLatency::cpu3.inst    429301935                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.missLatency::total    575873883                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.accesses::cpu2.inst       129562                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::cpu3.inst       293056                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::total       422618                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.missRate::cpu2.inst     0.028365                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::cpu3.inst     0.032417                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::total     0.031175                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::cpu2.inst 39883.523265                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::cpu3.inst 45189.677368                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::total 43709.592638                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.mshrHits::cpu2.inst           25                       # number of ReadCleanReq MSHR hits (Count)
system.cpu2.l2cache.ReadCleanReq.mshrHits::cpu3.inst           24                       # number of ReadCleanReq MSHR hits (Count)
system.cpu2.l2cache.ReadCleanReq.mshrHits::total           49                       # number of ReadCleanReq MSHR hits (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::cpu2.inst         3650                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::cpu3.inst         9476                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::total        13126                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::cpu2.inst    120873885                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::cpu3.inst    363759517                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::total    484633402                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::cpu2.inst     0.028172                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::cpu3.inst     0.032335                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::total     0.031059                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::cpu2.inst 33116.132877                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::cpu3.inst 38387.454306                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::total 36921.636599                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.hits::cpu2.data          904                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::cpu3.data         5291                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::total         6195                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.misses::cpu2.data         2279                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::cpu3.data         5625                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::total         7904                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.missLatency::cpu2.data    214779006                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::cpu3.data    525284523                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::total    740063529                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.accesses::cpu2.data         3183                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::cpu3.data        10916                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::total        14099                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.missRate::cpu2.data     0.715991                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::cpu3.data     0.515299                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::total     0.560607                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMissLatency::cpu2.data 94242.652918                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::cpu3.data 93383.915200                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::total 93631.519357                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.mshrMisses::cpu2.data         2279                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::cpu3.data         5625                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::total         7904                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::cpu2.data    199224628                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::cpu3.data    486878951                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::total    686103579                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissRate::cpu2.data     0.715991                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::cpu3.data     0.515299                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::total     0.560607                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::cpu2.data 87417.563844                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::cpu3.data 86556.257956                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::total 86804.602606                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.hits::cpu2.mmu.dtb_walker        27079                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::cpu2.mmu.itb_walker          566                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::cpu3.mmu.dtb_walker        70547                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::cpu3.mmu.itb_walker         1784                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::total         99976                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.misses::cpu2.mmu.dtb_walker          145                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::cpu2.mmu.itb_walker           10                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::cpu3.mmu.dtb_walker          240                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::cpu3.mmu.itb_walker           28                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::total          423                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.missLatency::cpu2.mmu.dtb_walker      5029161                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::cpu2.mmu.itb_walker       323667                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::cpu3.mmu.dtb_walker      8510255                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::cpu3.mmu.itb_walker       678627                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::total     14541710                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.accesses::cpu2.mmu.dtb_walker        27224                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::cpu2.mmu.itb_walker          576                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::cpu3.mmu.dtb_walker        70787                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::cpu3.mmu.itb_walker         1812                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::total       100399                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.missRate::cpu2.mmu.dtb_walker     0.005326                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::cpu2.mmu.itb_walker     0.017361                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::cpu3.mmu.dtb_walker     0.003390                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::cpu3.mmu.itb_walker     0.015453                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::total     0.004213                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMissLatency::cpu2.mmu.dtb_walker 34683.868966                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::cpu2.mmu.itb_walker 32366.700000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::cpu3.mmu.dtb_walker 35459.395833                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::cpu3.mmu.itb_walker 24236.678571                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::total 34377.565012                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.mshrHits::cpu2.mmu.dtb_walker            1                       # number of ReadReq MSHR hits (Count)
system.cpu2.l2cache.ReadReq.mshrHits::cpu2.mmu.itb_walker            1                       # number of ReadReq MSHR hits (Count)
system.cpu2.l2cache.ReadReq.mshrHits::cpu3.mmu.dtb_walker            2                       # number of ReadReq MSHR hits (Count)
system.cpu2.l2cache.ReadReq.mshrHits::total            4                       # number of ReadReq MSHR hits (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::cpu2.mmu.dtb_walker          144                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::cpu2.mmu.itb_walker            9                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::cpu3.mmu.dtb_walker          238                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::cpu3.mmu.itb_walker           28                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::total          419                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::cpu2.inst           50                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::cpu2.data         1154                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::cpu3.inst           50                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::cpu3.data          940                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::total         2194                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrMissLatency::cpu2.mmu.dtb_walker      4021561                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::cpu2.mmu.itb_walker       238904                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::cpu3.mmu.dtb_walker      6837814                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::cpu3.mmu.itb_walker       487671                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::total     11585950                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::cpu2.inst      4334341                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::cpu2.data     97327207                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::cpu3.inst      4155698                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::cpu3.data     54060584                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::total    159877830                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissRate::cpu2.mmu.dtb_walker     0.005289                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::cpu2.mmu.itb_walker     0.015625                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::cpu3.mmu.dtb_walker     0.003362                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::cpu3.mmu.itb_walker     0.015453                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::total     0.004173                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::cpu2.mmu.dtb_walker 27927.506944                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::cpu2.mmu.itb_walker 26544.888889                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::cpu3.mmu.dtb_walker 28730.310924                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::cpu3.mmu.itb_walker 17416.821429                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::total 27651.431981                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::cpu2.inst 86686.820000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::cpu2.data 84339.000867                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::cpu3.inst 83113.960000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::cpu3.data 57511.259574                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::total 72870.478578                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.hits::cpu2.data         8410                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::cpu3.data        29796                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::total        38206                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.data         5814                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu3.data        10656                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::total        16470                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu2.data    167311854                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu3.data    324779562                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::total    492091416                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.data        14224                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu3.data        40452                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::total        54676                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.data     0.408746                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu3.data     0.263423                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::total     0.301229                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu2.data 28777.408669                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu3.data 30478.562500                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::total 29878.045902                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.mshrHits::cpu2.data          138                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrHits::cpu3.data          148                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrHits::total          286                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu2.data         5676                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu3.data        10508                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::total        16184                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu2.data    125562836                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu3.data    250000532                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::total    375563368                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu2.data     0.399044                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu3.data     0.259765                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::total     0.295998                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.data 22121.711769                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.data 23791.447659                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::total 23205.843302                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.hits::cpu2.data           11                       # number of SCUpgradeReq hits (Count)
system.cpu2.l2cache.SCUpgradeReq.hits::cpu3.data           58                       # number of SCUpgradeReq hits (Count)
system.cpu2.l2cache.SCUpgradeReq.hits::total           69                       # number of SCUpgradeReq hits (Count)
system.cpu2.l2cache.SCUpgradeReq.misses::cpu2.data          126                       # number of SCUpgradeReq misses (Count)
system.cpu2.l2cache.SCUpgradeReq.misses::cpu3.data          964                       # number of SCUpgradeReq misses (Count)
system.cpu2.l2cache.SCUpgradeReq.misses::total         1090                       # number of SCUpgradeReq misses (Count)
system.cpu2.l2cache.SCUpgradeReq.missLatency::cpu2.data      3104559                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.missLatency::cpu3.data     22610699                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.missLatency::total     25715258                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.accesses::cpu2.data          137                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.accesses::cpu3.data         1022                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.accesses::total         1159                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.missRate::cpu2.data     0.919708                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.missRate::cpu3.data     0.943249                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.missRate::total     0.940466                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.avgMissLatency::cpu2.data 24639.357143                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMissLatency::cpu3.data 23455.081950                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMissLatency::total 23591.979817                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.mshrMisses::cpu2.data          126                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu2.l2cache.SCUpgradeReq.mshrMisses::cpu3.data          964                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu2.l2cache.SCUpgradeReq.mshrMisses::total         1090                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu2.l2cache.SCUpgradeReq.mshrMissLatency::cpu2.data      2245381                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.mshrMissLatency::cpu3.data     16029206                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.mshrMissLatency::total     18274587                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.mshrMissRate::cpu2.data     0.919708                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.mshrMissRate::cpu3.data     0.943249                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.mshrMissRate::total     0.940466                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu2.data 17820.484127                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu3.data 16627.807054                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMshrMissLatency::total 16765.676147                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.hits::cpu2.data          479                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.hits::cpu3.data          899                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.hits::total         1378                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.misses::cpu2.data         1508                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.misses::cpu3.data         4391                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.misses::total         5899                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.missLatency::cpu2.data     44602353                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.missLatency::cpu3.data    125860680                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.missLatency::total    170463033                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.accesses::cpu2.data         1987                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.accesses::cpu3.data         5290                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.accesses::total         7277                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.missRate::cpu2.data     0.758933                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.missRate::cpu3.data     0.830057                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.missRate::total     0.810636                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMissLatency::cpu2.data 29577.157162                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMissLatency::cpu3.data 28663.329538                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMissLatency::total 28896.937278                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.mshrMisses::cpu2.data         1508                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMisses::cpu3.data         4391                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMisses::total         5899                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::cpu2.data     34429796                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::cpu3.data     96696362                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::total    131126158                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::cpu2.data     0.758933                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::cpu3.data     0.830057                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::total     0.810636                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::cpu2.data 22831.429708                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::cpu3.data 22021.489866                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::total 22228.540092                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.WriteReq.mshrUncacheable::cpu2.data          506                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WriteReq.mshrUncacheable::cpu3.data          571                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WriteReq.mshrUncacheable::total         1077                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WritebackClean.hits::writebacks       266307                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.hits::total       266307                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.accesses::writebacks       266307                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackClean.accesses::total       266307                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.hits::writebacks        42335                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.hits::total        42335                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.accesses::writebacks        42335                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.accesses::total        42335                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.tags.tagsInUse       25426.772636                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.l2cache.tags.totalRefs             933822                       # Total number of references to valid blocks. (Count)
system.cpu2.l2cache.tags.sampledRefs            50858                       # Sample count of references to valid blocks. (Count)
system.cpu2.l2cache.tags.avgRefs            18.361359                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.l2cache.tags.warmupTick       23352875000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.l2cache.tags.occupancies::writebacks  7015.199679                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.mmu.dtb_walker   100.990017                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.mmu.itb_walker     6.377557                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.inst  2412.380287                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.data  2612.423360                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu3.mmu.dtb_walker   156.733047                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu3.mmu.itb_walker    21.248766                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu3.inst  6664.350167                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu3.data  6437.069755                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.avgOccs::writebacks     0.214087                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.mmu.dtb_walker     0.003082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.mmu.itb_walker     0.000195                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.inst     0.073620                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.data     0.079725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu3.mmu.dtb_walker     0.004783                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu3.mmu.itb_walker     0.000648                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu3.inst     0.203380                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu3.data     0.196444                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::total      0.775964                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.occupanciesTaskId::1023          325                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.occupanciesTaskId::1024        29881                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::4          324                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::3           23                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::4        29851                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ratioOccsTaskId::1023     0.009918                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.ratioOccsTaskId::1024     0.911896                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.tagAccesses          7617306                       # Number of tag accesses (Count)
system.cpu2.l2cache.tags.dataAccesses         7617306                       # Number of data accesses (Count)
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                     446469                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                 141405                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                  71                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation               3575                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                 66155                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads              150596                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                  4344                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           9139835                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             3.748586                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           10.934682                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               9091197     99.47%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                5026      0.05%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               11139      0.12%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                2116      0.02%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                 961      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                 829      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                1185      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               10405      0.11%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                2801      0.03%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                1355      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109              2130      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119               611      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129               456      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               380      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149              2400      0.03%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159              1934      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169               324      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179               887      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               215      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199               107      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209               113      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219               143      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               600      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               228      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               315      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259               233      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                98      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                96      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                97      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299                29      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows            1425      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1521                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             9139835                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu2.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu2.mmu.dtb.readHits                  9539103                       # DTB read hits (Count)
system.cpu2.mmu.dtb.readMisses                  22259                       # DTB read misses (Count)
system.cpu2.mmu.dtb.writeHits                 7691656                       # DTB write hits (Count)
system.cpu2.mmu.dtb.writeMisses                  2933                       # DTB write misses (Count)
system.cpu2.mmu.dtb.inserts                      8841                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.flushTlb                        5                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.flushTlbMva                 32329                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.flushTlbMvaAsid               137                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.flushedEntries                231                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.alignFaults                     1                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.dtb.prefetchFaults                396                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.dtb.permsFaults                    58                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.readAccesses              9561362                       # DTB read accesses (Count)
system.cpu2.mmu.dtb.writeAccesses             7694589                       # DTB write accesses (Count)
system.cpu2.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu2.mmu.dtb.hits                     17230759                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.misses                      25192                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.accesses                 17255951                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb_walker.walks                24796                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb_walker.walksLongDescriptor        24796                       # Table walker walks initiated with long descriptors (Count)
system.cpu2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          129                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         8712                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu2.mmu.dtb_walker.squashedBefore        14461                       # Table walks squashed before starting (Count)
system.cpu2.mmu.dtb_walker.walkWaitTime::samples        10335                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::mean  2872.757329                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::stdev  9457.685773                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::0-16383         9351     90.48%     90.48% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::16384-32767          896      8.67%     99.15% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::32768-49151           58      0.56%     99.71% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::49152-65535           16      0.15%     99.86% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::65536-81919            3      0.03%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::81920-98303            2      0.02%     99.91% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::98304-114687            1      0.01%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::114688-131071            1      0.01%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::131072-147455            1      0.01%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::147456-163839            2      0.02%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::180224-196607            1      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::196608-212991            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::212992-229375            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::229376-245759            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::total        10335                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkServiceTime::samples        21092                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.dtb_walker.walkServiceTime::mean 29721.544614                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.dtb_walker.walkServiceTime::gmean 26228.618519                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.dtb_walker.walkServiceTime::stdev 15424.070629                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.dtb_walker.walkServiceTime::0-32767        14840     70.36%     70.36% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.dtb_walker.walkServiceTime::32768-65535         5975     28.33%     98.69% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.dtb_walker.walkServiceTime::65536-98303          112      0.53%     99.22% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.dtb_walker.walkServiceTime::98304-131071          142      0.67%     99.89% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.dtb_walker.walkServiceTime::131072-163839            9      0.04%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.dtb_walker.walkServiceTime::163840-196607            3      0.01%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.dtb_walker.walkServiceTime::196608-229375            2      0.01%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.dtb_walker.walkServiceTime::229376-262143            7      0.03%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.dtb_walker.walkServiceTime::262144-294911            2      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.dtb_walker.walkServiceTime::total        21092                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::samples -95612949578                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::mean     0.943448                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::stdev     0.089353                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::0-3 -95653009145    100.04%    100.04% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::4-7     14458527     -0.02%    100.03% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::8-11     12163158     -0.01%    100.01% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::12-15     11843811     -0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::16-19       436896     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::20-23       222777     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::24-27       422577     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::28-31       142191     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::32-35       317349     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::36-39        43290     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::40-43         8991     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::total -95612949578                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pageSizes::4KiB         8712     98.54%     98.54% # Table walker page sizes translated (Count)
system.cpu2.mmu.dtb_walker.pageSizes::2MiB          129      1.46%    100.00% # Table walker page sizes translated (Count)
system.cpu2.mmu.dtb_walker.pageSizes::total         8841                       # Table walker page sizes translated (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Data        24796                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::total        24796                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Data         8841                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::total         8841                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin::total        33637                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.instHits                  7420404                       # ITB inst hits (Count)
system.cpu2.mmu.itb.instMisses                    431                       # ITB inst misses (Count)
system.cpu2.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu2.mmu.itb.inserts                       224                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.flushTlb                        5                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.flushTlbMva                 32329                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.flushTlbMvaAsid               137                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.flushedEntries                 84                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.itb.permsFaults                   311                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu2.mmu.itb.instAccesses              7420835                       # ITB inst accesses (Count)
system.cpu2.mmu.itb.hits                      7420404                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.misses                        431                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.accesses                  7420835                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb_walker.walks                  431                       # Table walker walks requested (Count)
system.cpu2.mmu.itb_walker.walksLongDescriptor          431                       # Table walker walks initiated with long descriptors (Count)
system.cpu2.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           18                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu2.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          206                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu2.mmu.itb_walker.squashedBefore           36                       # Table walks squashed before starting (Count)
system.cpu2.mmu.itb_walker.walkWaitTime::samples          395                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::mean   310.237975                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::stdev  2220.129519                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::0-2047          386     97.72%     97.72% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::2048-4095            1      0.25%     97.97% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::4096-6143            1      0.25%     98.23% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::6144-8191            1      0.25%     98.48% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::10240-12287            1      0.25%     98.73% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::14336-16383            2      0.51%     99.24% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::16384-18431            2      0.51%     99.75% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::24576-26623            1      0.25%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::total          395                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkServiceTime::samples          260                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.itb_walker.walkServiceTime::mean 19549.661538                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.itb_walker.walkServiceTime::gmean 16546.059976                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.itb_walker.walkServiceTime::stdev 10822.045730                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.itb_walker.walkServiceTime::0-8191           42     16.15%     16.15% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.itb_walker.walkServiceTime::8192-16383           55     21.15%     37.31% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.itb_walker.walkServiceTime::16384-24575          143     55.00%     92.31% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.itb_walker.walkServiceTime::24576-32767            8      3.08%     95.38% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.itb_walker.walkServiceTime::32768-40959            6      2.31%     97.69% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.itb_walker.walkServiceTime::40960-49151            3      1.15%     98.85% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.itb_walker.walkServiceTime::57344-65535            1      0.38%     99.23% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.itb_walker.walkServiceTime::73728-81919            1      0.38%     99.62% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.itb_walker.walkServiceTime::106496-114687            1      0.38%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.itb_walker.walkServiceTime::total          260                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu2.mmu.itb_walker.pendingWalks::samples   3498623493                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb_walker.pendingWalks::mean     0.448753                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb_walker.pendingWalks::stdev     0.497385                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb_walker.pendingWalks::0   1928636620     55.13%     55.13% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb_walker.pendingWalks::1   1569956570     44.87%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb_walker.pendingWalks::2        29304      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb_walker.pendingWalks::3          999      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb_walker.pendingWalks::total   3498623493                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb_walker.pageSizes::4KiB          206     91.96%     91.96% # Table walker page sizes translated (Count)
system.cpu2.mmu.itb_walker.pageSizes::2MiB           18      8.04%    100.00% # Table walker page sizes translated (Count)
system.cpu2.mmu.itb_walker.pageSizes::total          224                       # Table walker page sizes translated (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Inst          431                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::total          431                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Inst          224                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::total          224                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin::total          655                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.stage2_dtb.instHits                 0                       # ITB inst hits (Count)
system.cpu2.mmu.stage2_dtb.instMisses               0                       # ITB inst misses (Count)
system.cpu2.mmu.stage2_dtb.readHits                 0                       # DTB read hits (Count)
system.cpu2.mmu.stage2_dtb.readMisses               0                       # DTB read misses (Count)
system.cpu2.mmu.stage2_dtb.writeHits                0                       # DTB write hits (Count)
system.cpu2.mmu.stage2_dtb.writeMisses              0                       # DTB write misses (Count)
system.cpu2.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_dtb.alignFaults              0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.stage2_dtb.domainFaults             0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.stage2_dtb.permsFaults              0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.stage2_dtb.readAccesses             0                       # DTB read accesses (Count)
system.cpu2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu2.mmu.stage2_dtb.instAccesses             0                       # ITB inst accesses (Count)
system.cpu2.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.stage2_itb.instHits                 0                       # ITB inst hits (Count)
system.cpu2.mmu.stage2_itb.instMisses               0                       # ITB inst misses (Count)
system.cpu2.mmu.stage2_itb.readHits                 0                       # DTB read hits (Count)
system.cpu2.mmu.stage2_itb.readMisses               0                       # DTB read misses (Count)
system.cpu2.mmu.stage2_itb.writeHits                0                       # DTB write hits (Count)
system.cpu2.mmu.stage2_itb.writeMisses              0                       # DTB write misses (Count)
system.cpu2.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_itb.alignFaults              0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.stage2_itb.domainFaults             0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.stage2_itb.permsFaults              0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.stage2_itb.readAccesses             0                       # DTB read accesses (Count)
system.cpu2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu2.mmu.stage2_itb.instAccesses             0                       # ITB inst accesses (Count)
system.cpu2.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions          44871                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples        22436                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 80596332.417766                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 149322684.966420                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::underflows            4      0.02%      0.02% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10        22432     99.98%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value          334                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  22398940638                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total        22436                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  12024242879                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED 1808259314125                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                 42293                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 6831058                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                 387379                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles      17556290                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  8919737                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles              1946922                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              54706837                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                 4933                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                 18365                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                 70640                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                110460                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           46925567                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   79488088                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                64008801                       # Number of integer rename lookups (Count)
system.cpu2.rename.vecLookups                    1949                       # Number of vector rename lookups (Count)
system.cpu2.rename.committedMaps             46142133                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                  783434                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                1281386                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing             335401                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  8682777                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        87811898                       # The number of ROB reads (Count)
system.cpu2.rob.writes                      109290668                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                46071707                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  53607676                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.toL2Bus.transDist::ReadReq         107980                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadResp        594947                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadRespWithInvalidate           22                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteReq          1077                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteResp         1077                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackDirty        48062                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackClean       421592                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::CleanEvict        33185                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeReq        17301                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::SCUpgradeReq         2360                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeResp        11345                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::SCUpgradeFailReq            2                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeFailResp            2                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExReq        16176                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExResp        15517                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadCleanReq       422618                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadSharedReq        77203                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::CleanInvalidReq            6                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateReq        13988                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateResp        13694                       # Transaction distribution (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       388273                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port        67239                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.itb_walker.port::system.cpu2.l2cache.cpu_side_port         1335                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.dtb_walker.port::system.cpu2.l2cache.cpu_side_port        55955                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu3.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       878755                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu3.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       204717                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu3.mmu.itb_walker.port::system.cpu2.l2cache.cpu_side_port         4154                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu3.mmu.dtb_walker.port::system.cpu2.l2cache.cpu_side_port       144741                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount::total           1745169                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktSize_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port     16554304                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      1761074                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.itb_walker.port::system.cpu2.l2cache.cpu_side_port         4608                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.dtb_walker.port::system.cpu2.l2cache.cpu_side_port       217792                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu3.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port     37481536                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu3.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5801492                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu3.mmu.itb_walker.port::system.cpu2.l2cache.cpu_side_port        14496                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu3.mmu.dtb_walker.port::system.cpu2.l2cache.cpu_side_port       566296                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize::total           62401598                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.snoops                      61985                       # Total snoops (Count)
system.cpu2.toL2Bus.snoopTraffic              1120920                       # Total snoop traffic (Byte)
system.cpu2.toL2Bus.snoopFanout::samples       670147                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::mean        0.306965                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::stdev       0.484117                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::0             471683     70.39%     70.39% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::1             191216     28.53%     98.92% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::2               7248      1.08%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::total         670147                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.toL2Bus.reqLayer0.occupancy     712532918                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer0.occupancy    129938506                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer1.occupancy     23422808                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer2.occupancy       509975                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer3.occupancy     19215537                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer4.occupancy    293435011                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer5.occupancy     60201570                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer6.occupancy      1569871                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer7.occupancy     49364737                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoopLayer0.occupancy      7775813                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoop_filter.totRequests      1019718                       # Total number of requests made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleRequests       511174                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiRequests       166793                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.totSnoops        16740                       # Total number of snoops made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleSnoops         9492                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiSnoops         7248                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.numCycles                        46466266                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       64565780                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                  538622                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      64940011                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                 17301                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined             1544385                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined           984550                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved              11609                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           45257056                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              1.434915                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.961849                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 23851928     52.70%     52.70% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  5257538     11.62%     64.32% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  4271288      9.44%     73.76% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  4768414     10.54%     84.29% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  2786534      6.16%     90.45% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1943201      4.29%     94.75% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  1268495      2.80%     97.55% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   515720      1.14%     98.69% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                   593938      1.31%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             45257056                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  71280     17.87%     17.87% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                  2403      0.60%     18.48% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                  14102      3.54%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     22.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                224269     56.23%     78.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                86760     21.75%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass         3485      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     44159720     68.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult        23001      0.04%     68.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv         4390      0.01%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc          319      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd          225      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu          300      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp          475      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc          510      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead     11538134     17.77%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite      9209452     14.18%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      64940011                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        1.397573                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             398814                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.006141                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               175538919                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               66648988                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       64427630                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                   14274                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                   9470                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses           6173                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   65328046                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                       7294                       # Number of vector alu accesses (Count)
system.cpu3.idleCycles                              0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.squashCycles                       101625                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.blockCycles                        376943                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.unblockCycles                      183965                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.dispatchedInsts                  65502075                       # Number of instructions dispatched to IQ (Count)
system.cpu3.dispSquashedInsts                   31824                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.dispLoadInsts                    11305786                       # Number of dispatched load instructions (Count)
system.cpu3.dispStoreInsts                    9252350                       # Number of dispatched store instructions (Count)
system.cpu3.dispNonSpecInsts                   370578                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iqFullEvents                         4207                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.lsqFullEvents                      177980                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.memOrderViolationEvents              9757                       # Number of memory order violations (Count)
system.cpu3.predictedTakenIncorrect             23097                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.predictedNotTakenIncorrect          71277                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.branchMispredicts                   94374                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.numInsts                         64774676                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                     11453449                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                   107659                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                             397673                       # Number of nop insts executed (Count)
system.cpu3.numRefs                          20642587                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                      11899513                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     9189138                       # Number of stores executed (Count)
system.cpu3.numRate                          1.394015                       # Inst execution rate ((Count/Cycle))
system.cpu3.instsToCommit                    64458198                       # Cumulative count of insts sent to commit (Count)
system.cpu3.writebackCount                   64433803                       # Cumulative count of insts written-back (Count)
system.cpu3.producerInst                     33017837                       # Number of instructions producing a value (Count)
system.cpu3.consumerInst                     51352353                       # Number of instructions consuming a value (Count)
system.cpu3.wbRate                           1.386679                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.wbFanout                         0.642966                       # Average fanout of values written-back ((Count/Count))
system.cpu3.timesIdled                         152340                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                        1209210                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                  5419757567                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   54637953                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     63560016                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              0.850439                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         0.850439                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              1.175863                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         1.175863                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  77229652                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 45765646                       # Number of integer regfile writes (Count)
system.cpu3.vecRegfileReads                      5786                       # number of vector regfile reads (Count)
system.cpu3.vecRegfileWrites                     2812                       # number of vector regfile writes (Count)
system.cpu3.ccRegfileReads                   13287363                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  10038771                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                399624648                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                  915176                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads      11305786                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      9252350                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads      1091185                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       678355                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups               12403825                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          7970925                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect           123705                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             5481472                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                5338081                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.973841                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                1803506                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect              2451                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups         478057                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits            465263                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses           12794                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted         4544                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts        1556276                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls         527013                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts            85826                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples     44972506                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     1.421710                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.275111                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       25022163     55.64%     55.64% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        6465145     14.38%     70.01% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2        4341962      9.65%     79.67% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        2760727      6.14%     85.81% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4        1650440      3.67%     89.48% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         517984      1.15%     90.63% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         956621      2.13%     92.76% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         484498      1.08%     93.83% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        2772966      6.17%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     44972506                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            55015807                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              63937870                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                   20087186                       # Number of memory references committed (Count)
system.cpu3.commit.loads                     10975477                       # Number of loads committed (Count)
system.cpu3.commit.amos                           162                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                     252829                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                  11744201                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions            5294                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                         0                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   58874157                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls              1728982                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass         2567      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     43821192     68.54%     68.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult        21608      0.03%     68.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv         3875      0.01%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc          258      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd          195      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu          256      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp          374      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc          359      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead     10975477     17.17%     85.75% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite      9111709     14.25%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     63937870                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      2772966                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data     19014094                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         19014094                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data     19202273                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        19202273                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data       171977                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         171977                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data       175507                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        175507                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data   4898814812                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total   4898814812                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data   4898814812                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total   4898814812                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data     19186071                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     19186071                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data     19377780                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     19377780                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.008964                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.008964                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.009057                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.009057                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 28485.290545                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMissLatency::total 28485.290545                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 27912.361399                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::total 27912.361399                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.blockedCycles::no_mshrs       668909                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets         6917                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs        20432                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets          140                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     32.738303                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets    49.407143                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks        34311                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            34311                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data       104934                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total       104934                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data       104934                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total       104934                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data        67043                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total        67043                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data        69186                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total        69186                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrUncacheable::cpu3.data         1511                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.overallMshrUncacheable::total         1511                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data   1654503994                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total   1654503994                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data   1695042082                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total   1695042082                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::cpu3.data     62669934                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::total     62669934                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.003494                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.003494                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.003570                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.003570                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 24678.251182                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 24678.251182                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 24499.784378                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 24499.784378                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::cpu3.data 41475.800132                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::total 41475.800132                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.dcache.replacements                 55272                       # number of replacements (Count)
system.cpu3.dcache.InvalidateReq.mshrMisses::cpu3.data            2                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.dcache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.dcache.InvalidateReq.mshrMissLatency::cpu3.data        86580                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.dcache.InvalidateReq.mshrMissLatency::total        86580                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.dcache.InvalidateReq.mshrMissRate::cpu3.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.dcache.InvalidateReq.avgMshrMissLatency::cpu3.data        43290                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.InvalidateReq.avgMshrMissLatency::total        43290                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.hits::cpu3.data       189267                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.hits::total       189267                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.misses::cpu3.data         3755                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.misses::total         3755                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.missLatency::cpu3.data     71390871                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.missLatency::total     71390871                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.accesses::cpu3.data       193022                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.accesses::total       193022                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.missRate::cpu3.data     0.019454                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.missRate::total     0.019454                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMissLatency::cpu3.data 19012.215979                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMissLatency::total 19012.215979                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.mshrHits::cpu3.data         3245                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrHits::total         3245                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrMisses::cpu3.data          510                       # number of LoadLockedReq MSHR misses (Count)
system.cpu3.dcache.LoadLockedReq.mshrMisses::total          510                       # number of LoadLockedReq MSHR misses (Count)
system.cpu3.dcache.LoadLockedReq.mshrMissLatency::cpu3.data      7236756                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.mshrMissLatency::total      7236756                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.mshrMissRate::cpu3.data     0.002642                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.mshrMissRate::total     0.002642                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMshrMissLatency::cpu3.data 14189.717647                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMshrMissLatency::total 14189.717647                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.hits::cpu3.data     10168811                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       10168811                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data        97214                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total        97214                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data   1409403852                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total   1409403852                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data     10266025                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     10266025                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.009469                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.009469                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 14497.951447                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 14497.951447                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data        56485                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total        56485                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data        40729                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total        40729                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::cpu3.data          940                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::total          940                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data    573332094                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total    573332094                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::cpu3.data     62669934                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::total     62669934                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.003967                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.003967                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 14076.753517                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 14076.753517                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::cpu3.data 66670.142553                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::total 66670.142553                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.SoftPFExReq.hits::cpu3.data       188113                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.hits::total       188113                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.misses::cpu3.data         3126                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.misses::total         3126                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.accesses::cpu3.data       191239                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.accesses::total       191239                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.missRate::cpu3.data     0.016346                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.missRate::total     0.016346                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.mshrMisses::cpu3.data         1739                       # number of SoftPFExReq MSHR misses (Count)
system.cpu3.dcache.SoftPFExReq.mshrMisses::total         1739                       # number of SoftPFExReq MSHR misses (Count)
system.cpu3.dcache.SoftPFExReq.mshrMissLatency::cpu3.data     36986310                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFExReq.mshrMissLatency::total     36986310                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFExReq.mshrMissRate::cpu3.data     0.009093                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.mshrMissRate::total     0.009093                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.avgMshrMissLatency::cpu3.data 21268.723404                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFExReq.avgMshrMissLatency::total 21268.723404                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::cpu3.data           66                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total           66                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data          404                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total          404                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data          470                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total          470                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.859574                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.859574                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::cpu3.data          404                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total          404                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::cpu3.data      3551778                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total      3551778                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::cpu3.data     0.859574                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.859574                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::cpu3.data  8791.529703                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total  8791.529703                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.missLatency::cpu3.data        26640                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.missLatency::total        26640                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.avgMissLatency::cpu3.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.mshrMissLatency::cpu3.data        25974                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.mshrMissLatency::total        25974                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.avgMshrMissLatency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.hits::cpu3.data       189930                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.hits::total       189930                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.misses::cpu3.data         1079                       # number of StoreCondReq misses (Count)
system.cpu3.dcache.StoreCondReq.misses::total         1079                       # number of StoreCondReq misses (Count)
system.cpu3.dcache.StoreCondReq.missLatency::cpu3.data     24845796                       # number of StoreCondReq miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.missLatency::total     24845796                       # number of StoreCondReq miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.accesses::cpu3.data       191009                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.accesses::total       191009                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.missRate::cpu3.data     0.005649                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.missRate::total     0.005649                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.avgMissLatency::cpu3.data 23026.687674                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.avgMissLatency::total 23026.687674                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.mshrHits::cpu3.data            1                       # number of StoreCondReq MSHR hits (Count)
system.cpu3.dcache.StoreCondReq.mshrHits::total            1                       # number of StoreCondReq MSHR hits (Count)
system.cpu3.dcache.StoreCondReq.mshrMisses::cpu3.data         1062                       # number of StoreCondReq MSHR misses (Count)
system.cpu3.dcache.StoreCondReq.mshrMisses::total         1062                       # number of StoreCondReq MSHR misses (Count)
system.cpu3.dcache.StoreCondReq.mshrMissLatency::cpu3.data     24117192                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.mshrMissLatency::total     24117192                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.mshrMissRate::cpu3.data     0.005560                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.mshrMissRate::total     0.005560                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.avgMshrMissLatency::cpu3.data 22709.220339                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.avgMshrMissLatency::total 22709.220339                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.hits::cpu3.data          147                       # number of SwapReq hits (Count)
system.cpu3.dcache.SwapReq.hits::total            147                       # number of SwapReq hits (Count)
system.cpu3.dcache.SwapReq.misses::cpu3.data           15                       # number of SwapReq misses (Count)
system.cpu3.dcache.SwapReq.misses::total           15                       # number of SwapReq misses (Count)
system.cpu3.dcache.SwapReq.missLatency::cpu3.data       213453                       # number of SwapReq miss ticks (Tick)
system.cpu3.dcache.SwapReq.missLatency::total       213453                       # number of SwapReq miss ticks (Tick)
system.cpu3.dcache.SwapReq.accesses::cpu3.data          162                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu3.dcache.SwapReq.accesses::total          162                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu3.dcache.SwapReq.missRate::cpu3.data     0.092593                       # miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.missRate::total     0.092593                       # miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.avgMissLatency::cpu3.data 14230.200000                       # average SwapReq miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.avgMissLatency::total 14230.200000                       # average SwapReq miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.mshrMisses::cpu3.data           15                       # number of SwapReq MSHR misses (Count)
system.cpu3.dcache.SwapReq.mshrMisses::total           15                       # number of SwapReq MSHR misses (Count)
system.cpu3.dcache.SwapReq.mshrMissLatency::cpu3.data       203463                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu3.dcache.SwapReq.mshrMissLatency::total       203463                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu3.dcache.SwapReq.mshrMissRate::cpu3.data     0.092593                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.mshrMissRate::total     0.092593                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.avgMshrMissLatency::cpu3.data 13564.200000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.avgMshrMissLatency::total 13564.200000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteLineReq.hits::cpu3.data          919                       # number of WriteLineReq hits (Count)
system.cpu3.dcache.WriteLineReq.hits::total          919                       # number of WriteLineReq hits (Count)
system.cpu3.dcache.WriteLineReq.misses::cpu3.data        11509                       # number of WriteLineReq misses (Count)
system.cpu3.dcache.WriteLineReq.misses::total        11509                       # number of WriteLineReq misses (Count)
system.cpu3.dcache.WriteLineReq.missLatency::cpu3.data    410171864                       # number of WriteLineReq miss ticks (Tick)
system.cpu3.dcache.WriteLineReq.missLatency::total    410171864                       # number of WriteLineReq miss ticks (Tick)
system.cpu3.dcache.WriteLineReq.accesses::cpu3.data        12428                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteLineReq.accesses::total        12428                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteLineReq.missRate::cpu3.data     0.926054                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu3.dcache.WriteLineReq.missRate::total     0.926054                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu3.dcache.WriteLineReq.avgMissLatency::cpu3.data 35639.227040                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteLineReq.avgMissLatency::total 35639.227040                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteLineReq.mshrHits::cpu3.data           99                       # number of WriteLineReq MSHR hits (Count)
system.cpu3.dcache.WriteLineReq.mshrHits::total           99                       # number of WriteLineReq MSHR hits (Count)
system.cpu3.dcache.WriteLineReq.mshrMisses::cpu3.data        11410                       # number of WriteLineReq MSHR misses (Count)
system.cpu3.dcache.WriteLineReq.mshrMisses::total        11410                       # number of WriteLineReq MSHR misses (Count)
system.cpu3.dcache.WriteLineReq.mshrMissLatency::cpu3.data    397447934                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteLineReq.mshrMissLatency::total    397447934                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteLineReq.mshrMissRate::cpu3.data     0.918088                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu3.dcache.WriteLineReq.mshrMissRate::total     0.918088                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu3.dcache.WriteLineReq.avgMshrMissLatency::cpu3.data 34833.298335                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteLineReq.avgMshrMissLatency::total 34833.298335                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      8844364                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       8844364                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        63254                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        63254                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data   3079239096                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total   3079239096                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      8907618                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      8907618                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.007101                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.007101                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 48680.543460                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 48680.543460                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::cpu3.data        48350                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total        48350                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data        14904                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        14904                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::cpu3.data          571                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::total          571                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data    683723966                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total    683723966                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.001673                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.001673                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 45875.199007                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 45875.199007                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          936.181398                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            19659427                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs             64258                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs            305.945205                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick        23592160224                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   936.181398                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.914240                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.914240                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024          962                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3           50                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4          900                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.939453                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          39588208                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         39588208                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 9633117                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             24040458                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  9791814                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1690042                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                101625                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             5296682                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                38973                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              66108962                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts               113525                       # Number of squashed instructions handled by decode (Count)
system.cpu3.fetch.icacheStallCycles          15225453                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      58210569                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                   12403825                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           7606850                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     28293910                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                 280486                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.tlbCycles                     21035                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu3.fetch.miscStallCycles                9814                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles        36863                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.pendingQuiesceStallCycles      1529386                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles          352                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                  9050976                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                76208                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.tlbSquashes                     342                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          45257056                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             1.495185                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.590789                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                30697414     67.83%     67.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                 1778679      3.93%     71.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                 1338901      2.96%     74.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                 2873601      6.35%     81.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                 1895977      4.19%     85.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                 1442256      3.19%     88.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  762706      1.69%     90.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  521207      1.15%     91.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 3946315      8.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            45257056                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.266943                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       1.252749                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      8740262                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          8740262                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      8740262                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         8740262                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst       310660                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total         310660                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst       310660                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total        310660                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst   3157720435                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total   3157720435                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst   3157720435                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total   3157720435                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      9050922                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      9050922                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      9050922                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      9050922                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.034324                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.034324                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.034324                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.034324                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 10164.554288                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMissLatency::total 10164.554288                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 10164.554288                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::total 10164.554288                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.blockedCycles::no_mshrs         5197                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs          237                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs     21.928270                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks       292543                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total           292543                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst        17604                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total        17604                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst        17604                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total        17604                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst       293056                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total       293056                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst       293056                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total       293056                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrUncacheable::cpu3.inst           50                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.icache.overallMshrUncacheable::total           50                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst   2809639533                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total   2809639533                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst   2809639533                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total   2809639533                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrUncacheableLatency::cpu3.inst      4664331                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.icache.overallMshrUncacheableLatency::total      4664331                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.032379                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.032379                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.032379                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.032379                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst  9587.381023                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total  9587.381023                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst  9587.381023                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total  9587.381023                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrUncacheableLatency::cpu3.inst 93286.620000                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrUncacheableLatency::total 93286.620000                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.icache.replacements                292543                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      8740262                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        8740262                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst       310660                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total       310660                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst   3157720435                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total   3157720435                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      9050922                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      9050922                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.034324                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.034324                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 10164.554288                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 10164.554288                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst        17604                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total        17604                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst       293056                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total       293056                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrUncacheable::cpu3.inst           50                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.icache.ReadReq.mshrUncacheable::total           50                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst   2809639533                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total   2809639533                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrUncacheableLatency::cpu3.inst      4664331                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.icache.ReadReq.mshrUncacheableLatency::total      4664331                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.032379                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.032379                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst  9587.381023                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total  9587.381023                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrUncacheableLatency::cpu3.inst 93286.620000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrUncacheableLatency::total 93286.620000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          505.346870                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             9033318                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs            293056                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs             30.824545                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick        23592045006                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   505.346870                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.987006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.987006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2          192                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          124                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          195                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          18394900                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         18394900                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                     534399                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                 330309                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                 192                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation               9757                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                140641                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads              172229                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 19028                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples          10784555                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean             4.283330                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev           17.813142                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9              10661680     98.86%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               12298      0.11%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               36522      0.34%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                5694      0.05%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                1678      0.02%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                2036      0.02%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                2569      0.02%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               23032      0.21%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                3511      0.03%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                4995      0.05%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109              7098      0.07%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119              1641      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129              1408      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139              2200      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149              3776      0.04%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159              3147      0.03%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169               922      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              1497      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               412      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199               615      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209               319      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               406      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               870      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               412      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               599      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259               457      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269               159      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                83      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289               210      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299                98      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows            4211      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1692                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total            10784555                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu3.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu3.mmu.dtb.readHits                 11360576                       # DTB read hits (Count)
system.cpu3.mmu.dtb.readMisses                  51148                       # DTB read misses (Count)
system.cpu3.mmu.dtb.writeHits                 9189292                       # DTB write hits (Count)
system.cpu3.mmu.dtb.writeMisses                  8537                       # DTB write misses (Count)
system.cpu3.mmu.dtb.inserts                     22377                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.flushTlb                        5                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.flushTlbMva                 32329                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.flushTlbMvaAsid               137                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.flushedEntries                383                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.alignFaults                     7                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.dtb.prefetchFaults               1554                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.dtb.permsFaults                   247                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.readAccesses             11411724                       # DTB read accesses (Count)
system.cpu3.mmu.dtb.writeAccesses             9197829                       # DTB write accesses (Count)
system.cpu3.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu3.mmu.dtb.hits                     20549868                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.misses                      59685                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.accesses                 20609553                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb_walker.walks                58131                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb_walker.walksLongDescriptor        58131                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          391                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        21986                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu3.mmu.dtb_walker.squashedBefore        30719                       # Table walks squashed before starting (Count)
system.cpu3.mmu.dtb_walker.walkWaitTime::samples        27412                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::mean  2727.703925                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::stdev  9417.607560                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::0-16383        25165     91.80%     91.80% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::16384-32767         1932      7.05%     98.85% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::32768-49151          166      0.61%     99.46% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::49152-65535           71      0.26%     99.72% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::65536-81919           35      0.13%     99.84% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::81920-98303           11      0.04%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::98304-114687            9      0.03%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::114688-131071            8      0.03%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::131072-147455            3      0.01%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::147456-163839            3      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::163840-180223            3      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::180224-196607            3      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::196608-212991            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::229376-245759            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::total        27412                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::samples        47070                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::mean 26673.540535                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::gmean 23431.459465                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::stdev 13955.050364                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::0-16383         6631     14.09%     14.09% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::16384-32767        30875     65.59%     79.68% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::32768-49151         8658     18.39%     98.08% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::49152-65535          386      0.82%     98.90% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::65536-81919          150      0.32%     99.21% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::81920-98303          122      0.26%     99.47% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::98304-114687          130      0.28%     99.75% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::114688-131071           70      0.15%     99.90% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::131072-147455           22      0.05%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::147456-163839            5      0.01%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::163840-180223            4      0.01%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::180224-196607            3      0.01%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::196608-212991            7      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::212992-229375            5      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::229376-245759            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::245760-262143            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.walkServiceTime::total        47070                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::samples -95609169362                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::mean     1.034382                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::0-3 -95678186276    100.07%    100.07% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::4-7     32499801     -0.03%    100.04% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::8-11     17744571     -0.02%    100.02% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::12-15     14986998     -0.02%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::16-19      1335996     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::20-23       701964     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::24-27       371628     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::28-31       282717     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::32-35      1079586     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::36-39        13653     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::total -95609169362                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pageSizes::4KiB        21986     98.25%     98.25% # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb_walker.pageSizes::2MiB          391      1.75%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb_walker.pageSizes::total        22377                       # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Data        58131                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::total        58131                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Data        22377                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::total        22377                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin::total        80508                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.instHits                  9052183                       # ITB inst hits (Count)
system.cpu3.mmu.itb.instMisses                   1357                       # ITB inst misses (Count)
system.cpu3.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu3.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu3.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu3.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu3.mmu.itb.inserts                       676                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.flushTlb                        5                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.flushTlbMva                 32329                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.flushTlbMvaAsid               137                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.flushedEntries                184                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.itb.permsFaults                   998                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu3.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu3.mmu.itb.instAccesses              9053540                       # ITB inst accesses (Count)
system.cpu3.mmu.itb.hits                      9052183                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.misses                       1357                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.accesses                  9053540                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb_walker.walks                 1357                       # Table walker walks requested (Count)
system.cpu3.mmu.itb_walker.walksLongDescriptor         1357                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           26                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu3.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          650                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu3.mmu.itb_walker.squashedBefore          112                       # Table walks squashed before starting (Count)
system.cpu3.mmu.itb_walker.walkWaitTime::samples         1245                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::mean   376.865060                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::stdev  2486.328559                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::0-2047         1210     97.19%     97.19% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::2048-4095            3      0.24%     97.43% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::4096-6143            8      0.64%     98.07% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::6144-8191            1      0.08%     98.15% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::8192-10239            1      0.08%     98.23% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::10240-12287            2      0.16%     98.39% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::12288-14335            1      0.08%     98.47% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::14336-16383            6      0.48%     98.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::16384-18431            6      0.48%     99.44% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::18432-20479            3      0.24%     99.68% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::20480-22527            2      0.16%     99.84% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::22528-24575            1      0.08%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::30720-32767            1      0.08%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::total         1245                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkServiceTime::samples          788                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.itb_walker.walkServiceTime::mean 20641.351523                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.itb_walker.walkServiceTime::gmean 18551.554210                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.itb_walker.walkServiceTime::stdev  8398.618656                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.itb_walker.walkServiceTime::0-8191           71      9.01%      9.01% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.itb_walker.walkServiceTime::8192-16383          150     19.04%     28.05% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.itb_walker.walkServiceTime::16384-24575          432     54.82%     82.87% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.itb_walker.walkServiceTime::24576-32767           89     11.29%     94.16% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.itb_walker.walkServiceTime::32768-40959           29      3.68%     97.84% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.itb_walker.walkServiceTime::40960-49151           15      1.90%     99.75% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.itb_walker.walkServiceTime::65536-73727            2      0.25%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.itb_walker.walkServiceTime::total          788                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu3.mmu.itb_walker.pendingWalks::samples   5876456946                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb_walker.pendingWalks::mean     0.604726                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb_walker.pendingWalks::stdev     0.488964                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb_walker.pendingWalks::0   2322967228     39.53%     39.53% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb_walker.pendingWalks::1   3553333874     60.47%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb_walker.pendingWalks::2       154845      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb_walker.pendingWalks::3          999      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb_walker.pendingWalks::total   5876456946                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb_walker.pageSizes::4KiB          650     96.15%     96.15% # Table walker page sizes translated (Count)
system.cpu3.mmu.itb_walker.pageSizes::2MiB           26      3.85%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.itb_walker.pageSizes::total          676                       # Table walker page sizes translated (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Inst         1357                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::total         1357                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Inst          676                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::total          676                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin::total         2033                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.stage2_dtb.instHits                 0                       # ITB inst hits (Count)
system.cpu3.mmu.stage2_dtb.instMisses               0                       # ITB inst misses (Count)
system.cpu3.mmu.stage2_dtb.readHits                 0                       # DTB read hits (Count)
system.cpu3.mmu.stage2_dtb.readMisses               0                       # DTB read misses (Count)
system.cpu3.mmu.stage2_dtb.writeHits                0                       # DTB write hits (Count)
system.cpu3.mmu.stage2_dtb.writeMisses              0                       # DTB write misses (Count)
system.cpu3.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_dtb.alignFaults              0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.stage2_dtb.domainFaults             0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.stage2_dtb.permsFaults              0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.stage2_dtb.readAccesses             0                       # DTB read accesses (Count)
system.cpu3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu3.mmu.stage2_dtb.instAccesses             0                       # ITB inst accesses (Count)
system.cpu3.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.stage2_itb.instHits                 0                       # ITB inst hits (Count)
system.cpu3.mmu.stage2_itb.instMisses               0                       # ITB inst misses (Count)
system.cpu3.mmu.stage2_itb.readHits                 0                       # DTB read hits (Count)
system.cpu3.mmu.stage2_itb.readMisses               0                       # DTB read misses (Count)
system.cpu3.mmu.stage2_itb.writeHits                0                       # DTB write hits (Count)
system.cpu3.mmu.stage2_itb.writeMisses              0                       # DTB write misses (Count)
system.cpu3.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_itb.alignFaults              0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.stage2_itb.domainFaults             0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.stage2_itb.permsFaults              0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.stage2_itb.readAccesses             0                       # DTB read accesses (Count)
system.cpu3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu3.mmu.stage2_itb.instAccesses             0                       # ITB inst accesses (Count)
system.cpu3.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions          44847                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples        22424                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 80485820.474804                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 149387906.572373                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::underflows            5      0.02%      0.02% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10        22419     99.98%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value          334                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  22398970608                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total        22424                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  15469518677                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED 1804814038327                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                101625                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                10468313                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                 610651                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles      20838074                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 10710478                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles              2527915                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              65763306                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                 8444                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                 41701                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                 94420                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                376211                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           57300726                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   95802743                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                77445440                       # Number of integer rename lookups (Count)
system.cpu3.rename.vecLookups                    7402                       # Number of vector rename lookups (Count)
system.cpu3.rename.committedMaps             55461408                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                 1839318                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                1477648                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing             392604                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 10142559                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       107675419                       # The number of ROB reads (Count)
system.cpu3.rob.writes                      131246693                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                54637953                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  63560016                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 24256                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                24256                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                83943                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               83943                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          136                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.pci_host.pio          458                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio        42044                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_ide.pio         5476                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.nics.pio        42268                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total        90466                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::system.iocache.cpu_side_port       125932                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::total       125932                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   216398                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          272                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.pci_host.pio          662                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio        42064                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_ide.pio         3767                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.nics.pio        84536                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total       131445                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::system.iocache.cpu_side_port      4014256                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::total      4014256                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   4145701                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer10.occupancy                4980                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer11.occupancy                4980                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer11.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer12.occupancy            45406064                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer13.occupancy               22260                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer14.occupancy               22260                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer15.occupancy               22260                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy             5770291                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy            44632667                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy           321999219                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               144220                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer7.occupancy               440656                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy            69083000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy            63756000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.demandHits::pci_ide                  8                       # number of demand (read+write) hits (Count)
system.iocache.demandHits::total                    8                       # number of demand (read+write) hits (Count)
system.iocache.overallHits::pci_ide                 8                       # number of overall hits (Count)
system.iocache.overallHits::total                   8                       # number of overall hits (Count)
system.iocache.demandMisses::pci_ide            62958                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total              62958                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pci_ide           62958                       # number of overall misses (Count)
system.iocache.overallMisses::total             62958                       # number of overall misses (Count)
system.iocache.demandMissLatency::pci_ide   1317331219                       # number of demand (read+write) miss ticks (Tick)
system.iocache.demandMissLatency::total    1317331219                       # number of demand (read+write) miss ticks (Tick)
system.iocache.overallMissLatency::pci_ide   1317331219                       # number of overall miss ticks (Tick)
system.iocache.overallMissLatency::total   1317331219                       # number of overall miss ticks (Tick)
system.iocache.demandAccesses::pci_ide          62966                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total            62966                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pci_ide         62966                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total           62966                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pci_ide       0.999873                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total         0.999873                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pci_ide      0.999873                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total        0.999873                       # miss rate for overall accesses (Ratio)
system.iocache.demandAvgMissLatency::pci_ide 20923.968662                       # average overall miss latency ((Cycle/Count))
system.iocache.demandAvgMissLatency::total 20923.968662                       # average overall miss latency ((Cycle/Count))
system.iocache.overallAvgMissLatency::pci_ide 20923.968662                       # average overall miss latency ((Cycle/Count))
system.iocache.overallAvgMissLatency::total 20923.968662                       # average overall miss latency ((Cycle/Count))
system.iocache.blockedCycles::no_mshrs           1854                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs            116                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs         15.982759                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks           62516                       # number of writebacks (Count)
system.iocache.writebacks::total                62516                       # number of writebacks (Count)
system.iocache.demandMshrMisses::pci_ide        62958                       # number of demand (read+write) MSHR misses (Count)
system.iocache.demandMshrMisses::total          62958                       # number of demand (read+write) MSHR misses (Count)
system.iocache.overallMshrMisses::pci_ide        62958                       # number of overall MSHR misses (Count)
system.iocache.overallMshrMisses::total         62958                       # number of overall MSHR misses (Count)
system.iocache.demandMshrMissLatency::pci_ide   1191272555                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.demandMshrMissLatency::total   1191272555                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::pci_ide   1191272555                       # number of overall MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::total   1191272555                       # number of overall MSHR miss ticks (Tick)
system.iocache.demandMshrMissRate::pci_ide     0.999873                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.demandMshrMissRate::total     0.999873                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.overallMshrMissRate::pci_ide     0.999873                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.overallMshrMissRate::total     0.999873                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.demandAvgMshrMissLatency::pci_ide 18921.702643                       # average overall mshr miss latency ((Cycle/Count))
system.iocache.demandAvgMshrMissLatency::total 18921.702643                       # average overall mshr miss latency ((Cycle/Count))
system.iocache.overallAvgMshrMissLatency::pci_ide 18921.702643                       # average overall mshr miss latency ((Cycle/Count))
system.iocache.overallAvgMshrMissLatency::total 18921.702643                       # average overall mshr miss latency ((Cycle/Count))
system.iocache.replacements                     62922                       # number of replacements (Count)
system.iocache.ReadReq.misses::pci_ide            406                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total              406                       # number of ReadReq misses (Count)
system.iocache.ReadReq.missLatency::pci_ide     23426698                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.missLatency::total     23426698                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.accesses::pci_ide          406                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total            406                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pci_ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMissLatency::pci_ide 57701.226601                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.avgMissLatency::total 57701.226601                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.mshrMisses::pci_ide          406                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMisses::total          406                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMissLatency::pci_ide     22614698                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissLatency::total     22614698                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissRate::pci_ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMshrMissLatency::pci_ide 55701.226601                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.ReadReq.avgMshrMissLatency::total 55701.226601                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.hits::pci_ide            8                       # number of WriteLineReq hits (Count)
system.iocache.WriteLineReq.hits::total             8                       # number of WriteLineReq hits (Count)
system.iocache.WriteLineReq.misses::pci_ide        62552                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total        62552                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.missLatency::pci_ide   1293904521                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.missLatency::total   1293904521                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.accesses::pci_ide        62560                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total        62560                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pci_ide     0.999872                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total     0.999872                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMissLatency::pci_ide 20685.262198                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMissLatency::total 20685.262198                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.mshrMisses::pci_ide        62552                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMisses::total        62552                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMissLatency::pci_ide   1168657857                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissLatency::total   1168657857                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissRate::pci_ide     0.999872                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.mshrMissRate::total     0.999872                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMshrMissLatency::pci_ide 18682.981471                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMshrMissLatency::total 18682.981471                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse               12.304706                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                   62966                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                 62954                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                  1.000191                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick           301029545000                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide    12.304706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide         0.769044                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total           0.769044                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::4              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses               1070410                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses              1070410                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu0.mmu.dtb_walker         1043                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.mmu.itb_walker          111                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.inst                 19315                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                181130                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.mmu.dtb_walker          143                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.mmu.itb_walker            5                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                  4163                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                  2848                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.mmu.dtb_walker           22                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.mmu.itb_walker            2                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.inst                  2426                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.data                   787                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.mmu.dtb_walker          101                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.mmu.itb_walker            4                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.inst                  6712                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.data                  4497                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                    223309                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.mmu.dtb_walker         1043                       # number of overall hits (Count)
system.l3.overallHits::cpu0.mmu.itb_walker          111                       # number of overall hits (Count)
system.l3.overallHits::cpu0.inst                19315                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data               181130                       # number of overall hits (Count)
system.l3.overallHits::cpu1.mmu.dtb_walker          143                       # number of overall hits (Count)
system.l3.overallHits::cpu1.mmu.itb_walker            5                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                 4163                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                 2848                       # number of overall hits (Count)
system.l3.overallHits::cpu2.mmu.dtb_walker           22                       # number of overall hits (Count)
system.l3.overallHits::cpu2.mmu.itb_walker            2                       # number of overall hits (Count)
system.l3.overallHits::cpu2.inst                 2426                       # number of overall hits (Count)
system.l3.overallHits::cpu2.data                  787                       # number of overall hits (Count)
system.l3.overallHits::cpu3.mmu.dtb_walker          101                       # number of overall hits (Count)
system.l3.overallHits::cpu3.mmu.itb_walker            4                       # number of overall hits (Count)
system.l3.overallHits::cpu3.inst                 6712                       # number of overall hits (Count)
system.l3.overallHits::cpu3.data                 4497                       # number of overall hits (Count)
system.l3.overallHits::total                   223309                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.mmu.dtb_walker          328                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.mmu.itb_walker            3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.inst               18527                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data              336968                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.mmu.dtb_walker           54                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.mmu.itb_walker            1                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                2079                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data                9890                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.mmu.dtb_walker           18                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.mmu.itb_walker            1                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.inst                 597                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.data                1972                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.mmu.dtb_walker           30                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.inst                2297                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.data                4786                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                  377551                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.mmu.dtb_walker          328                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.mmu.itb_walker            3                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.inst              18527                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data             336968                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.mmu.dtb_walker           54                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.mmu.itb_walker            1                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst               2079                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data               9890                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.mmu.dtb_walker           18                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.mmu.itb_walker            1                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.inst                597                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.data               1972                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.mmu.dtb_walker           30                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.inst               2297                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.data               4786                       # number of overall misses (Count)
system.l3.overallMisses::total                 377551                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.mmu.dtb_walker     33836557                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.mmu.itb_walker       235101                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.inst     1523302979                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data    29216380818                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.mmu.dtb_walker      4646590                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.mmu.itb_walker        92242                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst      180562077                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data     1024120959                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.mmu.dtb_walker      1581767                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.mmu.itb_walker        77923                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.inst       49064021                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.data      202323723                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.mmu.dtb_walker      2583111                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.inst      189892625                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.data      481404600                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total        32910105093                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.mmu.dtb_walker     33836557                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.mmu.itb_walker       235101                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst    1523302979                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data   29216380818                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.mmu.dtb_walker      4646590                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.mmu.itb_walker        92242                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst     180562077                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data    1024120959                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.mmu.dtb_walker      1581767                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.mmu.itb_walker        77923                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.inst      49064021                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.data     202323723                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.mmu.dtb_walker      2583111                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.inst     189892625                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.data     481404600                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total       32910105093                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.mmu.dtb_walker         1371                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.mmu.itb_walker          114                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.inst             37842                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data            518098                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.mmu.dtb_walker          197                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.mmu.itb_walker            6                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst              6242                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data             12738                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.mmu.dtb_walker           40                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.mmu.itb_walker            3                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.inst              3023                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.data              2759                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.mmu.dtb_walker          131                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.mmu.itb_walker            4                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.inst              9009                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.data              9283                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                600860                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.mmu.dtb_walker         1371                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.mmu.itb_walker          114                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst            37842                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data           518098                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.mmu.dtb_walker          197                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.mmu.itb_walker            6                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst             6242                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data            12738                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.mmu.dtb_walker           40                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.mmu.itb_walker            3                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.inst             3023                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.data             2759                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.mmu.dtb_walker          131                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.mmu.itb_walker            4                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.inst             9009                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.data             9283                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total               600860                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.mmu.dtb_walker     0.239241                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.mmu.itb_walker     0.026316                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.inst          0.489588                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.650394                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.mmu.dtb_walker     0.274112                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.mmu.itb_walker     0.166667                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.333066                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.776417                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.mmu.dtb_walker     0.450000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.mmu.itb_walker     0.333333                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.inst          0.197486                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.data          0.714752                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.mmu.dtb_walker     0.229008                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.inst          0.254967                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.data          0.515566                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.628351                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.mmu.dtb_walker     0.239241                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.mmu.itb_walker     0.026316                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.489588                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.650394                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.mmu.dtb_walker     0.274112                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.mmu.itb_walker     0.166667                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.333066                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.776417                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.mmu.dtb_walker     0.450000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.mmu.itb_walker     0.333333                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.inst         0.197486                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.data         0.714752                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.mmu.dtb_walker     0.229008                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.inst         0.254967                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.data         0.515566                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.628351                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.mmu.dtb_walker 103160.234756                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.mmu.itb_walker        78367                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.inst 82220.703784                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.data 86703.725036                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.mmu.dtb_walker 86047.962963                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.mmu.itb_walker        92242                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.inst 86850.445887                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.data 103551.158645                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.mmu.dtb_walker 87875.944444                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.mmu.itb_walker        77923                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.inst 82184.289782                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.data 102598.236815                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.mmu.dtb_walker 86103.700000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.inst 82669.841097                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.data 100586.000836                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    87167.310093                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.mmu.dtb_walker 103160.234756                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.mmu.itb_walker        78367                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.inst 82220.703784                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.data 86703.725036                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.mmu.dtb_walker 86047.962963                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.mmu.itb_walker        92242                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.inst 86850.445887                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.data 103551.158645                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.mmu.dtb_walker 87875.944444                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.mmu.itb_walker        77923                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.inst 82184.289782                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.data 102598.236815                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.mmu.dtb_walker 86103.700000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.inst 82669.841097                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.data 100586.000836                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   87167.310093                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks               243302                       # number of writebacks (Count)
system.l3.writebacks::total                    243302                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu0.inst                 8                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                 1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.inst                 3                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.inst                 8                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                    21                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst                8                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst                1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.inst                3                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.inst                8                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.data                1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                   21                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.mmu.dtb_walker          328                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.mmu.itb_walker            3                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.inst           18519                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data          336968                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.mmu.dtb_walker           54                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.mmu.itb_walker            1                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst            2078                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data            9890                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.mmu.dtb_walker           18                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.mmu.itb_walker            1                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.inst             594                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.data            1972                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.mmu.dtb_walker           30                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.inst            2289                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.data            4785                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total              377530                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.mmu.dtb_walker          328                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.mmu.itb_walker            3                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst          18519                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data         336968                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.mmu.dtb_walker           54                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.mmu.itb_walker            1                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst           2078                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data           9890                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.mmu.dtb_walker           18                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.mmu.itb_walker            1                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.inst            594                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.data           1972                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.mmu.dtb_walker           30                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.inst           2289                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.data           4785                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total             377530                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu0.inst         1045                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::cpu0.data        49677                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::cpu1.inst           49                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::cpu1.data         3233                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::cpu2.inst           50                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::cpu2.data         1660                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::cpu3.inst           50                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::cpu3.data         1511                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total         57275                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu0.mmu.dtb_walker     31596847                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.mmu.itb_walker       214452                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.inst   1395995183                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data  26916222775                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.mmu.dtb_walker      4277863                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.mmu.itb_walker        85348                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst    166316846                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data    956606987                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.mmu.dtb_walker      1458897                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.mmu.itb_walker        71188                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.inst     44919101                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.data    188865773                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.mmu.dtb_walker      2378604                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.inst    173774198                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.data    448660747                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total    30331444809                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.mmu.dtb_walker     31596847                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.mmu.itb_walker       214452                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst   1395995183                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data  26916222775                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.mmu.dtb_walker      4277863                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.mmu.itb_walker        85348                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst    166316846                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data    956606987                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.mmu.dtb_walker      1458897                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.mmu.itb_walker        71188                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.inst     44919101                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.data    188865773                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.mmu.dtb_walker      2378604                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.inst    173774198                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.data    448660747                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total   30331444809                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu0.inst     64011964                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu0.data   4410742843                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu1.inst      3108969                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu1.data     70731407                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu2.inst      3365380                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu2.data     78850961                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu3.inst      3191700                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu3.data     39013471                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total   4673016695                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu0.mmu.dtb_walker     0.239241                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.mmu.itb_walker     0.026316                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.inst      0.489377                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.650394                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.mmu.dtb_walker     0.274112                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.mmu.itb_walker     0.166667                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.332906                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.776417                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.mmu.dtb_walker     0.450000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.mmu.itb_walker     0.333333                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.inst      0.196494                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.data      0.714752                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.mmu.dtb_walker     0.229008                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.inst      0.254079                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.data      0.515458                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.628316                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.mmu.dtb_walker     0.239241                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.mmu.itb_walker     0.026316                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.489377                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.650394                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.mmu.dtb_walker     0.274112                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.mmu.itb_walker     0.166667                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.332906                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.776417                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.mmu.dtb_walker     0.450000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.mmu.itb_walker     0.333333                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.inst     0.196494                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.data     0.714752                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.mmu.dtb_walker     0.229008                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.inst     0.254079                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.data     0.515458                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.628316                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.mmu.dtb_walker 96331.850610                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.mmu.itb_walker        71484                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.inst 75381.779956                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 79877.682080                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.mmu.dtb_walker 79219.685185                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.mmu.itb_walker        85348                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 80036.980751                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 96724.670071                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.mmu.dtb_walker 81049.833333                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.mmu.itb_walker        71188                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.inst 75621.382155                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.data 95773.718560                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.mmu.dtb_walker 79286.800000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.inst 75917.080821                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.data 93764.001463                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 80341.813390                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.mmu.dtb_walker 96331.850610                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.mmu.itb_walker        71484                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 75381.779956                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 79877.682080                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.mmu.dtb_walker 79219.685185                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.mmu.itb_walker        85348                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 80036.980751                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 96724.670071                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.mmu.dtb_walker 81049.833333                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.mmu.itb_walker        71188                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.inst 75621.382155                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.data 95773.718560                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.mmu.dtb_walker 79286.800000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.inst 75917.080821                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.data 93764.001463                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 80341.813390                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu0.inst 61255.467943                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu0.data 88788.430119                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu1.inst 63448.346939                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu1.data 21877.948345                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu2.inst 67307.600000                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu2.data 47500.578916                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu3.inst        63834                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu3.data 25819.636664                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 81589.117329                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                         282529                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks          645                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total            645                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanInvalidReq.missLatency::cpu0.data     88084841                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total     88084841                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu0.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu0.data         9685                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total         9685                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu0.data    167280908                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total    167280908                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu0.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu0.data 17272.163965                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total 17272.163965                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.hits::cpu0.data          1724                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::cpu1.data           296                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::cpu2.data             3                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::cpu3.data           340                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::total              2363                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.misses::cpu0.data       171844                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::cpu1.data         9655                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::cpu2.data         1840                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::cpu3.data         8958                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total          192297                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.missLatency::cpu0.data        90529                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.missLatency::total        90529                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.accesses::cpu0.data       173568                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::cpu1.data         9951                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::cpu2.data         1843                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::cpu3.data         9298                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total        194660                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::cpu0.data     0.990067                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::cpu1.data     0.970254                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::cpu2.data     0.998372                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::cpu3.data     0.963433                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total      0.987861                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMissLatency::cpu0.data     0.526809                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMissLatency::total     0.470777                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.mshrHits::cpu1.data            1                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrHits::total             1                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrMisses::cpu0.data       172296                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::cpu1.data         9656                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::cpu2.data         1842                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::cpu3.data         8960                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total       192754                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::cpu0.data   2816075244                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::cpu1.data    158567459                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::cpu2.data     30036258                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::cpu3.data    145616668                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total   3150295629                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::cpu0.data     0.992671                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::cpu1.data     0.970355                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::cpu2.data     0.999457                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::cpu3.data     0.963648                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total     0.990209                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::cpu0.data 16344.402911                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::cpu1.data 16421.650684                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::cpu2.data 16306.328990                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::cpu3.data 16251.860268                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total 16343.607028                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu0.data            128923                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data               518                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu2.data                98                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu3.data               288                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                129827                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data          260626                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data            6211                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu2.data            1693                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu3.data            4200                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total              272730                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data  23443714344                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data    640436570                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu2.data    175161335                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu3.data    427983031                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total    24687295280                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data        389549                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data          6729                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu2.data          1791                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu3.data          4488                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total            402557                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.669045                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.923020                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu2.data      0.945282                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu3.data      0.935829                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.677494                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 89951.556422                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 103113.278055                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu2.data 103462.099823                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu3.data 101900.721667                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 90519.177502                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data       260626                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data         6211                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu2.data         1693                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu3.data         4200                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total          272730                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data  21664651088                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data    598041275                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu2.data    163607254                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu3.data    399302543                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total  22825602160                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.669045                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.923020                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu2.data     0.945282                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu3.data     0.935829                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.677494                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 83125.440624                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 96287.437611                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu2.data 96637.480213                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu3.data 95072.034048                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 83693.037656                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadReq.mshrUncacheable::cpu0.inst         1045                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::cpu0.data        25534                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::cpu1.inst           49                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::cpu1.data         1576                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::cpu2.inst           50                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::cpu2.data         1154                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::cpu3.inst           50                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::cpu3.data          940                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total        30398                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::cpu0.inst     64011964                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::cpu0.data   4410742843                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::cpu1.inst      3108969                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::cpu1.data     70731407                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::cpu2.inst      3365380                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::cpu2.data     78850961                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::cpu3.inst      3191700                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::cpu3.data     39013471                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total   4673016695                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::cpu0.inst 61255.467943                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::cpu0.data 172739.987585                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::cpu1.inst 63448.346939                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::cpu1.data 44880.334391                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::cpu2.inst 67307.600000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::cpu2.data 68328.389081                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::cpu3.inst        63834                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::cpu3.data 41503.692553                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 153727.768110                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.mmu.dtb_walker         1043                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.mmu.itb_walker          111                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.inst         19315                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         52207                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.mmu.dtb_walker          143                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.mmu.itb_walker            5                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst          4163                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data          2330                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.mmu.dtb_walker           22                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.mmu.itb_walker            2                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.inst          2426                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.data           689                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.mmu.dtb_walker          101                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.mmu.itb_walker            4                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.inst          6712                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.data          4209                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             93482                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.mmu.dtb_walker          328                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.mmu.itb_walker            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.inst        18527                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data        76342                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.mmu.dtb_walker           54                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.mmu.itb_walker            1                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst         2079                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data         3679                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.mmu.dtb_walker           18                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.mmu.itb_walker            1                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.inst          597                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.data          279                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.mmu.dtb_walker           30                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.inst         2297                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.data          586                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          104821                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.mmu.dtb_walker     33836557                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.mmu.itb_walker       235101                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.inst   1523302979                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data   5772666474                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.mmu.dtb_walker      4646590                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.mmu.itb_walker        92242                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst    180562077                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data    383684389                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.mmu.dtb_walker      1581767                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.mmu.itb_walker        77923                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.inst     49064021                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.data     27162388                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.mmu.dtb_walker      2583111                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.inst    189892625                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.data     53421569                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total   8222809813                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.mmu.dtb_walker         1371                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.mmu.itb_walker          114                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.inst        37842                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data       128549                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.mmu.dtb_walker          197                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.mmu.itb_walker            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst         6242                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data         6009                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.mmu.dtb_walker           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.mmu.itb_walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.inst         3023                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.data          968                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.mmu.dtb_walker          131                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.mmu.itb_walker            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.inst         9009                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.data         4795                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        198303                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.mmu.dtb_walker     0.239241                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.mmu.itb_walker     0.026316                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.489588                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.593875                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.mmu.dtb_walker     0.274112                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.mmu.itb_walker     0.166667                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.333066                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.612248                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.mmu.dtb_walker     0.450000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.mmu.itb_walker     0.333333                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.inst     0.197486                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.data     0.288223                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.mmu.dtb_walker     0.229008                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.inst     0.254967                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.data     0.122211                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.528590                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.mmu.dtb_walker 103160.234756                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.mmu.itb_walker        78367                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 82220.703784                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 75615.866417                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.mmu.dtb_walker 86047.962963                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.mmu.itb_walker        92242                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 86850.445887                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 104290.402011                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.mmu.dtb_walker 87875.944444                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.mmu.itb_walker        77923                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.inst 82184.289782                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.data 97356.229391                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.mmu.dtb_walker 86103.700000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.inst 82669.841097                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.data 91163.087031                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 78446.206514                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst            8                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.inst            3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.inst            8                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total            21                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.mmu.dtb_walker          328                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.mmu.itb_walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst        18519                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data        76342                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.mmu.dtb_walker           54                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.mmu.itb_walker            1                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst         2078                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data         3679                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.mmu.dtb_walker           18                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.mmu.itb_walker            1                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.inst          594                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.data          279                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.mmu.dtb_walker           30                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.inst         2289                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.data          585                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       104800                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.mmu.dtb_walker     31596847                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.mmu.itb_walker       214452                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst   1395995183                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data   5251571687                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.mmu.dtb_walker      4277863                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.mmu.itb_walker        85348                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst    166316846                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data    358565712                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.mmu.dtb_walker      1458897                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.mmu.itb_walker        71188                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.inst     44919101                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.data     25258519                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.mmu.dtb_walker      2378604                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.inst    173774198                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.data     49358204                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total   7505842649                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.mmu.dtb_walker     0.239241                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.mmu.itb_walker     0.026316                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.489377                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.593875                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.mmu.dtb_walker     0.274112                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.mmu.itb_walker     0.166667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.332906                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.612248                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.mmu.dtb_walker     0.450000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.mmu.itb_walker     0.333333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.inst     0.196494                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.data     0.288223                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.mmu.dtb_walker     0.229008                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.inst     0.254079                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.data     0.122002                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.528484                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.mmu.dtb_walker 96331.850610                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.mmu.itb_walker        71484                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 75381.779956                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 68790.072136                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.mmu.dtb_walker 79219.685185                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.mmu.itb_walker        85348                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 80036.980751                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 97462.819244                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.mmu.dtb_walker 81049.833333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.mmu.itb_walker        71188                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.inst 75621.382155                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.data 90532.326165                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.mmu.dtb_walker 79286.800000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.inst 75917.080821                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.data 84372.998291                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 71620.635964                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.hits::cpu0.data             28                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu1.data              3                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu2.data              5                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu3.data             23                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::total                 59                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.misses::cpu0.data            5                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.misses::cpu1.data            7                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.misses::cpu2.data            7                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.misses::cpu3.data           12                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.misses::total               31                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.accesses::cpu0.data           33                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu2.data           12                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu3.data           35                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::total             90                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.missRate::cpu0.data     0.151515                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.missRate::cpu1.data     0.700000                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.missRate::cpu2.data     0.583333                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.missRate::cpu3.data     0.342857                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.missRate::total       0.344444                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.mshrMisses::cpu0.data            5                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMisses::cpu1.data            7                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMisses::cpu2.data            7                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMisses::cpu3.data           12                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMisses::total           31                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMissLatency::cpu0.data       119279                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissLatency::cpu1.data       139205                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissLatency::cpu2.data       166677                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissLatency::cpu3.data       229264                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissLatency::total       654425                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissRate::cpu0.data     0.151515                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.mshrMissRate::cpu1.data     0.700000                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.mshrMissRate::cpu2.data     0.583333                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.mshrMissRate::cpu3.data     0.342857                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.mshrMissRate::total     0.344444                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.avgMshrMissLatency::cpu0.data 23855.800000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.avgMshrMissLatency::cpu1.data 19886.428571                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.avgMshrMissLatency::cpu2.data        23811                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.avgMshrMissLatency::cpu3.data 19105.333333                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.avgMshrMissLatency::total 21110.483871                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data             4699                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data              860                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu2.data              646                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu3.data             2253                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                 8458                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::cpu0.data            140                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::cpu1.data             81                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::cpu2.data            186                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::cpu3.data            247                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                654                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.missLatency::cpu0.data      1478278                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::cpu1.data       670662                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::cpu2.data        47619                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::cpu3.data        70172                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::total       2266731                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.accesses::cpu0.data         4839                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data          941                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu2.data          832                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu3.data         2500                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total             9112                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::cpu0.data     0.028932                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::cpu1.data     0.086079                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::cpu2.data     0.223558                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::cpu3.data     0.098800                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.071773                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMissLatency::cpu0.data 10559.128571                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::cpu1.data  8279.777778                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::cpu2.data   256.016129                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::cpu3.data   284.097166                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::total  3465.949541                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.mshrMisses::cpu0.data          140                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::cpu1.data           81                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::cpu2.data          186                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::cpu3.data          247                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total            654                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::cpu0.data      2780862                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::cpu1.data      1512912                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::cpu2.data      4325711                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::cpu3.data      5498590                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total     14118075                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::cpu0.data     0.028932                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::cpu1.data     0.086079                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::cpu2.data     0.223558                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::cpu3.data     0.098800                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.071773                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::cpu0.data 19863.300000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::cpu1.data 18677.925926                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::cpu2.data 23256.510753                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::cpu3.data 22261.497976                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total 21587.270642                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WriteClean.hits::writebacks            3527                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total                 3527                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks         3527                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total             3527                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks         3526                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total           3526                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks     0.999716                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total     0.999716                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu0.data        24143                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::cpu1.data         1657                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::cpu2.data          506                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::cpu3.data          571                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total        26877                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks       638883                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           638883                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       638883                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       638883                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 259093.340956                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                      1331184                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                     559375                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.379770                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                    92171000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks   108576.381749                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.mmu.dtb_walker   280.377116                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.mmu.itb_walker     0.266674                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst    14274.191575                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    119178.071896                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.mmu.dtb_walker    44.979834                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.mmu.itb_walker     0.219231                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst     1672.255408                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data     7692.692860                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.mmu.dtb_walker    14.173702                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.mmu.itb_walker     0.757681                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.inst      504.240988                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.data     1505.244110                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.mmu.dtb_walker    23.900051                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.inst     1645.866565                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.data     3679.721518                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.414186                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.mmu.dtb_walker     0.001070                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.mmu.itb_walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.054452                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.454628                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.mmu.dtb_walker     0.000172                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.mmu.itb_walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.006379                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.029345                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.mmu.dtb_walker     0.000054                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.mmu.itb_walker     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.inst            0.001924                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.data            0.005742                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.mmu.dtb_walker     0.000091                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.inst            0.006278                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.data            0.014037                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.988363                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1023            436                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1024         258903                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1023::4                  436                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                    7                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4               258896                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1023         0.001663                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1024         0.987637                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                   25061007                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                  25061007                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    308439.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.mmu.dtb_walker::samples       328.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.mmu.itb_walker::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples     19557.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples    336023.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.mmu.dtb_walker::samples        54.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.mmu.itb_walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples      2119.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples      9754.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.mmu.dtb_walker::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.mmu.itb_walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.inst::samples       636.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.data::samples      1978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.mmu.dtb_walker::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.inst::samples      2331.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.data::samples      4788.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_pci_ide::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.640004851158                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        14983                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        14983                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1411731                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             295425                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      378619                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     310393                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    378619                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   310393                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1017                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  1815                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.65                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                       483                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                    26                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                378593                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    4                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                 1044                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               309345                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  173770                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   85625                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   67411                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   50589                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      85                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                     17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   4671                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   5094                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   7602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  10432                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  12022                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  13532                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  14666                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  15522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  16269                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  16926                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  17651                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  18016                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  18072                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  18986                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  21420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  18929                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  18604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  17033                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1921                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   1645                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   1565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   1537                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   1560                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   1503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   1633                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   1563                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   2020                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   1913                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   1929                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   1689                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   1653                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   1953                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   1860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   1728                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   1495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   1453                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   1098                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    897                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    874                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    936                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    742                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    566                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    624                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    662                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    752                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   1164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   1379                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   2076                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        14983                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.201161                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1480.391927                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-8191        14982     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::180224-188415            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         14983                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        14983                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      20.593072                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.666561                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     43.137986                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-31          14628     97.63%     97.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-63            98      0.65%     98.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-95           160      1.07%     99.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-127            9      0.06%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-159            3      0.02%     99.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-191            4      0.03%     99.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-223           10      0.07%     99.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-255            6      0.04%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-287           13      0.09%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::288-319            3      0.02%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::320-351            4      0.03%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::352-383            1      0.01%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::384-415            2      0.01%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::416-447            3      0.02%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::448-479            5      0.03%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::480-511            5      0.03%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-543            2      0.01%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::576-607            1      0.01%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::640-671            2      0.01%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::704-735            1      0.01%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::736-767            3      0.02%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::800-831            1      0.01%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::832-863            3      0.02%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::896-927            1      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::928-959            3      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1024-1055           12      0.08%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         14983                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   65088                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                24230160                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             19806448                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              13311200.83284187                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              10880968.47537281                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1815954782832                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    2635592.39                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.mmu.dtb_walker        20992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.mmu.itb_walker          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.inst      1251648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     21496720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.mmu.dtb_walker         3456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.mmu.itb_walker           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst       135616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data       624024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.mmu.dtb_walker         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.mmu.itb_walker           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.inst        40704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.data       126240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.mmu.dtb_walker         1920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.inst       149184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.data       306144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::pci_ide         7680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     19738048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorWriteBytes::cpu0.data         1076                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorWriteBytes::cpu1.data            8                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorWriteBytes::cpu2.data           12                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorWriteBytes::cpu3.data            8                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.mmu.dtb_walker 11532.269200162791                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.mmu.itb_walker 105.478071952708                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.inst 687611.551059706486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 11809544.681808473542                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.mmu.dtb_walker 1898.605295148752                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.mmu.itb_walker 35.159357317569                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 74502.678155929738                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 342816.918605296582                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.mmu.dtb_walker 632.868431716251                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.mmu.itb_walker 35.159357317569                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.inst 22361.351253974193                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.data 69351.832308905810                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.mmu.dtb_walker 1054.780719527085                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.inst 81956.461907254474                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.data 168184.785728593648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::pci_ide 4219.122878108338                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 10843391.912239652127                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::cpu0.data 591.116694901637                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::cpu1.data 4.394919664696                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::cpu2.data 6.592379497044                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::cpu3.data 4.394919664696                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.mmu.dtb_walker          328                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.mmu.itb_walker            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.inst        19557                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data       336872                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.mmu.dtb_walker           54                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.mmu.itb_walker            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst         2119                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data         9776                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.mmu.dtb_walker           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.mmu.itb_walker            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.inst          636                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.data         1980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.mmu.dtb_walker           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.inst         2331                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.data         4793                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::pci_ide          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       309345                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::cpu0.data         1042                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::cpu1.data            2                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::cpu2.data            2                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::cpu3.data            2                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.mmu.dtb_walker     18760769                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.mmu.itb_walker        97500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst    692724579                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  13845300115                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.mmu.dtb_walker      2172827                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.mmu.itb_walker        46250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst     85130147                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data    570505418                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.mmu.dtb_walker       754339                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.mmu.itb_walker        32500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.inst     22761026                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.data    111960088                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.mmu.dtb_walker      1205180                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.inst     85632657                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.data    262452725                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::pci_ide     10108107                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 25070346251363                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::cpu0.data 177923974418                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::cpu1.data      4574840                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::cpu2.data     87377835                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::cpu3.data     79905756                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.mmu.dtb_walker     57197.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.mmu.itb_walker     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     35420.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     41099.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.mmu.dtb_walker     40237.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.mmu.itb_walker     46250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     40174.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     58357.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.mmu.dtb_walker     41907.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.mmu.itb_walker     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.inst     35787.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.data     56545.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.mmu.dtb_walker     40172.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.inst     36736.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.data     54757.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::pci_ide     84234.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  81043321.38                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::cpu0.data 170752374.68                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::cpu1.data   2287420.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::cpu2.data  43688917.50                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::cpu3.data  39952878.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.mmu.dtb_walker        20992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.mmu.itb_walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.inst      1251648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     21559696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.dtb_walker         3456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.itb_walker           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst       135616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data       625328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.dtb_walker         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.itb_walker           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst        40704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data       126272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.dtb_walker         1920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst       149184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data       306192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::pci_ide         7680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       24230160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst      1251648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst       135616                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst        40704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst       149184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1577152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     19798080                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu0.data         8332                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu1.data           12                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu2.data           12                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu3.data           12                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     19806448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.mmu.dtb_walker          328                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.mmu.itb_walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.inst        19557                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       336872                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.dtb_walker           54                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.itb_walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst         2119                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data         9776                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.dtb_walker           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.itb_walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst          636                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data         1980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.dtb_walker           30                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst         2331                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data         4793                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::pci_ide           120                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          378619                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       309345                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu0.data         1042                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu1.data            2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu2.data            2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu3.data            2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         310393                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.mmu.dtb_walker        11532                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.mmu.itb_walker          105                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.inst        687612                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data      11844141                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.dtb_walker         1899                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.itb_walker           35                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst         74503                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data        343533                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.dtb_walker          633                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.itb_walker           35                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst         22361                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data         69369                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.dtb_walker         1055                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst         81956                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data        168211                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::pci_ide            4219                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          13311201                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst       687612                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst        74503                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst        22361                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst        81956                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        866432                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     10876371                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu0.data         4577                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu1.data            7                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu2.data            7                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu3.data            7                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         10880968                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     10876371                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.dtb_walker        11532                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.itb_walker          105                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst       687612                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data     11848719                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.dtb_walker         1899                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.itb_walker           35                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst        74503                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data       343540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.dtb_walker          633                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.itb_walker           35                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst        22361                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data        69376                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.dtb_walker         1055                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst        81956                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data       168218                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::pci_ide           4219                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         24192169                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               377602                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              308546                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        23816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        24011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        24357                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        23960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        24393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        23677                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        23382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        23451                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        23681                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        23796                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        24077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        22777                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        23058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        22743                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        23298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        23125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        19911                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        19905                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        19760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        19534                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        20362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        19283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        18864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        18699                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        19473                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        19432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        18918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        18485                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        18605                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        18566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        19579                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        19170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              8629606727                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1888010000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        15709644227                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22853.71                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41603.71                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              324895                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             168762                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            86.04                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           54.70                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       192491                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   228.132598                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   129.223614                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   297.662956                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       107049     55.61%     55.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        38463     19.98%     75.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        12835      6.67%     82.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         5681      2.95%     85.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         4596      2.39%     87.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1882      0.98%     88.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2811      1.46%     90.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1088      0.57%     90.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        18086      9.40%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       192491                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              24166528                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten           19746944                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW               13.276244                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               10.848279                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.19                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.10                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               71.95                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       697827900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       370904325                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1364075580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     815979960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 143691153840.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  44220895260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 661750237440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  852911074305                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   468.559457                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1719889862378                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  60783060000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  39610634626                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       676557840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       359599020                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1332002700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     794630160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 143691153840.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  43753474740                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 662143854720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  852751273020                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   468.471667                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1720908311263                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  60783060000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38592185741                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                30398                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              135604                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               26877                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              26877                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        305818                       # Transaction distribution (Count)
system.membus.transDist::WriteClean              3527                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             38004                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq             17725                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq            4038                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             274661                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            272725                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         105206                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq         9685                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         255444                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp         11976                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.bridge.cpu_side_port        90466                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.realview.bootmem.port           76                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.realview.generic_timer_mem.frames0.pio           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.realview.gic.pio        19518                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port      1270012                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total      1380088                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port       126000                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total       126000                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1506088                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.bridge.cpu_side_port       131445                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.realview.bootmem.port         2036                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.realview.generic_timer_mem.frames0.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.realview.gic.pio        39027                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port     40027904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total     40200444                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port      4008704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total      4008704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 44209148                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                            35623                       # Total snoops (Count)
system.membus.snoopTraffic                      32064                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             724052                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.017267                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.130264                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   711550     98.27%     98.27% # Request fanout histogram (Count)
system.membus.snoopFanout::1                    12502      1.73%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               724052                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            81983362                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy               74405                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer11.occupancy           17392825                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer14.occupancy         2442593459                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer5.occupancy                5020                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer9.occupancy                8700                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         2050139012                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           17143408                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1011094                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       384231                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          518                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.nics.EtherDevice.dmaDrops                    0                       # Number of packet drops due to DMA/rxFifo bottleneck (Count)
system.nics.EtherDevice.coreDrops                   0                       # Number of packet drops due to Core bottleneck (Count)
system.nics.EtherDevice.txDrops                     0                       # Number of packet drops due to TX Ring Buffer bottleneck (Count)
system.nics.EtherDevice.unknownDrops                0                       # Number of packet drops due to either dma, core, or tx bottleneck (Count)
system.nics.EtherDevice.rxdisabledDrops             0                       # Number of packet drops due to rx state machine being disabled (Count)
system.nics.EtherDevice.rxFifoFullCount             0                       # Number of times the rxFifo fills up (Count)
system.nics.EtherDevice.txFifoFullCount             0                       # Number of times the txFifo fills up (Count)
system.nics.EtherDevice.rxDescCacheFullCount            0                       # Number of times the rxDescCache fills up (Count)
system.nics.EtherDevice.txDescCacheFullCount            0                       # Number of times the txDescCache fills up (Count)
system.nics.EtherDevice.rxRingBufferFull            0                       # Number of times the rxRingBuffer fills up (Count)
system.nics.EtherDevice.txRingBufferFull            0                       # Number of times the txRingBuffer fills up (Count)
system.nics.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
system.nics.EtherDevice.descDmaReads                0                       # Number of descriptors the device read w/ DMA (Count)
system.nics.EtherDevice.descDmaWrites               0                       # Number of descriptors the device wrote w/ DMA (Count)
system.nics.EtherDevice.descDmaRdBytes              0                       # Number of descriptor bytes read w/ DMA (Count)
system.nics.EtherDevice.descDmaWrBytes              0                       # Number of descriptor bytes write w/ DMA (Count)
system.nics.EtherDevice.postedSwi                   0                       # Number of software interrupts posted to CPU (Count)
system.nics.EtherDevice.totalSwi                    0                       # Total number of Swi written to ISR (Count)
system.nics.EtherDevice.coalescedSwi              nan                       # Average number of Swi's coalesced into each post ((Count/Count))
system.nics.EtherDevice.postedRxIdle                0                       # Number of rxIdle interrupts posted to CPU (Count)
system.nics.EtherDevice.totalRxIdle                 0                       # Total number of RxIdle written to ISR (Count)
system.nics.EtherDevice.coalescedRxIdle           nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
system.nics.EtherDevice.postedRxOk                  0                       # Number of RxOk interrupts posted to CPU (Count)
system.nics.EtherDevice.totalRxOk                   0                       # Total number of RxOk written to ISR (Count)
system.nics.EtherDevice.coalescedRxOk             nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
system.nics.EtherDevice.postedRxDesc                0                       # Number of RxDesc interrupts posted to CPU (Count)
system.nics.EtherDevice.totalRxDesc                 0                       # Total number of RxDesc written to ISR (Count)
system.nics.EtherDevice.coalescedRxDesc           nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
system.nics.EtherDevice.postedTxOk                  0                       # Number of TxOk interrupts posted to CPU (Count)
system.nics.EtherDevice.totalTxOk                   0                       # Total number of TxOk written to ISR (Count)
system.nics.EtherDevice.coalescedTxOk             nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
system.nics.EtherDevice.postedTxIdle                0                       # Number of TxIdle interrupts posted to CPU (Count)
system.nics.EtherDevice.totalTxIdle                 0                       # Total number of TxIdle written to ISR (Count)
system.nics.EtherDevice.coalescedTxIdle           nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
system.nics.EtherDevice.postedTxDesc                0                       # Number of TxDesc interrupts posted to CPU (Count)
system.nics.EtherDevice.totalTxDesc                 0                       # Total number of TxDesc written to ISR (Count)
system.nics.EtherDevice.coalescedTxDesc           nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
system.nics.EtherDevice.postedRxOrn                 0                       # Number of RxOrn posted to CPU (Count)
system.nics.EtherDevice.totalRxOrn                  0                       # Total number of RxOrn written to ISR (Count)
system.nics.EtherDevice.coalescedRxOrn            nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
system.nics.EtherDevice.coalescedTotal            nan                       # Average number of interrupts coalesced into each post ((Count/Count))
system.nics.EtherDevice.droppedPackets              0                       # Number of packets dropped (Count)
system.nics.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            2                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes         8192                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             2                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages          977                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes      4003840                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs          979                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.bytesRead::cpu0.inst          448                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu0.data           28                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu1.inst          512                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu1.data            8                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu2.inst          512                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu2.data            8                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu3.inst          512                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu3.data            8                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::total         2036                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu0.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu1.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu2.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu3.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::total         1984                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.numReads::cpu0.inst            7                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu0.data            4                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu1.inst            8                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu1.data            1                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu2.inst            8                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu2.data            1                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu3.inst            8                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu3.data            1                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::total            38                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.bwRead::cpu0.inst          246                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu0.data           15                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu1.inst          281                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu1.data            4                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu2.inst          281                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu2.data            4                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu3.inst          281                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu3.data            4                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::total            1119                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu0.inst          246                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu1.inst          281                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu2.inst          281                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu3.inst          281                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::total         1090                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu0.inst          246                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu0.data           15                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu1.inst          281                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu1.data            4                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu2.inst          281                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu2.data            4                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu3.inst          281                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu3.data            4                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::total           1119                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadReq               30398                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp             248994                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq              26877                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp             26877                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty       882185                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean             3527                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict           123109                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq            26178                       # Transaction distribution (Count)
system.tol3bus.transDist::SCUpgradeReq           4097                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp           15953                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq            405706                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp           405621                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq        218606                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq         9685                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp         9685                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateReq        207874                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateResp       206235                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port      2415162                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port       111070                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total                2526232                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port     77931830                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port      1911302                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total                79843132                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                          350500                       # Total snoops (Count)
system.tol3bus.snoopTraffic                  17066176                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples           1211966                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.063296                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.244579                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                 1135575     93.70%     93.70% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                   76070      6.28%     99.97% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                     321      0.03%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total             1211966                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1820283557004                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy         3340550479                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy        2260263232                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy         156105261                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoopLayer0.occupancy         12885351                       # Layer occupancy (ticks) (Tick)
system.tol3bus.snoopLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests       1582646                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests       763055                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests        39068                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops           13395                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops        13074                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops          321                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                    81741                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
