# Design: Design Q1 already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work Q1 -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/term6/CAD/Quiz4/1/Q1/Q1/src/Q1.vhd
# Compile Entity "OutputGenerator"
# Compile Entity "CombinationalCircuit"
# Compile Architecture "Behavioral" of Entity "CombinationalCircuit"
# Top-level unit(s) detected:
# Entity => CombinationalCircuit
# Warning: ELAB1_0026: Q1.vhd : (55, 0): There is no default binding for component "NBitAdder". (No entity named "NBitAdder" was found).
# Warning: ELAB1_0026: Q1.vhd : (56, 0): There is no default binding for component "CheckParity". (No entity named "CheckParity" was found).
# Compile success 0 Errors 2 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Error: ELBREAD_0081 Q1.vhd (60): Design unit OutputGenerator instantiated in Q1.CombinationalCircuit not found in searched libraries: Q1.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
acom -O3 -e 100 -work Q1 -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/term6/CAD/Quiz4/1/Q1/Q1/src/Q1.vhd
# Compile Entity "OutputGenerator"
# Compile Entity "CombinationalCircuit"
# Compile Architecture "Behavioral" of Entity "CombinationalCircuit"
# Warning: ELAB1_0026: Q1.vhd : (55, 0): There is no default binding for component "NBitAdder". (No entity named "NBitAdder" was found).
# Warning: ELAB1_0026: Q1.vhd : (56, 0): There is no default binding for component "CheckParity". (No entity named "CheckParity" was found).
# Compile success 0 Errors 2 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work Q1 -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/term6/CAD/Quiz4/1/Q1/Q1/src/Q1.vhd
# Compile Entity "OutputGenerator"
# Compile Entity "CombinationalCircuit"
# Compile Architecture "Behavioral" of Entity "CombinationalCircuit"
# Warning: ELAB1_0026: Q1.vhd : (55, 0): There is no default binding for component "NBitAdder". (No entity named "NBitAdder" was found).
# Warning: ELAB1_0026: Q1.vhd : (56, 0): There is no default binding for component "CheckParity". (No entity named "CheckParity" was found).
# Compile success 0 Errors 2 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Q1 -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/term6/CAD/Quiz4/1/Q1/Q1/src/Q1.vhd
# Compile Entity "FullAdder"
# Compile Architecture "Behavioral" of Entity "FullAdder"
# Compile Entity "NBitAdder"
# Compile Architecture "Behavioral" of Entity "NBitAdder"
# Compile Entity "EvenOnesCounter"
# Compile Architecture "Behavioral" of Entity "EvenOnesCounter"
# Compile Entity "OutputGenerator"
# Compile Architecture "Behavioral" of Entity "OutputGenerator"
# Compile Entity "MainComponent"
# Compile Architecture "Behavioral" of Entity "MainComponent"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Q1 -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/term6/CAD/Quiz4/1/Q1/Q1/src/Q1.vhd
# Compile Entity "FullAdder"
# Compile Architecture "Behavioral" of Entity "FullAdder"
# Compile Entity "NBitAdder"
# Compile Architecture "Behavioral" of Entity "NBitAdder"
# Compile Entity "EvenOnesCounter"
# Compile Architecture "Behavioral" of Entity "EvenOnesCounter"
# Compile Entity "OutputGenerator"
# Compile Architecture "Behavioral" of Entity "OutputGenerator"
# Compile Entity "MainComponent"
# Compile Architecture "Behavioral" of Entity "MainComponent"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Q1 -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/term6/CAD/Quiz4/1/Q1/Q1/src/Q1.vhd
# Compile Entity "FullAdder"
# Compile Architecture "Behavioral" of Entity "FullAdder"
# Compile Entity "NBitAdder"
# Compile Architecture "Behavioral" of Entity "NBitAdder"
# Compile Entity "EvenOnesCounter"
# Compile Architecture "Behavioral" of Entity "EvenOnesCounter"
# Compile Entity "OutputGenerator"
# Compile Architecture "Behavioral" of Entity "OutputGenerator"
# Compile Entity "MainComponent"
# Compile Architecture "Behavioral" of Entity "MainComponent"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Q1 -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/term6/CAD/Quiz4/1/Q1/Q1/src/Q1.vhd
# Compile Entity "FullAdder"
# Compile Architecture "Behavioral" of Entity "FullAdder"
# Compile Entity "NBitAdder"
# Compile Architecture "Behavioral" of Entity "NBitAdder"
# Compile Entity "EvenOnesCounter"
# Compile Architecture "Behavioral" of Entity "EvenOnesCounter"
# Compile Entity "OutputGenerator"
# Compile Architecture "Behavioral" of Entity "OutputGenerator"
# Compile Entity "MainComponent"
# Compile Architecture "Behavioral" of Entity "MainComponent"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Q1 -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/term6/CAD/Quiz4/1/Q1/Q1/src/Q1.vhd
# Compile Entity "FullAdder"
# Compile Architecture "Q" of Entity "FullAdder"
# Compile Entity "NBitAdder"
# Compile Architecture "Q" of Entity "NBitAdder"
# Error: COMP96_0019: Q1.vhd : (102, 5): Keyword 'begin' expected.
# Error: COMP96_0016: Q1.vhd : (104, 5): Design unit declaration expected.
# Compile Entity "even"
# Compile Architecture "Q" of Entity "even"
# Compile Entity "outt"
# Compile Architecture "Q" of Entity "outt"
# Compile Entity "MainComponent"
# Compile Architecture "Q" of Entity "MainComponent"
# Compile failure 2 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Q1 -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/term6/CAD/Quiz4/1/Q1/Q1/src/Q1.vhd
# Compile Entity "FullAdder"
# Compile Architecture "Q" of Entity "FullAdder"
# Compile Entity "NBitAdder"
# Compile Architecture "Q" of Entity "NBitAdder"
# Compile Entity "even"
# Compile Architecture "Q" of Entity "even"
# Compile Entity "outt"
# Compile Architecture "Q" of Entity "outt"
# Compile Entity "MainComponent"
# Compile Architecture "Q" of Entity "MainComponent"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
