vendor_name = ModelSim
source_file = 1, /home/isaac/projects/calculadora_fpga/somador_completo/somador_completo.vhd
source_file = 1, /home/isaac/projects/calculadora_fpga/meio_somador/meio_somador.vhd
source_file = 1, /home/isaac/projects/calculadora_fpga/somador_completo/db/somador_completo.cbx.xml
source_file = 1, /home/isaac/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/isaac/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/isaac/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/isaac/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = somador_completo
instance = comp, \a~I\, a, somador_completo, 1
instance = comp, \b~I\, b, somador_completo, 1
instance = comp, \cin~I\, cin, somador_completo, 1
instance = comp, \cmp2|s~0\, cmp2|s~0, somador_completo, 1
instance = comp, \cout~0\, cout~0, somador_completo, 1
instance = comp, \s~I\, s, somador_completo, 1
instance = comp, \cout~I\, cout, somador_completo, 1
