<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Apr 28 14:36:24 2022" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo-z7-20:part0:1.0" DEVICE="7z020" NAME="mips" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="in_clock" SIGIS="clk" SIGNAME="External_Ports_in_clock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RegFile_0" PORT="i_clk"/>
        <CONNECTION INSTANCE="ID_EX_pipeline_0" PORT="clk"/>
        <CONNECTION INSTANCE="ID_EX_pipeline_10" PORT="clk"/>
        <CONNECTION INSTANCE="ID_EX_pipeline_11" PORT="clk"/>
        <CONNECTION INSTANCE="ID_EX_pipeline_12" PORT="clk"/>
        <CONNECTION INSTANCE="ID_EX_pipeline_13" PORT="clk"/>
        <CONNECTION INSTANCE="ID_EX_pipeline_1" PORT="clk"/>
        <CONNECTION INSTANCE="ID_EX_pipeline_2" PORT="clk"/>
        <CONNECTION INSTANCE="ID_EX_pipeline_3" PORT="clk"/>
        <CONNECTION INSTANCE="ID_EX_pipeline_4" PORT="clk"/>
        <CONNECTION INSTANCE="ID_EX_pipeline_5" PORT="clk"/>
        <CONNECTION INSTANCE="ID_EX_pipeline_6" PORT="clk"/>
        <CONNECTION INSTANCE="ID_EX_pipeline_7" PORT="clk"/>
        <CONNECTION INSTANCE="ID_EX_pipeline_8" PORT="clk"/>
        <CONNECTION INSTANCE="ID_EX_pipeline_9" PORT="clk"/>
        <CONNECTION INSTANCE="EX_MEM_pipeline_0" PORT="clk"/>
        <CONNECTION INSTANCE="EX_MEM_pipeline_1" PORT="clk"/>
        <CONNECTION INSTANCE="EX_MEM_pipeline_2" PORT="clk"/>
        <CONNECTION INSTANCE="EX_MEM_pipeline_3" PORT="clk"/>
        <CONNECTION INSTANCE="EX_MEM_pipeline_4" PORT="clk"/>
        <CONNECTION INSTANCE="EX_MEM_pipeline_5" PORT="clk"/>
        <CONNECTION INSTANCE="MEM_WB_pipeline_0" PORT="clk"/>
        <CONNECTION INSTANCE="MEM_WB_pipeline_1" PORT="clk"/>
        <CONNECTION INSTANCE="MEM_WB_pipeline_2" PORT="clk"/>
        <CONNECTION INSTANCE="MEM_WB_pipeline_3" PORT="clk"/>
        <CONNECTION INSTANCE="MEM_WB_pipeline_4" PORT="clk"/>
        <CONNECTION INSTANCE="programCounter_0" PORT="i_clk"/>
        <CONNECTION INSTANCE="dataMemory_0" PORT="i_clk"/>
        <CONNECTION INSTANCE="IF_ID_pipeline_0" PORT="clk"/>
        <CONNECTION INSTANCE="IF_ID_pipeline_1" PORT="clk"/>
        <CONNECTION INSTANCE="IF_ID_pipeline_2" PORT="clk"/>
        <CONNECTION INSTANCE="IF_ID_pipeline_3" PORT="clk"/>
        <CONNECTION INSTANCE="IF_ID_pipeline_4" PORT="clk"/>
        <CONNECTION INSTANCE="IF_ID_pipeline_6" PORT="clk"/>
        <CONNECTION INSTANCE="IF_ID_pipeline_7" PORT="clk"/>
        <CONNECTION INSTANCE="IF_ID_pipeline_8" PORT="clk"/>
        <CONNECTION INSTANCE="IF_ID_pipeline_9" PORT="clk"/>
        <CONNECTION INSTANCE="ctrlHDU_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/DataHazardUnit/FU_0" HWVERSION="1.0" INSTANCE="DataHazardUnit_FU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FU" VLNV="xilinx.com:module_ref:FU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_FU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="ForwardA" RIGHT="0" SIGIS="undef" SIGNAME="DataHazardUnit_FU_0_ForwardA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataHazardUnit_mux2_0" PORT="ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ForwardB" RIGHT="0" SIGIS="undef" SIGNAME="DataHazardUnit_FU_0_ForwardB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataHazardUnit_mux2_1" PORT="ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ID_EX_RegisterRs" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_13_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_13" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ID_EX_RegisterRt" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_4" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="EX_MEM_RegisterRd" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_2" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="MEM_WB_RegisterRd" RIGHT="0" SIGIS="undef" SIGNAME="MEM_WB_pipeline_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_pipeline_4" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EX_MEM_RegWrite" SIGIS="undef" SIGNAME="EX_MEM_pipeline_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_3" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EX_MEM_memToReg" SIGIS="undef" SIGNAME="EX_MEM_pipeline_5_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_5" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MEM_WB_RegWrite" SIGIS="undef" SIGNAME="MEM_WB_pipeline_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_pipeline_2" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataHazardUnit/mux2_0" HWVERSION="1.0" INSTANCE="DataHazardUnit_mux2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux2" VLNV="xilinx.com:module_ref:mux2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in2" RIGHT="0" SIGIS="undef" SIGNAME="dataMemory_0_readData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataMemory_0" PORT="readData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in3" RIGHT="0" SIGIS="undef" SIGNAME="mux_2_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ctrl" RIGHT="0" SIGIS="undef" SIGNAME="DataHazardUnit_FU_0_ForwardA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataHazardUnit_FU_0" PORT="ForwardA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="muxOut" RIGHT="0" SIGIS="undef" SIGNAME="DataHazardUnit_mux2_0_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataHazardUnit/mux2_1" HWVERSION="1.0" INSTANCE="DataHazardUnit_mux2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux2" VLNV="xilinx.com:module_ref:mux2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux2_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_1" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in2" RIGHT="0" SIGIS="undef" SIGNAME="dataMemory_0_readData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataMemory_0" PORT="readData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in3" RIGHT="0" SIGIS="undef" SIGNAME="mux_2_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ctrl" RIGHT="0" SIGIS="undef" SIGNAME="DataHazardUnit_FU_0_ForwardB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataHazardUnit_FU_0" PORT="ForwardB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="muxOut" RIGHT="0" SIGIS="undef" SIGNAME="DataHazardUnit_mux2_1_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="in0"/>
            <CONNECTION INSTANCE="EX_MEM_pipeline_1" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataHazardUnit/regFileFW_0" HWVERSION="1.0" INSTANCE="DataHazardUnit_regFileFW_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="regFileFW" VLNV="xilinx.com:module_ref:regFileFW:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_regFileFW_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="regRdAddr1" RIGHT="0" SIGIS="undef" SIGNAME="instructionSlice_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instructionSlice_xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="regRdAddr2" RIGHT="0" SIGIS="undef" SIGNAME="instructionSlice_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instructionSlice_xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="regWrAddr" RIGHT="0" SIGIS="undef" SIGNAME="MEM_WB_pipeline_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_pipeline_4" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="regWrData" RIGHT="0" SIGIS="undef" SIGNAME="mux_2_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="regRdData1" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_regRdData1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="regRdData1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="regRdData2" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_regRdData2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="regRdData2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regWrEn" SIGIS="undef" SIGNAME="MEM_WB_pipeline_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_pipeline_2" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="regData1" RIGHT="0" SIGIS="undef" SIGNAME="DataHazardUnit_regFileFW_0_regData1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_0" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="regData2" RIGHT="0" SIGIS="undef" SIGNAME="DataHazardUnit_regFileFW_0_regData2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_1" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EX_MEM/pipeline_0" HWVERSION="1.0" INSTANCE="EX_MEM_pipeline_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="EX_MEM_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="alu_0_aluOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="aluOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_pipeline_0" PORT="D"/>
            <CONNECTION INSTANCE="dataMemory_0" PORT="readAddress"/>
            <CONNECTION INSTANCE="dataMemory_0" PORT="writeAddress"/>
            <CONNECTION INSTANCE="DataHazardUnit_mux2_1" PORT="in1"/>
            <CONNECTION INSTANCE="DataHazardUnit_mux2_0" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EX_MEM/pipeline_1" HWVERSION="1.0" INSTANCE="EX_MEM_pipeline_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="EX_MEM_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="DataHazardUnit_mux2_1_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataHazardUnit_mux2_1" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataMemory_0" PORT="writeData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EX_MEM/pipeline_2" HWVERSION="1.0" INSTANCE="EX_MEM_pipeline_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_2_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="EX_MEM_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="mux_0_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_pipeline_4" PORT="D"/>
            <CONNECTION INSTANCE="DataHazardUnit_FU_0" PORT="EX_MEM_RegisterRd"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EX_MEM/pipeline_3" HWVERSION="1.0" INSTANCE="EX_MEM_pipeline_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_3_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="EX_MEM_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_5_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_5" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_pipeline_2" PORT="D"/>
            <CONNECTION INSTANCE="DataHazardUnit_FU_0" PORT="EX_MEM_RegWrite"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EX_MEM/pipeline_4" HWVERSION="1.0" INSTANCE="EX_MEM_pipeline_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="EX_MEM_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_9_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_9" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataMemory_0" PORT="memWrite"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EX_MEM/pipeline_5" HWVERSION="1.0" INSTANCE="EX_MEM_pipeline_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_5_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="EX_MEM_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_10_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_10" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_5_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_pipeline_3" PORT="D"/>
            <CONNECTION INSTANCE="DataHazardUnit_FU_0" PORT="EX_MEM_memToReg"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/EX_MEM/xlconstant_0" HWVERSION="1.1" INSTANCE="EX_MEM_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlconstant_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_0" PORT="En"/>
            <CONNECTION INSTANCE="EX_MEM_pipeline_1" PORT="En"/>
            <CONNECTION INSTANCE="EX_MEM_pipeline_3" PORT="En"/>
            <CONNECTION INSTANCE="EX_MEM_pipeline_4" PORT="En"/>
            <CONNECTION INSTANCE="EX_MEM_pipeline_5" PORT="En"/>
            <CONNECTION INSTANCE="EX_MEM_pipeline_2" PORT="En"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_EX/pipeline_0" HWVERSION="1.0" INSTANCE="ID_EX_pipeline_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ID_EX_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="DataHazardUnit_regFileFW_0_regData1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataHazardUnit_regFileFW_0" PORT="regData1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataHazardUnit_mux2_0" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_EX/pipeline_1" HWVERSION="1.0" INSTANCE="ID_EX_pipeline_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ID_EX_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="DataHazardUnit_regFileFW_0_regData2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataHazardUnit_regFileFW_0" PORT="regData2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataHazardUnit_mux2_1" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_EX/pipeline_10" HWVERSION="1.0" INSTANCE="ID_EX_pipeline_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ID_EX_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_8_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_8" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_10_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_5" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_EX/pipeline_11" HWVERSION="1.0" INSTANCE="ID_EX_pipeline_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_11_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ID_EX_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="ctrlHDU_0_PCSrcOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrlHDU_0" PORT="PCSrcOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_11_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="andGate_0" PORT="pcSrc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_EX/pipeline_12" HWVERSION="1.0" INSTANCE="ID_EX_pipeline_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_12_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ID_EX_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_2" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_12_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="ctrl"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_EX/pipeline_13" HWVERSION="1.0" INSTANCE="ID_EX_pipeline_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_13_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ID_EX_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="instructionSlice_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instructionSlice_xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_13_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataHazardUnit_FU_0" PORT="ID_EX_RegisterRs"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_EX/pipeline_2" HWVERSION="1.0" INSTANCE="ID_EX_pipeline_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ID_EX_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="slice_and_Extend_signExtern_0_outData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_and_Extend_signExtern_0" PORT="outData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shiftLeft_0" PORT="inData"/>
            <CONNECTION INSTANCE="mux_1" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_EX/pipeline_3" HWVERSION="1.0" INSTANCE="ID_EX_pipeline_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ID_EX_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_1" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_1" PORT="op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_EX/pipeline_4" HWVERSION="1.0" INSTANCE="ID_EX_pipeline_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_4_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ID_EX_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="instructionSlice_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instructionSlice_xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="in0"/>
            <CONNECTION INSTANCE="DataHazardUnit_FU_0" PORT="ID_EX_RegisterRt"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_EX/pipeline_5" HWVERSION="1.0" INSTANCE="ID_EX_pipeline_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ID_EX_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_3" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_5_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_3" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_EX/pipeline_6" HWVERSION="1.0" INSTANCE="ID_EX_pipeline_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ID_EX_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_4" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_6_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="ctrl"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_EX/pipeline_7" HWVERSION="1.0" INSTANCE="ID_EX_pipeline_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ID_EX_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_6_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_6" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_7_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="aluOp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_EX/pipeline_8" HWVERSION="1.0" INSTANCE="ID_EX_pipeline_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_8_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ID_EX_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="instructionSlice_xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instructionSlice_xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_8_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_EX/pipeline_9" HWVERSION="1.0" INSTANCE="ID_EX_pipeline_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_9_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ID_EX_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_7_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_7" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_9_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_4" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/ID_EX/xlconstant_0" HWVERSION="1.1" INSTANCE="ID_EX_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlconstant_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_0" PORT="En"/>
            <CONNECTION INSTANCE="ID_EX_pipeline_2" PORT="En"/>
            <CONNECTION INSTANCE="ID_EX_pipeline_3" PORT="En"/>
            <CONNECTION INSTANCE="ID_EX_pipeline_1" PORT="En"/>
            <CONNECTION INSTANCE="ID_EX_pipeline_5" PORT="En"/>
            <CONNECTION INSTANCE="ID_EX_pipeline_6" PORT="En"/>
            <CONNECTION INSTANCE="ID_EX_pipeline_7" PORT="En"/>
            <CONNECTION INSTANCE="ID_EX_pipeline_9" PORT="En"/>
            <CONNECTION INSTANCE="ID_EX_pipeline_10" PORT="En"/>
            <CONNECTION INSTANCE="ID_EX_pipeline_11" PORT="En"/>
            <CONNECTION INSTANCE="ID_EX_pipeline_4" PORT="En"/>
            <CONNECTION INSTANCE="ID_EX_pipeline_8" PORT="En"/>
            <CONNECTION INSTANCE="ID_EX_pipeline_12" PORT="En"/>
            <CONNECTION INSTANCE="ID_EX_pipeline_13" PORT="En"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_ID/pipeline_0" HWVERSION="1.0" INSTANCE="IF_ID_pipeline_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ctrlHDU_0_IF_ID_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrlHDU_0" PORT="IF_ID_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="instructionMemory_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instructionMemory_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_and_Extend_xlslice_3" PORT="Din"/>
            <CONNECTION INSTANCE="instructionSlice_xlslice_1" PORT="Din"/>
            <CONNECTION INSTANCE="instructionSlice_xlslice_2" PORT="Din"/>
            <CONNECTION INSTANCE="instructionSlice_xlslice_0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_ID/pipeline_1" HWVERSION="1.0" INSTANCE="IF_ID_pipeline_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ctrlHDU_0_IF_ID_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrlHDU_0" PORT="IF_ID_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="PCplus4Adder_adder_0_adderOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PCplus4Adder_adder_0" PORT="adderOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_3" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_ID/pipeline_2" HWVERSION="1.0" INSTANCE="IF_ID_pipeline_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_2_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ctrlHDU_0_IF_ID_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrlHDU_0" PORT="IF_ID_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="controlLogic_0_regDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="regDst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_12" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_ID/pipeline_3" HWVERSION="1.0" INSTANCE="IF_ID_pipeline_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_3_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ctrlHDU_0_IF_ID_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrlHDU_0" PORT="IF_ID_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="controlLogic_0_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_5" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_ID/pipeline_4" HWVERSION="1.0" INSTANCE="IF_ID_pipeline_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_4_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ctrlHDU_0_IF_ID_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrlHDU_0" PORT="IF_ID_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="controlLogic_0_aluSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="aluSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_6" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_ID/pipeline_6" HWVERSION="1.0" INSTANCE="IF_ID_pipeline_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_6_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ctrlHDU_0_IF_ID_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrlHDU_0" PORT="IF_ID_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="controlLogic_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_6_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_7" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_ID/pipeline_7" HWVERSION="1.0" INSTANCE="IF_ID_pipeline_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_7_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ctrlHDU_0_IF_ID_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrlHDU_0" PORT="IF_ID_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="controlLogic_0_memWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="memWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_7_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_9" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_ID/pipeline_8" HWVERSION="1.0" INSTANCE="IF_ID_pipeline_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_8_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ctrlHDU_0_IF_ID_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrlHDU_0" PORT="IF_ID_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="controlLogic_0_memToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="memToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_8_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_10" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_ID/pipeline_9" HWVERSION="1.0" INSTANCE="IF_ID_pipeline_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_9_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="ctrlHDU_0_IF_ID_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrlHDU_0" PORT="IF_ID_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="controlLogic_0_pcSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="pcSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_9_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrlHDU_0" PORT="IF_ID_PCSrc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Jump_Block/concat_0" HWVERSION="1.0" INSTANCE="Jump_Block_concat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="concat" VLNV="xilinx.com:module_ref:concat:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_concat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="pc_plus_four" RIGHT="0" SIGIS="undef" SIGNAME="Jump_Block_xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Jump_Block_xlslice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="instrn_25_to_0" RIGHT="0" SIGIS="undef" SIGNAME="Jump_Block_xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Jump_Block_xlslice_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="address_jump" RIGHT="0" SIGIS="undef" SIGNAME="Jump_Block_concat_0_address_jump">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_3" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Jump_Block/xlslice_4" HWVERSION="1.0" INSTANCE="Jump_Block_xlslice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="28"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="PCplus4Adder_adder_0_adderOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PCplus4Adder_adder_0" PORT="adderOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="Jump_Block_xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Jump_Block_concat_0" PORT="pc_plus_four"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Jump_Block/xlslice_5" HWVERSION="1.0" INSTANCE="Jump_Block_xlslice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="25"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlslice_4_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="26"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="instructionMemory_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instructionMemory_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="Jump_Block_xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Jump_Block_concat_0" PORT="instrn_25_to_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MEM_WB/pipeline_0" HWVERSION="1.0" INSTANCE="MEM_WB_pipeline_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="MEM_WB_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="MEM_WB_pipeline_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MEM_WB/pipeline_1" HWVERSION="1.0" INSTANCE="MEM_WB_pipeline_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_1_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="MEM_WB_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="dataMemory_0_readData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataMemory_0" PORT="readData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="MEM_WB_pipeline_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MEM_WB/pipeline_2" HWVERSION="1.0" INSTANCE="MEM_WB_pipeline_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="MEM_WB_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_3" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="MEM_WB_pipeline_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="regWrEn"/>
            <CONNECTION INSTANCE="DataHazardUnit_regFileFW_0" PORT="regWrEn"/>
            <CONNECTION INSTANCE="DataHazardUnit_FU_0" PORT="MEM_WB_RegWrite"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MEM_WB/pipeline_3" HWVERSION="1.0" INSTANCE="MEM_WB_pipeline_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_3_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="MEM_WB_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_5_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_5" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="MEM_WB_pipeline_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2" PORT="ctrl"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MEM_WB/pipeline_4" HWVERSION="1.0" INSTANCE="MEM_WB_pipeline_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_pipeline_4_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="MEM_WB_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_2" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="MEM_WB_pipeline_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="regWrAddr"/>
            <CONNECTION INSTANCE="DataHazardUnit_regFileFW_0" PORT="regWrAddr"/>
            <CONNECTION INSTANCE="DataHazardUnit_FU_0" PORT="MEM_WB_RegisterRd"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/MEM_WB/xlconstant_0" HWVERSION="1.1" INSTANCE="MEM_WB_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlconstant_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="MEM_WB_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_pipeline_0" PORT="En"/>
            <CONNECTION INSTANCE="MEM_WB_pipeline_1" PORT="En"/>
            <CONNECTION INSTANCE="MEM_WB_pipeline_2" PORT="En"/>
            <CONNECTION INSTANCE="MEM_WB_pipeline_3" PORT="En"/>
            <CONNECTION INSTANCE="MEM_WB_pipeline_4" PORT="En"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PCplus4Adder/adder_0" HWVERSION="1.0" INSTANCE="PCplus4Adder_adder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adder" VLNV="xilinx.com:module_ref:adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_adder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="op1" RIGHT="0" SIGIS="undef" SIGNAME="programCounter_0_pcOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programCounter_0" PORT="pcOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="op2" RIGHT="0" SIGIS="undef" SIGNAME="PCplus4Adder_constantFour_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PCplus4Adder_constantFour" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="adderOut" RIGHT="0" SIGIS="undef" SIGNAME="PCplus4Adder_adder_0_adderOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_1" PORT="D"/>
            <CONNECTION INSTANCE="mux_3" PORT="in0"/>
            <CONNECTION INSTANCE="Jump_Block_xlslice_4" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/PCplus4Adder/constantFour" HWVERSION="1.1" INSTANCE="PCplus4Adder_constantFour" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00000004"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="PCplus4Adder_constantFour_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PCplus4Adder_adder_0" PORT="op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RegFile_0" HWVERSION="1.0" INSTANCE="RegFile_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RegFile" VLNV="xilinx.com:module_ref:RegFile:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_RegFile_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="regRdAddr1" RIGHT="0" SIGIS="undef" SIGNAME="instructionSlice_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instructionSlice_xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="regRdAddr2" RIGHT="0" SIGIS="undef" SIGNAME="instructionSlice_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instructionSlice_xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="regWrAddr" RIGHT="0" SIGIS="undef" SIGNAME="MEM_WB_pipeline_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_pipeline_4" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="regWrData" RIGHT="0" SIGIS="undef" SIGNAME="mux_2_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regWrEn" SIGIS="undef" SIGNAME="MEM_WB_pipeline_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_pipeline_2" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="regRdData1" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_regRdData1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataHazardUnit_regFileFW_0" PORT="regRdData1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="regRdData2" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_regRdData2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataHazardUnit_regFileFW_0" PORT="regRdData2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/adder_1" HWVERSION="1.0" INSTANCE="adder_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adder" VLNV="xilinx.com:module_ref:adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_adder_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="op1" RIGHT="0" SIGIS="undef" SIGNAME="shiftLeft_0_outData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shiftLeft_0" PORT="outData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="op2" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_3" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="adderOut" RIGHT="0" SIGIS="undef" SIGNAME="adder_1_adderOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_4" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alu_0" HWVERSION="1.0" INSTANCE="alu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu" VLNV="xilinx.com:module_ref:alu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_alu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="op1" RIGHT="0" SIGIS="undef" SIGNAME="DataHazardUnit_mux2_0_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataHazardUnit_mux2_0" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="op2" RIGHT="0" SIGIS="undef" SIGNAME="mux_1_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="aluOp" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_7_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_7" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="aluOut" RIGHT="0" SIGIS="undef" SIGNAME="alu_0_aluOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_0" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="zeroFlag" SIGIS="undef" SIGNAME="alu_0_zeroFlag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="andGate_0" PORT="ZF"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/andGate_0" HWVERSION="1.0" INSTANCE="andGate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="andGate" VLNV="xilinx.com:module_ref:andGate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_andGate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="pcSrc" SIGIS="undef" SIGNAME="ID_EX_pipeline_11_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_11" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ZF" SIGIS="undef" SIGNAME="alu_0_zeroFlag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="zeroFlag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branchSignal" SIGIS="undef" SIGNAME="andGate_0_branchSignal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_4" PORT="ctrl"/>
            <CONNECTION INSTANCE="ctrlHDU_0" PORT="branch"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/controlLogic_0" HWVERSION="1.0" INSTANCE="controlLogic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="controlLogic" VLNV="xilinx.com:module_ref:controlLogic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_controlLogic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="instructionMemory_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instructionMemory_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="regDst" SIGIS="undef" SIGNAME="controlLogic_0_regDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_2" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="regWrite" SIGIS="undef" SIGNAME="controlLogic_0_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_3" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aluSrc" SIGIS="undef" SIGNAME="controlLogic_0_aluSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_4" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jmpdetect" SIGIS="undef" SIGNAME="controlLogic_0_jmpdetect">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_3" PORT="ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="aluOp" RIGHT="0" SIGIS="undef" SIGNAME="controlLogic_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_6" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memWrite" SIGIS="undef" SIGNAME="controlLogic_0_memWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_7" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memToReg" SIGIS="undef" SIGNAME="controlLogic_0_memToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_8" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pcSrc" SIGIS="undef" SIGNAME="controlLogic_0_pcSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_9" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ctrlHDU_0" HWVERSION="1.0" INSTANCE="ctrlHDU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ctrlHDU" VLNV="xilinx.com:module_ref:ctrlHDU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_ctrlHDU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IF_ID_PCSrc" SIGIS="undef" SIGNAME="IF_ID_pipeline_9_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_9" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branch" SIGIS="undef" SIGNAME="andGate_0_branchSignal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="andGate_0" PORT="branchSignal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IF_ID_Write" SIGIS="undef" SIGNAME="ctrlHDU_0_IF_ID_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_0" PORT="En"/>
            <CONNECTION INSTANCE="IF_ID_pipeline_1" PORT="En"/>
            <CONNECTION INSTANCE="IF_ID_pipeline_2" PORT="En"/>
            <CONNECTION INSTANCE="IF_ID_pipeline_3" PORT="En"/>
            <CONNECTION INSTANCE="IF_ID_pipeline_4" PORT="En"/>
            <CONNECTION INSTANCE="IF_ID_pipeline_6" PORT="En"/>
            <CONNECTION INSTANCE="IF_ID_pipeline_7" PORT="En"/>
            <CONNECTION INSTANCE="IF_ID_pipeline_8" PORT="En"/>
            <CONNECTION INSTANCE="IF_ID_pipeline_9" PORT="En"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PCWrite" SIGIS="undef" SIGNAME="ctrlHDU_0_PCWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programCounter_0" PORT="PCEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PCSrcOut" SIGIS="undef" SIGNAME="ctrlHDU_0_PCSrcOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_11" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dataMemory_0" HWVERSION="1.0" INSTANCE="dataMemory_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dataMemory" VLNV="xilinx.com:module_ref:dataMemory:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_dataMemory_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="readAddress" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="writeAddress" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="writeData" RIGHT="0" SIGIS="undef" SIGNAME="EX_MEM_pipeline_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_1" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="readData" RIGHT="0" SIGIS="undef" SIGNAME="dataMemory_0_readData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_pipeline_1" PORT="D"/>
            <CONNECTION INSTANCE="DataHazardUnit_mux2_1" PORT="in2"/>
            <CONNECTION INSTANCE="DataHazardUnit_mux2_0" PORT="in2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memWrite" SIGIS="undef" SIGNAME="EX_MEM_pipeline_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_4" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/instructionMemory_0" HWVERSION="1.0" INSTANCE="instructionMemory_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="instructionMemory" VLNV="xilinx.com:module_ref:instructionMemory:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_instructionMemory_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="addressBus" RIGHT="0" SIGIS="undef" SIGNAME="programCounter_0_pcOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programCounter_0" PORT="pcOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="instructionMemory_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_0" PORT="D"/>
            <CONNECTION INSTANCE="controlLogic_0" PORT="instruction"/>
            <CONNECTION INSTANCE="Jump_Block_xlslice_5" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/instructionSlice/xlslice_0" HWVERSION="1.0" INSTANCE="instructionSlice_xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="25"/>
        <PARAMETER NAME="DIN_TO" VALUE="21"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="instructionSlice_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="regRdAddr1"/>
            <CONNECTION INSTANCE="ID_EX_pipeline_13" PORT="D"/>
            <CONNECTION INSTANCE="DataHazardUnit_regFileFW_0" PORT="regRdAddr1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/instructionSlice/xlslice_1" HWVERSION="1.0" INSTANCE="instructionSlice_xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="20"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="instructionSlice_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="regRdAddr2"/>
            <CONNECTION INSTANCE="ID_EX_pipeline_4" PORT="D"/>
            <CONNECTION INSTANCE="DataHazardUnit_regFileFW_0" PORT="regRdAddr2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/instructionSlice/xlslice_2" HWVERSION="1.0" INSTANCE="instructionSlice_xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="11"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlslice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="instructionSlice_xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_8" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_0" HWVERSION="1.0" INSTANCE="mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_4" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_8_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_8" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl" SIGIS="undef" SIGNAME="ID_EX_pipeline_12_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_12" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="muxOut" RIGHT="0" SIGIS="undef" SIGNAME="mux_0_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_MEM_pipeline_2" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_1" HWVERSION="1.0" INSTANCE="mux_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="DataHazardUnit_mux2_1_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataHazardUnit_mux2_1" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_2" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl" SIGIS="undef" SIGNAME="ID_EX_pipeline_6_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_6" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="muxOut" RIGHT="0" SIGIS="undef" SIGNAME="mux_1_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_2" HWVERSION="1.0" INSTANCE="mux_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="MEM_WB_pipeline_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_pipeline_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="MEM_WB_pipeline_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_pipeline_1" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl" SIGIS="undef" SIGNAME="MEM_WB_pipeline_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_WB_pipeline_3" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="muxOut" RIGHT="0" SIGIS="undef" SIGNAME="mux_2_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="regWrData"/>
            <CONNECTION INSTANCE="DataHazardUnit_regFileFW_0" PORT="regWrData"/>
            <CONNECTION INSTANCE="DataHazardUnit_mux2_1" PORT="in3"/>
            <CONNECTION INSTANCE="DataHazardUnit_mux2_0" PORT="in3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_3" HWVERSION="1.0" INSTANCE="mux_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="PCplus4Adder_adder_0_adderOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PCplus4Adder_adder_0" PORT="adderOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="Jump_Block_concat_0_address_jump">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Jump_Block_concat_0" PORT="address_jump"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl" SIGIS="undef" SIGNAME="controlLogic_0_jmpdetect">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="jmpdetect"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="muxOut" RIGHT="0" SIGIS="undef" SIGNAME="mux_3_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_4" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_4" HWVERSION="1.0" INSTANCE="mux_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="mux_3_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_3" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="adder_1_adderOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_1" PORT="adderOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl" SIGIS="undef" SIGNAME="andGate_0_branchSignal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="andGate_0" PORT="branchSignal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="muxOut" RIGHT="0" SIGIS="undef" SIGNAME="mux_4_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programCounter_0" PORT="pcIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/programCounter_0" HWVERSION="1.0" INSTANCE="programCounter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="programCounter" VLNV="xilinx.com:module_ref:programCounter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_programCounter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PCEn" SIGIS="undef" SIGNAME="ctrlHDU_0_PCWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrlHDU_0" PORT="PCWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pcIn" RIGHT="0" SIGIS="undef" SIGNAME="mux_4_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_4" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pcOut" RIGHT="0" SIGIS="undef" SIGNAME="programCounter_0_pcOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PCplus4Adder_adder_0" PORT="op1"/>
            <CONNECTION INSTANCE="instructionMemory_0" PORT="addressBus"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/shiftLeft_0" HWVERSION="1.0" INSTANCE="shiftLeft_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shiftLeft" VLNV="xilinx.com:module_ref:shiftLeft:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="shiftAmount" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_shiftLeft_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="inData" RIGHT="0" SIGIS="undef" SIGNAME="ID_EX_pipeline_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_2" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="outData" RIGHT="0" SIGIS="undef" SIGNAME="shiftLeft_0_outData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_1" PORT="op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_and_Extend/signExtern_0" HWVERSION="1.0" INSTANCE="slice_and_Extend_signExtern_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="signExtern" VLNV="xilinx.com:module_ref:signExtern:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="inWidth" VALUE="16"/>
        <PARAMETER NAME="outWidth" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_signExtern_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="inData" RIGHT="0" SIGIS="undef" SIGNAME="slice_and_Extend_xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_and_Extend_xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="outData" RIGHT="0" SIGIS="undef" SIGNAME="slice_and_Extend_signExtern_0_outData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_EX_pipeline_2" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/slice_and_Extend/xlslice_3" HWVERSION="1.0" INSTANCE="slice_and_Extend_xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlslice_3_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="IF_ID_pipeline_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_ID_pipeline_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_and_Extend_xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_and_Extend_signExtern_0" PORT="inData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
