.Module D	// Microsecond Delay Unit  B101
Input Output Clock : D		
.Signals
I Input
O Output
I Clock
.Logic
reg State;
initial State=0;
always @(posedge Clock) State=Input;
assign Output=State;
.End