<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\45_Pruebas_Z80_v9958_bios_mapper_sonido_goauld\impl\gwsynthesis\Z80_goauld.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\45_Pruebas_Z80_v9958_bios_mapper_sonido_goauld\tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\45_Pruebas_Z80_v9958_bios_mapper_sonido_goauld\Z80_goauld.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 18 09:05:50 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17196</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>9847</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>55</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>875</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock_3m6</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>bus_clk_3m6 </td>
</tr>
<tr>
<td>clock_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>ex_clk_27m_d </td>
</tr>
<tr>
<td>clock_108m</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>ex_clk_27m_d </td>
<td>clock_27m</td>
<td>clk_108m_buf </td>
</tr>
<tr>
<td>clock_108m_n</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>4.630</td>
<td>0.000</td>
<td>ex_clk_27m_d </td>
<td>clock_27m</td>
<td>O_sdram_clk clk_108m_n_buf </td>
</tr>
<tr>
<td>clock_54m</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_108m_buf </td>
<td>clock_108m</td>
<td>clk_54m_buf </td>
</tr>
<tr>
<td>ex_clk_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>ex_clk_27m_ibuf/I </td>
</tr>
<tr>
<td>vdp4/clk_audio</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>vdp4/audioclkd/clkd_s0/Q </td>
</tr>
<tr>
<td>VideoDLClk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q </td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>psg1/env_reset_s0/Q </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m_ibuf/O</td>
<td>clock_27m</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>555.556</td>
<td>1.800
<td>0.000</td>
<td>277.778</td>
<td>dn1/n7_s0/Q</td>
<td>clock_3m6</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock_3m6</td>
<td>3.600(MHz)</td>
<td>22.706(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_27m</td>
<td>27.000(MHz)</td>
<td>82.026(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clock_108m</td>
<td>108.000(MHz)</td>
<td>161.691(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clock_54m</td>
<td>54.000(MHz)</td>
<td>97.929(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>vdp4/clk_audio</td>
<td>100.000(MHz)</td>
<td>437.801(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>psg1/env_reset</td>
<td>100.000(MHz)</td>
<td>531.823(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>1.800(MHz)</td>
<td>133.633(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clock_108m_n!</h4>
<h4>No timing paths to get frequency of ex_clk_27m!</h4>
<h4>No timing paths to get frequency of VideoDLClk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock_3m6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_3m6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_108m_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_108m_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_54m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_54m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ex_clk_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ex_clk_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>VideoDLClk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>VideoDLClk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-10.201</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>10.189</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-10.196</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_1_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>10.184</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-10.160</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>10.148</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-10.156</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>10.144</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-10.055</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>10.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-9.997</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-9.997</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_4_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-9.991</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-9.991</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-9.985</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.973</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-9.985</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.973</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-9.976</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.964</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-9.976</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.964</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-9.973</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.960</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-9.961</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.949</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-9.960</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.948</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-9.901</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.888</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-9.888</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.876</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-9.888</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.876</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-9.842</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.830</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-9.830</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.817</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-9.830</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.817</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-9.813</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.801</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-9.813</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.801</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-9.811</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0/CE</td>
<td>VideoDLClk:[F]</td>
<td>clock_27m:[R]</td>
<td>0.184</td>
<td>0.126</td>
<td>9.798</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.674</td>
<td>vdp4/audioclkd/n126_s0/I0</td>
<td>vdp4/audioclkd/clkd_s0/D</td>
<td>vdp4/clk_audio:[R]</td>
<td>clock_27m:[R]</td>
<td>-0.001</td>
<td>-0.864</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.005</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_vol_4_s4/CE</td>
<td>clock_27m:[R]</td>
<td>psg1/env_reset:[F]</td>
<td>-0.184</td>
<td>-0.478</td>
<td>0.335</td>
</tr>
<tr>
<td>3</td>
<td>0.060</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>4</td>
<td>0.060</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>5</td>
<td>0.060</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>6</td>
<td>0.076</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[2]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>7</td>
<td>0.117</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_inc_s4/CE</td>
<td>clock_27m:[R]</td>
<td>psg1/env_reset:[F]</td>
<td>-0.184</td>
<td>-0.478</td>
<td>0.457</td>
</tr>
<tr>
<td>8</td>
<td>0.198</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_1_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[1]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>9</td>
<td>0.202</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[8]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>10</td>
<td>0.202</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[6]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>11</td>
<td>0.205</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[6]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>12</td>
<td>0.213</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[7]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>13</td>
<td>0.213</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[5]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>14</td>
<td>0.227</td>
<td>vdp4/u_v9958/U_VDP_COLORDEC/FF_VIDEO_R_2_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/DI[6]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>15</td>
<td>0.297</td>
<td>memory_ctrl/vram/data_14_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_14_s0/D</td>
<td>clock_108m:[R]</td>
<td>VideoDLClk:[F]</td>
<td>-0.185</td>
<td>-0.749</td>
<td>0.908</td>
</tr>
<tr>
<td>16</td>
<td>0.311</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[2]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>17</td>
<td>0.311</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[1]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>18</td>
<td>0.311</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[0]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>19</td>
<td>0.311</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_3_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s/DI[1]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>20</td>
<td>0.311</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_2_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s/DI[0]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>21</td>
<td>0.311</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[2]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>22</td>
<td>0.311</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMIC_IN_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[0]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>23</td>
<td>0.324</td>
<td>cpu1/u0/TState_2_s0/Q</td>
<td>cpu1/u0/A_i_14_s449/RESET</td>
<td>clock_3m6:[R]</td>
<td>clock_3m6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>24</td>
<td>0.337</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[4]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>25</td>
<td>0.337</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/AD[0]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.349</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.115</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_vol_2_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.574</td>
<td>1.620</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.115</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_vol_4_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.574</td>
<td>1.620</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.022</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_vol_3_s1/PRESET</td>
<td>clock_27m:[R]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.574</td>
<td>1.527</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.022</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_vol_4_s1/PRESET</td>
<td>clock_27m:[R]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.574</td>
<td>1.527</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.955</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_inc_s1/PRESET</td>
<td>clock_27m:[R]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.574</td>
<td>1.460</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.955</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_inc_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.574</td>
<td>1.460</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.955</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_vol_1_s1/PRESET</td>
<td>clock_27m:[R]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.574</td>
<td>1.460</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.955</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_vol_1_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.574</td>
<td>1.460</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.949</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_vol_3_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.574</td>
<td>1.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.864</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_vol_0_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.574</td>
<td>1.369</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.862</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_vol_2_s1/PRESET</td>
<td>clock_27m:[R]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.574</td>
<td>1.367</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.727</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_vol_4_s4/CLEAR</td>
<td>clock_27m:[R]</td>
<td>psg1/env_reset:[F]</td>
<td>0.186</td>
<td>-0.761</td>
<td>1.604</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.712</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_vol_0_s1/PRESET</td>
<td>clock_27m:[R]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.574</td>
<td>1.217</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.595</td>
<td>reset2_n_ff_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.704</td>
<td>-0.146</td>
<td>4.259</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.595</td>
<td>reset2_n_ff_s0/Q</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.704</td>
<td>-0.146</td>
<td>4.259</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.595</td>
<td>reset2_n_ff_s0/Q</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.704</td>
<td>-0.146</td>
<td>4.259</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.340</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_inc_s4/CLEAR</td>
<td>clock_27m:[R]</td>
<td>psg1/env_reset:[F]</td>
<td>0.186</td>
<td>-0.761</td>
<td>1.217</td>
</tr>
<tr>
<td>18</td>
<td>3.101</td>
<td>reset2_n_ff_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>-0.140</td>
<td>4.259</td>
</tr>
<tr>
<td>19</td>
<td>3.101</td>
<td>reset2_n_ff_s0/Q</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>-0.140</td>
<td>4.259</td>
</tr>
<tr>
<td>20</td>
<td>3.101</td>
<td>reset2_n_ff_s0/Q</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>-0.140</td>
<td>4.259</td>
</tr>
<tr>
<td>21</td>
<td>4.715</td>
<td>reset1_n_ff_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.970</td>
<td>3.504</td>
</tr>
<tr>
<td>22</td>
<td>5.200</td>
<td>reset1_n_ff_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.970</td>
<td>3.019</td>
</tr>
<tr>
<td>23</td>
<td>32.625</td>
<td>reset2_n_ff_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.259</td>
</tr>
<tr>
<td>24</td>
<td>32.625</td>
<td>reset2_n_ff_s0/Q</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.259</td>
</tr>
<tr>
<td>25</td>
<td>32.625</td>
<td>reset2_n_ff_s0/Q</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.259</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.095</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>rst_seq_0_s3/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-0.680</td>
<td>0.821</td>
</tr>
<tr>
<td>2</td>
<td>0.095</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>reset3_n_ff_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-0.680</td>
<td>0.821</td>
</tr>
<tr>
<td>3</td>
<td>0.095</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>reset1_n_ff_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-0.680</td>
<td>0.821</td>
</tr>
<tr>
<td>4</td>
<td>0.207</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>reset2_n_ff_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-0.680</td>
<td>0.933</td>
</tr>
<tr>
<td>5</td>
<td>0.509</td>
<td>psg1/reg[13]_2_s0/Q</td>
<td>psg1/env_inc_s4/CLEAR</td>
<td>clock_27m:[R]</td>
<td>psg1/env_reset:[F]</td>
<td>-0.184</td>
<td>-0.478</td>
<td>0.849</td>
</tr>
<tr>
<td>6</td>
<td>0.740</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s4/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>psg1/env_reset:[F]</td>
<td>0.000</td>
<td>-1.342</td>
<td>2.093</td>
</tr>
<tr>
<td>7</td>
<td>0.871</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.460</td>
<td>1.519</td>
</tr>
<tr>
<td>8</td>
<td>0.871</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.460</td>
<td>1.519</td>
</tr>
<tr>
<td>9</td>
<td>0.871</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.460</td>
<td>1.519</td>
</tr>
<tr>
<td>10</td>
<td>0.993</td>
<td>dn3/n7_s0/Q</td>
<td>memory_ctrl/vram/fail_s0/CLEAR</td>
<td>clock_54m:[R]</td>
<td>clock_108m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.039</td>
</tr>
<tr>
<td>11</td>
<td>0.993</td>
<td>dn3/n7_s0/Q</td>
<td>memory_ctrl/enable_read_seq_0_s3/CLEAR</td>
<td>clock_54m:[R]</td>
<td>clock_108m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.039</td>
</tr>
<tr>
<td>12</td>
<td>0.993</td>
<td>dn3/n7_s0/Q</td>
<td>memory_ctrl/mapper_seq_s2/CLEAR</td>
<td>clock_54m:[R]</td>
<td>clock_108m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.039</td>
</tr>
<tr>
<td>13</td>
<td>0.993</td>
<td>dn3/n7_s0/Q</td>
<td>memory_ctrl/mapper_cnt_1_s1/CLEAR</td>
<td>clock_54m:[R]</td>
<td>clock_108m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.039</td>
</tr>
<tr>
<td>14</td>
<td>0.993</td>
<td>dn3/n7_s0/Q</td>
<td>memory_ctrl/mapper_cnt_2_s1/CLEAR</td>
<td>clock_54m:[R]</td>
<td>clock_108m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.039</td>
</tr>
<tr>
<td>15</td>
<td>1.168</td>
<td>dn3/n7_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_oen_s1/PRESET</td>
<td>clock_54m:[R]</td>
<td>clock_108m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.214</td>
</tr>
<tr>
<td>16</td>
<td>1.223</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/u0/R_0_s3/CLEAR</td>
<td>clock_3m6:[R]</td>
<td>clock_3m6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>17</td>
<td>1.223</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/u0/ACC_7_s1/PRESET</td>
<td>clock_3m6:[R]</td>
<td>clock_3m6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>18</td>
<td>1.223</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/u0/IntE_FF1_s1/CLEAR</td>
<td>clock_3m6:[R]</td>
<td>clock_3m6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>19</td>
<td>1.223</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/u0/SP_0_s1/PRESET</td>
<td>clock_3m6:[R]</td>
<td>clock_3m6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>20</td>
<td>1.366</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.519</td>
</tr>
<tr>
<td>21</td>
<td>1.366</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.519</td>
</tr>
<tr>
<td>22</td>
<td>1.366</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.519</td>
</tr>
<tr>
<td>23</td>
<td>4.571</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.704</td>
<td>-0.465</td>
<td>1.519</td>
</tr>
<tr>
<td>24</td>
<td>4.571</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.704</td>
<td>-0.465</td>
<td>1.519</td>
</tr>
<tr>
<td>25</td>
<td>4.571</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.704</td>
<td>-0.465</td>
<td>1.519</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.433</td>
<td>4.433</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.433</td>
<td>4.433</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.433</td>
<td>4.433</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.433</td>
<td>4.433</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.433</td>
<td>4.433</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.433</td>
<td>4.433</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.433</td>
<td>4.433</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.433</td>
<td>4.433</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.433</td>
<td>4.433</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.433</td>
<td>4.433</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s4/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s4/F</td>
</tr>
<tr>
<td>1194.697</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I2</td>
</tr>
<tr>
<td>1195.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C51[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>1195.249</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2547_s1/I3</td>
</tr>
<tr>
<td>1195.798</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C51[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2547_s1/F</td>
</tr>
<tr>
<td>1196.528</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C45[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.653, 45.669%; route: 5.304, 52.054%; tC2Q: 0.232, 2.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F</td>
</tr>
<tr>
<td>1194.621</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C50[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I2</td>
</tr>
<tr>
<td>1195.170</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C50[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>1195.345</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2559_s1/I2</td>
</tr>
<tr>
<td>1195.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C50[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2559_s1/F</td>
</tr>
<tr>
<td>1196.523</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_1_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_1_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.566, 44.835%; route: 5.386, 52.887%; tC2Q: 0.232, 2.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s4/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s4/F</td>
</tr>
<tr>
<td>1194.697</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I2</td>
</tr>
<tr>
<td>1195.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C51[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>1195.249</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s1/I3</td>
</tr>
<tr>
<td>1195.798</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C51[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s1/F</td>
</tr>
<tr>
<td>1196.487</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C48[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.653, 45.853%; route: 5.263, 51.861%; tC2Q: 0.232, 2.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s4/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s4/F</td>
</tr>
<tr>
<td>1194.697</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I2</td>
</tr>
<tr>
<td>1195.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C51[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>1195.249</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s1/I3</td>
</tr>
<tr>
<td>1195.798</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C51[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s1/F</td>
</tr>
<tr>
<td>1196.483</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C51[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.653, 45.869%; route: 5.259, 51.843%; tC2Q: 0.232, 2.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F</td>
</tr>
<tr>
<td>1194.621</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C50[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I2</td>
</tr>
<tr>
<td>1195.170</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C50[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>1195.345</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s1/I2</td>
</tr>
<tr>
<td>1195.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C50[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s1/F</td>
</tr>
<tr>
<td>1196.382</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.566, 45.467%; route: 5.245, 52.223%; tC2Q: 0.232, 2.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F</td>
</tr>
<tr>
<td>1194.621</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C50[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I2</td>
</tr>
<tr>
<td>1195.170</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C50[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>1195.345</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2559_s1/I2</td>
</tr>
<tr>
<td>1195.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C50[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2559_s1/F</td>
</tr>
<tr>
<td>1196.324</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.566, 45.731%; route: 5.186, 51.945%; tC2Q: 0.232, 2.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F</td>
</tr>
<tr>
<td>1194.621</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C50[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I2</td>
</tr>
<tr>
<td>1195.170</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C50[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>1195.345</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2559_s1/I2</td>
</tr>
<tr>
<td>1195.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C50[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2559_s1/F</td>
</tr>
<tr>
<td>1196.324</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_4_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_4_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.566, 45.731%; route: 5.186, 51.945%; tC2Q: 0.232, 2.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F</td>
</tr>
<tr>
<td>1194.621</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C50[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I2</td>
</tr>
<tr>
<td>1195.170</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C50[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>1195.345</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s1/I2</td>
</tr>
<tr>
<td>1195.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C50[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s1/F</td>
</tr>
<tr>
<td>1196.318</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C48[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.566, 45.757%; route: 5.181, 51.918%; tC2Q: 0.232, 2.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F</td>
</tr>
<tr>
<td>1194.621</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C50[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I2</td>
</tr>
<tr>
<td>1195.170</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C50[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>1195.345</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s1/I2</td>
</tr>
<tr>
<td>1195.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C50[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s1/F</td>
</tr>
<tr>
<td>1196.318</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C48[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.566, 45.757%; route: 5.181, 51.918%; tC2Q: 0.232, 2.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s4/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s4/F</td>
</tr>
<tr>
<td>1194.697</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I2</td>
</tr>
<tr>
<td>1195.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C51[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>1195.249</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2547_s1/I3</td>
</tr>
<tr>
<td>1195.798</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C51[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2547_s1/F</td>
</tr>
<tr>
<td>1196.312</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C49[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C49[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C49[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.653, 46.657%; route: 5.088, 51.017%; tC2Q: 0.232, 2.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s4/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s4/F</td>
</tr>
<tr>
<td>1194.697</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I2</td>
</tr>
<tr>
<td>1195.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C51[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>1195.249</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2547_s1/I3</td>
</tr>
<tr>
<td>1195.798</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C51[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2547_s1/F</td>
</tr>
<tr>
<td>1196.312</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C49[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C49[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C49[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.653, 46.657%; route: 5.088, 51.017%; tC2Q: 0.232, 2.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s4/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s4/F</td>
</tr>
<tr>
<td>1194.697</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I2</td>
</tr>
<tr>
<td>1195.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C51[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>1195.249</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s1/I3</td>
</tr>
<tr>
<td>1195.798</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C51[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s1/F</td>
</tr>
<tr>
<td>1196.303</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C50[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C50[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C50[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.653, 46.698%; route: 5.079, 50.973%; tC2Q: 0.232, 2.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s4/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s4/F</td>
</tr>
<tr>
<td>1194.697</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I2</td>
</tr>
<tr>
<td>1195.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C51[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>1195.249</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s1/I3</td>
</tr>
<tr>
<td>1195.798</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C51[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s1/F</td>
</tr>
<tr>
<td>1196.303</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C50[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C50[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C50[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.653, 46.698%; route: 5.079, 50.973%; tC2Q: 0.232, 2.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s4/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s4/F</td>
</tr>
<tr>
<td>1194.697</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I2</td>
</tr>
<tr>
<td>1195.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C51[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>1195.249</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s1/I3</td>
</tr>
<tr>
<td>1195.798</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C51[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s1/F</td>
</tr>
<tr>
<td>1196.300</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C52[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.653, 46.715%; route: 5.075, 50.955%; tC2Q: 0.232, 2.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s4/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s4/F</td>
</tr>
<tr>
<td>1194.697</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I2</td>
</tr>
<tr>
<td>1195.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C51[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>1195.249</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s1/I3</td>
</tr>
<tr>
<td>1195.711</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s1/F</td>
</tr>
<tr>
<td>1196.288</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C45[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.566, 45.895%; route: 5.151, 51.773%; tC2Q: 0.232, 2.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s4/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s4/F</td>
</tr>
<tr>
<td>1194.697</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I2</td>
</tr>
<tr>
<td>1195.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C51[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>1195.249</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2567_s1/I3</td>
</tr>
<tr>
<td>1195.711</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C51[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2567_s1/F</td>
</tr>
<tr>
<td>1196.287</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C46[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C46[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C46[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.566, 45.899%; route: 5.150, 51.769%; tC2Q: 0.232, 2.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s4/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s4/F</td>
</tr>
<tr>
<td>1194.697</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I2</td>
</tr>
<tr>
<td>1195.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C51[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>1195.249</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s1/I3</td>
</tr>
<tr>
<td>1195.711</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s1/F</td>
</tr>
<tr>
<td>1196.228</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C49[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C49[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C49[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.566, 46.175%; route: 5.090, 51.479%; tC2Q: 0.232, 2.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s4/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s4/F</td>
</tr>
<tr>
<td>1194.697</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I2</td>
</tr>
<tr>
<td>1195.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C51[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>1195.249</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s1/I3</td>
</tr>
<tr>
<td>1195.711</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s1/F</td>
</tr>
<tr>
<td>1196.215</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C52[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.566, 46.233%; route: 5.078, 51.418%; tC2Q: 0.232, 2.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s4/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s4/F</td>
</tr>
<tr>
<td>1194.697</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I2</td>
</tr>
<tr>
<td>1195.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C51[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>1195.249</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s1/I3</td>
</tr>
<tr>
<td>1195.711</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s1/F</td>
</tr>
<tr>
<td>1196.215</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C50[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.566, 46.233%; route: 5.078, 51.418%; tC2Q: 0.232, 2.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F</td>
</tr>
<tr>
<td>1194.621</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C50[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I2</td>
</tr>
<tr>
<td>1195.170</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C50[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>1195.345</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s1/I2</td>
</tr>
<tr>
<td>1195.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C50[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s1/F</td>
</tr>
<tr>
<td>1196.169</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C52[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C52[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.566, 46.450%; route: 5.032, 51.190%; tC2Q: 0.232, 2.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3</td>
</tr>
<tr>
<td>1193.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C49[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F</td>
</tr>
<tr>
<td>1194.288</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2</td>
</tr>
<tr>
<td>1194.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F</td>
</tr>
<tr>
<td>1194.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/I3</td>
</tr>
<tr>
<td>1195.431</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C44[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/F</td>
</tr>
<tr>
<td>1196.157</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.125, 42.017%; route: 5.460, 55.620%; tC2Q: 0.232, 2.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3</td>
</tr>
<tr>
<td>1193.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C49[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F</td>
</tr>
<tr>
<td>1194.288</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2</td>
</tr>
<tr>
<td>1194.858</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F</td>
</tr>
<tr>
<td>1194.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/I3</td>
</tr>
<tr>
<td>1195.431</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C44[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/F</td>
</tr>
<tr>
<td>1196.157</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.125, 42.017%; route: 5.460, 55.620%; tC2Q: 0.232, 2.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F</td>
</tr>
<tr>
<td>1194.621</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C50[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I2</td>
</tr>
<tr>
<td>1195.170</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C50[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>1195.345</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2559_s1/I2</td>
</tr>
<tr>
<td>1195.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C50[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2559_s1/F</td>
</tr>
<tr>
<td>1196.140</td>
<td>0.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C50[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.566, 46.588%; route: 5.003, 51.045%; tC2Q: 0.232, 2.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F</td>
</tr>
<tr>
<td>1194.621</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C50[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I2</td>
</tr>
<tr>
<td>1195.170</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C50[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>1195.345</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2559_s1/I2</td>
</tr>
<tr>
<td>1195.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C50[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2559_s1/F</td>
</tr>
<tr>
<td>1196.140</td>
<td>0.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C50[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.566, 46.588%; route: 5.003, 51.045%; tC2Q: 0.232, 2.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1196.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>1186.339</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>1186.571</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/Q</td>
</tr>
<tr>
<td>1188.019</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>vdp4/u_v9958/PRAMDAT_3_s0/I1</td>
</tr>
<tr>
<td>1188.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_3_s0/F</td>
</tr>
<tr>
<td>1189.815</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>1190.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>1190.656</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>1190.831</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I1</td>
</tr>
<tr>
<td>1191.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>1191.799</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>1192.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>1193.111</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s3/I3</td>
</tr>
<tr>
<td>1193.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s3/F</td>
</tr>
<tr>
<td>1193.685</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I2</td>
</tr>
<tr>
<td>1194.202</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F</td>
</tr>
<tr>
<td>1194.621</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C50[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I2</td>
</tr>
<tr>
<td>1195.170</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C50[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>1195.345</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s1/I2</td>
</tr>
<tr>
<td>1195.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C50[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s1/F</td>
</tr>
<tr>
<td>1196.138</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.397</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0/CLK</td>
</tr>
<tr>
<td>1186.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0</td>
</tr>
<tr>
<td>1186.327</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C51[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.566, 46.599%; route: 5.000, 51.033%; tC2Q: 0.232, 2.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audioclkd/n126_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdp4/clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R41C38[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/n126_s0/I0</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C38[1][A]</td>
<td style=" background: #97FFFF;">vdp4/audioclkd/n126_s0/F</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1000.863</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>1000.898</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td>1000.909</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C38[1][A]</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.864</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1186.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.048</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>1186.250</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>1186.383</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R22C13[0][B]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1186.342</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>1186.377</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td>1186.388</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>psg1/env_vol_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.478</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.771%; tC2Q: 0.202, 60.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][A]</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C46[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.005</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[1][A]</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R29C47[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>1.005</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[1][A]</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R29C47[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>1.005</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.113</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1186.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.048</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>1186.250</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>1186.505</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R22C13[0][B]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1186.342</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>1186.377</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td>1186.388</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>psg1/env_inc_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.478</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 55.836%; tC2Q: 0.202, 44.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_1_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_1_s0/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.113</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 54.832%; tC2Q: 0.202, 45.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.113</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.113</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.982</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q</td>
</tr>
<tr>
<td>1.326</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.113</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0/Q</td>
</tr>
<tr>
<td>1.326</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.113</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_COLORDEC/FF_VIDEO_R_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COLORDEC/FF_VIDEO_R_2_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C39[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COLORDEC/FF_VIDEO_R_2_s0/Q</td>
</tr>
<tr>
<td>1.340</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>1.113</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>185.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L[1]</td>
<td>clk_sdramp/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>memory_ctrl/vram/data_14_s0/CLK</td>
</tr>
<tr>
<td>185.570</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_14_s0/Q</td>
</tr>
<tr>
<td>185.692</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_14_s/I1</td>
</tr>
<tr>
<td>185.924</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_14_s/F</td>
</tr>
<tr>
<td>186.277</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VideoDLClk</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>70</td>
<td>R26C47[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>185.934</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_14_s0/G</td>
</tr>
<tr>
<td>185.969</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_14_s0</td>
</tr>
<tr>
<td>185.980</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.562%; route: 0.475, 52.292%; tC2Q: 0.201, 22.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.934, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C51[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>0.876</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C50</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C51[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>0.876</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C50</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C51[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>0.876</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C50</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_3_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_3_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s/CLK</td>
</tr>
<tr>
<td>0.876</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C48</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_2_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_2_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s/CLK</td>
</tr>
<tr>
<td>0.876</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C48</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>0.876</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMIC_IN_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMIC_IN_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPINFORAMIC_IN_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>0.876</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/A_i_14_s449</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>913</td>
<td>R52C53[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/TState_2_s0/CLK</td>
</tr>
<tr>
<td>1.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R31C10[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_2_s0/Q</td>
</tr>
<tr>
<td>1.238</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s449/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>913</td>
<td>R52C53[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[0][B]</td>
<td>cpu1/u0/A_i_14_s449/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C11[0][B]</td>
<td>cpu1/u0/A_i_14_s449</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.701%; tC2Q: 0.202, 60.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0/Q</td>
</tr>
<tr>
<td>1.449</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.113</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][A]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R42C42[0][A]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>1.213</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>0.876</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C41</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.147, 42.074%; tC2Q: 0.202, 57.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>558.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>556.768</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>557.000</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>557.407</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>psg1/n1930_s0/I1</td>
</tr>
<tr>
<td>557.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>558.389</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>557.100</td>
<td>1.544</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>TOPSIDE[0]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>557.343</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td>psg1/env_vol_2_s0/CLK</td>
</tr>
<tr>
<td>557.308</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td>557.273</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[0][B]</td>
<td>psg1/env_vol_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 34.253%; route: 0.833, 51.429%; tC2Q: 0.232, 14.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>558.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>556.768</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>557.000</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>557.407</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>psg1/n1930_s0/I1</td>
</tr>
<tr>
<td>557.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>558.389</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>557.100</td>
<td>1.544</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>TOPSIDE[0]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>557.343</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>psg1/env_vol_4_s0/CLK</td>
</tr>
<tr>
<td>557.308</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td>557.273</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>psg1/env_vol_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 34.253%; route: 0.833, 51.429%; tC2Q: 0.232, 14.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>558.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>556.768</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>557.000</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>557.165</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>psg1/n1908_s0/I0</td>
</tr>
<tr>
<td>557.720</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>558.296</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[0][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>557.100</td>
<td>1.544</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>TOPSIDE[0]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>557.343</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[0][B]</td>
<td>psg1/env_vol_3_s1/CLK</td>
</tr>
<tr>
<td>557.308</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td>557.273</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C15[0][B]</td>
<td>psg1/env_vol_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 36.336%; route: 0.740, 48.475%; tC2Q: 0.232, 15.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>558.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>556.768</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>557.000</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>557.165</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>psg1/n1908_s0/I0</td>
</tr>
<tr>
<td>557.720</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>558.296</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>557.100</td>
<td>1.544</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>TOPSIDE[0]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>557.343</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td>psg1/env_vol_4_s1/CLK</td>
</tr>
<tr>
<td>557.308</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td>557.273</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C15[0][A]</td>
<td>psg1/env_vol_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 36.336%; route: 0.740, 48.475%; tC2Q: 0.232, 15.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>558.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>556.768</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>557.000</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>557.407</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>psg1/n1930_s0/I1</td>
</tr>
<tr>
<td>557.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>558.228</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[2][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>557.100</td>
<td>1.544</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>TOPSIDE[0]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>557.343</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[2][A]</td>
<td>psg1/env_inc_s1/CLK</td>
</tr>
<tr>
<td>557.308</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td>557.273</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C15[2][A]</td>
<td>psg1/env_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 38.014%; route: 0.673, 46.095%; tC2Q: 0.232, 15.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>558.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>556.768</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>557.000</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>557.165</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>psg1/n1908_s0/I0</td>
</tr>
<tr>
<td>557.720</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>558.228</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td style=" font-weight:bold;">psg1/env_inc_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>557.100</td>
<td>1.544</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>TOPSIDE[0]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>557.343</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td>psg1/env_inc_s0/CLK</td>
</tr>
<tr>
<td>557.308</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td>557.273</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C15[1][B]</td>
<td>psg1/env_inc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 38.014%; route: 0.673, 46.095%; tC2Q: 0.232, 15.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>558.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>556.768</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>557.000</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>557.165</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>psg1/n1908_s0/I0</td>
</tr>
<tr>
<td>557.720</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>558.228</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>557.100</td>
<td>1.544</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>TOPSIDE[0]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>557.343</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td>psg1/env_vol_1_s1/CLK</td>
</tr>
<tr>
<td>557.308</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td>557.273</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C15[1][A]</td>
<td>psg1/env_vol_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 38.014%; route: 0.673, 46.095%; tC2Q: 0.232, 15.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>558.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>556.768</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>557.000</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>557.407</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>psg1/n1930_s0/I1</td>
</tr>
<tr>
<td>557.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>558.228</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[0][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>557.100</td>
<td>1.544</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>TOPSIDE[0]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>557.343</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[0][B]</td>
<td>psg1/env_vol_1_s0/CLK</td>
</tr>
<tr>
<td>557.308</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td>557.273</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C15[0][B]</td>
<td>psg1/env_vol_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 38.014%; route: 0.673, 46.095%; tC2Q: 0.232, 15.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>558.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>556.768</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>557.000</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>557.407</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>psg1/n1930_s0/I1</td>
</tr>
<tr>
<td>557.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>558.223</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>557.100</td>
<td>1.544</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>TOPSIDE[0]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>557.343</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>psg1/env_vol_3_s0/CLK</td>
</tr>
<tr>
<td>557.308</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td>557.273</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>psg1/env_vol_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 38.164%; route: 0.667, 45.883%; tC2Q: 0.232, 15.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>558.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>556.768</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>557.000</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>557.407</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>psg1/n1930_s0/I1</td>
</tr>
<tr>
<td>557.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>558.138</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>557.100</td>
<td>1.544</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>TOPSIDE[0]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>557.343</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[2][A]</td>
<td>psg1/env_vol_0_s0/CLK</td>
</tr>
<tr>
<td>557.308</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_0_s0</td>
</tr>
<tr>
<td>557.273</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C15[2][A]</td>
<td>psg1/env_vol_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 40.534%; route: 0.582, 42.522%; tC2Q: 0.232, 16.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>558.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>556.768</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>557.000</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>557.165</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>psg1/n1908_s0/I0</td>
</tr>
<tr>
<td>557.720</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>558.135</td>
<td>0.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>557.100</td>
<td>1.544</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>TOPSIDE[0]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>557.343</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td>psg1/env_vol_2_s1/CLK</td>
</tr>
<tr>
<td>557.308</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td>557.273</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[1][A]</td>
<td>psg1/env_vol_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 40.597%; route: 0.580, 42.433%; tC2Q: 0.232, 16.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>816.027</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>816.259</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>816.666</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>psg1/n1930_s0/I1</td>
</tr>
<tr>
<td>817.221</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>817.631</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R22C13[0][B]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>816.974</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>816.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td>816.904</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>psg1/env_vol_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 34.599%; route: 0.817, 50.938%; tC2Q: 0.232, 14.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>557.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>556.768</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>557.000</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>557.165</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>psg1/n1908_s0/I0</td>
</tr>
<tr>
<td>557.720</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>557.986</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>557.100</td>
<td>1.544</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>TOPSIDE[0]</td>
<td>clkdiv2_2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>557.343</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td>psg1/env_vol_0_s1/CLK</td>
</tr>
<tr>
<td>557.308</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_0_s1</td>
</tr>
<tr>
<td>557.273</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C15[1][B]</td>
<td>psg1/env_vol_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 45.594%; route: 0.430, 35.347%; tC2Q: 0.232, 19.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset2_n_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.213</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>reset2_n_ff_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">reset2_n_ff_s0/Q</td>
</tr>
<tr>
<td>3.569</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>4.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.473</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.943</td>
<td>1.239</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.063</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>5.028</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>4.877</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.030%; route: 3.472, 81.523%; tC2Q: 0.232, 5.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset2_n_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.213</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>reset2_n_ff_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">reset2_n_ff_s0/Q</td>
</tr>
<tr>
<td>3.569</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>4.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.473</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.943</td>
<td>1.239</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.063</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>5.028</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>4.877</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.030%; route: 3.472, 81.523%; tC2Q: 0.232, 5.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset2_n_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.213</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>reset2_n_ff_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">reset2_n_ff_s0/Q</td>
</tr>
<tr>
<td>3.569</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>4.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.473</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.943</td>
<td>1.239</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.063</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>5.028</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>4.877</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.030%; route: 3.472, 81.523%; tC2Q: 0.232, 5.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>816.027</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>816.259</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>816.424</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>psg1/n1908_s0/I0</td>
</tr>
<tr>
<td>816.979</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>817.245</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R22C13[0][B]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>816.974</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>816.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td>816.904</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>psg1/env_inc_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 45.594%; route: 0.430, 35.347%; tC2Q: 0.232, 19.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.974, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset2_n_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.213</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>reset2_n_ff_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">reset2_n_ff_s0/Q</td>
</tr>
<tr>
<td>3.569</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>4.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.473</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.647</td>
<td>1.239</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.761</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>8.726</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>8.573</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.030%; route: 3.472, 81.523%; tC2Q: 0.232, 5.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset2_n_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.213</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>reset2_n_ff_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">reset2_n_ff_s0/Q</td>
</tr>
<tr>
<td>3.569</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>4.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.473</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.647</td>
<td>1.239</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.761</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>8.726</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>8.573</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.030%; route: 3.472, 81.523%; tC2Q: 0.232, 5.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset2_n_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.213</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>reset2_n_ff_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">reset2_n_ff_s0/Q</td>
</tr>
<tr>
<td>3.569</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>4.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.473</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.647</td>
<td>1.239</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.761</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>8.726</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>8.573</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.030%; route: 3.472, 81.523%; tC2Q: 0.232, 5.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset1_n_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.213</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>reset1_n_ff_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">reset1_n_ff_s0/Q</td>
</tr>
<tr>
<td>1.628</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>memory_ctrl/n70_s2/I1</td>
</tr>
<tr>
<td>1.999</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n70_s2/F</td>
</tr>
<tr>
<td>4.718</td>
<td>2.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L[1]</td>
<td>clk_sdramp/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 10.587%; route: 2.901, 82.793%; tC2Q: 0.232, 6.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset1_n_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.213</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>reset1_n_ff_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">reset1_n_ff_s0/Q</td>
</tr>
<tr>
<td>1.628</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>memory_ctrl/n70_s2/I1</td>
</tr>
<tr>
<td>1.999</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n70_s2/F</td>
</tr>
<tr>
<td>4.232</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L[1]</td>
<td>clk_sdramp/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.289%; route: 2.416, 80.026%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset2_n_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.213</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>reset2_n_ff_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">reset2_n_ff_s0/Q</td>
</tr>
<tr>
<td>3.569</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>4.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.473</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.250</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>38.097</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.030%; route: 3.472, 81.523%; tC2Q: 0.232, 5.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset2_n_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.213</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>reset2_n_ff_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">reset2_n_ff_s0/Q</td>
</tr>
<tr>
<td>3.569</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>4.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.473</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.250</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>38.097</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.030%; route: 3.472, 81.523%; tC2Q: 0.232, 5.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset2_n_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.213</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>reset2_n_ff_s0/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">reset2_n_ff_s0/Q</td>
</tr>
<tr>
<td>3.569</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>4.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.473</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.250</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>38.097</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.030%; route: 3.472, 81.523%; tC2Q: 0.232, 5.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rst_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L[1]</td>
<td>clk_sdramp/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>37.668</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n113_s0/I0</td>
</tr>
<tr>
<td>37.903</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n113_s0/F</td>
</tr>
<tr>
<td>38.042</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td style=" font-weight:bold;">rst_seq_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>37.901</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>rst_seq_0_s3/CLK</td>
</tr>
<tr>
<td>37.936</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rst_seq_0_s3</td>
</tr>
<tr>
<td>37.947</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>rst_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.635%; route: 0.384, 46.751%; tC2Q: 0.202, 24.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset3_n_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L[1]</td>
<td>clk_sdramp/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>37.668</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n113_s0/I0</td>
</tr>
<tr>
<td>37.903</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n113_s0/F</td>
</tr>
<tr>
<td>38.042</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td style=" font-weight:bold;">reset3_n_ff_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>37.901</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>reset3_n_ff_s0/CLK</td>
</tr>
<tr>
<td>37.936</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset3_n_ff_s0</td>
</tr>
<tr>
<td>37.947</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>reset3_n_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.635%; route: 0.384, 46.751%; tC2Q: 0.202, 24.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset1_n_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L[1]</td>
<td>clk_sdramp/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>37.668</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n113_s0/I0</td>
</tr>
<tr>
<td>37.903</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n113_s0/F</td>
</tr>
<tr>
<td>38.042</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">reset1_n_ff_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>37.901</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>reset1_n_ff_s0/CLK</td>
</tr>
<tr>
<td>37.936</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset1_n_ff_s0</td>
</tr>
<tr>
<td>37.947</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>reset1_n_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.635%; route: 0.384, 46.751%; tC2Q: 0.202, 24.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset2_n_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L[1]</td>
<td>clk_sdramp/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>37.668</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n113_s0/I0</td>
</tr>
<tr>
<td>37.903</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n113_s0/F</td>
</tr>
<tr>
<td>38.154</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">reset2_n_ff_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>37.901</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>reset2_n_ff_s0/CLK</td>
</tr>
<tr>
<td>37.936</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset2_n_ff_s0</td>
</tr>
<tr>
<td>37.947</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>reset2_n_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 25.195%; route: 0.496, 53.148%; tC2Q: 0.202, 21.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1186.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1186.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[13]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1186.048</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>psg1/reg[13]_2_s0/CLK</td>
</tr>
<tr>
<td>1186.249</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">psg1/reg[13]_2_s0/Q</td>
</tr>
<tr>
<td>1186.376</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>psg1/n1908_s0/I0</td>
</tr>
<tr>
<td>1186.767</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1186.897</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R22C13[0][B]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1186.342</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>1186.377</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td>1186.388</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>psg1/env_inc_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.478</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 46.053%; route: 0.257, 30.273%; tC2Q: 0.201, 23.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R22C13[0][B]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.456</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>6.840</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>7.093</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R22C13[0][B]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.342</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>6.353</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>psg1/env_vol_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 18.349%; route: 0.253, 12.092%; tC2Q: 1.456, 69.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C32[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.196</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I2</td>
</tr>
<tr>
<td>1.506</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.383</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.239</td>
<td>1.239</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.324</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>1.359</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>1.512</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 20.414%; route: 1.008, 66.350%; tC2Q: 0.201, 13.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C32[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.196</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I2</td>
</tr>
<tr>
<td>1.506</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.383</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.239</td>
<td>1.239</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.324</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>1.359</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>1.512</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 20.414%; route: 1.008, 66.350%; tC2Q: 0.201, 13.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C32[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.196</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I2</td>
</tr>
<tr>
<td>1.506</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.383</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.239</td>
<td>1.239</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.324</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>1.359</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>1.512</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 20.414%; route: 1.008, 66.350%; tC2Q: 0.201, 13.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn3/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>70</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>dn3/n7_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.661</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>memory_ctrl/n70_s2/I0</td>
</tr>
<tr>
<td>0.971</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n70_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L[1]</td>
<td>clk_sdramp/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.826%; route: 0.527, 50.739%; tC2Q: 0.202, 19.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn3/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>70</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>dn3/n7_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.661</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>memory_ctrl/n70_s2/I0</td>
</tr>
<tr>
<td>0.971</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n70_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L[1]</td>
<td>clk_sdramp/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>memory_ctrl/enable_read_seq_0_s3/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.826%; route: 0.527, 50.739%; tC2Q: 0.202, 19.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn3/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_seq_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>70</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>dn3/n7_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.661</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>memory_ctrl/n70_s2/I0</td>
</tr>
<tr>
<td>0.971</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n70_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_seq_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L[1]</td>
<td>clk_sdramp/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][A]</td>
<td>memory_ctrl/mapper_seq_s2/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/mapper_seq_s2</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[2][A]</td>
<td>memory_ctrl/mapper_seq_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.826%; route: 0.527, 50.739%; tC2Q: 0.202, 19.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn3/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>70</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>dn3/n7_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.661</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>memory_ctrl/n70_s2/I0</td>
</tr>
<tr>
<td>0.971</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n70_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L[1]</td>
<td>clk_sdramp/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>memory_ctrl/mapper_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/mapper_cnt_1_s1</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>memory_ctrl/mapper_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.826%; route: 0.527, 50.739%; tC2Q: 0.202, 19.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn3/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>70</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>dn3/n7_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.661</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>memory_ctrl/n70_s2/I0</td>
</tr>
<tr>
<td>0.971</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n70_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L[1]</td>
<td>clk_sdramp/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>memory_ctrl/mapper_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/mapper_cnt_2_s1</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>memory_ctrl/mapper_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.826%; route: 0.527, 50.739%; tC2Q: 0.202, 19.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn3/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_oen_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>70</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>dn3/n7_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.661</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>memory_ctrl/n70_s2/I0</td>
</tr>
<tr>
<td>0.971</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n70_s2/F</td>
</tr>
<tr>
<td>1.399</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_oen_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L[1]</td>
<td>clk_sdramp/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_oen_s1/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_oen_s1</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_oen_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 25.527%; route: 0.702, 57.839%; tC2Q: 0.202, 16.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>913</td>
<td>R52C53[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[2][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>245</td>
<td>R43C15[2][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>913</td>
<td>R52C53[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C7[1][A]</td>
<td>cpu1/u0/R_0_s3/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C7[1][A]</td>
<td>cpu1/u0/R_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/ACC_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>913</td>
<td>R52C53[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[2][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>245</td>
<td>R43C15[2][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C12[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/ACC_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>913</td>
<td>R52C53[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C12[2][B]</td>
<td>cpu1/u0/ACC_7_s1/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C12[2][B]</td>
<td>cpu1/u0/ACC_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IntE_FF1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>913</td>
<td>R52C53[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[2][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>245</td>
<td>R43C15[2][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C10[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IntE_FF1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>913</td>
<td>R52C53[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C10[2][A]</td>
<td>cpu1/u0/IntE_FF1_s1/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C10[2][A]</td>
<td>cpu1/u0/IntE_FF1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/SP_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>913</td>
<td>R52C53[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[2][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>245</td>
<td>R43C15[2][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C12[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/SP_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>913</td>
<td>R52C53[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C12[2][B]</td>
<td>cpu1/u0/SP_0_s1/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C12[2][B]</td>
<td>cpu1/u0/SP_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C32[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.196</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I2</td>
</tr>
<tr>
<td>1.506</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.383</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1.017</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 20.414%; route: 1.008, 66.350%; tC2Q: 0.201, 13.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C32[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.196</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I2</td>
</tr>
<tr>
<td>1.506</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.383</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1.017</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 20.414%; route: 1.008, 66.350%; tC2Q: 0.201, 13.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C32[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.196</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I2</td>
</tr>
<tr>
<td>1.506</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.383</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>1.017</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 20.414%; route: 1.008, 66.350%; tC2Q: 0.201, 13.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C32[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.196</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I2</td>
</tr>
<tr>
<td>1.506</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.383</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-2.464</td>
<td>1.239</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.375</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>-2.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>-2.189</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 20.414%; route: 1.008, 66.350%; tC2Q: 0.201, 13.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C32[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.196</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I2</td>
</tr>
<tr>
<td>1.506</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.383</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-2.464</td>
<td>1.239</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.375</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>-2.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>-2.189</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 20.414%; route: 1.008, 66.350%; tC2Q: 0.201, 13.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2642</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>0.864</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C32[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.196</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>vdp4/reset_w_s2/I2</td>
</tr>
<tr>
<td>1.506</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>979</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.383</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-2.464</td>
<td>1.239</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.375</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>-2.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>-2.189</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 20.414%; route: 1.008, 66.350%; tC2Q: 0.201, 13.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.436</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>10.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.436</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>10.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.436</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>10.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.436</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>10.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.436</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>10.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.436</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>10.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.436</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>10.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.436</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>10.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.436</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>10.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.436</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>10.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2642</td>
<td>ex_clk_27m_d</td>
<td>-7.228</td>
<td>1.621</td>
</tr>
<tr>
<td>979</td>
<td>reset_w</td>
<td>-0.595</td>
<td>1.356</td>
</tr>
<tr>
<td>913</td>
<td>bus_clk_3m6</td>
<td>116.868</td>
<td>1.957</td>
</tr>
<tr>
<td>412</td>
<td>n26_6</td>
<td>-1.338</td>
<td>1.898</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.280</td>
<td>1.456</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.214</td>
<td>1.630</td>
</tr>
<tr>
<td>245</td>
<td>Reset_s</td>
<td>122.720</td>
<td>2.252</td>
</tr>
<tr>
<td>140</td>
<td>clk_108m_buf</td>
<td>-3.190</td>
<td>0.631</td>
</tr>
<tr>
<td>133</td>
<td>clk_1m8</td>
<td>274.411</td>
<td>0.261</td>
</tr>
<tr>
<td>128</td>
<td>n4054_5</td>
<td>12.174</td>
<td>1.764</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R45C36</td>
<td>90.28%</td>
</tr>
<tr>
<td>R48C29</td>
<td>90.28%</td>
</tr>
<tr>
<td>R49C13</td>
<td>90.28%</td>
</tr>
<tr>
<td>R18C40</td>
<td>88.89%</td>
</tr>
<tr>
<td>R32C17</td>
<td>88.89%</td>
</tr>
<tr>
<td>R17C22</td>
<td>88.89%</td>
</tr>
<tr>
<td>R43C12</td>
<td>88.89%</td>
</tr>
<tr>
<td>R49C12</td>
<td>88.89%</td>
</tr>
<tr>
<td>R35C49</td>
<td>87.50%</td>
</tr>
<tr>
<td>R6C50</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_3m6 -period 277.778 -waveform {0 138.889} [get_nets {bus_clk_3m6}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_27m -period 37.037 -waveform {0 18.518} [get_nets {clk_27m}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_108m -source [get_nets {clk_27m}] -master_clock clock_27m -multiply_by 4 -duty_cycle 50 -phase 0 [get_nets {clk_108m}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_108m_n -source [get_nets {clk_27m}] -master_clock clock_27m -multiply_by 4 -duty_cycle 50 -phase 180 -add [get_ports {O_sdram_clk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_54m -source [get_nets {clk_108m}] -master_clock clock_108m -divide_by 2 [get_nets {clk_54m}] -add</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clock_108m clock_108m_n clock_54m clock_27m }] -group [get_clocks {clock_3m6 }] </td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
