
           Lattice Mapping Report File for Design Module 'topalu00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     alu01_alu01.ngd -o alu01_alu01_map.ncd -pr alu01_alu01.prf -mp
     alu01_alu01.mrp -lpf C:/Users/ameri/Documentos/ESCOM/Arquitectura/ARQUITECT
     URA_DE_COMPUTADORAS/Practicas/2doP/P15/alu01/alu01/alu01_alu01_synplify.lpf
     -lpf C:/Users/ameri/Documentos/ESCOM/Arquitectura/ARQUITECTURA_DE_COMPUTADO
     RAS/Practicas/2doP/P15/alu01/alu01.lpf -c 0 -gui -msgset C:/Users/ameri/Doc
     umentos/ESCOM/Arquitectura/ARQUITECTURA_DE_COMPUTADORAS/Practicas/2doP/P15/
     alu01/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  11/28/19  10:48:46

Design Summary
--------------

   Number of registers:    170 out of  7209 (2%)
      PFU registers:          154 out of  6864 (2%)
      PIO registers:           16 out of   345 (5%)
   Number of SLICEs:       227 out of  3432 (7%)
      SLICEs as Logic/ROM:    227 out of  3432 (7%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:        444 out of  6864 (6%)
      Number used as logic LUTs:        422
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 48 + 4(JTAG) out of 115 (45%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2

                                    Page 1




Design:  topalu00                                      Date:  11/28/19  10:48:46

Design Summary (cont)
---------------------
     Net clk00_c: 104 loads, 104 rising, 0 falling (Driver: AL00/D01/outdiv )
     Net AL00/sclk: 12 loads, 12 rising, 0 falling (Driver: AL00/D00/OSCInst0 )
   Number of Clock Enables:  12
     Net AL13.outFlagac_0_sqmuxa_1: 8 loads, 0 LSLICEs
     Net AL01/outra_1_sqmuxa_i: 4 loads, 4 LSLICEs
     Net AL02/outro_1_sqmuxa_i: 4 loads, 4 LSLICEs
     Net AL03/outrn_1_sqmuxa_i: 4 loads, 4 LSLICEs
     Net AL04/outrno_1_sqmuxa_i: 4 loads, 4 LSLICEs
     Net AL05/outrxo_1ce[0]: 4 loads, 4 LSLICEs
     Net AL06/outrxn_1ce_1_RNIE5N31[0]: 4 loads, 4 LSLICEs
     Net AL07/outrnot_1ce[0]: 4 loads, 4 LSLICEs
     Net AL12/outmuH_1ce[0]: 8 loads, 8 LSLICEs
     Net N_6_i_i: 8 loads, 0 LSLICEs
     Net AL11/LEDsub_1ce: 5 loads, 5 LSLICEs
     Net AL10/LEDad_1ce: 5 loads, 5 LSLICEs
   Number of LSRs:  15
     Net aux_RNI9QL21: 8 loads, 0 LSLICEs
     Net AL01/fb: 1 loads, 1 LSLICEs
     Net funt0_c[1]: 18 loads, 18 LSLICEs
     Net N_731: 2 loads, 2 LSLICEs
     Net AL02/fb: 1 loads, 1 LSLICEs
     Net AL03/fb: 1 loads, 1 LSLICEs
     Net AL04/fb: 1 loads, 1 LSLICEs
     Net AL05/fb: 1 loads, 1 LSLICEs
     Net AL06/fb: 1 loads, 1 LSLICEs
     Net AL07/fb: 1 loads, 1 LSLICEs
     Net AL12/aux: 1 loads, 1 LSLICEs
     Net enable0_c: 9 loads, 1 LSLICEs
     Net AL11/fb: 1 loads, 1 LSLICEs
     Net AL10/fb: 1 loads, 1 LSLICEs
     Net AL00/D01/un1_sdiv69_4_RNI8OPB: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net outFlagac0_c: 65 loads
     Net funt0_c[3]: 38 loads
     Net funt0_c[1]: 34 loads
     Net funt0_c[0]: 29 loads
     Net N_731: 29 loads
     Net funt0_c[2]: 26 loads
     Net inrs0_c[0]: 24 loads
     Net inrs0_c[3]: 24 loads
     Net inrs0_c[4]: 24 loads
     Net inrs0_c[6]: 23 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.


                                    Page 2




Design:  topalu00                                      Date:  11/28/19  10:48:46

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| outFlagInst0        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDas0              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk00               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagac0          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in2rd0[7]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| in2rd0[6]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| in2rd0[5]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| in2rd0[4]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| in2rd0[3]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| in2rd0[2]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| in2rd0[1]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| in2rd0[0]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| inrd0[7]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| inrd0[6]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| inrd0[5]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| inrd0[4]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| inrd0[3]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| inrd0[2]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| inrd0[1]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| inrd0[0]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| inrt0[7]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inrt0[6]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inrt0[5]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inrt0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inrt0[3]            | INPUT     | LVCMOS25  |            |

                                    Page 3




Design:  topalu00                                      Date:  11/28/19  10:48:46

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| inrt0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inrt0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inrt0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inrs0[7]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inrs0[6]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inrs0[5]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inrs0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inrs0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inrs0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inrs0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inrs0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| enable0             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| funt0[5]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| funt0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| funt0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| funt0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| funt0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| funt0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block AL00/D01/VCC undriven or does not drive anything - clipped.
Block AL08/UFA00/UHA00/UX00/GND undriven or does not drive anything - clipped.
Block AL08/UFA00/UO00/GND undriven or does not drive anything - clipped.
Block AL08/UA07/GND undriven or does not drive anything - clipped.

                                    Page 4




Design:  topalu00                                      Date:  11/28/19  10:48:46

Removed logic (cont)
--------------------
Block AL09/UA00/GND undriven or does not drive anything - clipped.
Block AL09/UA01/GND undriven or does not drive anything - clipped.
Block AL09/UA02/GND undriven or does not drive anything - clipped.
Block AL09/UA12/GND undriven or does not drive anything - clipped.
Block AL09/UA13/GND undriven or does not drive anything - clipped.
Block AL09/Utopfa00/UHA01/UA00/GND undriven or does not drive anything -
     clipped.
Block AL09/UFA09/UHA01/UX00/GND undriven or does not drive anything - clipped.
Block AL09/UFA14/UHA00/UX00/GND undriven or does not drive anything - clipped.
Block AL09/UFA15/UHA00/UA00/GND undriven or does not drive anything - clipped.
Block AL09/UFA15/UHA00/UX00/GND undriven or does not drive anything - clipped.
Block AL09/UFA25/UHA00/UX00/GND undriven or does not drive anything - clipped.
Block AL09/UFA31/UHA00/UA00/GND undriven or does not drive anything - clipped.
Block AL09/UFA31/UHA00/UX00/GND undriven or does not drive anything - clipped.
Block AL09/UFA38/UHA00/UX00/GND undriven or does not drive anything - clipped.
Block AL09/UFA39/UHA00/UA00/GND undriven or does not drive anything - clipped.
Block AL09/UFA39/UHA00/UX00/GND undriven or does not drive anything - clipped.
Block AL09/UFA55/UHA00/UA00/GND undriven or does not drive anything - clipped.
Block AL09/UFA55/UHA00/UX00/GND undriven or does not drive anything - clipped.
Block AL10/GND undriven or does not drive anything - clipped.
Block AL10/VCC undriven or does not drive anything - clipped.
Block AL11/GND undriven or does not drive anything - clipped.
Block AL11/VCC undriven or does not drive anything - clipped.
Block AL13/VCC undriven or does not drive anything - clipped.
Block AL13/GND undriven or does not drive anything - clipped.
Block AL12/VCC undriven or does not drive anything - clipped.
Block AL12/GND undriven or does not drive anything - clipped.
Block AL07/GND undriven or does not drive anything - clipped.
Block AL07/VCC undriven or does not drive anything - clipped.
Block AL06/VCC undriven or does not drive anything - clipped.
Block AL06/GND undriven or does not drive anything - clipped.
Block AL05/GND undriven or does not drive anything - clipped.
Block AL05/VCC undriven or does not drive anything - clipped.
Block AL04/GND undriven or does not drive anything - clipped.
Block AL04/VCC undriven or does not drive anything - clipped.
Block AL03/GND undriven or does not drive anything - clipped.
Block AL03/VCC undriven or does not drive anything - clipped.
Block AL02/GND undriven or does not drive anything - clipped.
Block AL02/VCC undriven or does not drive anything - clipped.
Block AL01/GND undriven or does not drive anything - clipped.
Block AL01/VCC undriven or does not drive anything - clipped.
Signal funt0_c_i[1] was merged into signal funt0_c[1]
Signal enable0_c_i was merged into signal enable0_c
Signal AL00/D00/GND undriven or does not drive anything - clipped.
Signal AL00/D01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal AL00/D00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
     
Signal AL00/D01/un1_sdiv_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal AL00/D01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal AL00/D01/N_1 undriven or does not drive anything - clipped.
Block funt0_pad_RNIA60B[1] was optimized away.
Block enable0_pad_RNIB6SA was optimized away.
Block AL00/D00/GND was optimized away.

                                    Page 5




Design:  topalu00                                      Date:  11/28/19  10:48:46

Removed logic (cont)
--------------------
Block AL00/D01/GND was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                AL00/D00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     AL00/sclk
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: AL00/D00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 3 secs  
   Peak Memory Usage: 61 MB
        






























                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
