0.6
2017.4
Dec 15 2017
21:07:18
//vmware-host/Shared Folders/Scrivania/FSM_testbench1.vhd,1519223678,vhdl,,,,project_tb,,,,,,,,
C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd,1519224193,vhdl,,,,project_reti_logiche,,,,,,,,
