

================================================================
== Vitis HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s'
================================================================
* Date:           Fri May 24 19:18:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.303 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 12 [1/1] (1.21ns)   --->   "%layer23_out_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %layer23_out" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 12 'read' 'layer23_out_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_array_V = trunc i160 %layer23_out_read" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 13 'trunc' 'data_array_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_array_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer23_out_read, i32 128, i32 143" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 14 'partselect' 'data_array_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_array_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer23_out_read, i32 144, i32 159" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 15 'partselect' 'data_array_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_array_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer23_out_read, i32 16, i32 31" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 16 'partselect' 'data_array_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_array_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer23_out_read, i32 32, i32 47" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 17 'partselect' 'data_array_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_array_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer23_out_read, i32 48, i32 63" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 18 'partselect' 'data_array_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_array_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer23_out_read, i32 64, i32 79" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 19 'partselect' 'data_array_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_array_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer23_out_read, i32 80, i32 95" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 20 'partselect' 'data_array_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_array_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer23_out_read, i32 96, i32 111" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 21 'partselect' 'data_array_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_array_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer23_out_read, i32 112, i32 127" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 22 'partselect' 'data_array_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.67ns)   --->   "%icmp_ln1651 = icmp_slt  i16 %data_array_V, i16 %data_array_V_1"   --->   Operation 23 'icmp' 'icmp_ln1651' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%icmp_ln1651_1 = icmp_slt  i16 %data_array_V_2, i16 %data_array_V_3"   --->   Operation 24 'icmp' 'icmp_ln1651_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.67ns)   --->   "%icmp_ln1651_3 = icmp_slt  i16 %data_array_V_4, i16 %data_array_V_5"   --->   Operation 25 'icmp' 'icmp_ln1651_3' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%icmp_ln1651_4 = icmp_slt  i16 %data_array_V_6, i16 %data_array_V_7"   --->   Operation 26 'icmp' 'icmp_ln1651_4' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 27 'xor' 'xor_ln1651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1651, i16 %data_array_V, i16 %data_array_V_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 28 'select' 'select_ln65' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%xor_ln1651_1 = xor i1 %icmp_ln1651_1, i1 1"   --->   Operation 29 'xor' 'xor_ln1651_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %xor_ln1651_1, i16 %data_array_V_2, i16 %data_array_V_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 30 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.67ns)   --->   "%icmp_ln1651_2 = icmp_slt  i16 %select_ln65, i16 %select_ln65_1"   --->   Operation 31 'icmp' 'icmp_ln1651_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_2)   --->   "%xor_ln1651_2 = xor i1 %icmp_ln1651_2, i1 1"   --->   Operation 32 'xor' 'xor_ln1651_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_2 = select i1 %xor_ln1651_2, i16 %select_ln65, i16 %select_ln65_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 33 'select' 'select_ln65_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%xor_ln1651_3 = xor i1 %icmp_ln1651_3, i1 1"   --->   Operation 34 'xor' 'xor_ln1651_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_3 = select i1 %xor_ln1651_3, i16 %data_array_V_4, i16 %data_array_V_5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 35 'select' 'select_ln65_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%xor_ln1651_4 = xor i1 %icmp_ln1651_4, i1 1"   --->   Operation 36 'xor' 'xor_ln1651_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_4 = select i1 %xor_ln1651_4, i16 %data_array_V_6, i16 %data_array_V_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 37 'select' 'select_ln65_4' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.67ns)   --->   "%icmp_ln1651_5 = icmp_slt  i16 %select_ln65_3, i16 %select_ln65_4"   --->   Operation 38 'icmp' 'icmp_ln1651_5' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_5)   --->   "%xor_ln1651_5 = xor i1 %icmp_ln1651_5, i1 1"   --->   Operation 39 'xor' 'xor_ln1651_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_5 = select i1 %xor_ln1651_5, i16 %select_ln65_3, i16 %select_ln65_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 40 'select' 'select_ln65_5' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.67ns)   --->   "%icmp_ln1651_6 = icmp_slt  i16 %select_ln65_2, i16 %select_ln65_5"   --->   Operation 41 'icmp' 'icmp_ln1651_6' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_6)   --->   "%xor_ln1651_6 = xor i1 %icmp_ln1651_6, i1 1"   --->   Operation 42 'xor' 'xor_ln1651_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_6 = select i1 %xor_ln1651_6, i16 %select_ln65_2, i16 %select_ln65_5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 43 'select' 'select_ln65_6' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.67ns)   --->   "%icmp_ln1651_7 = icmp_slt  i16 %data_array_V_8, i16 %data_array_V_9"   --->   Operation 44 'icmp' 'icmp_ln1651_7' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_7)   --->   "%xor_ln1651_7 = xor i1 %icmp_ln1651_7, i1 1"   --->   Operation 45 'xor' 'xor_ln1651_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_7 = select i1 %xor_ln1651_7, i16 %data_array_V_8, i16 %data_array_V_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 46 'select' 'select_ln65_7' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.67ns)   --->   "%icmp_ln1651_8 = icmp_slt  i16 %select_ln65_6, i16 %select_ln65_7"   --->   Operation 47 'icmp' 'icmp_ln1651_8' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node x_max_V)   --->   "%xor_ln1651_8 = xor i1 %icmp_ln1651_8, i1 1"   --->   Operation 48 'xor' 'xor_ln1651_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.24ns) (out node of the LUT)   --->   "%x_max_V = select i1 %xor_ln1651_8, i16 %select_ln65_6, i16 %select_ln65_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 49 'select' 'x_max_V' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1348 = sext i16 %data_array_V"   --->   Operation 50 'sext' 'sext_ln1348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1348_1 = sext i16 %x_max_V"   --->   Operation 51 'sext' 'sext_ln1348_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.78ns)   --->   "%ret_V = sub i17 %sext_ln1348, i17 %sext_ln1348_1"   --->   Operation 52 'sub' 'ret_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 53 'bitselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15"   --->   Operation 54 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln895 = xor i1 %p_Result_44, i1 1"   --->   Operation 55 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%overflow = and i1 %p_Result_45, i1 %xor_ln895"   --->   Operation 56 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln302 = xor i1 %p_Result_44, i1 %p_Result_45"   --->   Operation 57 'xor' 'xor_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1348_2 = sext i16 %data_array_V_1"   --->   Operation 58 'sext' 'sext_ln1348_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.78ns)   --->   "%ret_V_1 = sub i17 %sext_ln1348_2, i17 %sext_ln1348_1"   --->   Operation 59 'sub' 'ret_V_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 60 'bitselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15"   --->   Operation 61 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Result_21)   --->   "%xor_ln895_1 = xor i1 %p_Result_46, i1 1"   --->   Operation 62 'xor' 'xor_ln895_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Result_21)   --->   "%overflow_1 = and i1 %p_Result_47, i1 %xor_ln895_1"   --->   Operation 63 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Result_21)   --->   "%xor_ln302_1 = xor i1 %p_Result_46, i1 %p_Result_47"   --->   Operation 64 'xor' 'xor_ln302_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1348_3 = sext i16 %data_array_V_2"   --->   Operation 65 'sext' 'sext_ln1348_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.78ns)   --->   "%ret_V_2 = sub i17 %sext_ln1348_3, i17 %sext_ln1348_1"   --->   Operation 66 'sub' 'ret_V_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16"   --->   Operation 67 'bitselect' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 15"   --->   Operation 68 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Result_22)   --->   "%xor_ln895_2 = xor i1 %p_Result_48, i1 1"   --->   Operation 69 'xor' 'xor_ln895_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_22)   --->   "%overflow_2 = and i1 %p_Result_49, i1 %xor_ln895_2"   --->   Operation 70 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_Result_22)   --->   "%xor_ln302_2 = xor i1 %p_Result_48, i1 %p_Result_49"   --->   Operation 71 'xor' 'xor_ln302_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1348_4 = sext i16 %data_array_V_3"   --->   Operation 72 'sext' 'sext_ln1348_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.78ns)   --->   "%ret_V_3 = sub i17 %sext_ln1348_4, i17 %sext_ln1348_1"   --->   Operation 73 'sub' 'ret_V_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16"   --->   Operation 74 'bitselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 15"   --->   Operation 75 'bitselect' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Result_23)   --->   "%xor_ln895_3 = xor i1 %p_Result_50, i1 1"   --->   Operation 76 'xor' 'xor_ln895_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Result_23)   --->   "%overflow_3 = and i1 %p_Result_51, i1 %xor_ln895_3"   --->   Operation 77 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Result_23)   --->   "%xor_ln302_3 = xor i1 %p_Result_50, i1 %p_Result_51"   --->   Operation 78 'xor' 'xor_ln302_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1348_5 = sext i16 %data_array_V_4"   --->   Operation 79 'sext' 'sext_ln1348_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.78ns)   --->   "%ret_V_4 = sub i17 %sext_ln1348_5, i17 %sext_ln1348_1"   --->   Operation 80 'sub' 'ret_V_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 16"   --->   Operation 81 'bitselect' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 15"   --->   Operation 82 'bitselect' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_Result_24)   --->   "%xor_ln895_4 = xor i1 %p_Result_52, i1 1"   --->   Operation 83 'xor' 'xor_ln895_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node p_Result_24)   --->   "%overflow_4 = and i1 %p_Result_53, i1 %xor_ln895_4"   --->   Operation 84 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_Result_24)   --->   "%xor_ln302_4 = xor i1 %p_Result_52, i1 %p_Result_53"   --->   Operation 85 'xor' 'xor_ln302_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1348_6 = sext i16 %data_array_V_5"   --->   Operation 86 'sext' 'sext_ln1348_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.78ns)   --->   "%ret_V_5 = sub i17 %sext_ln1348_6, i17 %sext_ln1348_1"   --->   Operation 87 'sub' 'ret_V_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_5, i32 16"   --->   Operation 88 'bitselect' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_5, i32 15"   --->   Operation 89 'bitselect' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_Result_25)   --->   "%xor_ln895_5 = xor i1 %p_Result_54, i1 1"   --->   Operation 90 'xor' 'xor_ln895_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_Result_25)   --->   "%overflow_5 = and i1 %p_Result_55, i1 %xor_ln895_5"   --->   Operation 91 'and' 'overflow_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Result_25)   --->   "%xor_ln302_5 = xor i1 %p_Result_54, i1 %p_Result_55"   --->   Operation 92 'xor' 'xor_ln302_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1348_7 = sext i16 %data_array_V_6"   --->   Operation 93 'sext' 'sext_ln1348_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.78ns)   --->   "%ret_V_6 = sub i17 %sext_ln1348_7, i17 %sext_ln1348_1"   --->   Operation 94 'sub' 'ret_V_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_6, i32 16"   --->   Operation 95 'bitselect' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_6, i32 15"   --->   Operation 96 'bitselect' 'p_Result_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Result_26)   --->   "%xor_ln895_6 = xor i1 %p_Result_56, i1 1"   --->   Operation 97 'xor' 'xor_ln895_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Result_26)   --->   "%overflow_6 = and i1 %p_Result_57, i1 %xor_ln895_6"   --->   Operation 98 'and' 'overflow_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Result_26)   --->   "%xor_ln302_6 = xor i1 %p_Result_56, i1 %p_Result_57"   --->   Operation 99 'xor' 'xor_ln302_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1348_8 = sext i16 %data_array_V_7"   --->   Operation 100 'sext' 'sext_ln1348_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.78ns)   --->   "%ret_V_7 = sub i17 %sext_ln1348_8, i17 %sext_ln1348_1"   --->   Operation 101 'sub' 'ret_V_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_7, i32 16"   --->   Operation 102 'bitselect' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_7, i32 15"   --->   Operation 103 'bitselect' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%xor_ln895_7 = xor i1 %p_Result_58, i1 1"   --->   Operation 104 'xor' 'xor_ln895_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%overflow_7 = and i1 %p_Result_59, i1 %xor_ln895_7"   --->   Operation 105 'and' 'overflow_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%xor_ln302_7 = xor i1 %p_Result_58, i1 %p_Result_59"   --->   Operation 106 'xor' 'xor_ln302_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1348_9 = sext i16 %data_array_V_8"   --->   Operation 107 'sext' 'sext_ln1348_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.78ns)   --->   "%ret_V_8 = sub i17 %sext_ln1348_9, i17 %sext_ln1348_1"   --->   Operation 108 'sub' 'ret_V_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_8, i32 16"   --->   Operation 109 'bitselect' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_8, i32 15"   --->   Operation 110 'bitselect' 'p_Result_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Result_28)   --->   "%xor_ln895_8 = xor i1 %p_Result_60, i1 1"   --->   Operation 111 'xor' 'xor_ln895_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_Result_28)   --->   "%overflow_8 = and i1 %p_Result_61, i1 %xor_ln895_8"   --->   Operation 112 'and' 'overflow_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node p_Result_28)   --->   "%xor_ln302_8 = xor i1 %p_Result_60, i1 %p_Result_61"   --->   Operation 113 'xor' 'xor_ln302_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1348_10 = sext i16 %data_array_V_9"   --->   Operation 114 'sext' 'sext_ln1348_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.78ns)   --->   "%ret_V_9 = sub i17 %sext_ln1348_10, i17 %sext_ln1348_1"   --->   Operation 115 'sub' 'ret_V_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_9, i32 16"   --->   Operation 116 'bitselect' 'p_Result_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_9, i32 15"   --->   Operation 117 'bitselect' 'p_Result_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Result_29)   --->   "%xor_ln895_9 = xor i1 %p_Result_62, i1 1"   --->   Operation 118 'xor' 'xor_ln895_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Result_29)   --->   "%overflow_9 = and i1 %p_Result_63, i1 %xor_ln895_9"   --->   Operation 119 'and' 'overflow_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Result_29)   --->   "%xor_ln302_9 = xor i1 %p_Result_62, i1 %p_Result_63"   --->   Operation 120 'xor' 'xor_ln302_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln346 = select i1 %overflow, i10 511, i10 512"   --->   Operation 121 'select' 'select_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15"   --->   Operation 122 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_s = select i1 %xor_ln302, i10 %select_ln346, i10 %tmp"   --->   Operation 123 'select' 'p_Result_s' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Result_21)   --->   "%select_ln346_1 = select i1 %overflow_1, i10 511, i10 512"   --->   Operation 124 'select' 'select_ln346_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Result_21)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15"   --->   Operation 125 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_21 = select i1 %xor_ln302_1, i10 %select_ln346_1, i10 %tmp_1"   --->   Operation 126 'select' 'p_Result_21' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Result_22)   --->   "%select_ln346_2 = select i1 %overflow_2, i10 511, i10 512"   --->   Operation 127 'select' 'select_ln346_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Result_22)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_2, i32 6, i32 15"   --->   Operation 128 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_22 = select i1 %xor_ln302_2, i10 %select_ln346_2, i10 %tmp_2"   --->   Operation 129 'select' 'p_Result_22' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Result_23)   --->   "%select_ln346_3 = select i1 %overflow_3, i10 511, i10 512"   --->   Operation 130 'select' 'select_ln346_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Result_23)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_3, i32 6, i32 15"   --->   Operation 131 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_23 = select i1 %xor_ln302_3, i10 %select_ln346_3, i10 %tmp_3"   --->   Operation 132 'select' 'p_Result_23' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node p_Result_24)   --->   "%select_ln346_4 = select i1 %overflow_4, i10 511, i10 512"   --->   Operation 133 'select' 'select_ln346_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Result_24)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_4, i32 6, i32 15"   --->   Operation 134 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_24 = select i1 %xor_ln302_4, i10 %select_ln346_4, i10 %tmp_4"   --->   Operation 135 'select' 'p_Result_24' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Result_25)   --->   "%select_ln346_5 = select i1 %overflow_5, i10 511, i10 512"   --->   Operation 136 'select' 'select_ln346_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Result_25)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_5, i32 6, i32 15"   --->   Operation 137 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_25 = select i1 %xor_ln302_5, i10 %select_ln346_5, i10 %tmp_5"   --->   Operation 138 'select' 'p_Result_25' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node p_Result_26)   --->   "%select_ln346_6 = select i1 %overflow_6, i10 511, i10 512"   --->   Operation 139 'select' 'select_ln346_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Result_26)   --->   "%tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_6, i32 6, i32 15"   --->   Operation 140 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_26 = select i1 %xor_ln302_6, i10 %select_ln346_6, i10 %tmp_6"   --->   Operation 141 'select' 'p_Result_26' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%select_ln346_7 = select i1 %overflow_7, i10 511, i10 512"   --->   Operation 142 'select' 'select_ln346_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_7, i32 6, i32 15"   --->   Operation 143 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_27 = select i1 %xor_ln302_7, i10 %select_ln346_7, i10 %tmp_7"   --->   Operation 144 'select' 'p_Result_27' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node p_Result_28)   --->   "%select_ln346_8 = select i1 %overflow_8, i10 511, i10 512"   --->   Operation 145 'select' 'select_ln346_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_Result_28)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_8, i32 6, i32 15"   --->   Operation 146 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_28 = select i1 %xor_ln302_8, i10 %select_ln346_8, i10 %tmp_8"   --->   Operation 147 'select' 'p_Result_28' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_Result_29)   --->   "%select_ln346_9 = select i1 %overflow_9, i10 511, i10 512"   --->   Operation 148 'select' 'select_ln346_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_Result_29)   --->   "%tmp_9 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_9, i32 6, i32 15"   --->   Operation 149 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_29 = select i1 %xor_ln302_9, i10 %select_ln346_9, i10 %tmp_9"   --->   Operation 150 'select' 'p_Result_29' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i10 %p_Result_s" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 151 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 152 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [2/2] (1.20ns)   --->   "%exp_res_V = load i10 %exp_table_addr" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 153 'load' 'exp_res_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i10 %p_Result_21" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 154 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 155 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [2/2] (1.20ns)   --->   "%exp_res_V_10 = load i10 %exp_table_addr_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 156 'load' 'exp_res_V_10' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i10 %p_Result_22" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 157 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 158 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [2/2] (1.20ns)   --->   "%exp_res_V_11 = load i10 %exp_table_addr_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 159 'load' 'exp_res_V_11' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i10 %p_Result_23" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 160 'zext' 'zext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 161 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [2/2] (1.20ns)   --->   "%exp_res_V_12 = load i10 %exp_table_addr_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 162 'load' 'exp_res_V_12' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln225_4 = zext i10 %p_Result_24" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 163 'zext' 'zext_ln225_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%exp_table_addr_4 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 164 'getelementptr' 'exp_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [2/2] (1.20ns)   --->   "%exp_res_V_13 = load i10 %exp_table_addr_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 165 'load' 'exp_res_V_13' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln225_5 = zext i10 %p_Result_25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 166 'zext' 'zext_ln225_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%exp_table_addr_5 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 167 'getelementptr' 'exp_table_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [2/2] (1.20ns)   --->   "%exp_res_V_14 = load i10 %exp_table_addr_5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 168 'load' 'exp_res_V_14' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln225_6 = zext i10 %p_Result_26" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 169 'zext' 'zext_ln225_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%exp_table_addr_6 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_6" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 170 'getelementptr' 'exp_table_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [2/2] (1.20ns)   --->   "%exp_res_V_15 = load i10 %exp_table_addr_6" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 171 'load' 'exp_res_V_15' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln225_7 = zext i10 %p_Result_27" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 172 'zext' 'zext_ln225_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%exp_table_addr_7 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 173 'getelementptr' 'exp_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [2/2] (1.20ns)   --->   "%exp_res_V_16 = load i10 %exp_table_addr_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 174 'load' 'exp_res_V_16' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 175 [1/2] (1.20ns)   --->   "%exp_res_V = load i10 %exp_table_addr" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 175 'load' 'exp_res_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 176 [1/2] (1.20ns)   --->   "%exp_res_V_10 = load i10 %exp_table_addr_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 176 'load' 'exp_res_V_10' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 177 [1/2] (1.20ns)   --->   "%exp_res_V_11 = load i10 %exp_table_addr_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 177 'load' 'exp_res_V_11' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 178 [1/2] (1.20ns)   --->   "%exp_res_V_12 = load i10 %exp_table_addr_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 178 'load' 'exp_res_V_12' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 179 [1/2] (1.20ns)   --->   "%exp_res_V_13 = load i10 %exp_table_addr_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 179 'load' 'exp_res_V_13' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 180 [1/2] (1.20ns)   --->   "%exp_res_V_14 = load i10 %exp_table_addr_5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 180 'load' 'exp_res_V_14' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 181 [1/2] (1.20ns)   --->   "%exp_res_V_15 = load i10 %exp_table_addr_6" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 181 'load' 'exp_res_V_15' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 182 [1/2] (1.20ns)   --->   "%exp_res_V_16 = load i10 %exp_table_addr_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 182 'load' 'exp_res_V_16' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln225_8 = zext i10 %p_Result_28" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 183 'zext' 'zext_ln225_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%exp_table_addr_8 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 184 'getelementptr' 'exp_table_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [2/2] (1.20ns)   --->   "%exp_res_V_17 = load i10 %exp_table_addr_8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 185 'load' 'exp_res_V_17' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln225_9 = zext i10 %p_Result_29" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 186 'zext' 'zext_ln225_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%exp_table_addr_9 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 187 'getelementptr' 'exp_table_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [2/2] (1.20ns)   --->   "%exp_res_V_18 = load i10 %exp_table_addr_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 188 'load' 'exp_res_V_18' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 2.17>
ST_6 : Operation 189 [1/2] (1.20ns)   --->   "%exp_res_V_17 = load i10 %exp_table_addr_8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 189 'load' 'exp_res_V_17' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_6 : Operation 190 [1/2] (1.20ns)   --->   "%exp_res_V_18 = load i10 %exp_table_addr_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 190 'load' 'exp_res_V_18' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i17 %exp_res_V" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:43]   --->   Operation 191 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i17 %exp_res_V_10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:43]   --->   Operation 192 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.79ns)   --->   "%p_Val2_10 = add i18 %zext_ln43_1, i18 %zext_ln43"   --->   Operation 193 'add' 'p_Val2_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node lhs_2)   --->   "%p_Result_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_10, i32 17"   --->   Operation 194 'bitselect' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node lhs_2)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_10, i32 17"   --->   Operation 195 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node lhs_2)   --->   "%select_ln346_11 = select i1 %tmp_38, i18 131071, i18 131072"   --->   Operation 196 'select' 'select_ln346_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.29ns) (out node of the LUT)   --->   "%lhs_2 = select i1 %p_Result_64, i18 %select_ln346_11, i18 %p_Val2_10"   --->   Operation 197 'select' 'lhs_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i17 %exp_res_V_11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:43]   --->   Operation 198 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i17 %exp_res_V_12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:43]   --->   Operation 199 'zext' 'zext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.79ns)   --->   "%p_Val2_11 = add i18 %zext_ln43_3, i18 %zext_ln43_2"   --->   Operation 200 'add' 'p_Val2_11' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node rhs_2)   --->   "%p_Result_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_11, i32 17"   --->   Operation 201 'bitselect' 'p_Result_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node rhs_2)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_11, i32 17"   --->   Operation 202 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node rhs_2)   --->   "%select_ln346_12 = select i1 %tmp_40, i18 131071, i18 131072"   --->   Operation 203 'select' 'select_ln346_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.29ns) (out node of the LUT)   --->   "%rhs_2 = select i1 %p_Result_65, i18 %select_ln346_12, i18 %p_Val2_11"   --->   Operation 204 'select' 'rhs_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i18 %lhs_2"   --->   Operation 205 'sext' 'sext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i18 %rhs_2"   --->   Operation 206 'sext' 'sext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.79ns)   --->   "%ret_V_10 = add i19 %sext_ln813_4, i19 %sext_ln813_3"   --->   Operation 207 'add' 'ret_V_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%p_Result_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_10, i32 18"   --->   Operation 208 'bitselect' 'p_Result_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.79ns)   --->   "%p_Val2_13 = add i18 %rhs_2, i18 %lhs_2"   --->   Operation 209 'add' 'p_Val2_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%p_Result_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_13, i32 17"   --->   Operation 210 'bitselect' 'p_Result_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln350)   --->   "%xor_ln896_1 = xor i1 %p_Result_67, i1 1"   --->   Operation 211 'xor' 'xor_ln896_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln350)   --->   "%underflow_1 = and i1 %p_Result_66, i1 %xor_ln896_1"   --->   Operation 212 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln350 = select i1 %underflow_1, i18 131072, i18 %p_Val2_13"   --->   Operation 213 'select' 'select_ln350' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i17 %exp_res_V_13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:43]   --->   Operation 214 'zext' 'zext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln43_5 = zext i17 %exp_res_V_14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:43]   --->   Operation 215 'zext' 'zext_ln43_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.79ns)   --->   "%p_Val2_14 = add i18 %zext_ln43_5, i18 %zext_ln43_4"   --->   Operation 216 'add' 'p_Val2_14' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node lhs_5)   --->   "%p_Result_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_14, i32 17"   --->   Operation 217 'bitselect' 'p_Result_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node lhs_5)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_14, i32 17"   --->   Operation 218 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node lhs_5)   --->   "%select_ln346_13 = select i1 %tmp_44, i18 131071, i18 131072"   --->   Operation 219 'select' 'select_ln346_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.29ns) (out node of the LUT)   --->   "%lhs_5 = select i1 %p_Result_68, i18 %select_ln346_13, i18 %p_Val2_14"   --->   Operation 220 'select' 'lhs_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln43_6 = zext i17 %exp_res_V_15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:43]   --->   Operation 221 'zext' 'zext_ln43_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln43_7 = zext i17 %exp_res_V_16" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:43]   --->   Operation 222 'zext' 'zext_ln43_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.79ns)   --->   "%p_Val2_15 = add i18 %zext_ln43_7, i18 %zext_ln43_6"   --->   Operation 223 'add' 'p_Val2_15' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node rhs_5)   --->   "%p_Result_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_15, i32 17"   --->   Operation 224 'bitselect' 'p_Result_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node rhs_5)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_15, i32 17"   --->   Operation 225 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node rhs_5)   --->   "%select_ln346_14 = select i1 %tmp_46, i18 131071, i18 131072"   --->   Operation 226 'select' 'select_ln346_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.29ns) (out node of the LUT)   --->   "%rhs_5 = select i1 %p_Result_69, i18 %select_ln346_14, i18 %p_Val2_15"   --->   Operation 227 'select' 'rhs_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln813_5 = sext i18 %lhs_5"   --->   Operation 228 'sext' 'sext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln813_6 = sext i18 %rhs_5"   --->   Operation 229 'sext' 'sext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.79ns)   --->   "%ret_V_11 = add i19 %sext_ln813_6, i19 %sext_ln813_5"   --->   Operation 230 'add' 'ret_V_11' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_11, i32 18"   --->   Operation 231 'bitselect' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.79ns)   --->   "%p_Val2_17 = add i18 %rhs_5, i18 %lhs_5"   --->   Operation 232 'add' 'p_Val2_17' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%p_Result_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_17, i32 17"   --->   Operation 233 'bitselect' 'p_Result_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln350_1)   --->   "%xor_ln896_2 = xor i1 %p_Result_71, i1 1"   --->   Operation 234 'xor' 'xor_ln896_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln350_1)   --->   "%underflow_2 = and i1 %p_Result_70, i1 %xor_ln896_2"   --->   Operation 235 'and' 'underflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln350_1 = select i1 %underflow_2, i18 131072, i18 %p_Val2_17"   --->   Operation 236 'select' 'select_ln350_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.30>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%exp_res_V_8_cast39 = zext i17 %exp_res_V_17" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 237 'zext' 'exp_res_V_8_cast39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%exp_res_V_9_cast40 = zext i17 %exp_res_V_18" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 238 'zext' 'exp_res_V_9_cast40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node lhs_6)   --->   "%xor_ln895_12 = xor i1 %p_Result_66, i1 1"   --->   Operation 239 'xor' 'xor_ln895_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node lhs_6)   --->   "%overflow_12 = and i1 %p_Result_67, i1 %xor_ln895_12"   --->   Operation 240 'and' 'overflow_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.12ns)   --->   "%xor_ln302_13 = xor i1 %p_Result_66, i1 %p_Result_67"   --->   Operation 241 'xor' 'xor_ln302_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node lhs_6)   --->   "%xor_ln302_14 = xor i1 %xor_ln302_13, i1 1"   --->   Operation 242 'xor' 'xor_ln302_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node lhs_6)   --->   "%or_ln302_1 = or i1 %overflow_12, i1 %xor_ln302_14"   --->   Operation 243 'or' 'or_ln302_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node lhs_6)   --->   "%select_ln302 = select i1 %xor_ln302_13, i18 131071, i18 %p_Val2_13"   --->   Operation 244 'select' 'select_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.29ns) (out node of the LUT)   --->   "%lhs_6 = select i1 %or_ln302_1, i18 %select_ln302, i18 %select_ln350"   --->   Operation 245 'select' 'lhs_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node rhs_6)   --->   "%xor_ln895_13 = xor i1 %p_Result_70, i1 1"   --->   Operation 246 'xor' 'xor_ln895_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node rhs_6)   --->   "%overflow_15 = and i1 %p_Result_71, i1 %xor_ln895_13"   --->   Operation 247 'and' 'overflow_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.12ns)   --->   "%xor_ln302_15 = xor i1 %p_Result_70, i1 %p_Result_71"   --->   Operation 248 'xor' 'xor_ln302_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node rhs_6)   --->   "%xor_ln302_16 = xor i1 %xor_ln302_15, i1 1"   --->   Operation 249 'xor' 'xor_ln302_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node rhs_6)   --->   "%or_ln302_2 = or i1 %overflow_15, i1 %xor_ln302_16"   --->   Operation 250 'or' 'or_ln302_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node rhs_6)   --->   "%select_ln302_5 = select i1 %xor_ln302_15, i18 131071, i18 %p_Val2_17"   --->   Operation 251 'select' 'select_ln302_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.29ns) (out node of the LUT)   --->   "%rhs_6 = select i1 %or_ln302_2, i18 %select_ln302_5, i18 %select_ln350_1"   --->   Operation 252 'select' 'rhs_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i18 %lhs_6"   --->   Operation 253 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i18 %rhs_6"   --->   Operation 254 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.79ns)   --->   "%ret_V_12 = add i19 %sext_ln813, i19 %sext_ln813_1"   --->   Operation 255 'add' 'ret_V_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%p_Result_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_12, i32 18"   --->   Operation 256 'bitselect' 'p_Result_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.79ns)   --->   "%p_Val2_19 = add i18 %lhs_6, i18 %rhs_6"   --->   Operation 257 'add' 'p_Val2_19' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%p_Result_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_19, i32 17"   --->   Operation 258 'bitselect' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node lhs_7)   --->   "%xor_ln895_10 = xor i1 %p_Result_72, i1 1"   --->   Operation 259 'xor' 'xor_ln895_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node lhs_7)   --->   "%overflow_16 = and i1 %p_Result_73, i1 %xor_ln895_10"   --->   Operation 260 'and' 'overflow_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node lhs_7)   --->   "%xor_ln302_10 = xor i1 %p_Result_72, i1 %p_Result_73"   --->   Operation 261 'xor' 'xor_ln302_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node lhs_7)   --->   "%select_ln346_10 = select i1 %overflow_16, i18 131071, i18 131072"   --->   Operation 262 'select' 'select_ln346_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (0.29ns) (out node of the LUT)   --->   "%lhs_7 = select i1 %xor_ln302_10, i18 %select_ln346_10, i18 %p_Val2_19"   --->   Operation 263 'select' 'lhs_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.79ns)   --->   "%p_Val2_20 = add i18 %exp_res_V_9_cast40, i18 %exp_res_V_8_cast39"   --->   Operation 264 'add' 'p_Val2_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (0.79ns)   --->   "%add_ln856 = add i17 %exp_res_V_18, i17 %exp_res_V_17"   --->   Operation 265 'add' 'add_ln856' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%p_Result_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_20, i32 17"   --->   Operation 266 'bitselect' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.26ns)   --->   "%rhs_7 = select i1 %p_Result_74, i17 131071, i17 %add_ln856"   --->   Operation 267 'select' 'rhs_7' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i17 %rhs_7"   --->   Operation 268 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i18 %lhs_7"   --->   Operation 269 'sext' 'sext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i17 %rhs_7"   --->   Operation 270 'zext' 'zext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.79ns)   --->   "%ret_V_13 = add i19 %sext_ln813_2, i19 %zext_ln813_1"   --->   Operation 271 'add' 'ret_V_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_13, i32 18"   --->   Operation 272 'bitselect' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.79ns)   --->   "%p_Val2_22 = add i18 %lhs_7, i18 %zext_ln813"   --->   Operation 273 'add' 'p_Val2_22' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%p_Result_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_22, i32 17"   --->   Operation 274 'bitselect' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %p_Val2_22, i32 8, i32 17"   --->   Operation 275 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.80>
ST_8 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node p_Result_43)   --->   "%xor_ln895_11 = xor i1 %p_Result_75, i1 1"   --->   Operation 276 'xor' 'xor_ln895_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node p_Result_43)   --->   "%overflow_18 = and i1 %p_Result_76, i1 %xor_ln895_11"   --->   Operation 277 'and' 'overflow_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln350_2)   --->   "%xor_ln896 = xor i1 %p_Result_76, i1 1"   --->   Operation 278 'xor' 'xor_ln896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln350_2)   --->   "%underflow = and i1 %p_Result_75, i1 %xor_ln896"   --->   Operation 279 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [1/1] (0.12ns)   --->   "%xor_ln302_11 = xor i1 %p_Result_75, i1 %p_Result_76"   --->   Operation 280 'xor' 'xor_ln302_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node p_Result_43)   --->   "%xor_ln302_12 = xor i1 %xor_ln302_11, i1 1"   --->   Operation 281 'xor' 'xor_ln302_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node p_Result_43)   --->   "%or_ln302 = or i1 %overflow_18, i1 %xor_ln302_12"   --->   Operation 282 'or' 'or_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node p_Result_43)   --->   "%select_ln302_8 = select i1 %xor_ln302_11, i10 511, i10 %tmp_s"   --->   Operation 283 'select' 'select_ln302_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln350_2 = select i1 %underflow, i10 512, i10 %tmp_s"   --->   Operation 284 'select' 'select_ln350_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 285 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_43 = select i1 %or_ln302, i10 %select_ln302_8, i10 %select_ln350_2"   --->   Operation 285 'select' 'p_Result_43' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i10 %p_Result_43" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 286 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln235" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 287 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 288 [2/2] (1.20ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 288 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 9 <SV = 8> <Delay = 1.20>
ST_9 : Operation 289 [1/2] (1.20ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 289 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 2.03>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i18 %inv_exp_sum_V"   --->   Operation 290 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i17 %exp_res_V"   --->   Operation 291 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (2.03ns)   --->   "%mul_ln1270 = mul i26 %sext_ln1273, i26 %zext_ln1273"   --->   Operation 292 'mul' 'mul_ln1270' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%out_pack_data = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270, i32 10, i32 25"   --->   Operation 293 'partselect' 'out_pack_data' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i17 %exp_res_V_10"   --->   Operation 294 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (2.03ns)   --->   "%mul_ln1270_1 = mul i26 %sext_ln1273, i26 %zext_ln1273_1"   --->   Operation 295 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i17 %exp_res_V_11"   --->   Operation 296 'zext' 'zext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (2.03ns)   --->   "%mul_ln1270_2 = mul i26 %sext_ln1273, i26 %zext_ln1273_2"   --->   Operation 297 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i17 %exp_res_V_12"   --->   Operation 298 'zext' 'zext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 299 [1/1] (2.03ns)   --->   "%mul_ln1270_3 = mul i26 %sext_ln1273, i26 %zext_ln1273_3"   --->   Operation 299 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i17 %exp_res_V_13"   --->   Operation 300 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 301 [1/1] (2.03ns)   --->   "%mul_ln1270_4 = mul i26 %sext_ln1273, i26 %zext_ln1273_4"   --->   Operation 301 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i17 %exp_res_V_14"   --->   Operation 302 'zext' 'zext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 303 [1/1] (2.03ns)   --->   "%mul_ln1270_5 = mul i26 %sext_ln1273, i26 %zext_ln1273_5"   --->   Operation 303 'mul' 'mul_ln1270_5' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i17 %exp_res_V_15"   --->   Operation 304 'zext' 'zext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 305 [1/1] (2.03ns)   --->   "%mul_ln1270_6 = mul i26 %sext_ln1273, i26 %zext_ln1273_6"   --->   Operation 305 'mul' 'mul_ln1270_6' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i17 %exp_res_V_16"   --->   Operation 306 'zext' 'zext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (2.03ns)   --->   "%mul_ln1270_7 = mul i26 %sext_ln1273, i26 %zext_ln1273_7"   --->   Operation 307 'mul' 'mul_ln1270_7' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln1273_8 = zext i17 %exp_res_V_17"   --->   Operation 308 'zext' 'zext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (2.03ns)   --->   "%mul_ln1270_8 = mul i26 %sext_ln1273, i26 %zext_ln1273_8"   --->   Operation 309 'mul' 'mul_ln1270_8' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_8, i32 10, i32 25"   --->   Operation 310 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln1273_9 = zext i17 %exp_res_V_18"   --->   Operation 311 'zext' 'zext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (2.03ns)   --->   "%mul_ln1270_9 = mul i26 %sext_ln1273, i26 %zext_ln1273_9"   --->   Operation 312 'mul' 'mul_ln1270_9' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_9, i32 10, i32 25"   --->   Operation 313 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_7, i32 10, i32 25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 314 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_6, i32 10, i32 25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 315 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_5, i32 10, i32 25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 316 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_4, i32 10, i32 25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 317 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_3, i32 10, i32 25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 318 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_2, i32 10, i32 25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 319 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_1, i32 10, i32 25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 320 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %output_r, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 321 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer23_out, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 322 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 323 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 324 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_24, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 324 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%rend19 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 325 'specregionend' 'rend19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 326 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_24, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 327 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%rend17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 328 'specregionend' 'rend17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 329 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_24, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 330 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 331 'specregionend' 'rend15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 332 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_24, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 333 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%rend13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 334 'specregionend' 'rend13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 335 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_24, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 336 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%rend11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 337 'specregionend' 'rend11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 338 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_24, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 339 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 340 'specregionend' 'rend9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 341 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_24, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 342 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin6" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 343 'specregionend' 'rend7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 344 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 344 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 345 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_24, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 345 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%rend5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 346 'specregionend' 'rend5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 347 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 348 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_24, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 348 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 349 [1/1] (0.00ns)   --->   "%rend3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 349 'specregionend' 'rend3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 350 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_24, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 351 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 352 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 352 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %trunc_ln818_1, i16 %trunc_ln1, i16 %tmp_10, i16 %tmp_11, i16 %tmp_12, i16 %tmp_13, i16 %tmp_14, i16 %tmp_15, i16 %tmp_16, i16 %out_pack_data" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 353 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (1.21ns)   --->   "%write_ln246 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %output_r, i160 %p_0" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 354 'write' 'write_ln246' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 1> <FIFO>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%ret_ln248 = ret" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:248]   --->   Operation 355 'ret' 'ret_ln248' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.89ns
The critical path consists of the following:
	fifo read operation ('layer23_out_read', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:199) on port 'layer23_out' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:199) [7]  (1.22 ns)
	'icmp' operation ('icmp_ln1651') [18]  (0.676 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	'xor' operation ('xor_ln1651') [19]  (0 ns)
	'select' operation ('select_ln65', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65) [20]  (0.243 ns)
	'icmp' operation ('icmp_ln1651_2') [24]  (0.676 ns)
	'xor' operation ('xor_ln1651_2') [25]  (0 ns)
	'select' operation ('select_ln65_2', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65) [26]  (0.243 ns)
	'icmp' operation ('icmp_ln1651_6') [36]  (0.676 ns)
	'xor' operation ('xor_ln1651_6') [37]  (0 ns)
	'select' operation ('select_ln65_6', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65) [38]  (0.243 ns)

 <State 3>: 2.25ns
The critical path consists of the following:
	'xor' operation ('xor_ln1651_7') [40]  (0 ns)
	'select' operation ('select_ln65_7', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65) [41]  (0.243 ns)
	'icmp' operation ('icmp_ln1651_8') [42]  (0.676 ns)
	'xor' operation ('xor_ln1651_8') [43]  (0 ns)
	'select' operation ('x_max.V', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65) [44]  (0.243 ns)
	'sub' operation ('ret.V') [47]  (0.785 ns)
	'select' operation ('__Result__') [118]  (0.303 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('exp_table_addr', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225) [120]  (0 ns)
	'load' operation ('exp_res.V', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table' [121]  (1.2 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'load' operation ('exp_res.V', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table' [121]  (1.2 ns)

 <State 6>: 2.17ns
The critical path consists of the following:
	'add' operation ('__Val2__') [180]  (0.791 ns)
	'select' operation ('lhs') [184]  (0.293 ns)
	'add' operation ('ret.V') [194]  (0.797 ns)
	'and' operation ('underflow') [201]  (0 ns)
	'select' operation ('select_ln350') [206]  (0.293 ns)

 <State 7>: 2.3ns
The critical path consists of the following:
	'xor' operation ('xor_ln302_13') [202]  (0.122 ns)
	'xor' operation ('xor_ln302_14') [203]  (0 ns)
	'or' operation ('or_ln302_1') [204]  (0 ns)
	'select' operation ('lhs') [207]  (0.293 ns)
	'add' operation ('__Val2__') [242]  (0.797 ns)
	'select' operation ('lhs') [248]  (0.293 ns)
	'add' operation ('ret.V') [256]  (0.797 ns)

 <State 8>: 1.81ns
The critical path consists of the following:
	'xor' operation ('xor_ln896') [262]  (0 ns)
	'and' operation ('underflow') [263]  (0 ns)
	'select' operation ('select_ln350_2') [269]  (0.303 ns)
	'select' operation ('__Result__') [270]  (0.303 ns)
	'getelementptr' operation ('invert_table_addr', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:235) [272]  (0 ns)
	'load' operation ('inv_exp_sum.V', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:235) on array 'invert_table' [273]  (1.2 ns)

 <State 9>: 1.2ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:235) on array 'invert_table' [273]  (1.2 ns)

 <State 10>: 2.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln1270') [277]  (2.03 ns)

 <State 11>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln246', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:246) on port 'output_r' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation_stream.h:246) [336]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
