// Seed: 1072991282
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input wor id_2,
    input supply0 id_3,
    output supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    output supply0 id_7
    , id_12,
    input tri1 id_8,
    output tri id_9,
    output wand id_10
);
  wire id_13;
  supply1 id_14 = (id_8);
  wire id_15;
  wire id_16, id_17;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    output uwire id_5
);
  uwire id_7 = 1 <= id_7;
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  =  id_32  ;
  module_0(
      id_4, id_5, id_0, id_3, id_2, id_5, id_3, id_2, id_4, id_2, id_5
  );
  wire id_53;
  assign id_27 = id_10;
endmodule
