{
  "document_id": "conner_2021_apl_flipchip_qubits",
  "source_type": "journal_article",
  "institution": "University of Chicago",
  "department": "Pritzker School of Molecular Engineering",
  "author": "C.R. Conner",
  "authors": ["C.R. Conner", "A. Bienfait", "H.-S. Chang", "M.-H. Chou", "E. Dumur", "J. Grebel", "G.A. Peairs", "R.G. Povey", "H. Yan", "Y.P. Zhong", "A.N. Cleland"],
  "advisor": null,
  "year": 2021,
  "title": "Superconducting qubits in a flip-chip architecture",
  "journal": "Applied Physics Letters",
  "doi": "10.1063/5.0050173",
  "arxiv_id": null,
  "url": "https://doi.org/10.1063/5.0050173",
  "download_date": "2026-02-10",
  "file_path": "semiconductor_processing_dataset/raw_documents/papers/superconducting_qubits/transmon/conner_2021_apl_flipchip_qubits.pdf",
  "file_size_mb": 2.44,
  "page_count": 0,
  "domain": ["superconducting_qubits"],
  "qubit_types": ["transmon"],
  "fabrication_topics": ["packaging", "integration", "flip-chip", "non-galvanic_coupling"],
  "keywords": ["flip-chip", "non-galvanic coupling", "capacitive coupling", "air-gap", "low-force contacts", "adhesive bonding", "separate dies", "entanglement"],
  "has_supplementary": false,
  "supplementary_file_path": null,
  "has_process_flow": true,
  "has_chemical_list": false,
  "has_equipment_list": false,
  "has_parameter_tables": true,
  "fabrication_section": "Methods",
  "page_range": null,
  "extraction_status": {
    "text_extracted": false,
    "docling_complete": false,
    "marker_complete": false,
    "grobid_complete": false,
    "best_extraction": null,
    "chemicals_extracted": false,
    "process_flow_extracted": false,
    "parameters_extracted": false,
    "equipment_extracted": false
  },
  "quality_flags": {
    "ocr_quality": "native_pdf",
    "table_extraction": "unknown",
    "formula_preservation": "unknown",
    "figure_quality": "unknown"
  },
  "quality_assessment": "high_value",
  "priority": "high",
  "notes": "Wave 3 packaging/integration paper. U. Chicago / Cleland Lab. Simple non-galvanic flip-chip technique using low-force contacts and adhesives. No indium bonding needed.",
  "reviewed_by": null,
  "review_date": null
}