/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  reg [10:0] _02_;
  wire [2:0] _03_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [27:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[93] | in_data[84]) & in_data[6]);
  assign celloutsig_0_8z = ~((celloutsig_0_2z[6] | _00_) & celloutsig_0_5z);
  assign celloutsig_0_13z = ~((celloutsig_0_11z | celloutsig_0_3z) & celloutsig_0_11z);
  assign celloutsig_1_3z = ~((in_data[121] | celloutsig_1_2z) & in_data[147]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z | celloutsig_1_0z) & celloutsig_1_6z[0]);
  assign celloutsig_1_12z = ~((celloutsig_1_9z | celloutsig_1_3z) & celloutsig_1_4z);
  assign celloutsig_0_6z = in_data[18] | ~(_00_);
  assign celloutsig_0_7z = in_data[38] | celloutsig_0_4z[4];
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[179];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 11'h000;
    else _02_ <= { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  reg [2:0] _14_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 3'h0;
    else _14_ <= in_data[45:43];
  assign { _00_, _03_[1:0] } = _14_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z } / { 1'h1, in_data[138], celloutsig_1_3z };
  assign celloutsig_0_3z = in_data[57:50] <= { celloutsig_0_0z, _00_, _03_[1:0], celloutsig_0_0z, _00_, _03_[1:0] };
  assign celloutsig_0_5z = { in_data[93:92], _00_, _03_[1:0] } <= { celloutsig_0_0z, _00_, _03_[1:0], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_10z[6:3], 1'h0, celloutsig_0_10z[1] } <= { celloutsig_0_2z[3:0], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_15z = celloutsig_0_4z[26:8] <= { celloutsig_0_9z[5:2], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_6z, _00_, _03_[1:0] };
  assign celloutsig_0_12z = { _00_, _03_[1:0], _00_, _03_[1:0] } && { celloutsig_0_10z[5:3], celloutsig_0_10z[1] };
  assign celloutsig_1_5z = { in_data[177:173], celloutsig_1_2z, celloutsig_1_0z } && { in_data[130:125], celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[166] & ~(in_data[179]);
  assign celloutsig_0_17z = { celloutsig_0_4z[16], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z } % { 2'h2, celloutsig_0_10z[1], 1'h0, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_10z[6:3], 1'h0, celloutsig_0_10z[1], 1'h0, celloutsig_0_11z };
  assign celloutsig_1_11z = in_data[108:105] * { in_data[161], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_4z = - { in_data[20:6], celloutsig_0_0z, _00_, _03_[1:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_17z = | _01_;
  assign celloutsig_0_14z = | { celloutsig_0_2z[5:4], celloutsig_0_6z };
  assign celloutsig_1_4z = | { in_data[139:138], celloutsig_1_3z };
  assign celloutsig_1_16z = ~^ in_data[137:134];
  assign celloutsig_1_18z = ~^ { celloutsig_1_16z, _01_, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_17z };
  assign celloutsig_1_0z = ~^ in_data[113:111];
  assign celloutsig_1_2z = ~^ { in_data[159:157], celloutsig_1_1z };
  assign celloutsig_1_9z = ~^ { in_data[150:140], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_19z = { _02_[9], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_9z } << celloutsig_1_11z;
  assign celloutsig_0_2z = in_data[87:81] >> { in_data[36:33], _00_, _03_[1:0] };
  assign celloutsig_0_9z = { celloutsig_0_2z[2:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z, _00_, _03_[1:0] } >>> in_data[23:13];
  assign { celloutsig_0_10z[4:3], celloutsig_0_10z[6:5], celloutsig_0_10z[1] } = { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z[9:8], celloutsig_0_0z } ^ { in_data[54], celloutsig_0_3z, in_data[56:55], celloutsig_0_3z };
  assign out_data[35:32] = { celloutsig_0_10z[1], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_3z } ^ celloutsig_0_2z[3:0];
  assign _03_[2] = _00_;
  assign { celloutsig_0_10z[2], celloutsig_0_10z[0] } = 2'h0;
  assign { out_data[128], out_data[99:96], out_data[36], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z[4], celloutsig_0_17z };
endmodule
