// Seed: 274583342
`timescale 1ps / 1ps
module module_0;
  logic id_1;
  logic id_2;
  assign id_1 = id_1;
  assign id_2 = 1;
endmodule
