
5. Printing statistics.

=== fpu_mul ===

   Number of wires:                151
   Number of wire bits:            696
   Number of public wires:          91
   Number of public wire bits:     606
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                105
     $and                           21
     $dff                           28
     $eq                             1
     $logic_not                     15
     $mux                            3
     $or                            29
     $reduce_and                     1
     $reduce_bool                    1
     $reduce_or                      2
     except                          1
     mul_r2                          1
     post_norm                       1
     pre_norm_fmul                   1

=== mul_r2 ===

   Number of wires:                  6
   Number of wire bits:            193
   Number of public wires:           5
   Number of public wire bits:     145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            2
     $mul                            1

=== pre_norm_fmul ===

   Number of wires:                 82
   Number of wire bits:            349
   Number of public wires:          34
   Number of public wire bits:     227
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 75
     $add                            4
     $and                           15
     $dff                            6
     $eq                             5
     $gt                             1
     $logic_not                      9
     $lt                             1
     $mux                           13
     $or                             8
     $pmux                           1
     $reduce_or                      8
     $sub                            4

=== design hierarchy ===

   fpu_mul                           1
     mul_r2                          1
     pre_norm_fmul                   1

   Number of wires:                239
   Number of wire bits:           1238
   Number of public wires:         130
   Number of public wire bits:     978
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                181
     $add                            4
     $and                           36
     $dff                           36
     $eq                             6
     $gt                             1
     $logic_not                     24
     $lt                             1
     $mul                            1
     $mux                           16
     $or                            37
     $pmux                           1
     $reduce_and                     1
     $reduce_bool                    1
     $reduce_or                     10
     $sub                            4
     except                          1
     post_norm                       1

