$date
	Mon Mar 10 22:56:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module riscv_ld_sd_tb $end
$var wire 64 ! rd [63:0] $end
$var wire 1 " address_error $end
$var reg 64 # addr [63:0] $end
$var reg 64 $ alures [63:0] $end
$var reg 1 % clk $end
$var reg 3 & f3 [2:0] $end
$var reg 7 ' f7 [6:0] $end
$var reg 12 ( imm12 [11:0] $end
$var reg 1 ) mem2reg $end
$var reg 1 * memread $end
$var reg 1 + memwrite $end
$var reg 7 , op [6:0] $end
$var reg 1 - reset $end
$var reg 64 . rs1 [63:0] $end
$var reg 64 / rs2 [63:0] $end
$scope module uut $end
$var wire 64 0 addr [63:0] $end
$var wire 64 1 alures [63:0] $end
$var wire 1 % clk $end
$var wire 3 2 f3 [2:0] $end
$var wire 7 3 f7 [6:0] $end
$var wire 12 4 imm12 [11:0] $end
$var wire 1 ) mem2reg $end
$var wire 1 * memread $end
$var wire 1 + memwrite $end
$var wire 7 5 op [6:0] $end
$var wire 64 6 rs1 [63:0] $end
$var wire 64 7 rs2 [63:0] $end
$var wire 12 8 word_addr [11:0] $end
$var reg 1 " address_error $end
$var reg 64 9 rd [63:0] $end
$var integer 32 : i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000000 :
bx 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
0-
b0 ,
0+
0*
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
x"
bx !
$end
#5000
0"
1%
#10000
0%
#15000
1%
#20000
0%
#25000
1%
#30000
0%
#35000
1%
#40000
0%
#45000
1%
#50000
0%
#55000
1%
#60000
0%
#65000
1%
#70000
0%
#75000
1%
#80000
0%
#85000
1%
#90000
0%
#95000
1%
#100000
b100 8
0%
1+
b1000000000100 $
b1000000000100 1
b100 #
b100 0
b100 (
b100 4
b1000100010001001000100010001000110011001100110100010001000100 /
b1000100010001001000100010001000110011001100110100010001000100 7
b1000000000000 .
b1000000000000 6
b11 &
b11 2
b100011 ,
b100011 5
#105000
1%
#110000
b1000 8
0%
b10000000001000 $
b10000000001000 1
b1000 #
b1000 0
b1000 (
b1000 4
b1010101111001101000100100011010001010110011110001001101010111100 /
b1010101111001101000100100011010001010110011110001001101010111100 7
b10000000000000 .
b10000000000000 6
#115000
1%
#120000
b100 8
0%
b1000000000100 $
b1000000000100 1
b100 #
b100 0
b100 (
b100 4
b1000000000000 .
b1000000000000 6
1*
b11 ,
b11 5
0+
#125000
b1000100010001001000100010001000110011001100110100010001000100 !
b1000100010001001000100010001000110011001100110100010001000100 9
1%
#130000
b1000 8
0%
b10000000001000 $
b10000000001000 1
b1000 #
b1000 0
b1000 (
b1000 4
b10000000000000 .
b10000000000000 6
#135000
b1010101111001101000100100011010001010110011110001001101010111100 !
b1010101111001101000100100011010001010110011110001001101010111100 9
1%
#140000
0%
#145000
1%
#150000
0%
