# SystemVerilog Overview

In this lecture we will review the key syntax and semantics of SystemVerilog that you learned in ECEN 320/ECEN 323 (we will not cover any new material that you have not had in a previous class).
We will focus primarily on syntax for structural design in SystemVerilog and combinational logic design using dataflow statements.

<!-- Get them started on basic RTL SV design to complete first two labs -->

## Reading
  * Review chapters 8, 11, and 14 [Dr. Nelson's](https://www.amazon.com/Designing-Digital-Systems-SystemVerilog-v4-0/dp/B0F4421795/ref=sr_1_1?crid=1KSSEY1ADUXJX&dib=eyJ2IjoiMSJ9.SftMJS33u-ABJAyTOPBKQ4k1fDQfLIbyueGu8ec3h4NvTPPySar9-6FKtTJmNm1-.0yDjh_955BN45vSBdsV5NO1h7eLM4tCk2cnKKKx21qQ&dib_tag=se&keywords=brent+nelson+digital+system+design&qid=1756833821&sprefix=brent+nelson+digital+system+design%2Caps%2C131&sr=8-1) ECEN 320 textbook

## Key Concepts
* Purpose of SystemVerilog and how it differs from other programming/HDL languages
* Module definition (ports, module naming) (chapter 8)
* Parameterization (chapter ?)
* Defining wires/logic (chapter 11)
* Module instantiation/parameterization (chapter 11)
* SystemVerilog constants (chapter 11)
* Multi-bit wire accessing (chapter 11)
* Dataflow statements and operators (chapter 14)
