module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire [15:0] a1, a2, b1, b2, sum1, sum2;
    wire w1, w2, cin;
    
    assign a1 = a[15:0];
    assign a2 = a[31:16];
    assign b1 = b[15:0];
    assign b2 = b[31:16];
    
    add16 inst1 (a1, b1, cin, sum1, w1);
    add16 inst2 (a2, b2, w1, sum2, w2);
    
    assign sum = {sum2, sum1};

endmodule
