INITIAL VALUES:
Instruction #: 0 Operation: 0 7 <- 1 op 3
Instruction #: 1 Operation: 0 1 <- 2 op 5
Instruction #: 2 Operation: 2 6 <- 7 op 8
Instruction #: 3 Operation: 2 9 <- 2 op 10
Instruction #: 4 Operation: 0 3 <- 1 op 5
RS #: 0 Busy: 0 op: 0 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 1 Busy: 0 op: 0 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 2 Busy: 0 op: 0 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 3 Busy: 0 op: 2 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 4 Busy: 0 op: 2 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 5 Busy: 0 op: 2 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 6 Busy: 0 op: 3 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 7 Busy: 0 op: 3 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 8 Busy: 0 op: 3 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Register Status:
1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   0-0     0  1
1       0   0-0     0  
2       0   0-0     0  
3       0   0-0     0  
4       0   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  2
1       2   0-0     0  
2       0   0-0     0  
3       0   0-0     0  
4       0   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  3
1       2   3-0     0  
2       3   0-0     0  
3       0   0-0     0  
4       0   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  4
1       2   3-0     0  
2       3   0-0     0  
3       4   0-0     0  
4       0   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  5
1       2   3-0     0  
2       3   0-0     0  
3       4   5-0     0  
4       5   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     0  6
1       2   3-0     0  
2       3   0-0     0  
3       4   5-0     0  
4       5   0-0     0

Register Content:
5000 1 2 3 4 5 6 4 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  7
1       2   3-7     0  
2       3   0-0     0  
3       4   5-0     0  
4       5   0-0     0

Register Content:
5000 7 2 3 4 5 6 4 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  8
1       2   3-7     8  
2       3   8-0     0  
3       4   5-0     0  
4       5   0-0     0

Register Content:
5000 7 2 3 4 5 6 4 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  9
1       2   3-7     8  
2       3   8-0     0  
3       4   5-0     0  
4       5   9-0     0

Register Content:
5000 7 2 3 4 5 6 4 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  10
1       2   3-7     8  
2       3   8-0     0     
3       4   5-0     0  
4       5   9-0     0

Register Content:
5000 7 2 3 4 5 6 4 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  11
1       2   3-7     8  
2       3   8-0     0  
3       4   5-0     0  
4       5   9-0     0

Register Content:
5000 7 2 3 4 5 6 4 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  12
1       2   3-7     8  
2       3   8-0     0  
3       4   5-0     0  
4       5   9-0     0

Register Content:
5000 7 2 3 4 5 6 4 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  13
1       2   3-7     8  
2       3   8-0     0  
3       4   5-0     0  
4       5   9-13    0

Register Content:
5000 7 2 12 4 5 6 4 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  14
1       2   3-7     8  
2       3   8-0     0  
3       4   5-0     0  
4       5   9-13    14

Register Content:
5000 7 2 12 4 5 6 4 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  15
1       2   3-7     8  
2       3   8-0     0  
3       4   5-0     0  
4       5   9-13    14

Register Content:
5000 7 2 12 4 5 6 4 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  16
1       2   3-7     8  
2       3   8-0     0  
3       4   5-16    0  
4       5   9-13    14

Register Content:
5000 7 2 12 4 5 6 4 8 20 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  17
1       2   3-7     8  
2       3   8-0     0  
3       4   5-16    17  
4       5   9-13    14

Register Content:
5000 7 2 12 4 5 6 4 8 20 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  18
1       2   3-7     8  
2       3   8-0     0  
3       4   5-16    17  
4       5   9-13    14

Register Content:
5000 7 2 12 4 5 6 4 8 20 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  19
1       2   3-7     8  
2       3   8-19    0  
3       4   5-16    17  
4       5   9-13    14

Register Content:
5000 7 2 12 4 5 32 4 8 20 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  20
1       2   3-7     8  
2       3   8-19    20  
3       4   5-16    17  
4       5   9-13    14
