Vivado Simulator 2018.3
Time resolution is 1 ps
Error:  Memory Collision Error on RAMB18E1 ::Top_tb:DUT:DualPortRam:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\:sdp:wwb36:RAMB18E1_SDP_inst: at simulation time 5 ns.
 A read was performed on address 0000 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 5 ns  Iteration: 3  Process: /Top_tb/DUT/DualPortRam/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\/sdp/wwb36/RAMB18E1_SDP_inst/prcs_clk  File: /wrk/2018.3/continuous/2018_12_06_2405991/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
