
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tbl_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401498 <.init>:
  401498:	stp	x29, x30, [sp, #-16]!
  40149c:	mov	x29, sp
  4014a0:	bl	4018a0 <printf@plt+0x60>
  4014a4:	ldp	x29, x30, [sp], #16
  4014a8:	ret

Disassembly of section .plt:

00000000004014b0 <_Znam@plt-0x20>:
  4014b0:	stp	x16, x30, [sp, #-16]!
  4014b4:	adrp	x16, 42f000 <_ZdlPvm@@Base+0x1854c>
  4014b8:	ldr	x17, [x16, #4088]
  4014bc:	add	x16, x16, #0xff8
  4014c0:	br	x17
  4014c4:	nop
  4014c8:	nop
  4014cc:	nop

00000000004014d0 <_Znam@plt>:
  4014d0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16]
  4014d8:	add	x16, x16, #0x0
  4014dc:	br	x17

00000000004014e0 <fputs@plt>:
  4014e0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #8]
  4014e8:	add	x16, x16, #0x8
  4014ec:	br	x17

00000000004014f0 <memcpy@plt>:
  4014f0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #16]
  4014f8:	add	x16, x16, #0x10
  4014fc:	br	x17

0000000000401500 <puts@plt>:
  401500:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #24]
  401508:	add	x16, x16, #0x18
  40150c:	br	x17

0000000000401510 <tolower@plt>:
  401510:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #32]
  401518:	add	x16, x16, #0x20
  40151c:	br	x17

0000000000401520 <ungetc@plt>:
  401520:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #40]
  401528:	add	x16, x16, #0x28
  40152c:	br	x17

0000000000401530 <isalnum@plt>:
  401530:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #48]
  401538:	add	x16, x16, #0x30
  40153c:	br	x17

0000000000401540 <strlen@plt>:
  401540:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #56]
  401548:	add	x16, x16, #0x38
  40154c:	br	x17

0000000000401550 <fprintf@plt>:
  401550:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #64]
  401558:	add	x16, x16, #0x40
  40155c:	br	x17

0000000000401560 <putc@plt>:
  401560:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #72]
  401568:	add	x16, x16, #0x48
  40156c:	br	x17

0000000000401570 <islower@plt>:
  401570:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #80]
  401578:	add	x16, x16, #0x50
  40157c:	br	x17

0000000000401580 <fclose@plt>:
  401580:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #88]
  401588:	add	x16, x16, #0x58
  40158c:	br	x17

0000000000401590 <isspace@plt>:
  401590:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #96]
  401598:	add	x16, x16, #0x60
  40159c:	br	x17

00000000004015a0 <memcmp@plt>:
  4015a0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #104]
  4015a8:	add	x16, x16, #0x68
  4015ac:	br	x17

00000000004015b0 <free@plt>:
  4015b0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #112]
  4015b8:	add	x16, x16, #0x70
  4015bc:	br	x17

00000000004015c0 <strchr@plt>:
  4015c0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #120]
  4015c8:	add	x16, x16, #0x78
  4015cc:	br	x17

00000000004015d0 <_exit@plt>:
  4015d0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #128]
  4015d8:	add	x16, x16, #0x80
  4015dc:	br	x17

00000000004015e0 <strerror@plt>:
  4015e0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #136]
  4015e8:	add	x16, x16, #0x88
  4015ec:	br	x17

00000000004015f0 <strcpy@plt>:
  4015f0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #144]
  4015f8:	add	x16, x16, #0x90
  4015fc:	br	x17

0000000000401600 <sprintf@plt>:
  401600:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #152]
  401608:	add	x16, x16, #0x98
  40160c:	br	x17

0000000000401610 <isxdigit@plt>:
  401610:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #160]
  401618:	add	x16, x16, #0xa0
  40161c:	br	x17

0000000000401620 <putchar@plt>:
  401620:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #168]
  401628:	add	x16, x16, #0xa8
  40162c:	br	x17

0000000000401630 <__libc_start_main@plt>:
  401630:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #176]
  401638:	add	x16, x16, #0xb0
  40163c:	br	x17

0000000000401640 <memchr@plt>:
  401640:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #184]
  401648:	add	x16, x16, #0xb8
  40164c:	br	x17

0000000000401650 <isgraph@plt>:
  401650:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #192]
  401658:	add	x16, x16, #0xc0
  40165c:	br	x17

0000000000401660 <getc@plt>:
  401660:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #200]
  401668:	add	x16, x16, #0xc8
  40166c:	br	x17

0000000000401670 <strncmp@plt>:
  401670:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #208]
  401678:	add	x16, x16, #0xd0
  40167c:	br	x17

0000000000401680 <isprint@plt>:
  401680:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #216]
  401688:	add	x16, x16, #0xd8
  40168c:	br	x17

0000000000401690 <isupper@plt>:
  401690:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #224]
  401698:	add	x16, x16, #0xe0
  40169c:	br	x17

00000000004016a0 <fputc@plt>:
  4016a0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #232]
  4016a8:	add	x16, x16, #0xe8
  4016ac:	br	x17

00000000004016b0 <__isoc99_sscanf@plt>:
  4016b0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #240]
  4016b8:	add	x16, x16, #0xf0
  4016bc:	br	x17

00000000004016c0 <__cxa_atexit@plt>:
  4016c0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #248]
  4016c8:	add	x16, x16, #0xf8
  4016cc:	br	x17

00000000004016d0 <fflush@plt>:
  4016d0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #256]
  4016d8:	add	x16, x16, #0x100
  4016dc:	br	x17

00000000004016e0 <isalpha@plt>:
  4016e0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #264]
  4016e8:	add	x16, x16, #0x108
  4016ec:	br	x17

00000000004016f0 <_ZdaPv@plt>:
  4016f0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #272]
  4016f8:	add	x16, x16, #0x110
  4016fc:	br	x17

0000000000401700 <__errno_location@plt>:
  401700:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #280]
  401708:	add	x16, x16, #0x118
  40170c:	br	x17

0000000000401710 <fopen@plt>:
  401710:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #288]
  401718:	add	x16, x16, #0x120
  40171c:	br	x17

0000000000401720 <__cxa_throw_bad_array_new_length@plt>:
  401720:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #296]
  401728:	add	x16, x16, #0x128
  40172c:	br	x17

0000000000401730 <strcmp@plt>:
  401730:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #304]
  401738:	add	x16, x16, #0x130
  40173c:	br	x17

0000000000401740 <toupper@plt>:
  401740:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #312]
  401748:	add	x16, x16, #0x138
  40174c:	br	x17

0000000000401750 <write@plt>:
  401750:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #320]
  401758:	add	x16, x16, #0x140
  40175c:	br	x17

0000000000401760 <malloc@plt>:
  401760:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #328]
  401768:	add	x16, x16, #0x148
  40176c:	br	x17

0000000000401770 <ispunct@plt>:
  401770:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #336]
  401778:	add	x16, x16, #0x150
  40177c:	br	x17

0000000000401780 <iscntrl@plt>:
  401780:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #344]
  401788:	add	x16, x16, #0x158
  40178c:	br	x17

0000000000401790 <abort@plt>:
  401790:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #352]
  401798:	add	x16, x16, #0x160
  40179c:	br	x17

00000000004017a0 <getenv@plt>:
  4017a0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #360]
  4017a8:	add	x16, x16, #0x168
  4017ac:	br	x17

00000000004017b0 <__gxx_personality_v0@plt>:
  4017b0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #368]
  4017b8:	add	x16, x16, #0x170
  4017bc:	br	x17

00000000004017c0 <exit@plt>:
  4017c0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #376]
  4017c8:	add	x16, x16, #0x178
  4017cc:	br	x17

00000000004017d0 <fwrite@plt>:
  4017d0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #384]
  4017d8:	add	x16, x16, #0x180
  4017dc:	br	x17

00000000004017e0 <_Unwind_Resume@plt>:
  4017e0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #392]
  4017e8:	add	x16, x16, #0x188
  4017ec:	br	x17

00000000004017f0 <ferror@plt>:
  4017f0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #400]
  4017f8:	add	x16, x16, #0x190
  4017fc:	br	x17

0000000000401800 <__gmon_start__@plt>:
  401800:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #408]
  401808:	add	x16, x16, #0x198
  40180c:	br	x17

0000000000401810 <__cxa_pure_virtual@plt>:
  401810:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #416]
  401818:	add	x16, x16, #0x1a0
  40181c:	br	x17

0000000000401820 <setbuf@plt>:
  401820:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #424]
  401828:	add	x16, x16, #0x1a8
  40182c:	br	x17

0000000000401830 <_ZdaPvm@plt>:
  401830:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #432]
  401838:	add	x16, x16, #0x1b0
  40183c:	br	x17

0000000000401840 <printf@plt>:
  401840:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #440]
  401848:	add	x16, x16, #0x1b8
  40184c:	br	x17

Disassembly of section .text:

0000000000401850 <_Znwm@@Base-0x151a8>:
  401850:	mov	x29, #0x0                   	// #0
  401854:	mov	x30, #0x0                   	// #0
  401858:	mov	x5, x0
  40185c:	ldr	x1, [sp]
  401860:	add	x2, sp, #0x8
  401864:	mov	x6, sp
  401868:	movz	x0, #0x0, lsl #48
  40186c:	movk	x0, #0x0, lsl #32
  401870:	movk	x0, #0x40, lsl #16
  401874:	movk	x0, #0x6f48
  401878:	movz	x3, #0x0, lsl #48
  40187c:	movk	x3, #0x0, lsl #32
  401880:	movk	x3, #0x41, lsl #16
  401884:	movk	x3, #0x7e40
  401888:	movz	x4, #0x0, lsl #48
  40188c:	movk	x4, #0x0, lsl #32
  401890:	movk	x4, #0x41, lsl #16
  401894:	movk	x4, #0x7ec0
  401898:	bl	401630 <__libc_start_main@plt>
  40189c:	bl	401790 <abort@plt>
  4018a0:	adrp	x0, 42f000 <_ZdlPvm@@Base+0x1854c>
  4018a4:	ldr	x0, [x0, #4064]
  4018a8:	cbz	x0, 4018b0 <printf@plt+0x70>
  4018ac:	b	401800 <__gmon_start__@plt>
  4018b0:	ret
  4018b4:	stp	x29, x30, [sp, #-32]!
  4018b8:	mov	x29, sp
  4018bc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4018c0:	add	x0, x0, #0x200
  4018c4:	str	x0, [sp, #24]
  4018c8:	ldr	x0, [sp, #24]
  4018cc:	str	x0, [sp, #24]
  4018d0:	ldr	x1, [sp, #24]
  4018d4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4018d8:	add	x0, x0, #0x200
  4018dc:	cmp	x1, x0
  4018e0:	b.eq	40191c <printf@plt+0xdc>  // b.none
  4018e4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  4018e8:	add	x0, x0, #0xee0
  4018ec:	ldr	x0, [x0]
  4018f0:	str	x0, [sp, #16]
  4018f4:	ldr	x0, [sp, #16]
  4018f8:	str	x0, [sp, #16]
  4018fc:	ldr	x0, [sp, #16]
  401900:	cmp	x0, #0x0
  401904:	b.eq	401920 <printf@plt+0xe0>  // b.none
  401908:	ldr	x1, [sp, #16]
  40190c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401910:	add	x0, x0, #0x200
  401914:	blr	x1
  401918:	b	401920 <printf@plt+0xe0>
  40191c:	nop
  401920:	ldp	x29, x30, [sp], #32
  401924:	ret
  401928:	stp	x29, x30, [sp, #-48]!
  40192c:	mov	x29, sp
  401930:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401934:	add	x0, x0, #0x200
  401938:	str	x0, [sp, #40]
  40193c:	ldr	x0, [sp, #40]
  401940:	str	x0, [sp, #40]
  401944:	ldr	x1, [sp, #40]
  401948:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40194c:	add	x0, x0, #0x200
  401950:	sub	x0, x1, x0
  401954:	asr	x0, x0, #3
  401958:	lsr	x1, x0, #63
  40195c:	add	x0, x1, x0
  401960:	asr	x0, x0, #1
  401964:	str	x0, [sp, #32]
  401968:	ldr	x0, [sp, #32]
  40196c:	cmp	x0, #0x0
  401970:	b.eq	4019b0 <printf@plt+0x170>  // b.none
  401974:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  401978:	add	x0, x0, #0xee8
  40197c:	ldr	x0, [x0]
  401980:	str	x0, [sp, #24]
  401984:	ldr	x0, [sp, #24]
  401988:	str	x0, [sp, #24]
  40198c:	ldr	x0, [sp, #24]
  401990:	cmp	x0, #0x0
  401994:	b.eq	4019b4 <printf@plt+0x174>  // b.none
  401998:	ldr	x2, [sp, #24]
  40199c:	ldr	x1, [sp, #32]
  4019a0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4019a4:	add	x0, x0, #0x200
  4019a8:	blr	x2
  4019ac:	b	4019b4 <printf@plt+0x174>
  4019b0:	nop
  4019b4:	ldp	x29, x30, [sp], #48
  4019b8:	ret
  4019bc:	stp	x29, x30, [sp, #-16]!
  4019c0:	mov	x29, sp
  4019c4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4019c8:	add	x0, x0, #0x218
  4019cc:	ldrb	w0, [x0]
  4019d0:	and	x0, x0, #0xff
  4019d4:	cmp	x0, #0x0
  4019d8:	b.ne	4019f4 <printf@plt+0x1b4>  // b.any
  4019dc:	bl	4018b4 <printf@plt+0x74>
  4019e0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4019e4:	add	x0, x0, #0x218
  4019e8:	mov	w1, #0x1                   	// #1
  4019ec:	strb	w1, [x0]
  4019f0:	b	4019f8 <printf@plt+0x1b8>
  4019f4:	nop
  4019f8:	ldp	x29, x30, [sp], #16
  4019fc:	ret
  401a00:	stp	x29, x30, [sp, #-16]!
  401a04:	mov	x29, sp
  401a08:	bl	401928 <printf@plt+0xe8>
  401a0c:	nop
  401a10:	ldp	x29, x30, [sp], #16
  401a14:	ret
  401a18:	stp	x29, x30, [sp, #-32]!
  401a1c:	mov	x29, sp
  401a20:	str	x0, [sp, #24]
  401a24:	str	x1, [sp, #16]
  401a28:	ldr	x0, [sp, #24]
  401a2c:	ldr	x1, [sp, #16]
  401a30:	str	x1, [x0]
  401a34:	ldr	x0, [sp, #24]
  401a38:	str	wzr, [x0, #8]
  401a3c:	ldr	x0, [sp, #24]
  401a40:	add	x0, x0, #0x10
  401a44:	bl	416ce0 <_ZdlPvm@@Base+0x22c>
  401a48:	nop
  401a4c:	ldp	x29, x30, [sp], #32
  401a50:	ret
  401a54:	stp	x29, x30, [sp, #-32]!
  401a58:	mov	x29, sp
  401a5c:	str	x0, [sp, #24]
  401a60:	strb	w1, [sp, #23]
  401a64:	ldrb	w0, [sp, #23]
  401a68:	cmp	w0, #0x0
  401a6c:	cset	w0, ne  // ne = any
  401a70:	and	w0, w0, #0xff
  401a74:	mov	w3, w0
  401a78:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  401a7c:	add	x2, x0, #0xf18
  401a80:	mov	w1, #0x32                  	// #50
  401a84:	mov	w0, w3
  401a88:	bl	4073dc <printf@plt+0x5b9c>
  401a8c:	ldr	x0, [sp, #24]
  401a90:	add	x0, x0, #0x10
  401a94:	ldrb	w1, [sp, #23]
  401a98:	bl	407598 <printf@plt+0x5d58>
  401a9c:	ldrb	w0, [sp, #23]
  401aa0:	cmp	w0, #0xa
  401aa4:	b.ne	401ac4 <printf@plt+0x284>  // b.any
  401aa8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  401aac:	add	x0, x0, #0x14c
  401ab0:	ldr	w0, [x0]
  401ab4:	sub	w1, w0, #0x1
  401ab8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  401abc:	add	x0, x0, #0x14c
  401ac0:	str	w1, [x0]
  401ac4:	nop
  401ac8:	ldp	x29, x30, [sp], #32
  401acc:	ret
  401ad0:	stp	x29, x30, [sp, #-48]!
  401ad4:	mov	x29, sp
  401ad8:	str	x0, [sp, #24]
  401adc:	ldr	x0, [sp, #24]
  401ae0:	add	x0, x0, #0x10
  401ae4:	bl	4074c8 <printf@plt+0x5c88>
  401ae8:	str	w0, [sp, #40]
  401aec:	ldr	w0, [sp, #40]
  401af0:	cmp	w0, #0x0
  401af4:	b.eq	401b68 <printf@plt+0x328>  // b.none
  401af8:	ldr	x0, [sp, #24]
  401afc:	add	x2, x0, #0x10
  401b00:	ldr	w0, [sp, #40]
  401b04:	sub	w0, w0, #0x1
  401b08:	mov	w1, w0
  401b0c:	mov	x0, x2
  401b10:	bl	40745c <printf@plt+0x5c1c>
  401b14:	ldrb	w0, [x0]
  401b18:	strb	w0, [sp, #39]
  401b1c:	ldr	x0, [sp, #24]
  401b20:	add	x2, x0, #0x10
  401b24:	ldr	w0, [sp, #40]
  401b28:	sub	w0, w0, #0x1
  401b2c:	mov	w1, w0
  401b30:	mov	x0, x2
  401b34:	bl	4178fc <_ZdlPvm@@Base+0xe48>
  401b38:	ldrb	w0, [sp, #39]
  401b3c:	cmp	w0, #0xa
  401b40:	b.ne	401b60 <printf@plt+0x320>  // b.any
  401b44:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  401b48:	add	x0, x0, #0x14c
  401b4c:	ldr	w0, [x0]
  401b50:	add	w1, w0, #0x1
  401b54:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  401b58:	add	x0, x0, #0x14c
  401b5c:	str	w1, [x0]
  401b60:	ldrb	w0, [sp, #39]
  401b64:	b	401ff8 <printf@plt+0x7b8>
  401b68:	ldr	x0, [sp, #24]
  401b6c:	ldr	w0, [x0, #8]
  401b70:	cmp	w0, #0xa
  401b74:	b.gt	401b68 <printf@plt+0x328>
  401b78:	cmp	w0, #0x9
  401b7c:	b.ge	401fec <printf@plt+0x7ac>  // b.tcont
  401b80:	cmp	w0, #0x8
  401b84:	b.eq	401fd8 <printf@plt+0x798>  // b.none
  401b88:	cmp	w0, #0x8
  401b8c:	b.gt	401b68 <printf@plt+0x328>
  401b90:	cmp	w0, #0x7
  401b94:	b.eq	401fc4 <printf@plt+0x784>  // b.none
  401b98:	cmp	w0, #0x7
  401b9c:	b.gt	401b68 <printf@plt+0x328>
  401ba0:	cmp	w0, #0x6
  401ba4:	b.eq	401fb0 <printf@plt+0x770>  // b.none
  401ba8:	cmp	w0, #0x6
  401bac:	b.gt	401b68 <printf@plt+0x328>
  401bb0:	cmp	w0, #0x5
  401bb4:	b.eq	401f9c <printf@plt+0x75c>  // b.none
  401bb8:	cmp	w0, #0x5
  401bbc:	b.gt	401b68 <printf@plt+0x328>
  401bc0:	cmp	w0, #0x4
  401bc4:	b.eq	401f88 <printf@plt+0x748>  // b.none
  401bc8:	cmp	w0, #0x4
  401bcc:	b.gt	401b68 <printf@plt+0x328>
  401bd0:	cmp	w0, #0x3
  401bd4:	b.eq	401f74 <printf@plt+0x734>  // b.none
  401bd8:	cmp	w0, #0x3
  401bdc:	b.gt	401b68 <printf@plt+0x328>
  401be0:	cmp	w0, #0x2
  401be4:	b.eq	401f60 <printf@plt+0x720>  // b.none
  401be8:	cmp	w0, #0x2
  401bec:	b.gt	401b68 <printf@plt+0x328>
  401bf0:	cmp	w0, #0x0
  401bf4:	b.eq	401c04 <printf@plt+0x3c4>  // b.none
  401bf8:	cmp	w0, #0x1
  401bfc:	b.eq	401e1c <printf@plt+0x5dc>  // b.none
  401c00:	b	401b68 <printf@plt+0x328>
  401c04:	ldr	x0, [sp, #24]
  401c08:	ldr	x0, [x0]
  401c0c:	bl	401660 <getc@plt>
  401c10:	str	w0, [sp, #44]
  401c14:	ldr	w0, [sp, #44]
  401c18:	cmp	w0, #0x2e
  401c1c:	cset	w0, eq  // eq = none
  401c20:	and	w0, w0, #0xff
  401c24:	cmp	w0, #0x0
  401c28:	b.eq	401d88 <printf@plt+0x548>  // b.none
  401c2c:	ldr	x0, [sp, #24]
  401c30:	ldr	x0, [x0]
  401c34:	bl	401660 <getc@plt>
  401c38:	str	w0, [sp, #44]
  401c3c:	ldr	w0, [sp, #44]
  401c40:	cmp	w0, #0x54
  401c44:	cset	w0, eq  // eq = none
  401c48:	and	w0, w0, #0xff
  401c4c:	cmp	w0, #0x0
  401c50:	b.eq	401d54 <printf@plt+0x514>  // b.none
  401c54:	ldr	x0, [sp, #24]
  401c58:	ldr	x0, [x0]
  401c5c:	bl	401660 <getc@plt>
  401c60:	str	w0, [sp, #44]
  401c64:	ldr	w0, [sp, #44]
  401c68:	cmp	w0, #0x45
  401c6c:	cset	w0, eq  // eq = none
  401c70:	and	w0, w0, #0xff
  401c74:	cmp	w0, #0x0
  401c78:	b.eq	401d20 <printf@plt+0x4e0>  // b.none
  401c7c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401c80:	add	x0, x0, #0x220
  401c84:	ldr	w0, [x0]
  401c88:	cmp	w0, #0x0
  401c8c:	b.eq	401ca4 <printf@plt+0x464>  // b.none
  401c90:	ldr	x0, [sp, #24]
  401c94:	mov	w1, #0x9                   	// #9
  401c98:	str	w1, [x0, #8]
  401c9c:	mov	w0, #0xffffffff            	// #-1
  401ca0:	b	401ff8 <printf@plt+0x7b8>
  401ca4:	ldr	x0, [sp, #24]
  401ca8:	ldr	x0, [x0]
  401cac:	bl	401660 <getc@plt>
  401cb0:	str	w0, [sp, #44]
  401cb4:	ldr	w0, [sp, #44]
  401cb8:	cmn	w0, #0x1
  401cbc:	b.eq	401cd4 <printf@plt+0x494>  // b.none
  401cc0:	ldr	x0, [sp, #24]
  401cc4:	ldr	x0, [x0]
  401cc8:	mov	x1, x0
  401ccc:	ldr	w0, [sp, #44]
  401cd0:	bl	401520 <ungetc@plt>
  401cd4:	ldr	w0, [sp, #44]
  401cd8:	cmn	w0, #0x1
  401cdc:	b.eq	401cf8 <printf@plt+0x4b8>  // b.none
  401ce0:	ldr	w0, [sp, #44]
  401ce4:	cmp	w0, #0x20
  401ce8:	b.eq	401cf8 <printf@plt+0x4b8>  // b.none
  401cec:	ldr	w0, [sp, #44]
  401cf0:	cmp	w0, #0xa
  401cf4:	b.ne	401d0c <printf@plt+0x4cc>  // b.any
  401cf8:	ldr	x0, [sp, #24]
  401cfc:	mov	w1, #0x9                   	// #9
  401d00:	str	w1, [x0, #8]
  401d04:	mov	w0, #0xffffffff            	// #-1
  401d08:	b	401ff8 <printf@plt+0x7b8>
  401d0c:	ldr	x0, [sp, #24]
  401d10:	mov	w1, #0x3                   	// #3
  401d14:	str	w1, [x0, #8]
  401d18:	mov	w0, #0x2e                  	// #46
  401d1c:	b	401ff8 <printf@plt+0x7b8>
  401d20:	ldr	w0, [sp, #44]
  401d24:	cmn	w0, #0x1
  401d28:	b.eq	401d40 <printf@plt+0x500>  // b.none
  401d2c:	ldr	x0, [sp, #24]
  401d30:	ldr	x0, [x0]
  401d34:	mov	x1, x0
  401d38:	ldr	w0, [sp, #44]
  401d3c:	bl	401520 <ungetc@plt>
  401d40:	ldr	x0, [sp, #24]
  401d44:	mov	w1, #0x2                   	// #2
  401d48:	str	w1, [x0, #8]
  401d4c:	mov	w0, #0x2e                  	// #46
  401d50:	b	401ff8 <printf@plt+0x7b8>
  401d54:	ldr	w0, [sp, #44]
  401d58:	cmn	w0, #0x1
  401d5c:	b.eq	401d74 <printf@plt+0x534>  // b.none
  401d60:	ldr	x0, [sp, #24]
  401d64:	ldr	x0, [x0]
  401d68:	mov	x1, x0
  401d6c:	ldr	w0, [sp, #44]
  401d70:	bl	401520 <ungetc@plt>
  401d74:	ldr	x0, [sp, #24]
  401d78:	mov	w1, #0x1                   	// #1
  401d7c:	str	w1, [x0, #8]
  401d80:	mov	w0, #0x2e                  	// #46
  401d84:	b	401ff8 <printf@plt+0x7b8>
  401d88:	ldr	w0, [sp, #44]
  401d8c:	cmn	w0, #0x1
  401d90:	b.ne	401da8 <printf@plt+0x568>  // b.any
  401d94:	ldr	x0, [sp, #24]
  401d98:	mov	w1, #0xa                   	// #10
  401d9c:	str	w1, [x0, #8]
  401da0:	mov	w0, #0xffffffff            	// #-1
  401da4:	b	401ff8 <printf@plt+0x7b8>
  401da8:	ldr	w0, [sp, #44]
  401dac:	cmp	w0, #0xa
  401db0:	b.ne	401dd4 <printf@plt+0x594>  // b.any
  401db4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  401db8:	add	x0, x0, #0x14c
  401dbc:	ldr	w0, [x0]
  401dc0:	add	w1, w0, #0x1
  401dc4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  401dc8:	add	x0, x0, #0x14c
  401dcc:	str	w1, [x0]
  401dd0:	b	401e14 <printf@plt+0x5d4>
  401dd4:	ldr	x0, [sp, #24]
  401dd8:	mov	w1, #0x1                   	// #1
  401ddc:	str	w1, [x0, #8]
  401de0:	ldr	w0, [sp, #44]
  401de4:	cmp	w0, #0x0
  401de8:	b.ne	401e14 <printf@plt+0x5d4>  // b.any
  401dec:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  401df0:	add	x3, x0, #0xc0
  401df4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  401df8:	add	x2, x0, #0xc0
  401dfc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  401e00:	add	x1, x0, #0xc0
  401e04:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  401e08:	add	x0, x0, #0xf38
  401e0c:	bl	414ad4 <printf@plt+0x13294>
  401e10:	b	401ff4 <printf@plt+0x7b4>
  401e14:	ldr	w0, [sp, #44]
  401e18:	b	401ff8 <printf@plt+0x7b8>
  401e1c:	ldr	x0, [sp, #24]
  401e20:	ldr	x0, [x0]
  401e24:	bl	401660 <getc@plt>
  401e28:	str	w0, [sp, #44]
  401e2c:	ldr	w0, [sp, #44]
  401e30:	cmp	w0, #0x5c
  401e34:	cset	w0, eq  // eq = none
  401e38:	and	w0, w0, #0xff
  401e3c:	cmp	w0, #0x0
  401e40:	b.eq	401ed0 <printf@plt+0x690>  // b.none
  401e44:	ldr	x0, [sp, #24]
  401e48:	ldr	x0, [x0]
  401e4c:	bl	401660 <getc@plt>
  401e50:	str	w0, [sp, #44]
  401e54:	ldr	w0, [sp, #44]
  401e58:	cmp	w0, #0xa
  401e5c:	b.ne	401e74 <printf@plt+0x634>  // b.any
  401e60:	ldr	x0, [sp, #24]
  401e64:	ldr	x0, [x0]
  401e68:	bl	401660 <getc@plt>
  401e6c:	str	w0, [sp, #44]
  401e70:	b	401ed0 <printf@plt+0x690>
  401e74:	ldr	w0, [sp, #44]
  401e78:	cmp	w0, #0x61
  401e7c:	b.ne	401ea8 <printf@plt+0x668>  // b.any
  401e80:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401e84:	add	x0, x0, #0x220
  401e88:	ldr	w0, [x0]
  401e8c:	cmp	w0, #0x0
  401e90:	b.eq	401ea8 <printf@plt+0x668>  // b.none
  401e94:	ldr	x0, [sp, #24]
  401e98:	mov	w1, #0x5                   	// #5
  401e9c:	str	w1, [x0, #8]
  401ea0:	mov	w0, #0x5c                  	// #92
  401ea4:	b	401ff8 <printf@plt+0x7b8>
  401ea8:	ldr	w0, [sp, #44]
  401eac:	cmn	w0, #0x1
  401eb0:	b.eq	401ec8 <printf@plt+0x688>  // b.none
  401eb4:	ldr	x0, [sp, #24]
  401eb8:	ldr	x0, [x0]
  401ebc:	mov	x1, x0
  401ec0:	ldr	w0, [sp, #44]
  401ec4:	bl	401520 <ungetc@plt>
  401ec8:	mov	w0, #0x5c                  	// #92
  401ecc:	str	w0, [sp, #44]
  401ed0:	ldr	w0, [sp, #44]
  401ed4:	cmn	w0, #0x1
  401ed8:	b.ne	401ef0 <printf@plt+0x6b0>  // b.any
  401edc:	ldr	x0, [sp, #24]
  401ee0:	mov	w1, #0xa                   	// #10
  401ee4:	str	w1, [x0, #8]
  401ee8:	mov	w0, #0xffffffff            	// #-1
  401eec:	b	401ff8 <printf@plt+0x7b8>
  401ef0:	ldr	w0, [sp, #44]
  401ef4:	cmp	w0, #0xa
  401ef8:	b.ne	401f24 <printf@plt+0x6e4>  // b.any
  401efc:	ldr	x0, [sp, #24]
  401f00:	str	wzr, [x0, #8]
  401f04:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  401f08:	add	x0, x0, #0x14c
  401f0c:	ldr	w0, [x0]
  401f10:	add	w1, w0, #0x1
  401f14:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  401f18:	add	x0, x0, #0x14c
  401f1c:	str	w1, [x0]
  401f20:	b	401f58 <printf@plt+0x718>
  401f24:	ldr	w0, [sp, #44]
  401f28:	cmp	w0, #0x0
  401f2c:	b.ne	401f58 <printf@plt+0x718>  // b.any
  401f30:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  401f34:	add	x3, x0, #0xc0
  401f38:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  401f3c:	add	x2, x0, #0xc0
  401f40:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  401f44:	add	x1, x0, #0xc0
  401f48:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  401f4c:	add	x0, x0, #0xf38
  401f50:	bl	414ad4 <printf@plt+0x13294>
  401f54:	b	401ff4 <printf@plt+0x7b4>
  401f58:	ldr	w0, [sp, #44]
  401f5c:	b	401ff8 <printf@plt+0x7b8>
  401f60:	ldr	x0, [sp, #24]
  401f64:	mov	w1, #0x1                   	// #1
  401f68:	str	w1, [x0, #8]
  401f6c:	mov	w0, #0x54                  	// #84
  401f70:	b	401ff8 <printf@plt+0x7b8>
  401f74:	ldr	x0, [sp, #24]
  401f78:	mov	w1, #0x4                   	// #4
  401f7c:	str	w1, [x0, #8]
  401f80:	mov	w0, #0x54                  	// #84
  401f84:	b	401ff8 <printf@plt+0x7b8>
  401f88:	ldr	x0, [sp, #24]
  401f8c:	mov	w1, #0x1                   	// #1
  401f90:	str	w1, [x0, #8]
  401f94:	mov	w0, #0x45                  	// #69
  401f98:	b	401ff8 <printf@plt+0x7b8>
  401f9c:	ldr	x0, [sp, #24]
  401fa0:	mov	w1, #0x6                   	// #6
  401fa4:	str	w1, [x0, #8]
  401fa8:	mov	w0, #0x2a                  	// #42
  401fac:	b	401ff8 <printf@plt+0x7b8>
  401fb0:	ldr	x0, [sp, #24]
  401fb4:	mov	w1, #0x7                   	// #7
  401fb8:	str	w1, [x0, #8]
  401fbc:	mov	w0, #0x28                  	// #40
  401fc0:	b	401ff8 <printf@plt+0x7b8>
  401fc4:	ldr	x0, [sp, #24]
  401fc8:	mov	w1, #0x8                   	// #8
  401fcc:	str	w1, [x0, #8]
  401fd0:	mov	w0, #0x33                  	// #51
  401fd4:	b	401ff8 <printf@plt+0x7b8>
  401fd8:	ldr	x0, [sp, #24]
  401fdc:	mov	w1, #0x1                   	// #1
  401fe0:	str	w1, [x0, #8]
  401fe4:	mov	w0, #0x61                  	// #97
  401fe8:	b	401ff8 <printf@plt+0x7b8>
  401fec:	mov	w0, #0xffffffff            	// #-1
  401ff0:	b	401ff8 <printf@plt+0x7b8>
  401ff4:	b	401b68 <printf@plt+0x328>
  401ff8:	ldp	x29, x30, [sp], #48
  401ffc:	ret
  402000:	stp	x29, x30, [sp, #-112]!
  402004:	mov	x29, sp
  402008:	str	x19, [sp, #16]
  40200c:	str	x0, [sp, #40]
  402010:	str	wzr, [sp, #108]
  402014:	ldr	x0, [sp, #40]
  402018:	bl	401660 <getc@plt>
  40201c:	str	w0, [sp, #104]
  402020:	ldr	w0, [sp, #104]
  402024:	cmn	w0, #0x1
  402028:	cset	w0, ne  // ne = any
  40202c:	and	w0, w0, #0xff
  402030:	cmp	w0, #0x0
  402034:	b.eq	4025a4 <printf@plt+0xd64>  // b.none
  402038:	ldr	w0, [sp, #108]
  40203c:	cmp	w0, #0x6
  402040:	b.eq	402484 <printf@plt+0xc44>  // b.none
  402044:	cmp	w0, #0x6
  402048:	b.gt	40258c <printf@plt+0xd4c>
  40204c:	cmp	w0, #0x5
  402050:	b.eq	402418 <printf@plt+0xbd8>  // b.none
  402054:	cmp	w0, #0x5
  402058:	b.gt	40258c <printf@plt+0xd4c>
  40205c:	cmp	w0, #0x4
  402060:	b.eq	402218 <printf@plt+0x9d8>  // b.none
  402064:	cmp	w0, #0x4
  402068:	b.gt	40258c <printf@plt+0xd4c>
  40206c:	cmp	w0, #0x3
  402070:	b.eq	4021ac <printf@plt+0x96c>  // b.none
  402074:	cmp	w0, #0x3
  402078:	b.gt	40258c <printf@plt+0xd4c>
  40207c:	cmp	w0, #0x2
  402080:	b.eq	402130 <printf@plt+0x8f0>  // b.none
  402084:	cmp	w0, #0x2
  402088:	b.gt	40258c <printf@plt+0xd4c>
  40208c:	cmp	w0, #0x0
  402090:	b.eq	4020a0 <printf@plt+0x860>  // b.none
  402094:	cmp	w0, #0x1
  402098:	b.eq	4020f8 <printf@plt+0x8b8>  // b.none
  40209c:	b	40258c <printf@plt+0xd4c>
  4020a0:	ldr	w0, [sp, #104]
  4020a4:	cmp	w0, #0x2e
  4020a8:	b.ne	4020b8 <printf@plt+0x878>  // b.any
  4020ac:	mov	w0, #0x2                   	// #2
  4020b0:	str	w0, [sp, #108]
  4020b4:	b	4025a0 <printf@plt+0xd60>
  4020b8:	ldr	w0, [sp, #104]
  4020bc:	cmp	w0, #0xa
  4020c0:	b.ne	4020e4 <printf@plt+0x8a4>  // b.any
  4020c4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4020c8:	add	x0, x0, #0x14c
  4020cc:	ldr	w0, [x0]
  4020d0:	add	w1, w0, #0x1
  4020d4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4020d8:	add	x0, x0, #0x14c
  4020dc:	str	w1, [x0]
  4020e0:	b	4020ec <printf@plt+0x8ac>
  4020e4:	mov	w0, #0x1                   	// #1
  4020e8:	str	w0, [sp, #108]
  4020ec:	ldr	w0, [sp, #104]
  4020f0:	bl	401620 <putchar@plt>
  4020f4:	b	4025a0 <printf@plt+0xd60>
  4020f8:	ldr	w0, [sp, #104]
  4020fc:	cmp	w0, #0xa
  402100:	b.ne	402124 <printf@plt+0x8e4>  // b.any
  402104:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402108:	add	x0, x0, #0x14c
  40210c:	ldr	w0, [x0]
  402110:	add	w1, w0, #0x1
  402114:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402118:	add	x0, x0, #0x14c
  40211c:	str	w1, [x0]
  402120:	str	wzr, [sp, #108]
  402124:	ldr	w0, [sp, #104]
  402128:	bl	401620 <putchar@plt>
  40212c:	b	4025a0 <printf@plt+0xd60>
  402130:	ldr	w0, [sp, #104]
  402134:	cmp	w0, #0x54
  402138:	b.ne	402148 <printf@plt+0x908>  // b.any
  40213c:	mov	w0, #0x3                   	// #3
  402140:	str	w0, [sp, #108]
  402144:	b	4025a0 <printf@plt+0xd60>
  402148:	ldr	w0, [sp, #104]
  40214c:	cmp	w0, #0x6c
  402150:	b.ne	402160 <printf@plt+0x920>  // b.any
  402154:	mov	w0, #0x5                   	// #5
  402158:	str	w0, [sp, #108]
  40215c:	b	4025a0 <printf@plt+0xd60>
  402160:	mov	w0, #0x2e                  	// #46
  402164:	bl	401620 <putchar@plt>
  402168:	ldr	w0, [sp, #104]
  40216c:	bl	401620 <putchar@plt>
  402170:	ldr	w0, [sp, #104]
  402174:	cmp	w0, #0xa
  402178:	b.ne	4021a0 <printf@plt+0x960>  // b.any
  40217c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402180:	add	x0, x0, #0x14c
  402184:	ldr	w0, [x0]
  402188:	add	w1, w0, #0x1
  40218c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402190:	add	x0, x0, #0x14c
  402194:	str	w1, [x0]
  402198:	str	wzr, [sp, #108]
  40219c:	b	4025a0 <printf@plt+0xd60>
  4021a0:	mov	w0, #0x1                   	// #1
  4021a4:	str	w0, [sp, #108]
  4021a8:	b	4025a0 <printf@plt+0xd60>
  4021ac:	ldr	w0, [sp, #104]
  4021b0:	cmp	w0, #0x53
  4021b4:	b.ne	4021c4 <printf@plt+0x984>  // b.any
  4021b8:	mov	w0, #0x4                   	// #4
  4021bc:	str	w0, [sp, #108]
  4021c0:	b	4025a0 <printf@plt+0xd60>
  4021c4:	mov	w0, #0x2e                  	// #46
  4021c8:	bl	401620 <putchar@plt>
  4021cc:	mov	w0, #0x54                  	// #84
  4021d0:	bl	401620 <putchar@plt>
  4021d4:	ldr	w0, [sp, #104]
  4021d8:	bl	401620 <putchar@plt>
  4021dc:	ldr	w0, [sp, #104]
  4021e0:	cmp	w0, #0xa
  4021e4:	b.ne	40220c <printf@plt+0x9cc>  // b.any
  4021e8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4021ec:	add	x0, x0, #0x14c
  4021f0:	ldr	w0, [x0]
  4021f4:	add	w1, w0, #0x1
  4021f8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4021fc:	add	x0, x0, #0x14c
  402200:	str	w1, [x0]
  402204:	str	wzr, [sp, #108]
  402208:	b	4025a0 <printf@plt+0xd60>
  40220c:	mov	w0, #0x1                   	// #1
  402210:	str	w0, [sp, #108]
  402214:	b	4025a0 <printf@plt+0xd60>
  402218:	ldr	w0, [sp, #104]
  40221c:	cmp	w0, #0x20
  402220:	b.eq	402244 <printf@plt+0xa04>  // b.none
  402224:	ldr	w0, [sp, #104]
  402228:	cmp	w0, #0xa
  40222c:	b.eq	402244 <printf@plt+0xa04>  // b.none
  402230:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  402234:	add	x0, x0, #0x220
  402238:	ldr	w0, [x0]
  40223c:	cmp	w0, #0x0
  402240:	b.eq	4023e0 <printf@plt+0xba0>  // b.none
  402244:	mov	w0, #0x2e                  	// #46
  402248:	bl	401620 <putchar@plt>
  40224c:	mov	w0, #0x54                  	// #84
  402250:	bl	401620 <putchar@plt>
  402254:	mov	w0, #0x53                  	// #83
  402258:	bl	401620 <putchar@plt>
  40225c:	ldr	w0, [sp, #104]
  402260:	cmp	w0, #0xa
  402264:	b.eq	4022b4 <printf@plt+0xa74>  // b.none
  402268:	ldr	w0, [sp, #104]
  40226c:	cmn	w0, #0x1
  402270:	b.ne	40229c <printf@plt+0xa5c>  // b.any
  402274:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402278:	add	x3, x0, #0xc0
  40227c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402280:	add	x2, x0, #0xc0
  402284:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402288:	add	x1, x0, #0xc0
  40228c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  402290:	add	x0, x0, #0xf58
  402294:	bl	414ad4 <printf@plt+0x13294>
  402298:	b	40272c <printf@plt+0xeec>
  40229c:	ldr	w0, [sp, #104]
  4022a0:	bl	401620 <putchar@plt>
  4022a4:	ldr	x0, [sp, #40]
  4022a8:	bl	401660 <getc@plt>
  4022ac:	str	w0, [sp, #104]
  4022b0:	b	40225c <printf@plt+0xa1c>
  4022b4:	mov	w0, #0xa                   	// #10
  4022b8:	bl	401620 <putchar@plt>
  4022bc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4022c0:	add	x0, x0, #0x14c
  4022c4:	ldr	w0, [x0]
  4022c8:	add	w1, w0, #0x1
  4022cc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4022d0:	add	x0, x0, #0x14c
  4022d4:	str	w1, [x0]
  4022d8:	add	x0, sp, #0x38
  4022dc:	ldr	x1, [sp, #40]
  4022e0:	bl	401a18 <printf@plt+0x1d8>
  4022e4:	add	x0, sp, #0x38
  4022e8:	bl	406d94 <printf@plt+0x5554>
  4022ec:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4022f0:	add	x0, x0, #0xd0
  4022f4:	ldr	x2, [x0]
  4022f8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4022fc:	add	x0, x0, #0x14c
  402300:	ldr	w0, [x0]
  402304:	mov	w1, w0
  402308:	mov	x0, x2
  40230c:	bl	412eb0 <printf@plt+0x11670>
  402310:	add	x0, sp, #0x38
  402314:	bl	407600 <printf@plt+0x5dc0>
  402318:	cmp	w0, #0x0
  40231c:	cset	w0, ne  // ne = any
  402320:	and	w0, w0, #0xff
  402324:	cmp	w0, #0x0
  402328:	b.eq	4023c0 <printf@plt+0xb80>  // b.none
  40232c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  402330:	add	x0, x0, #0x208
  402334:	ldr	x0, [x0]
  402338:	mov	x3, x0
  40233c:	mov	x2, #0x3                   	// #3
  402340:	mov	x1, #0x1                   	// #1
  402344:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  402348:	add	x0, x0, #0xf80
  40234c:	bl	4017d0 <fwrite@plt>
  402350:	ldr	x0, [sp, #40]
  402354:	bl	401660 <getc@plt>
  402358:	str	w0, [sp, #104]
  40235c:	ldr	w0, [sp, #104]
  402360:	cmp	w0, #0xa
  402364:	cset	w0, ne  // ne = any
  402368:	and	w0, w0, #0xff
  40236c:	cmp	w0, #0x0
  402370:	b.eq	40239c <printf@plt+0xb5c>  // b.none
  402374:	ldr	w0, [sp, #104]
  402378:	cmn	w0, #0x1
  40237c:	b.ne	402390 <printf@plt+0xb50>  // b.any
  402380:	mov	w0, #0xa                   	// #10
  402384:	bl	401620 <putchar@plt>
  402388:	mov	w19, #0x0                   	// #0
  40238c:	b	4023c4 <printf@plt+0xb84>
  402390:	ldr	w0, [sp, #104]
  402394:	bl	401620 <putchar@plt>
  402398:	b	402350 <printf@plt+0xb10>
  40239c:	mov	w0, #0xa                   	// #10
  4023a0:	bl	401620 <putchar@plt>
  4023a4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4023a8:	add	x0, x0, #0x14c
  4023ac:	ldr	w0, [x0]
  4023b0:	add	w1, w0, #0x1
  4023b4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4023b8:	add	x0, x0, #0x14c
  4023bc:	str	w1, [x0]
  4023c0:	mov	w19, #0x1                   	// #1
  4023c4:	add	x0, sp, #0x38
  4023c8:	bl	407644 <printf@plt+0x5e04>
  4023cc:	cmp	w19, #0x1
  4023d0:	b.ne	40272c <printf@plt+0xeec>  // b.any
  4023d4:	str	wzr, [sp, #108]
  4023d8:	nop
  4023dc:	b	4025a0 <printf@plt+0xd60>
  4023e0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4023e4:	add	x0, x0, #0x208
  4023e8:	ldr	x0, [x0]
  4023ec:	mov	x3, x0
  4023f0:	mov	x2, #0x3                   	// #3
  4023f4:	mov	x1, #0x1                   	// #1
  4023f8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  4023fc:	add	x0, x0, #0xf88
  402400:	bl	4017d0 <fwrite@plt>
  402404:	ldr	w0, [sp, #104]
  402408:	bl	401620 <putchar@plt>
  40240c:	mov	w0, #0x1                   	// #1
  402410:	str	w0, [sp, #108]
  402414:	b	4025a0 <printf@plt+0xd60>
  402418:	ldr	w0, [sp, #104]
  40241c:	cmp	w0, #0x66
  402420:	b.ne	402430 <printf@plt+0xbf0>  // b.any
  402424:	mov	w0, #0x6                   	// #6
  402428:	str	w0, [sp, #108]
  40242c:	b	4025a0 <printf@plt+0xd60>
  402430:	mov	w0, #0x2e                  	// #46
  402434:	bl	401620 <putchar@plt>
  402438:	mov	w0, #0x6c                  	// #108
  40243c:	bl	401620 <putchar@plt>
  402440:	ldr	w0, [sp, #104]
  402444:	bl	401620 <putchar@plt>
  402448:	ldr	w0, [sp, #104]
  40244c:	cmp	w0, #0xa
  402450:	b.ne	402478 <printf@plt+0xc38>  // b.any
  402454:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402458:	add	x0, x0, #0x14c
  40245c:	ldr	w0, [x0]
  402460:	add	w1, w0, #0x1
  402464:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402468:	add	x0, x0, #0x14c
  40246c:	str	w1, [x0]
  402470:	str	wzr, [sp, #108]
  402474:	b	4025a0 <printf@plt+0xd60>
  402478:	mov	w0, #0x1                   	// #1
  40247c:	str	w0, [sp, #108]
  402480:	b	4025a0 <printf@plt+0xd60>
  402484:	ldr	w0, [sp, #104]
  402488:	cmp	w0, #0x20
  40248c:	b.eq	4024b0 <printf@plt+0xc70>  // b.none
  402490:	ldr	w0, [sp, #104]
  402494:	cmp	w0, #0xa
  402498:	b.eq	4024b0 <printf@plt+0xc70>  // b.none
  40249c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4024a0:	add	x0, x0, #0x220
  4024a4:	ldr	w0, [x0]
  4024a8:	cmp	w0, #0x0
  4024ac:	b.eq	402554 <printf@plt+0xd14>  // b.none
  4024b0:	add	x0, sp, #0x58
  4024b4:	bl	416ce0 <_ZdlPvm@@Base+0x22c>
  4024b8:	ldr	w0, [sp, #104]
  4024bc:	cmn	w0, #0x1
  4024c0:	b.eq	402510 <printf@plt+0xcd0>  // b.none
  4024c4:	ldr	w0, [sp, #104]
  4024c8:	and	w1, w0, #0xff
  4024cc:	add	x0, sp, #0x58
  4024d0:	bl	407598 <printf@plt+0x5d58>
  4024d4:	ldr	w0, [sp, #104]
  4024d8:	cmp	w0, #0xa
  4024dc:	b.ne	402500 <printf@plt+0xcc0>  // b.any
  4024e0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4024e4:	add	x0, x0, #0x14c
  4024e8:	ldr	w0, [x0]
  4024ec:	add	w1, w0, #0x1
  4024f0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4024f4:	add	x0, x0, #0x14c
  4024f8:	str	w1, [x0]
  4024fc:	b	402510 <printf@plt+0xcd0>
  402500:	ldr	x0, [sp, #40]
  402504:	bl	401660 <getc@plt>
  402508:	str	w0, [sp, #104]
  40250c:	b	4024b8 <printf@plt+0xc78>
  402510:	add	x0, sp, #0x58
  402514:	mov	w1, #0x0                   	// #0
  402518:	bl	407598 <printf@plt+0x5d58>
  40251c:	add	x0, sp, #0x58
  402520:	bl	407504 <printf@plt+0x5cc4>
  402524:	bl	4166e8 <printf@plt+0x14ea8>
  402528:	add	x0, sp, #0x58
  40252c:	bl	407504 <printf@plt+0x5cc4>
  402530:	mov	x1, x0
  402534:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  402538:	add	x0, x0, #0xf90
  40253c:	bl	401840 <printf@plt>
  402540:	str	wzr, [sp, #108]
  402544:	add	x0, sp, #0x58
  402548:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40254c:	nop
  402550:	b	4025a0 <printf@plt+0xd60>
  402554:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  402558:	add	x0, x0, #0x208
  40255c:	ldr	x0, [x0]
  402560:	mov	x3, x0
  402564:	mov	x2, #0x3                   	// #3
  402568:	mov	x1, #0x1                   	// #1
  40256c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  402570:	add	x0, x0, #0xf98
  402574:	bl	4017d0 <fwrite@plt>
  402578:	ldr	w0, [sp, #104]
  40257c:	bl	401620 <putchar@plt>
  402580:	mov	w0, #0x1                   	// #1
  402584:	str	w0, [sp, #108]
  402588:	b	4025a0 <printf@plt+0xd60>
  40258c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  402590:	add	x2, x0, #0xf18
  402594:	mov	w1, #0x13c                 	// #316
  402598:	mov	w0, #0x0                   	// #0
  40259c:	bl	4073dc <printf@plt+0x5b9c>
  4025a0:	b	402014 <printf@plt+0x7d4>
  4025a4:	ldr	w0, [sp, #108]
  4025a8:	cmp	w0, #0x6
  4025ac:	b.eq	40268c <printf@plt+0xe4c>  // b.none
  4025b0:	cmp	w0, #0x6
  4025b4:	b.gt	4026e0 <printf@plt+0xea0>
  4025b8:	cmp	w0, #0x5
  4025bc:	b.eq	40263c <printf@plt+0xdfc>  // b.none
  4025c0:	cmp	w0, #0x5
  4025c4:	b.gt	4026e0 <printf@plt+0xea0>
  4025c8:	cmp	w0, #0x4
  4025cc:	b.eq	4026b4 <printf@plt+0xe74>  // b.none
  4025d0:	cmp	w0, #0x4
  4025d4:	b.gt	4026e0 <printf@plt+0xea0>
  4025d8:	cmp	w0, #0x3
  4025dc:	b.eq	402664 <printf@plt+0xe24>  // b.none
  4025e0:	cmp	w0, #0x3
  4025e4:	b.gt	4026e0 <printf@plt+0xea0>
  4025e8:	cmp	w0, #0x2
  4025ec:	b.eq	402614 <printf@plt+0xdd4>  // b.none
  4025f0:	cmp	w0, #0x2
  4025f4:	b.gt	4026e0 <printf@plt+0xea0>
  4025f8:	cmp	w0, #0x0
  4025fc:	b.eq	4026dc <printf@plt+0xe9c>  // b.none
  402600:	cmp	w0, #0x1
  402604:	b.ne	4026e0 <printf@plt+0xea0>  // b.any
  402608:	mov	w0, #0xa                   	// #10
  40260c:	bl	401620 <putchar@plt>
  402610:	b	4026e0 <printf@plt+0xea0>
  402614:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  402618:	add	x0, x0, #0x208
  40261c:	ldr	x0, [x0]
  402620:	mov	x3, x0
  402624:	mov	x2, #0x2                   	// #2
  402628:	mov	x1, #0x1                   	// #1
  40262c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  402630:	add	x0, x0, #0xfa0
  402634:	bl	4017d0 <fwrite@plt>
  402638:	b	4026e0 <printf@plt+0xea0>
  40263c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  402640:	add	x0, x0, #0x208
  402644:	ldr	x0, [x0]
  402648:	mov	x3, x0
  40264c:	mov	x2, #0x3                   	// #3
  402650:	mov	x1, #0x1                   	// #1
  402654:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  402658:	add	x0, x0, #0xfa8
  40265c:	bl	4017d0 <fwrite@plt>
  402660:	b	4026e0 <printf@plt+0xea0>
  402664:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  402668:	add	x0, x0, #0x208
  40266c:	ldr	x0, [x0]
  402670:	mov	x3, x0
  402674:	mov	x2, #0x3                   	// #3
  402678:	mov	x1, #0x1                   	// #1
  40267c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  402680:	add	x0, x0, #0xfb0
  402684:	bl	4017d0 <fwrite@plt>
  402688:	b	4026e0 <printf@plt+0xea0>
  40268c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  402690:	add	x0, x0, #0x208
  402694:	ldr	x0, [x0]
  402698:	mov	x3, x0
  40269c:	mov	x2, #0x4                   	// #4
  4026a0:	mov	x1, #0x1                   	// #1
  4026a4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  4026a8:	add	x0, x0, #0xfb8
  4026ac:	bl	4017d0 <fwrite@plt>
  4026b0:	b	4026e0 <printf@plt+0xea0>
  4026b4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4026b8:	add	x0, x0, #0x208
  4026bc:	ldr	x0, [x0]
  4026c0:	mov	x3, x0
  4026c4:	mov	x2, #0x4                   	// #4
  4026c8:	mov	x1, #0x1                   	// #1
  4026cc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  4026d0:	add	x0, x0, #0xfc0
  4026d4:	bl	4017d0 <fwrite@plt>
  4026d8:	b	4026e0 <printf@plt+0xea0>
  4026dc:	nop
  4026e0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4026e4:	add	x0, x0, #0x200
  4026e8:	ldr	x0, [x0]
  4026ec:	ldr	x1, [sp, #40]
  4026f0:	cmp	x1, x0
  4026f4:	b.eq	40272c <printf@plt+0xeec>  // b.none
  4026f8:	ldr	x0, [sp, #40]
  4026fc:	bl	401580 <fclose@plt>
  402700:	b	40272c <printf@plt+0xeec>
  402704:	mov	x19, x0
  402708:	add	x0, sp, #0x38
  40270c:	bl	407644 <printf@plt+0x5e04>
  402710:	mov	x0, x19
  402714:	bl	4017e0 <_Unwind_Resume@plt>
  402718:	mov	x19, x0
  40271c:	add	x0, sp, #0x58
  402720:	bl	416f3c <_ZdlPvm@@Base+0x488>
  402724:	mov	x0, x19
  402728:	bl	4017e0 <_Unwind_Resume@plt>
  40272c:	ldr	x19, [sp, #16]
  402730:	ldp	x29, x30, [sp], #112
  402734:	ret
  402738:	sub	sp, sp, #0x10
  40273c:	str	x0, [sp, #8]
  402740:	ldr	x0, [sp, #8]
  402744:	str	wzr, [x0]
  402748:	ldr	x0, [sp, #8]
  40274c:	str	wzr, [x0, #4]
  402750:	ldr	x0, [sp, #8]
  402754:	mov	w1, #0x9                   	// #9
  402758:	strb	w1, [x0, #10]
  40275c:	ldr	x0, [sp, #8]
  402760:	mov	w1, #0x2e                  	// #46
  402764:	strb	w1, [x0, #11]
  402768:	ldr	x0, [sp, #8]
  40276c:	strb	wzr, [x0, #9]
  402770:	ldr	x0, [sp, #8]
  402774:	ldrb	w1, [x0, #9]
  402778:	ldr	x0, [sp, #8]
  40277c:	strb	w1, [x0, #8]
  402780:	nop
  402784:	add	sp, sp, #0x10
  402788:	ret
  40278c:	stp	x29, x30, [sp, #-48]!
  402790:	mov	x29, sp
  402794:	str	x19, [sp, #16]
  402798:	str	x0, [sp, #40]
  40279c:	str	x1, [sp, #32]
  4027a0:	ldr	x0, [sp, #40]
  4027a4:	ldrb	w0, [x0]
  4027a8:	mov	w1, w0
  4027ac:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4027b0:	add	x0, x0, #0x3a0
  4027b4:	bl	407438 <printf@plt+0x5bf8>
  4027b8:	mov	w19, w0
  4027bc:	ldr	x0, [sp, #32]
  4027c0:	ldrb	w0, [x0]
  4027c4:	mov	w1, w0
  4027c8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4027cc:	add	x0, x0, #0x3a0
  4027d0:	bl	407438 <printf@plt+0x5bf8>
  4027d4:	cmp	w19, w0
  4027d8:	cset	w0, eq  // eq = none
  4027dc:	and	w0, w0, #0xff
  4027e0:	cmp	w0, #0x0
  4027e4:	b.eq	40281c <printf@plt+0xfdc>  // b.none
  4027e8:	ldr	x0, [sp, #40]
  4027ec:	ldrb	w0, [x0]
  4027f0:	cmp	w0, #0x0
  4027f4:	b.ne	402800 <printf@plt+0xfc0>  // b.any
  4027f8:	mov	w0, #0x1                   	// #1
  4027fc:	b	402820 <printf@plt+0xfe0>
  402800:	ldr	x0, [sp, #40]
  402804:	add	x0, x0, #0x1
  402808:	str	x0, [sp, #40]
  40280c:	ldr	x0, [sp, #32]
  402810:	add	x0, x0, #0x1
  402814:	str	x0, [sp, #32]
  402818:	b	4027a0 <printf@plt+0xf60>
  40281c:	mov	w0, #0x0                   	// #0
  402820:	ldr	x19, [sp, #16]
  402824:	ldp	x29, x30, [sp], #48
  402828:	ret
  40282c:	stp	x29, x30, [sp, #-160]!
  402830:	mov	x29, sp
  402834:	str	x19, [sp, #16]
  402838:	str	x0, [sp, #40]
  40283c:	mov	x0, #0xc                   	// #12
  402840:	bl	4169f8 <_Znwm@@Base>
  402844:	mov	x19, x0
  402848:	mov	x0, x19
  40284c:	bl	402738 <printf@plt+0xef8>
  402850:	str	x19, [sp, #112]
  402854:	add	x0, sp, #0x38
  402858:	bl	416ce0 <_ZdlPvm@@Base+0x22c>
  40285c:	str	wzr, [sp, #156]
  402860:	ldr	x0, [sp, #40]
  402864:	bl	401ad0 <printf@plt+0x290>
  402868:	str	w0, [sp, #108]
  40286c:	ldr	w0, [sp, #108]
  402870:	cmn	w0, #0x1
  402874:	b.ne	4028d0 <printf@plt+0x1090>  // b.any
  402878:	add	x0, sp, #0x38
  40287c:	bl	4074c8 <printf@plt+0x5c88>
  402880:	str	w0, [sp, #152]
  402884:	ldr	w0, [sp, #152]
  402888:	sub	w0, w0, #0x1
  40288c:	str	w0, [sp, #152]
  402890:	ldr	w0, [sp, #152]
  402894:	mvn	w0, w0
  402898:	lsr	w0, w0, #31
  40289c:	and	w0, w0, #0xff
  4028a0:	cmp	w0, #0x0
  4028a4:	b.eq	4028c8 <printf@plt+0x1088>  // b.none
  4028a8:	add	x0, sp, #0x38
  4028ac:	ldr	w1, [sp, #152]
  4028b0:	bl	40745c <printf@plt+0x5c1c>
  4028b4:	ldrb	w0, [x0]
  4028b8:	mov	w1, w0
  4028bc:	ldr	x0, [sp, #40]
  4028c0:	bl	401a54 <printf@plt+0x214>
  4028c4:	b	402884 <printf@plt+0x1044>
  4028c8:	ldr	x19, [sp, #112]
  4028cc:	b	40336c <printf@plt+0x1b2c>
  4028d0:	ldr	w0, [sp, #108]
  4028d4:	cmp	w0, #0xa
  4028d8:	b.ne	402948 <printf@plt+0x1108>  // b.any
  4028dc:	ldr	w0, [sp, #108]
  4028e0:	and	w0, w0, #0xff
  4028e4:	mov	w1, w0
  4028e8:	ldr	x0, [sp, #40]
  4028ec:	bl	401a54 <printf@plt+0x214>
  4028f0:	add	x0, sp, #0x38
  4028f4:	bl	4074c8 <printf@plt+0x5c88>
  4028f8:	str	w0, [sp, #148]
  4028fc:	ldr	w0, [sp, #148]
  402900:	sub	w0, w0, #0x1
  402904:	str	w0, [sp, #148]
  402908:	ldr	w0, [sp, #148]
  40290c:	mvn	w0, w0
  402910:	lsr	w0, w0, #31
  402914:	and	w0, w0, #0xff
  402918:	cmp	w0, #0x0
  40291c:	b.eq	402940 <printf@plt+0x1100>  // b.none
  402920:	add	x0, sp, #0x38
  402924:	ldr	w1, [sp, #148]
  402928:	bl	40745c <printf@plt+0x5c1c>
  40292c:	ldrb	w0, [x0]
  402930:	mov	w1, w0
  402934:	ldr	x0, [sp, #40]
  402938:	bl	401a54 <printf@plt+0x214>
  40293c:	b	4028fc <printf@plt+0x10bc>
  402940:	ldr	x19, [sp, #112]
  402944:	b	40336c <printf@plt+0x1b2c>
  402948:	ldr	w0, [sp, #108]
  40294c:	cmp	w0, #0x28
  402950:	b.ne	402964 <printf@plt+0x1124>  // b.any
  402954:	ldr	w0, [sp, #156]
  402958:	add	w0, w0, #0x1
  40295c:	str	w0, [sp, #156]
  402960:	b	4029a8 <printf@plt+0x1168>
  402964:	ldr	w0, [sp, #108]
  402968:	cmp	w0, #0x29
  40296c:	b.ne	402980 <printf@plt+0x1140>  // b.any
  402970:	ldr	w0, [sp, #156]
  402974:	sub	w0, w0, #0x1
  402978:	str	w0, [sp, #156]
  40297c:	b	4029a8 <printf@plt+0x1168>
  402980:	ldr	w0, [sp, #108]
  402984:	cmp	w0, #0x3b
  402988:	b.ne	4029a8 <printf@plt+0x1168>  // b.any
  40298c:	ldr	w0, [sp, #156]
  402990:	cmp	w0, #0x0
  402994:	b.ne	4029a8 <printf@plt+0x1168>  // b.any
  402998:	add	x0, sp, #0x38
  40299c:	mov	w1, #0x0                   	// #0
  4029a0:	bl	407598 <printf@plt+0x5d58>
  4029a4:	b	4029bc <printf@plt+0x117c>
  4029a8:	ldr	w0, [sp, #108]
  4029ac:	and	w1, w0, #0xff
  4029b0:	add	x0, sp, #0x38
  4029b4:	bl	407598 <printf@plt+0x5d58>
  4029b8:	b	402860 <printf@plt+0x1020>
  4029bc:	add	x0, sp, #0x38
  4029c0:	bl	4074e0 <printf@plt+0x5ca0>
  4029c4:	cmp	w0, #0x0
  4029c8:	cset	w0, ne  // ne = any
  4029cc:	and	w0, w0, #0xff
  4029d0:	cmp	w0, #0x0
  4029d4:	b.eq	4029e0 <printf@plt+0x11a0>  // b.none
  4029d8:	ldr	x19, [sp, #112]
  4029dc:	b	40336c <printf@plt+0x1b2c>
  4029e0:	add	x0, sp, #0x38
  4029e4:	mov	w1, #0x0                   	// #0
  4029e8:	bl	40745c <printf@plt+0x5c1c>
  4029ec:	str	x0, [sp, #136]
  4029f0:	ldr	x0, [sp, #136]
  4029f4:	ldrb	w0, [x0]
  4029f8:	mov	w1, w0
  4029fc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  402a00:	add	x0, x0, #0x5b0
  402a04:	bl	407414 <printf@plt+0x5bd4>
  402a08:	cmp	w0, #0x0
  402a0c:	b.ne	402a28 <printf@plt+0x11e8>  // b.any
  402a10:	ldr	x0, [sp, #136]
  402a14:	ldrb	w0, [x0]
  402a18:	cmp	w0, #0x0
  402a1c:	b.eq	402a28 <printf@plt+0x11e8>  // b.none
  402a20:	mov	w0, #0x1                   	// #1
  402a24:	b	402a2c <printf@plt+0x11ec>
  402a28:	mov	w0, #0x0                   	// #0
  402a2c:	cmp	w0, #0x0
  402a30:	b.eq	402a44 <printf@plt+0x1204>  // b.none
  402a34:	ldr	x0, [sp, #136]
  402a38:	add	x0, x0, #0x1
  402a3c:	str	x0, [sp, #136]
  402a40:	b	4029f0 <printf@plt+0x11b0>
  402a44:	ldr	x0, [sp, #136]
  402a48:	ldrb	w0, [x0]
  402a4c:	cmp	w0, #0x0
  402a50:	b.eq	403364 <printf@plt+0x1b24>  // b.none
  402a54:	ldr	x0, [sp, #136]
  402a58:	str	x0, [sp, #128]
  402a5c:	ldr	x0, [sp, #128]
  402a60:	ldrb	w0, [x0]
  402a64:	mov	w1, w0
  402a68:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  402a6c:	add	x0, x0, #0x5b0
  402a70:	bl	407414 <printf@plt+0x5bd4>
  402a74:	cmp	w0, #0x0
  402a78:	cset	w0, ne  // ne = any
  402a7c:	and	w0, w0, #0xff
  402a80:	cmp	w0, #0x0
  402a84:	b.eq	402a98 <printf@plt+0x1258>  // b.none
  402a88:	ldr	x0, [sp, #128]
  402a8c:	add	x0, x0, #0x1
  402a90:	str	x0, [sp, #128]
  402a94:	b	402a5c <printf@plt+0x121c>
  402a98:	str	xzr, [sp, #120]
  402a9c:	ldr	x0, [sp, #128]
  402aa0:	ldrb	w0, [x0]
  402aa4:	cmp	w0, #0x28
  402aa8:	b.eq	402acc <printf@plt+0x128c>  // b.none
  402aac:	ldr	x0, [sp, #128]
  402ab0:	ldrb	w0, [x0]
  402ab4:	cmp	w0, #0x0
  402ab8:	b.eq	402acc <printf@plt+0x128c>  // b.none
  402abc:	ldr	x0, [sp, #128]
  402ac0:	add	x1, x0, #0x1
  402ac4:	str	x1, [sp, #128]
  402ac8:	strb	wzr, [x0]
  402acc:	ldr	x0, [sp, #128]
  402ad0:	ldrb	w0, [x0]
  402ad4:	mov	w1, w0
  402ad8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  402adc:	add	x0, x0, #0xab0
  402ae0:	bl	407414 <printf@plt+0x5bd4>
  402ae4:	cmp	w0, #0x0
  402ae8:	cset	w0, ne  // ne = any
  402aec:	and	w0, w0, #0xff
  402af0:	cmp	w0, #0x0
  402af4:	b.eq	402b08 <printf@plt+0x12c8>  // b.none
  402af8:	ldr	x0, [sp, #128]
  402afc:	add	x0, x0, #0x1
  402b00:	str	x0, [sp, #128]
  402b04:	b	402acc <printf@plt+0x128c>
  402b08:	ldr	x0, [sp, #128]
  402b0c:	ldrb	w0, [x0]
  402b10:	cmp	w0, #0x28
  402b14:	b.ne	402ba8 <printf@plt+0x1368>  // b.any
  402b18:	ldr	x0, [sp, #128]
  402b1c:	add	x1, x0, #0x1
  402b20:	str	x1, [sp, #128]
  402b24:	strb	wzr, [x0]
  402b28:	ldr	x0, [sp, #128]
  402b2c:	str	x0, [sp, #120]
  402b30:	ldr	x0, [sp, #128]
  402b34:	ldrb	w0, [x0]
  402b38:	cmp	w0, #0x29
  402b3c:	b.eq	402b60 <printf@plt+0x1320>  // b.none
  402b40:	ldr	x0, [sp, #128]
  402b44:	ldrb	w0, [x0]
  402b48:	cmp	w0, #0x0
  402b4c:	b.eq	402b60 <printf@plt+0x1320>  // b.none
  402b50:	ldr	x0, [sp, #128]
  402b54:	add	x0, x0, #0x1
  402b58:	str	x0, [sp, #128]
  402b5c:	b	402b30 <printf@plt+0x12f0>
  402b60:	ldr	x0, [sp, #128]
  402b64:	ldrb	w0, [x0]
  402b68:	cmp	w0, #0x0
  402b6c:	b.ne	402b98 <printf@plt+0x1358>  // b.any
  402b70:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402b74:	add	x3, x0, #0xc0
  402b78:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402b7c:	add	x2, x0, #0xc0
  402b80:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402b84:	add	x1, x0, #0xc0
  402b88:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  402b8c:	add	x0, x0, #0xfc8
  402b90:	bl	414ad4 <printf@plt+0x13294>
  402b94:	b	402ba8 <printf@plt+0x1368>
  402b98:	ldr	x0, [sp, #128]
  402b9c:	add	x1, x0, #0x1
  402ba0:	str	x1, [sp, #128]
  402ba4:	strb	wzr, [x0]
  402ba8:	ldr	x0, [sp, #136]
  402bac:	ldrb	w0, [x0]
  402bb0:	cmp	w0, #0x0
  402bb4:	b.ne	402bec <printf@plt+0x13ac>  // b.any
  402bb8:	ldr	x0, [sp, #120]
  402bbc:	cmp	x0, #0x0
  402bc0:	b.eq	403358 <printf@plt+0x1b18>  // b.none
  402bc4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402bc8:	add	x3, x0, #0xc0
  402bcc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402bd0:	add	x2, x0, #0xc0
  402bd4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402bd8:	add	x1, x0, #0xc0
  402bdc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  402be0:	add	x0, x0, #0xfd8
  402be4:	bl	414ad4 <printf@plt+0x13294>
  402be8:	b	403358 <printf@plt+0x1b18>
  402bec:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  402bf0:	add	x1, x0, #0xff0
  402bf4:	ldr	x0, [sp, #136]
  402bf8:	bl	40278c <printf@plt+0xf4c>
  402bfc:	cmp	w0, #0x0
  402c00:	cset	w0, ne  // ne = any
  402c04:	and	w0, w0, #0xff
  402c08:	cmp	w0, #0x0
  402c0c:	b.eq	402ca4 <printf@plt+0x1464>  // b.none
  402c10:	ldr	x0, [sp, #120]
  402c14:	cmp	x0, #0x0
  402c18:	b.ne	402c44 <printf@plt+0x1404>  // b.any
  402c1c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402c20:	add	x3, x0, #0xc0
  402c24:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402c28:	add	x2, x0, #0xc0
  402c2c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402c30:	add	x1, x0, #0xc0
  402c34:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  402c38:	add	x0, x0, #0xff8
  402c3c:	bl	414ad4 <printf@plt+0x13294>
  402c40:	b	403358 <printf@plt+0x1b18>
  402c44:	ldr	x0, [sp, #120]
  402c48:	ldrb	w0, [x0]
  402c4c:	cmp	w0, #0x0
  402c50:	b.eq	402c68 <printf@plt+0x1428>  // b.none
  402c54:	ldr	x0, [sp, #120]
  402c58:	add	x0, x0, #0x1
  402c5c:	ldrb	w0, [x0]
  402c60:	cmp	w0, #0x0
  402c64:	b.eq	402c90 <printf@plt+0x1450>  // b.none
  402c68:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402c6c:	add	x3, x0, #0xc0
  402c70:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402c74:	add	x2, x0, #0xc0
  402c78:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402c7c:	add	x1, x0, #0xc0
  402c80:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402c84:	add	x0, x0, #0x28
  402c88:	bl	414ad4 <printf@plt+0x13294>
  402c8c:	b	403358 <printf@plt+0x1b18>
  402c90:	ldr	x0, [sp, #120]
  402c94:	ldrb	w1, [x0]
  402c98:	ldr	x0, [sp, #112]
  402c9c:	strb	w1, [x0, #10]
  402ca0:	b	403358 <printf@plt+0x1b18>
  402ca4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402ca8:	add	x1, x0, #0x60
  402cac:	ldr	x0, [sp, #136]
  402cb0:	bl	40278c <printf@plt+0xf4c>
  402cb4:	cmp	w0, #0x0
  402cb8:	cset	w0, ne  // ne = any
  402cbc:	and	w0, w0, #0xff
  402cc0:	cmp	w0, #0x0
  402cc4:	b.eq	402d9c <printf@plt+0x155c>  // b.none
  402cc8:	ldr	x0, [sp, #120]
  402ccc:	cmp	x0, #0x0
  402cd0:	b.ne	402cfc <printf@plt+0x14bc>  // b.any
  402cd4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402cd8:	add	x3, x0, #0xc0
  402cdc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402ce0:	add	x2, x0, #0xc0
  402ce4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402ce8:	add	x1, x0, #0xc0
  402cec:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402cf0:	add	x0, x0, #0x70
  402cf4:	bl	414ad4 <printf@plt+0x13294>
  402cf8:	b	403358 <printf@plt+0x1b18>
  402cfc:	ldr	x0, [sp, #112]
  402d00:	add	x0, x0, #0x4
  402d04:	mov	x2, x0
  402d08:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402d0c:	add	x1, x0, #0xa8
  402d10:	ldr	x0, [sp, #120]
  402d14:	bl	4016b0 <__isoc99_sscanf@plt>
  402d18:	cmp	w0, #0x1
  402d1c:	cset	w0, ne  // ne = any
  402d20:	and	w0, w0, #0xff
  402d24:	cmp	w0, #0x0
  402d28:	b.eq	402d5c <printf@plt+0x151c>  // b.none
  402d2c:	add	x0, sp, #0x48
  402d30:	ldr	x1, [sp, #120]
  402d34:	bl	414344 <printf@plt+0x12b04>
  402d38:	add	x1, sp, #0x48
  402d3c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402d40:	add	x3, x0, #0xc0
  402d44:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402d48:	add	x2, x0, #0xc0
  402d4c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402d50:	add	x0, x0, #0xb0
  402d54:	bl	414ad4 <printf@plt+0x13294>
  402d58:	b	403358 <printf@plt+0x1b18>
  402d5c:	ldr	x0, [sp, #112]
  402d60:	ldr	w0, [x0, #4]
  402d64:	cmp	w0, #0x0
  402d68:	b.gt	403358 <printf@plt+0x1b18>
  402d6c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402d70:	add	x3, x0, #0xc0
  402d74:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402d78:	add	x2, x0, #0xc0
  402d7c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402d80:	add	x1, x0, #0xc0
  402d84:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402d88:	add	x0, x0, #0xc8
  402d8c:	bl	414ad4 <printf@plt+0x13294>
  402d90:	ldr	x0, [sp, #112]
  402d94:	str	wzr, [x0, #4]
  402d98:	b	403358 <printf@plt+0x1b18>
  402d9c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402da0:	add	x1, x0, #0xe8
  402da4:	ldr	x0, [sp, #136]
  402da8:	bl	40278c <printf@plt+0xf4c>
  402dac:	cmp	w0, #0x0
  402db0:	cset	w0, ne  // ne = any
  402db4:	and	w0, w0, #0xff
  402db8:	cmp	w0, #0x0
  402dbc:	b.eq	402e78 <printf@plt+0x1638>  // b.none
  402dc0:	ldr	x0, [sp, #120]
  402dc4:	cmp	x0, #0x0
  402dc8:	b.ne	402df4 <printf@plt+0x15b4>  // b.any
  402dcc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402dd0:	add	x3, x0, #0xc0
  402dd4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402dd8:	add	x2, x0, #0xc0
  402ddc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402de0:	add	x1, x0, #0xc0
  402de4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402de8:	add	x0, x0, #0xf0
  402dec:	bl	414ad4 <printf@plt+0x13294>
  402df0:	b	403358 <printf@plt+0x1b18>
  402df4:	ldr	x0, [sp, #120]
  402df8:	ldrb	w0, [x0]
  402dfc:	cmp	w0, #0x0
  402e00:	b.eq	402e2c <printf@plt+0x15ec>  // b.none
  402e04:	ldr	x0, [sp, #120]
  402e08:	add	x0, x0, #0x1
  402e0c:	ldrb	w0, [x0]
  402e10:	cmp	w0, #0x0
  402e14:	b.eq	402e2c <printf@plt+0x15ec>  // b.none
  402e18:	ldr	x0, [sp, #120]
  402e1c:	add	x0, x0, #0x2
  402e20:	ldrb	w0, [x0]
  402e24:	cmp	w0, #0x0
  402e28:	b.eq	402e54 <printf@plt+0x1614>  // b.none
  402e2c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402e30:	add	x3, x0, #0xc0
  402e34:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402e38:	add	x2, x0, #0xc0
  402e3c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402e40:	add	x1, x0, #0xc0
  402e44:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402e48:	add	x0, x0, #0x120
  402e4c:	bl	414ad4 <printf@plt+0x13294>
  402e50:	b	403358 <printf@plt+0x1b18>
  402e54:	ldr	x0, [sp, #120]
  402e58:	ldrb	w1, [x0]
  402e5c:	ldr	x0, [sp, #112]
  402e60:	strb	w1, [x0, #8]
  402e64:	ldr	x0, [sp, #120]
  402e68:	ldrb	w1, [x0, #1]
  402e6c:	ldr	x0, [sp, #112]
  402e70:	strb	w1, [x0, #9]
  402e74:	b	403358 <printf@plt+0x1b18>
  402e78:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402e7c:	add	x1, x0, #0x158
  402e80:	ldr	x0, [sp, #136]
  402e84:	bl	40278c <printf@plt+0xf4c>
  402e88:	cmp	w0, #0x0
  402e8c:	b.ne	402ea8 <printf@plt+0x1668>  // b.any
  402e90:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402e94:	add	x1, x0, #0x160
  402e98:	ldr	x0, [sp, #136]
  402e9c:	bl	40278c <printf@plt+0xf4c>
  402ea0:	cmp	w0, #0x0
  402ea4:	b.eq	402eb0 <printf@plt+0x1670>  // b.none
  402ea8:	mov	w0, #0x1                   	// #1
  402eac:	b	402eb4 <printf@plt+0x1674>
  402eb0:	mov	w0, #0x0                   	// #0
  402eb4:	cmp	w0, #0x0
  402eb8:	b.eq	402f04 <printf@plt+0x16c4>  // b.none
  402ebc:	ldr	x0, [sp, #120]
  402ec0:	cmp	x0, #0x0
  402ec4:	b.eq	402eec <printf@plt+0x16ac>  // b.none
  402ec8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402ecc:	add	x3, x0, #0xc0
  402ed0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402ed4:	add	x2, x0, #0xc0
  402ed8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402edc:	add	x1, x0, #0xc0
  402ee0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402ee4:	add	x0, x0, #0x168
  402ee8:	bl	414ad4 <printf@plt+0x13294>
  402eec:	ldr	x0, [sp, #112]
  402ef0:	ldr	w0, [x0]
  402ef4:	orr	w1, w0, #0x1
  402ef8:	ldr	x0, [sp, #112]
  402efc:	str	w1, [x0]
  402f00:	b	403358 <printf@plt+0x1b18>
  402f04:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402f08:	add	x1, x0, #0x198
  402f0c:	ldr	x0, [sp, #136]
  402f10:	bl	40278c <printf@plt+0xf4c>
  402f14:	cmp	w0, #0x0
  402f18:	cset	w0, ne  // ne = any
  402f1c:	and	w0, w0, #0xff
  402f20:	cmp	w0, #0x0
  402f24:	b.eq	402f70 <printf@plt+0x1730>  // b.none
  402f28:	ldr	x0, [sp, #120]
  402f2c:	cmp	x0, #0x0
  402f30:	b.eq	402f58 <printf@plt+0x1718>  // b.none
  402f34:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402f38:	add	x3, x0, #0xc0
  402f3c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402f40:	add	x2, x0, #0xc0
  402f44:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402f48:	add	x1, x0, #0xc0
  402f4c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402f50:	add	x0, x0, #0x1a0
  402f54:	bl	414ad4 <printf@plt+0x13294>
  402f58:	ldr	x0, [sp, #112]
  402f5c:	ldr	w0, [x0]
  402f60:	orr	w1, w0, #0x2
  402f64:	ldr	x0, [sp, #112]
  402f68:	str	w1, [x0]
  402f6c:	b	403358 <printf@plt+0x1b18>
  402f70:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402f74:	add	x1, x0, #0x1d0
  402f78:	ldr	x0, [sp, #136]
  402f7c:	bl	40278c <printf@plt+0xf4c>
  402f80:	cmp	w0, #0x0
  402f84:	b.ne	402fa0 <printf@plt+0x1760>  // b.any
  402f88:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402f8c:	add	x1, x0, #0x1d8
  402f90:	ldr	x0, [sp, #136]
  402f94:	bl	40278c <printf@plt+0xf4c>
  402f98:	cmp	w0, #0x0
  402f9c:	b.eq	402fa8 <printf@plt+0x1768>  // b.none
  402fa0:	mov	w0, #0x1                   	// #1
  402fa4:	b	402fac <printf@plt+0x176c>
  402fa8:	mov	w0, #0x0                   	// #0
  402fac:	cmp	w0, #0x0
  402fb0:	b.eq	402ffc <printf@plt+0x17bc>  // b.none
  402fb4:	ldr	x0, [sp, #120]
  402fb8:	cmp	x0, #0x0
  402fbc:	b.eq	402fe4 <printf@plt+0x17a4>  // b.none
  402fc0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402fc4:	add	x3, x0, #0xc0
  402fc8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402fcc:	add	x2, x0, #0xc0
  402fd0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  402fd4:	add	x1, x0, #0xc0
  402fd8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  402fdc:	add	x0, x0, #0x1e0
  402fe0:	bl	414ad4 <printf@plt+0x13294>
  402fe4:	ldr	x0, [sp, #112]
  402fe8:	ldr	w0, [x0]
  402fec:	orr	w1, w0, #0x4
  402ff0:	ldr	x0, [sp, #112]
  402ff4:	str	w1, [x0]
  402ff8:	b	403358 <printf@plt+0x1b18>
  402ffc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  403000:	add	x1, x0, #0x208
  403004:	ldr	x0, [sp, #136]
  403008:	bl	40278c <printf@plt+0xf4c>
  40300c:	cmp	w0, #0x0
  403010:	b.ne	40302c <printf@plt+0x17ec>  // b.any
  403014:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  403018:	add	x1, x0, #0x218
  40301c:	ldr	x0, [sp, #136]
  403020:	bl	40278c <printf@plt+0xf4c>
  403024:	cmp	w0, #0x0
  403028:	b.eq	403034 <printf@plt+0x17f4>  // b.none
  40302c:	mov	w0, #0x1                   	// #1
  403030:	b	403038 <printf@plt+0x17f8>
  403034:	mov	w0, #0x0                   	// #0
  403038:	cmp	w0, #0x0
  40303c:	b.eq	403088 <printf@plt+0x1848>  // b.none
  403040:	ldr	x0, [sp, #120]
  403044:	cmp	x0, #0x0
  403048:	b.eq	403070 <printf@plt+0x1830>  // b.none
  40304c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  403050:	add	x3, x0, #0xc0
  403054:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  403058:	add	x2, x0, #0xc0
  40305c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  403060:	add	x1, x0, #0xc0
  403064:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  403068:	add	x0, x0, #0x228
  40306c:	bl	414ad4 <printf@plt+0x13294>
  403070:	ldr	x0, [sp, #112]
  403074:	ldr	w0, [x0]
  403078:	orr	w1, w0, #0x10
  40307c:	ldr	x0, [sp, #112]
  403080:	str	w1, [x0]
  403084:	b	403358 <printf@plt+0x1b18>
  403088:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40308c:	add	x1, x0, #0x258
  403090:	ldr	x0, [sp, #136]
  403094:	bl	40278c <printf@plt+0xf4c>
  403098:	cmp	w0, #0x0
  40309c:	cset	w0, ne  // ne = any
  4030a0:	and	w0, w0, #0xff
  4030a4:	cmp	w0, #0x0
  4030a8:	b.eq	4030f4 <printf@plt+0x18b4>  // b.none
  4030ac:	ldr	x0, [sp, #120]
  4030b0:	cmp	x0, #0x0
  4030b4:	b.eq	4030dc <printf@plt+0x189c>  // b.none
  4030b8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4030bc:	add	x3, x0, #0xc0
  4030c0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4030c4:	add	x2, x0, #0xc0
  4030c8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4030cc:	add	x1, x0, #0xc0
  4030d0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4030d4:	add	x0, x0, #0x260
  4030d8:	bl	414ad4 <printf@plt+0x13294>
  4030dc:	ldr	x0, [sp, #112]
  4030e0:	ldr	w0, [x0]
  4030e4:	orr	w1, w0, #0x8
  4030e8:	ldr	x0, [sp, #112]
  4030ec:	str	w1, [x0]
  4030f0:	b	403358 <printf@plt+0x1b18>
  4030f4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4030f8:	add	x1, x0, #0x290
  4030fc:	ldr	x0, [sp, #136]
  403100:	bl	40278c <printf@plt+0xf4c>
  403104:	cmp	w0, #0x0
  403108:	cset	w0, ne  // ne = any
  40310c:	and	w0, w0, #0xff
  403110:	cmp	w0, #0x0
  403114:	b.eq	403160 <printf@plt+0x1920>  // b.none
  403118:	ldr	x0, [sp, #120]
  40311c:	cmp	x0, #0x0
  403120:	b.eq	403148 <printf@plt+0x1908>  // b.none
  403124:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  403128:	add	x3, x0, #0xc0
  40312c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  403130:	add	x2, x0, #0xc0
  403134:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  403138:	add	x1, x0, #0xc0
  40313c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  403140:	add	x0, x0, #0x298
  403144:	bl	414ad4 <printf@plt+0x13294>
  403148:	ldr	x0, [sp, #112]
  40314c:	ldr	w0, [x0]
  403150:	orr	w1, w0, #0x20
  403154:	ldr	x0, [sp, #112]
  403158:	str	w1, [x0]
  40315c:	b	403358 <printf@plt+0x1b18>
  403160:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  403164:	add	x1, x0, #0x2c8
  403168:	ldr	x0, [sp, #136]
  40316c:	bl	40278c <printf@plt+0xf4c>
  403170:	cmp	w0, #0x0
  403174:	cset	w0, ne  // ne = any
  403178:	and	w0, w0, #0xff
  40317c:	cmp	w0, #0x0
  403180:	b.eq	4031cc <printf@plt+0x198c>  // b.none
  403184:	ldr	x0, [sp, #120]
  403188:	cmp	x0, #0x0
  40318c:	b.eq	4031b4 <printf@plt+0x1974>  // b.none
  403190:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  403194:	add	x3, x0, #0xc0
  403198:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40319c:	add	x2, x0, #0xc0
  4031a0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4031a4:	add	x1, x0, #0xc0
  4031a8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4031ac:	add	x0, x0, #0x2d8
  4031b0:	bl	414ad4 <printf@plt+0x13294>
  4031b4:	ldr	x0, [sp, #112]
  4031b8:	ldr	w0, [x0]
  4031bc:	orr	w1, w0, #0x40
  4031c0:	ldr	x0, [sp, #112]
  4031c4:	str	w1, [x0]
  4031c8:	b	403358 <printf@plt+0x1b18>
  4031cc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4031d0:	add	x1, x0, #0x308
  4031d4:	ldr	x0, [sp, #136]
  4031d8:	bl	40278c <printf@plt+0xf4c>
  4031dc:	cmp	w0, #0x0
  4031e0:	cset	w0, ne  // ne = any
  4031e4:	and	w0, w0, #0xff
  4031e8:	cmp	w0, #0x0
  4031ec:	b.eq	403238 <printf@plt+0x19f8>  // b.none
  4031f0:	ldr	x0, [sp, #120]
  4031f4:	cmp	x0, #0x0
  4031f8:	b.eq	403220 <printf@plt+0x19e0>  // b.none
  4031fc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  403200:	add	x3, x0, #0xc0
  403204:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  403208:	add	x2, x0, #0xc0
  40320c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  403210:	add	x1, x0, #0xc0
  403214:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  403218:	add	x0, x0, #0x310
  40321c:	bl	414ad4 <printf@plt+0x13294>
  403220:	ldr	x0, [sp, #112]
  403224:	ldr	w0, [x0]
  403228:	orr	w1, w0, #0x80
  40322c:	ldr	x0, [sp, #112]
  403230:	str	w1, [x0]
  403234:	b	403358 <printf@plt+0x1b18>
  403238:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40323c:	add	x1, x0, #0x340
  403240:	ldr	x0, [sp, #136]
  403244:	bl	40278c <printf@plt+0xf4c>
  403248:	cmp	w0, #0x0
  40324c:	cset	w0, ne  // ne = any
  403250:	and	w0, w0, #0xff
  403254:	cmp	w0, #0x0
  403258:	b.eq	4032f0 <printf@plt+0x1ab0>  // b.none
  40325c:	ldr	x0, [sp, #120]
  403260:	cmp	x0, #0x0
  403264:	b.ne	403290 <printf@plt+0x1a50>  // b.any
  403268:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40326c:	add	x3, x0, #0xc0
  403270:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  403274:	add	x2, x0, #0xc0
  403278:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40327c:	add	x1, x0, #0xc0
  403280:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  403284:	add	x0, x0, #0x350
  403288:	bl	414ad4 <printf@plt+0x13294>
  40328c:	b	403358 <printf@plt+0x1b18>
  403290:	ldr	x0, [sp, #120]
  403294:	ldrb	w0, [x0]
  403298:	cmp	w0, #0x0
  40329c:	b.eq	4032b4 <printf@plt+0x1a74>  // b.none
  4032a0:	ldr	x0, [sp, #120]
  4032a4:	add	x0, x0, #0x1
  4032a8:	ldrb	w0, [x0]
  4032ac:	cmp	w0, #0x0
  4032b0:	b.eq	4032dc <printf@plt+0x1a9c>  // b.none
  4032b4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4032b8:	add	x3, x0, #0xc0
  4032bc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4032c0:	add	x2, x0, #0xc0
  4032c4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4032c8:	add	x1, x0, #0xc0
  4032cc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4032d0:	add	x0, x0, #0x388
  4032d4:	bl	414ad4 <printf@plt+0x13294>
  4032d8:	b	403358 <printf@plt+0x1b18>
  4032dc:	ldr	x0, [sp, #120]
  4032e0:	ldrb	w1, [x0]
  4032e4:	ldr	x0, [sp, #112]
  4032e8:	strb	w1, [x0, #11]
  4032ec:	b	403358 <printf@plt+0x1b18>
  4032f0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4032f4:	add	x1, x0, #0x3c8
  4032f8:	ldr	x0, [sp, #136]
  4032fc:	bl	40278c <printf@plt+0xf4c>
  403300:	cmp	w0, #0x0
  403304:	cset	w0, ne  // ne = any
  403308:	and	w0, w0, #0xff
  40330c:	cmp	w0, #0x0
  403310:	b.eq	40332c <printf@plt+0x1aec>  // b.none
  403314:	ldr	x0, [sp, #112]
  403318:	ldr	w0, [x0]
  40331c:	orr	w1, w0, #0x80000000
  403320:	ldr	x0, [sp, #112]
  403324:	str	w1, [x0]
  403328:	b	403358 <printf@plt+0x1b18>
  40332c:	add	x0, sp, #0x58
  403330:	ldr	x1, [sp, #136]
  403334:	bl	414344 <printf@plt+0x12b04>
  403338:	add	x1, sp, #0x58
  40333c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  403340:	add	x3, x0, #0xc0
  403344:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  403348:	add	x2, x0, #0xc0
  40334c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  403350:	add	x0, x0, #0x3d8
  403354:	bl	414ad4 <printf@plt+0x13294>
  403358:	ldr	x0, [sp, #128]
  40335c:	str	x0, [sp, #136]
  403360:	b	4029f0 <printf@plt+0x11b0>
  403364:	nop
  403368:	ldr	x19, [sp, #112]
  40336c:	add	x0, sp, #0x38
  403370:	bl	416f3c <_ZdlPvm@@Base+0x488>
  403374:	mov	x0, x19
  403378:	b	403390 <printf@plt+0x1b50>
  40337c:	mov	x19, x0
  403380:	add	x0, sp, #0x38
  403384:	bl	416f3c <_ZdlPvm@@Base+0x488>
  403388:	mov	x0, x19
  40338c:	bl	4017e0 <_Unwind_Resume@plt>
  403390:	ldr	x19, [sp, #16]
  403394:	ldp	x29, x30, [sp], #160
  403398:	ret
  40339c:	stp	x29, x30, [sp, #-48]!
  4033a0:	mov	x29, sp
  4033a4:	str	x19, [sp, #16]
  4033a8:	str	x0, [sp, #40]
  4033ac:	ldr	x0, [sp, #40]
  4033b0:	add	x0, x0, #0x8
  4033b4:	bl	416ce0 <_ZdlPvm@@Base+0x22c>
  4033b8:	ldr	x0, [sp, #40]
  4033bc:	add	x0, x0, #0x18
  4033c0:	bl	416ce0 <_ZdlPvm@@Base+0x22c>
  4033c4:	ldr	x0, [sp, #40]
  4033c8:	str	wzr, [x0, #40]
  4033cc:	ldr	x0, [sp, #40]
  4033d0:	strb	wzr, [x0, #44]
  4033d4:	ldr	x0, [sp, #40]
  4033d8:	strb	wzr, [x0, #45]
  4033dc:	ldr	x0, [sp, #40]
  4033e0:	strh	wzr, [x0, #6]
  4033e4:	ldr	x0, [sp, #40]
  4033e8:	ldrsh	w1, [x0, #6]
  4033ec:	ldr	x0, [sp, #40]
  4033f0:	strh	w1, [x0, #4]
  4033f4:	ldr	x0, [sp, #40]
  4033f8:	strh	wzr, [x0, #2]
  4033fc:	ldr	x0, [sp, #40]
  403400:	ldrsh	w1, [x0, #2]
  403404:	ldr	x0, [sp, #40]
  403408:	strh	w1, [x0]
  40340c:	b	403428 <printf@plt+0x1be8>
  403410:	mov	x19, x0
  403414:	ldr	x0, [sp, #40]
  403418:	add	x0, x0, #0x8
  40341c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  403420:	mov	x0, x19
  403424:	bl	4017e0 <_Unwind_Resume@plt>
  403428:	ldr	x19, [sp, #16]
  40342c:	ldp	x29, x30, [sp], #48
  403430:	ret
  403434:	stp	x29, x30, [sp, #-32]!
  403438:	mov	x29, sp
  40343c:	str	x0, [sp, #24]
  403440:	ldr	x0, [sp, #24]
  403444:	add	x0, x0, #0x18
  403448:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40344c:	ldr	x0, [sp, #24]
  403450:	add	x0, x0, #0x8
  403454:	bl	416f3c <_ZdlPvm@@Base+0x488>
  403458:	nop
  40345c:	ldp	x29, x30, [sp], #32
  403460:	ret
  403464:	stp	x29, x30, [sp, #-32]!
  403468:	mov	x29, sp
  40346c:	str	x0, [sp, #24]
  403470:	ldr	x0, [sp, #24]
  403474:	bl	40339c <printf@plt+0x1b5c>
  403478:	ldr	x0, [sp, #24]
  40347c:	str	wzr, [x0, #48]
  403480:	nop
  403484:	ldp	x29, x30, [sp], #32
  403488:	ret
  40348c:	stp	x29, x30, [sp, #-32]!
  403490:	mov	x29, sp
  403494:	str	x0, [sp, #24]
  403498:	str	w1, [sp, #20]
  40349c:	ldr	x0, [sp, #24]
  4034a0:	bl	40339c <printf@plt+0x1b5c>
  4034a4:	ldr	x0, [sp, #24]
  4034a8:	ldr	w1, [sp, #20]
  4034ac:	str	w1, [x0, #48]
  4034b0:	nop
  4034b4:	ldp	x29, x30, [sp], #32
  4034b8:	ret
  4034bc:	stp	x29, x30, [sp, #-32]!
  4034c0:	mov	x29, sp
  4034c4:	str	x0, [sp, #24]
  4034c8:	ldr	x0, [sp, #24]
  4034cc:	ldr	w0, [x0, #48]
  4034d0:	cmp	w0, #0x8
  4034d4:	b.eq	403634 <printf@plt+0x1df4>  // b.none
  4034d8:	cmp	w0, #0x8
  4034dc:	b.gt	403650 <printf@plt+0x1e10>
  4034e0:	cmp	w0, #0x7
  4034e4:	b.eq	403618 <printf@plt+0x1dd8>  // b.none
  4034e8:	cmp	w0, #0x7
  4034ec:	b.gt	403650 <printf@plt+0x1e10>
  4034f0:	cmp	w0, #0x6
  4034f4:	b.eq	4035fc <printf@plt+0x1dbc>  // b.none
  4034f8:	cmp	w0, #0x6
  4034fc:	b.gt	403650 <printf@plt+0x1e10>
  403500:	cmp	w0, #0x5
  403504:	b.eq	4035e0 <printf@plt+0x1da0>  // b.none
  403508:	cmp	w0, #0x5
  40350c:	b.gt	403650 <printf@plt+0x1e10>
  403510:	cmp	w0, #0x4
  403514:	b.eq	4035c4 <printf@plt+0x1d84>  // b.none
  403518:	cmp	w0, #0x4
  40351c:	b.gt	403650 <printf@plt+0x1e10>
  403520:	cmp	w0, #0x3
  403524:	b.eq	4035a8 <printf@plt+0x1d68>  // b.none
  403528:	cmp	w0, #0x3
  40352c:	b.gt	403650 <printf@plt+0x1e10>
  403530:	cmp	w0, #0x2
  403534:	b.eq	40358c <printf@plt+0x1d4c>  // b.none
  403538:	cmp	w0, #0x2
  40353c:	b.gt	403650 <printf@plt+0x1e10>
  403540:	cmp	w0, #0x0
  403544:	b.eq	403554 <printf@plt+0x1d14>  // b.none
  403548:	cmp	w0, #0x1
  40354c:	b.eq	403570 <printf@plt+0x1d30>  // b.none
  403550:	b	403650 <printf@plt+0x1e10>
  403554:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403558:	add	x0, x0, #0x210
  40355c:	ldr	x0, [x0]
  403560:	mov	x1, x0
  403564:	mov	w0, #0x6c                  	// #108
  403568:	bl	401560 <putc@plt>
  40356c:	b	403668 <printf@plt+0x1e28>
  403570:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403574:	add	x0, x0, #0x210
  403578:	ldr	x0, [x0]
  40357c:	mov	x1, x0
  403580:	mov	w0, #0x63                  	// #99
  403584:	bl	401560 <putc@plt>
  403588:	b	403668 <printf@plt+0x1e28>
  40358c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403590:	add	x0, x0, #0x210
  403594:	ldr	x0, [x0]
  403598:	mov	x1, x0
  40359c:	mov	w0, #0x72                  	// #114
  4035a0:	bl	401560 <putc@plt>
  4035a4:	b	403668 <printf@plt+0x1e28>
  4035a8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4035ac:	add	x0, x0, #0x210
  4035b0:	ldr	x0, [x0]
  4035b4:	mov	x1, x0
  4035b8:	mov	w0, #0x6e                  	// #110
  4035bc:	bl	401560 <putc@plt>
  4035c0:	b	403668 <printf@plt+0x1e28>
  4035c4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4035c8:	add	x0, x0, #0x210
  4035cc:	ldr	x0, [x0]
  4035d0:	mov	x1, x0
  4035d4:	mov	w0, #0x61                  	// #97
  4035d8:	bl	401560 <putc@plt>
  4035dc:	b	403668 <printf@plt+0x1e28>
  4035e0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4035e4:	add	x0, x0, #0x210
  4035e8:	ldr	x0, [x0]
  4035ec:	mov	x1, x0
  4035f0:	mov	w0, #0x73                  	// #115
  4035f4:	bl	401560 <putc@plt>
  4035f8:	b	403668 <printf@plt+0x1e28>
  4035fc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403600:	add	x0, x0, #0x210
  403604:	ldr	x0, [x0]
  403608:	mov	x1, x0
  40360c:	mov	w0, #0x5e                  	// #94
  403610:	bl	401560 <putc@plt>
  403614:	b	403668 <printf@plt+0x1e28>
  403618:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40361c:	add	x0, x0, #0x210
  403620:	ldr	x0, [x0]
  403624:	mov	x1, x0
  403628:	mov	w0, #0x5f                  	// #95
  40362c:	bl	401560 <putc@plt>
  403630:	b	403668 <printf@plt+0x1e28>
  403634:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403638:	add	x0, x0, #0x210
  40363c:	ldr	x0, [x0]
  403640:	mov	x1, x0
  403644:	mov	w0, #0x3d                  	// #61
  403648:	bl	401560 <putc@plt>
  40364c:	b	403668 <printf@plt+0x1e28>
  403650:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  403654:	add	x2, x0, #0xf18
  403658:	mov	w1, #0x241                 	// #577
  40365c:	mov	w0, #0x0                   	// #0
  403660:	bl	4073dc <printf@plt+0x5b9c>
  403664:	nop
  403668:	ldr	x0, [sp, #24]
  40366c:	ldrsh	w0, [x0, #2]
  403670:	cmp	w0, #0x0
  403674:	b.eq	40370c <printf@plt+0x1ecc>  // b.none
  403678:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40367c:	add	x0, x0, #0x210
  403680:	ldr	x0, [x0]
  403684:	mov	x1, x0
  403688:	mov	w0, #0x70                  	// #112
  40368c:	bl	401560 <putc@plt>
  403690:	ldr	x0, [sp, #24]
  403694:	ldrsh	w0, [x0]
  403698:	cmp	w0, #0x0
  40369c:	b.le	4036bc <printf@plt+0x1e7c>
  4036a0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4036a4:	add	x0, x0, #0x210
  4036a8:	ldr	x0, [x0]
  4036ac:	mov	x1, x0
  4036b0:	mov	w0, #0x2b                  	// #43
  4036b4:	bl	401560 <putc@plt>
  4036b8:	b	4036e4 <printf@plt+0x1ea4>
  4036bc:	ldr	x0, [sp, #24]
  4036c0:	ldrsh	w0, [x0]
  4036c4:	cmp	w0, #0x0
  4036c8:	b.ge	4036e4 <printf@plt+0x1ea4>  // b.tcont
  4036cc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4036d0:	add	x0, x0, #0x210
  4036d4:	ldr	x0, [x0]
  4036d8:	mov	x1, x0
  4036dc:	mov	w0, #0x2d                  	// #45
  4036e0:	bl	401560 <putc@plt>
  4036e4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4036e8:	add	x0, x0, #0x210
  4036ec:	ldr	x3, [x0]
  4036f0:	ldr	x0, [sp, #24]
  4036f4:	ldrsh	w0, [x0, #2]
  4036f8:	mov	w2, w0
  4036fc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  403700:	add	x1, x0, #0x3f8
  403704:	mov	x0, x3
  403708:	bl	401550 <fprintf@plt>
  40370c:	ldr	x0, [sp, #24]
  403710:	ldrsh	w0, [x0, #6]
  403714:	cmp	w0, #0x0
  403718:	b.eq	4037b0 <printf@plt+0x1f70>  // b.none
  40371c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403720:	add	x0, x0, #0x210
  403724:	ldr	x0, [x0]
  403728:	mov	x1, x0
  40372c:	mov	w0, #0x76                  	// #118
  403730:	bl	401560 <putc@plt>
  403734:	ldr	x0, [sp, #24]
  403738:	ldrsh	w0, [x0, #4]
  40373c:	cmp	w0, #0x0
  403740:	b.le	403760 <printf@plt+0x1f20>
  403744:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403748:	add	x0, x0, #0x210
  40374c:	ldr	x0, [x0]
  403750:	mov	x1, x0
  403754:	mov	w0, #0x2b                  	// #43
  403758:	bl	401560 <putc@plt>
  40375c:	b	403788 <printf@plt+0x1f48>
  403760:	ldr	x0, [sp, #24]
  403764:	ldrsh	w0, [x0, #4]
  403768:	cmp	w0, #0x0
  40376c:	b.ge	403788 <printf@plt+0x1f48>  // b.tcont
  403770:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403774:	add	x0, x0, #0x210
  403778:	ldr	x0, [x0]
  40377c:	mov	x1, x0
  403780:	mov	w0, #0x2d                  	// #45
  403784:	bl	401560 <putc@plt>
  403788:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40378c:	add	x0, x0, #0x210
  403790:	ldr	x3, [x0]
  403794:	ldr	x0, [sp, #24]
  403798:	ldrsh	w0, [x0, #6]
  40379c:	mov	w2, w0
  4037a0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4037a4:	add	x1, x0, #0x3f8
  4037a8:	mov	x0, x3
  4037ac:	bl	401550 <fprintf@plt>
  4037b0:	ldr	x0, [sp, #24]
  4037b4:	add	x0, x0, #0x8
  4037b8:	bl	4074e0 <printf@plt+0x5ca0>
  4037bc:	cmp	w0, #0x0
  4037c0:	cset	w0, eq  // eq = none
  4037c4:	and	w0, w0, #0xff
  4037c8:	cmp	w0, #0x0
  4037cc:	b.eq	403820 <printf@plt+0x1fe0>  // b.none
  4037d0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4037d4:	add	x0, x0, #0x210
  4037d8:	ldr	x0, [x0]
  4037dc:	mov	x1, x0
  4037e0:	mov	w0, #0x66                  	// #102
  4037e4:	bl	401560 <putc@plt>
  4037e8:	ldr	x0, [sp, #24]
  4037ec:	add	x2, x0, #0x8
  4037f0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4037f4:	add	x0, x0, #0x210
  4037f8:	ldr	x0, [x0]
  4037fc:	mov	x1, x0
  403800:	mov	x0, x2
  403804:	bl	417cb0 <_ZdlPvm@@Base+0x11fc>
  403808:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40380c:	add	x0, x0, #0x210
  403810:	ldr	x0, [x0]
  403814:	mov	x1, x0
  403818:	mov	w0, #0x20                  	// #32
  40381c:	bl	401560 <putc@plt>
  403820:	ldr	x0, [sp, #24]
  403824:	add	x0, x0, #0x18
  403828:	bl	4074e0 <printf@plt+0x5ca0>
  40382c:	cmp	w0, #0x0
  403830:	cset	w0, eq  // eq = none
  403834:	and	w0, w0, #0xff
  403838:	cmp	w0, #0x0
  40383c:	b.eq	403890 <printf@plt+0x2050>  // b.none
  403840:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403844:	add	x0, x0, #0x210
  403848:	ldr	x0, [x0]
  40384c:	mov	x1, x0
  403850:	mov	w0, #0x6d                  	// #109
  403854:	bl	401560 <putc@plt>
  403858:	ldr	x0, [sp, #24]
  40385c:	add	x2, x0, #0x18
  403860:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403864:	add	x0, x0, #0x210
  403868:	ldr	x0, [x0]
  40386c:	mov	x1, x0
  403870:	mov	x0, x2
  403874:	bl	417cb0 <_ZdlPvm@@Base+0x11fc>
  403878:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40387c:	add	x0, x0, #0x210
  403880:	ldr	x0, [x0]
  403884:	mov	x1, x0
  403888:	mov	w0, #0x20                  	// #32
  40388c:	bl	401560 <putc@plt>
  403890:	ldr	x0, [sp, #24]
  403894:	ldr	w0, [x0, #40]
  403898:	cmp	w0, #0x2
  40389c:	b.eq	4038d4 <printf@plt+0x2094>  // b.none
  4038a0:	cmp	w0, #0x2
  4038a4:	b.gt	4038f4 <printf@plt+0x20b4>
  4038a8:	cmp	w0, #0x0
  4038ac:	b.eq	4038f0 <printf@plt+0x20b0>  // b.none
  4038b0:	cmp	w0, #0x1
  4038b4:	b.ne	4038f4 <printf@plt+0x20b4>  // b.any
  4038b8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4038bc:	add	x0, x0, #0x210
  4038c0:	ldr	x0, [x0]
  4038c4:	mov	x1, x0
  4038c8:	mov	w0, #0x74                  	// #116
  4038cc:	bl	401560 <putc@plt>
  4038d0:	b	4038f4 <printf@plt+0x20b4>
  4038d4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4038d8:	add	x0, x0, #0x210
  4038dc:	ldr	x0, [x0]
  4038e0:	mov	x1, x0
  4038e4:	mov	w0, #0x64                  	// #100
  4038e8:	bl	401560 <putc@plt>
  4038ec:	b	4038f4 <printf@plt+0x20b4>
  4038f0:	nop
  4038f4:	ldr	x0, [sp, #24]
  4038f8:	ldrb	w0, [x0, #44]
  4038fc:	cmp	w0, #0x0
  403900:	b.eq	40391c <printf@plt+0x20dc>  // b.none
  403904:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403908:	add	x0, x0, #0x210
  40390c:	ldr	x0, [x0]
  403910:	mov	x1, x0
  403914:	mov	w0, #0x7a                  	// #122
  403918:	bl	401560 <putc@plt>
  40391c:	ldr	x0, [sp, #24]
  403920:	ldrb	w0, [x0, #45]
  403924:	cmp	w0, #0x0
  403928:	b.eq	403944 <printf@plt+0x2104>  // b.none
  40392c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403930:	add	x0, x0, #0x210
  403934:	ldr	x0, [x0]
  403938:	mov	x1, x0
  40393c:	mov	w0, #0x75                  	// #117
  403940:	bl	401560 <putc@plt>
  403944:	nop
  403948:	ldp	x29, x30, [sp], #32
  40394c:	ret
  403950:	stp	x29, x30, [sp, #-96]!
  403954:	mov	x29, sp
  403958:	stp	x19, x20, [sp, #16]
  40395c:	stp	x21, x22, [sp, #32]
  403960:	str	x23, [sp, #48]
  403964:	str	x0, [sp, #72]
  403968:	str	w1, [sp, #68]
  40396c:	str	w2, [sp, #64]
  403970:	ldr	x0, [sp, #72]
  403974:	ldr	w1, [sp, #68]
  403978:	str	w1, [x0]
  40397c:	ldr	x0, [sp, #72]
  403980:	ldr	w1, [sp, #64]
  403984:	str	w1, [x0, #4]
  403988:	ldr	x0, [sp, #72]
  40398c:	ldr	w0, [x0, #4]
  403990:	cmp	w0, #0x1
  403994:	b.le	4039c8 <printf@plt+0x2188>
  403998:	ldr	x0, [sp, #72]
  40399c:	ldr	w0, [x0, #4]
  4039a0:	sub	w0, w0, #0x1
  4039a4:	sxtw	x0, w0
  4039a8:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  4039ac:	cmp	x0, x1
  4039b0:	b.hi	4039c4 <printf@plt+0x2184>  // b.pmore
  4039b4:	lsl	x0, x0, #2
  4039b8:	bl	4014d0 <_Znam@plt>
  4039bc:	mov	x1, x0
  4039c0:	b	4039cc <printf@plt+0x218c>
  4039c4:	bl	401720 <__cxa_throw_bad_array_new_length@plt>
  4039c8:	mov	x1, #0x0                   	// #0
  4039cc:	ldr	x0, [sp, #72]
  4039d0:	str	x1, [x0, #8]
  4039d4:	str	wzr, [sp, #92]
  4039d8:	ldr	x0, [sp, #72]
  4039dc:	ldr	w0, [x0, #4]
  4039e0:	sub	w0, w0, #0x1
  4039e4:	ldr	w1, [sp, #92]
  4039e8:	cmp	w1, w0
  4039ec:	b.ge	403a1c <printf@plt+0x21dc>  // b.tcont
  4039f0:	ldr	x0, [sp, #72]
  4039f4:	ldr	x1, [x0, #8]
  4039f8:	ldrsw	x0, [sp, #92]
  4039fc:	lsl	x0, x0, #2
  403a00:	add	x0, x1, x0
  403a04:	mov	w1, #0xffffffff            	// #-1
  403a08:	str	w1, [x0]
  403a0c:	ldr	w0, [sp, #92]
  403a10:	add	w0, w0, #0x1
  403a14:	str	w0, [sp, #92]
  403a18:	b	4039d8 <printf@plt+0x2198>
  403a1c:	ldr	x0, [sp, #72]
  403a20:	ldr	w0, [x0, #4]
  403a24:	sxtw	x19, w0
  403a28:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  403a2c:	cmp	x19, x0
  403a30:	b.hi	403a40 <printf@plt+0x2200>  // b.pmore
  403a34:	lsl	x0, x19, #4
  403a38:	add	x0, x0, #0x8
  403a3c:	b	403a44 <printf@plt+0x2204>
  403a40:	mov	x0, #0xffffffffffffffff    	// #-1
  403a44:	bl	4014d0 <_Znam@plt>
  403a48:	mov	x22, x0
  403a4c:	str	x19, [x22]
  403a50:	add	x21, x22, #0x8
  403a54:	sub	x0, x19, #0x1
  403a58:	mov	x20, x0
  403a5c:	mov	x23, x21
  403a60:	cmp	x20, #0x0
  403a64:	b.lt	403a7c <printf@plt+0x223c>  // b.tstop
  403a68:	mov	x0, x23
  403a6c:	bl	416ce0 <_ZdlPvm@@Base+0x22c>
  403a70:	add	x23, x23, #0x10
  403a74:	sub	x20, x20, #0x1
  403a78:	b	403a60 <printf@plt+0x2220>
  403a7c:	add	x1, x22, #0x8
  403a80:	ldr	x0, [sp, #72]
  403a84:	str	x1, [x0, #16]
  403a88:	ldr	x0, [sp, #72]
  403a8c:	ldr	w0, [x0, #4]
  403a90:	sxtw	x0, w0
  403a94:	bl	4014d0 <_Znam@plt>
  403a98:	mov	x1, x0
  403a9c:	ldr	x0, [sp, #72]
  403aa0:	str	x1, [x0, #24]
  403aa4:	ldr	x0, [sp, #72]
  403aa8:	ldr	w0, [x0, #4]
  403aac:	sxtw	x0, w0
  403ab0:	bl	4014d0 <_Znam@plt>
  403ab4:	mov	x1, x0
  403ab8:	ldr	x0, [sp, #72]
  403abc:	str	x1, [x0, #32]
  403ac0:	str	wzr, [sp, #92]
  403ac4:	ldr	x0, [sp, #72]
  403ac8:	ldr	w0, [x0, #4]
  403acc:	ldr	w1, [sp, #92]
  403ad0:	cmp	w1, w0
  403ad4:	b.ge	403b10 <printf@plt+0x22d0>  // b.tcont
  403ad8:	ldr	x0, [sp, #72]
  403adc:	ldr	x1, [x0, #24]
  403ae0:	ldrsw	x0, [sp, #92]
  403ae4:	add	x0, x1, x0
  403ae8:	strb	wzr, [x0]
  403aec:	ldr	x0, [sp, #72]
  403af0:	ldr	x1, [x0, #32]
  403af4:	ldrsw	x0, [sp, #92]
  403af8:	add	x0, x1, x0
  403afc:	strb	wzr, [x0]
  403b00:	ldr	w0, [sp, #92]
  403b04:	add	w0, w0, #0x1
  403b08:	str	w0, [sp, #92]
  403b0c:	b	403ac4 <printf@plt+0x2284>
  403b10:	ldr	x0, [sp, #72]
  403b14:	ldr	w0, [x0]
  403b18:	sxtw	x0, w0
  403b1c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  403b20:	cmp	x0, x1
  403b24:	b.hi	403b44 <printf@plt+0x2304>  // b.pmore
  403b28:	lsl	x0, x0, #3
  403b2c:	bl	4014d0 <_Znam@plt>
  403b30:	mov	x1, x0
  403b34:	ldr	x0, [sp, #72]
  403b38:	str	x1, [x0, #40]
  403b3c:	str	wzr, [sp, #92]
  403b40:	b	403b48 <printf@plt+0x2308>
  403b44:	bl	401720 <__cxa_throw_bad_array_new_length@plt>
  403b48:	ldr	x0, [sp, #72]
  403b4c:	ldr	w0, [x0]
  403b50:	ldr	w1, [sp, #92]
  403b54:	cmp	w1, w0
  403b58:	b.ge	403c00 <printf@plt+0x23c0>  // b.tcont
  403b5c:	ldr	x0, [sp, #72]
  403b60:	ldr	w0, [x0, #4]
  403b64:	sxtw	x19, w0
  403b68:	mov	x0, #0x9249                	// #37449
  403b6c:	movk	x0, #0x4924, lsl #16
  403b70:	movk	x0, #0x2492, lsl #32
  403b74:	movk	x0, #0x249, lsl #48
  403b78:	cmp	x19, x0
  403b7c:	b.hi	403b98 <printf@plt+0x2358>  // b.pmore
  403b80:	mov	x0, x19
  403b84:	lsl	x0, x0, #3
  403b88:	sub	x0, x0, x19
  403b8c:	lsl	x0, x0, #3
  403b90:	add	x0, x0, #0x8
  403b94:	b	403b9c <printf@plt+0x235c>
  403b98:	mov	x0, #0xffffffffffffffff    	// #-1
  403b9c:	bl	4014d0 <_Znam@plt>
  403ba0:	mov	x22, x0
  403ba4:	str	x19, [x22]
  403ba8:	add	x21, x22, #0x8
  403bac:	sub	x0, x19, #0x1
  403bb0:	mov	x20, x0
  403bb4:	mov	x23, x21
  403bb8:	cmp	x20, #0x0
  403bbc:	b.lt	403bd4 <printf@plt+0x2394>  // b.tstop
  403bc0:	mov	x0, x23
  403bc4:	bl	403464 <printf@plt+0x1c24>
  403bc8:	add	x23, x23, #0x38
  403bcc:	sub	x20, x20, #0x1
  403bd0:	b	403bb8 <printf@plt+0x2378>
  403bd4:	ldr	x0, [sp, #72]
  403bd8:	ldr	x1, [x0, #40]
  403bdc:	ldrsw	x0, [sp, #92]
  403be0:	lsl	x0, x0, #3
  403be4:	add	x0, x1, x0
  403be8:	add	x1, x22, #0x8
  403bec:	str	x1, [x0]
  403bf0:	ldr	w0, [sp, #92]
  403bf4:	add	w0, w0, #0x1
  403bf8:	str	w0, [sp, #92]
  403bfc:	b	403b48 <printf@plt+0x2308>
  403c00:	ldr	x0, [sp, #72]
  403c04:	ldr	w0, [x0]
  403c08:	sxtw	x0, w0
  403c0c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  403c10:	cmp	x0, x1
  403c14:	b.hi	403c34 <printf@plt+0x23f4>  // b.pmore
  403c18:	lsl	x0, x0, #3
  403c1c:	bl	4014d0 <_Znam@plt>
  403c20:	mov	x1, x0
  403c24:	ldr	x0, [sp, #72]
  403c28:	str	x1, [x0, #48]
  403c2c:	str	wzr, [sp, #92]
  403c30:	b	403c38 <printf@plt+0x23f8>
  403c34:	bl	401720 <__cxa_throw_bad_array_new_length@plt>
  403c38:	ldr	x0, [sp, #72]
  403c3c:	ldr	w0, [x0]
  403c40:	ldr	w1, [sp, #92]
  403c44:	cmp	w1, w0
  403c48:	b.ge	403dd4 <printf@plt+0x2594>  // b.tcont
  403c4c:	ldr	x0, [sp, #72]
  403c50:	ldr	w0, [x0, #4]
  403c54:	add	w0, w0, #0x1
  403c58:	sxtw	x2, w0
  403c5c:	ldr	x0, [sp, #72]
  403c60:	ldr	x1, [x0, #48]
  403c64:	ldrsw	x0, [sp, #92]
  403c68:	lsl	x0, x0, #3
  403c6c:	add	x19, x1, x0
  403c70:	mov	x0, x2
  403c74:	bl	4014d0 <_Znam@plt>
  403c78:	str	x0, [x19]
  403c7c:	str	wzr, [sp, #88]
  403c80:	ldr	x0, [sp, #72]
  403c84:	ldr	w0, [x0, #4]
  403c88:	ldr	w1, [sp, #88]
  403c8c:	cmp	w1, w0
  403c90:	b.gt	403cc8 <printf@plt+0x2488>
  403c94:	ldr	x0, [sp, #72]
  403c98:	ldr	x1, [x0, #48]
  403c9c:	ldrsw	x0, [sp, #92]
  403ca0:	lsl	x0, x0, #3
  403ca4:	add	x0, x1, x0
  403ca8:	ldr	x1, [x0]
  403cac:	ldrsw	x0, [sp, #88]
  403cb0:	add	x0, x1, x0
  403cb4:	strb	wzr, [x0]
  403cb8:	ldr	w0, [sp, #88]
  403cbc:	add	w0, w0, #0x1
  403cc0:	str	w0, [sp, #88]
  403cc4:	b	403c80 <printf@plt+0x2440>
  403cc8:	ldr	w0, [sp, #92]
  403ccc:	add	w0, w0, #0x1
  403cd0:	str	w0, [sp, #92]
  403cd4:	b	403c38 <printf@plt+0x23f8>
  403cd8:	mov	x23, x0
  403cdc:	cmp	x21, #0x0
  403ce0:	b.eq	403d10 <printf@plt+0x24d0>  // b.none
  403ce4:	mov	x0, x20
  403ce8:	sub	x0, x19, x0
  403cec:	sub	x0, x0, #0x1
  403cf0:	lsl	x0, x0, #4
  403cf4:	add	x20, x21, x0
  403cf8:	cmp	x20, x21
  403cfc:	b.eq	403d10 <printf@plt+0x24d0>  // b.none
  403d00:	sub	x20, x20, #0x10
  403d04:	mov	x0, x20
  403d08:	bl	416f3c <_ZdlPvm@@Base+0x488>
  403d0c:	b	403cf8 <printf@plt+0x24b8>
  403d10:	mov	x20, x23
  403d14:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  403d18:	cmp	x19, x0
  403d1c:	b.hi	403d2c <printf@plt+0x24ec>  // b.pmore
  403d20:	lsl	x0, x19, #4
  403d24:	add	x0, x0, #0x8
  403d28:	b	403d30 <printf@plt+0x24f0>
  403d2c:	mov	x0, #0xffffffffffffffff    	// #-1
  403d30:	mov	x1, x0
  403d34:	mov	x0, x22
  403d38:	bl	401830 <_ZdaPvm@plt>
  403d3c:	mov	x0, x20
  403d40:	bl	4017e0 <_Unwind_Resume@plt>
  403d44:	mov	x23, x0
  403d48:	cmp	x21, #0x0
  403d4c:	b.eq	403d88 <printf@plt+0x2548>  // b.none
  403d50:	mov	x0, x20
  403d54:	sub	x1, x19, x0
  403d58:	mov	x0, x1
  403d5c:	lsl	x0, x0, #3
  403d60:	sub	x0, x0, x1
  403d64:	lsl	x0, x0, #3
  403d68:	sub	x0, x0, #0x38
  403d6c:	add	x20, x21, x0
  403d70:	cmp	x20, x21
  403d74:	b.eq	403d88 <printf@plt+0x2548>  // b.none
  403d78:	sub	x20, x20, #0x38
  403d7c:	mov	x0, x20
  403d80:	bl	407668 <printf@plt+0x5e28>
  403d84:	b	403d70 <printf@plt+0x2530>
  403d88:	mov	x20, x23
  403d8c:	mov	x0, #0x9249                	// #37449
  403d90:	movk	x0, #0x4924, lsl #16
  403d94:	movk	x0, #0x2492, lsl #32
  403d98:	movk	x0, #0x249, lsl #48
  403d9c:	cmp	x19, x0
  403da0:	b.hi	403dbc <printf@plt+0x257c>  // b.pmore
  403da4:	mov	x0, x19
  403da8:	lsl	x0, x0, #3
  403dac:	sub	x0, x0, x19
  403db0:	lsl	x0, x0, #3
  403db4:	add	x0, x0, #0x8
  403db8:	b	403dc0 <printf@plt+0x2580>
  403dbc:	mov	x0, #0xffffffffffffffff    	// #-1
  403dc0:	mov	x1, x0
  403dc4:	mov	x0, x22
  403dc8:	bl	401830 <_ZdaPvm@plt>
  403dcc:	mov	x0, x20
  403dd0:	bl	4017e0 <_Unwind_Resume@plt>
  403dd4:	nop
  403dd8:	ldp	x19, x20, [sp, #16]
  403ddc:	ldp	x21, x22, [sp, #32]
  403de0:	ldr	x23, [sp, #48]
  403de4:	ldp	x29, x30, [sp], #96
  403de8:	ret
  403dec:	stp	x29, x30, [sp, #-112]!
  403df0:	mov	x29, sp
  403df4:	stp	x19, x20, [sp, #16]
  403df8:	stp	x21, x22, [sp, #32]
  403dfc:	str	x23, [sp, #48]
  403e00:	str	x0, [sp, #72]
  403e04:	str	w1, [sp, #68]
  403e08:	ldr	x0, [sp, #72]
  403e0c:	ldr	x0, [x0, #48]
  403e10:	str	x0, [sp, #96]
  403e14:	ldr	x0, [sp, #72]
  403e18:	ldr	w1, [x0]
  403e1c:	ldr	w0, [sp, #68]
  403e20:	add	w0, w1, w0
  403e24:	sxtw	x0, w0
  403e28:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  403e2c:	cmp	x0, x1
  403e30:	b.hi	403e50 <printf@plt+0x2610>  // b.pmore
  403e34:	lsl	x0, x0, #3
  403e38:	bl	4014d0 <_Znam@plt>
  403e3c:	mov	x1, x0
  403e40:	ldr	x0, [sp, #72]
  403e44:	str	x1, [x0, #48]
  403e48:	str	wzr, [sp, #108]
  403e4c:	b	403e54 <printf@plt+0x2614>
  403e50:	bl	401720 <__cxa_throw_bad_array_new_length@plt>
  403e54:	ldr	x0, [sp, #72]
  403e58:	ldr	w0, [x0]
  403e5c:	ldr	w1, [sp, #108]
  403e60:	cmp	w1, w0
  403e64:	b.ge	403ea4 <printf@plt+0x2664>  // b.tcont
  403e68:	ldrsw	x0, [sp, #108]
  403e6c:	lsl	x0, x0, #3
  403e70:	ldr	x1, [sp, #96]
  403e74:	add	x1, x1, x0
  403e78:	ldr	x0, [sp, #72]
  403e7c:	ldr	x2, [x0, #48]
  403e80:	ldrsw	x0, [sp, #108]
  403e84:	lsl	x0, x0, #3
  403e88:	add	x0, x2, x0
  403e8c:	ldr	x1, [x1]
  403e90:	str	x1, [x0]
  403e94:	ldr	w0, [sp, #108]
  403e98:	add	w0, w0, #0x1
  403e9c:	str	w0, [sp, #108]
  403ea0:	b	403e54 <printf@plt+0x2614>
  403ea4:	ldr	x0, [sp, #96]
  403ea8:	cmp	x0, #0x0
  403eac:	b.eq	403eb8 <printf@plt+0x2678>  // b.none
  403eb0:	ldr	x0, [sp, #96]
  403eb4:	bl	4016f0 <_ZdaPv@plt>
  403eb8:	str	wzr, [sp, #108]
  403ebc:	ldr	w1, [sp, #108]
  403ec0:	ldr	w0, [sp, #68]
  403ec4:	cmp	w1, w0
  403ec8:	b.ge	403f78 <printf@plt+0x2738>  // b.tcont
  403ecc:	ldr	x0, [sp, #72]
  403ed0:	ldr	w0, [x0, #4]
  403ed4:	add	w0, w0, #0x1
  403ed8:	sxtw	x3, w0
  403edc:	ldr	x0, [sp, #72]
  403ee0:	ldr	x1, [x0, #48]
  403ee4:	ldr	x0, [sp, #72]
  403ee8:	ldr	w2, [x0]
  403eec:	ldr	w0, [sp, #108]
  403ef0:	add	w0, w2, w0
  403ef4:	sxtw	x0, w0
  403ef8:	lsl	x0, x0, #3
  403efc:	add	x19, x1, x0
  403f00:	mov	x0, x3
  403f04:	bl	4014d0 <_Znam@plt>
  403f08:	str	x0, [x19]
  403f0c:	str	wzr, [sp, #104]
  403f10:	ldr	x0, [sp, #72]
  403f14:	ldr	w0, [x0, #4]
  403f18:	ldr	w1, [sp, #104]
  403f1c:	cmp	w1, w0
  403f20:	b.gt	403f68 <printf@plt+0x2728>
  403f24:	ldr	x0, [sp, #72]
  403f28:	ldr	x1, [x0, #48]
  403f2c:	ldr	x0, [sp, #72]
  403f30:	ldr	w2, [x0]
  403f34:	ldr	w0, [sp, #108]
  403f38:	add	w0, w2, w0
  403f3c:	sxtw	x0, w0
  403f40:	lsl	x0, x0, #3
  403f44:	add	x0, x1, x0
  403f48:	ldr	x1, [x0]
  403f4c:	ldrsw	x0, [sp, #104]
  403f50:	add	x0, x1, x0
  403f54:	strb	wzr, [x0]
  403f58:	ldr	w0, [sp, #104]
  403f5c:	add	w0, w0, #0x1
  403f60:	str	w0, [sp, #104]
  403f64:	b	403f10 <printf@plt+0x26d0>
  403f68:	ldr	w0, [sp, #108]
  403f6c:	add	w0, w0, #0x1
  403f70:	str	w0, [sp, #108]
  403f74:	b	403ebc <printf@plt+0x267c>
  403f78:	ldr	x0, [sp, #72]
  403f7c:	ldr	x0, [x0, #40]
  403f80:	str	x0, [sp, #88]
  403f84:	ldr	x0, [sp, #72]
  403f88:	ldr	w1, [x0]
  403f8c:	ldr	w0, [sp, #68]
  403f90:	add	w0, w1, w0
  403f94:	sxtw	x0, w0
  403f98:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  403f9c:	cmp	x0, x1
  403fa0:	b.hi	403fc0 <printf@plt+0x2780>  // b.pmore
  403fa4:	lsl	x0, x0, #3
  403fa8:	bl	4014d0 <_Znam@plt>
  403fac:	mov	x1, x0
  403fb0:	ldr	x0, [sp, #72]
  403fb4:	str	x1, [x0, #40]
  403fb8:	str	wzr, [sp, #108]
  403fbc:	b	403fc4 <printf@plt+0x2784>
  403fc0:	bl	401720 <__cxa_throw_bad_array_new_length@plt>
  403fc4:	ldr	x0, [sp, #72]
  403fc8:	ldr	w0, [x0]
  403fcc:	ldr	w1, [sp, #108]
  403fd0:	cmp	w1, w0
  403fd4:	b.ge	404014 <printf@plt+0x27d4>  // b.tcont
  403fd8:	ldrsw	x0, [sp, #108]
  403fdc:	lsl	x0, x0, #3
  403fe0:	ldr	x1, [sp, #88]
  403fe4:	add	x1, x1, x0
  403fe8:	ldr	x0, [sp, #72]
  403fec:	ldr	x2, [x0, #40]
  403ff0:	ldrsw	x0, [sp, #108]
  403ff4:	lsl	x0, x0, #3
  403ff8:	add	x0, x2, x0
  403ffc:	ldr	x1, [x1]
  404000:	str	x1, [x0]
  404004:	ldr	w0, [sp, #108]
  404008:	add	w0, w0, #0x1
  40400c:	str	w0, [sp, #108]
  404010:	b	403fc4 <printf@plt+0x2784>
  404014:	ldr	x0, [sp, #88]
  404018:	cmp	x0, #0x0
  40401c:	b.eq	404028 <printf@plt+0x27e8>  // b.none
  404020:	ldr	x0, [sp, #88]
  404024:	bl	4016f0 <_ZdaPv@plt>
  404028:	str	wzr, [sp, #108]
  40402c:	ldr	w1, [sp, #108]
  404030:	ldr	w0, [sp, #68]
  404034:	cmp	w1, w0
  404038:	b.ge	4040f0 <printf@plt+0x28b0>  // b.tcont
  40403c:	ldr	x0, [sp, #72]
  404040:	ldr	w0, [x0, #4]
  404044:	sxtw	x19, w0
  404048:	mov	x0, #0x9249                	// #37449
  40404c:	movk	x0, #0x4924, lsl #16
  404050:	movk	x0, #0x2492, lsl #32
  404054:	movk	x0, #0x249, lsl #48
  404058:	cmp	x19, x0
  40405c:	b.hi	404078 <printf@plt+0x2838>  // b.pmore
  404060:	mov	x0, x19
  404064:	lsl	x0, x0, #3
  404068:	sub	x0, x0, x19
  40406c:	lsl	x0, x0, #3
  404070:	add	x0, x0, #0x8
  404074:	b	40407c <printf@plt+0x283c>
  404078:	mov	x0, #0xffffffffffffffff    	// #-1
  40407c:	bl	4014d0 <_Znam@plt>
  404080:	mov	x22, x0
  404084:	str	x19, [x22]
  404088:	add	x21, x22, #0x8
  40408c:	sub	x0, x19, #0x1
  404090:	mov	x20, x0
  404094:	mov	x23, x21
  404098:	cmp	x20, #0x0
  40409c:	b.lt	4040b4 <printf@plt+0x2874>  // b.tstop
  4040a0:	mov	x0, x23
  4040a4:	bl	403464 <printf@plt+0x1c24>
  4040a8:	add	x23, x23, #0x38
  4040ac:	sub	x20, x20, #0x1
  4040b0:	b	404098 <printf@plt+0x2858>
  4040b4:	ldr	x0, [sp, #72]
  4040b8:	ldr	x1, [x0, #40]
  4040bc:	ldr	x0, [sp, #72]
  4040c0:	ldr	w2, [x0]
  4040c4:	ldr	w0, [sp, #108]
  4040c8:	add	w0, w2, w0
  4040cc:	sxtw	x0, w0
  4040d0:	lsl	x0, x0, #3
  4040d4:	add	x0, x1, x0
  4040d8:	add	x1, x22, #0x8
  4040dc:	str	x1, [x0]
  4040e0:	ldr	w0, [sp, #108]
  4040e4:	add	w0, w0, #0x1
  4040e8:	str	w0, [sp, #108]
  4040ec:	b	40402c <printf@plt+0x27ec>
  4040f0:	ldr	x0, [sp, #72]
  4040f4:	ldr	w1, [x0]
  4040f8:	ldr	w0, [sp, #68]
  4040fc:	add	w1, w1, w0
  404100:	ldr	x0, [sp, #72]
  404104:	str	w1, [x0]
  404108:	b	40419c <printf@plt+0x295c>
  40410c:	mov	x23, x0
  404110:	cmp	x21, #0x0
  404114:	b.eq	404150 <printf@plt+0x2910>  // b.none
  404118:	mov	x0, x20
  40411c:	sub	x1, x19, x0
  404120:	mov	x0, x1
  404124:	lsl	x0, x0, #3
  404128:	sub	x0, x0, x1
  40412c:	lsl	x0, x0, #3
  404130:	sub	x0, x0, #0x38
  404134:	add	x20, x21, x0
  404138:	cmp	x20, x21
  40413c:	b.eq	404150 <printf@plt+0x2910>  // b.none
  404140:	sub	x20, x20, #0x38
  404144:	mov	x0, x20
  404148:	bl	407668 <printf@plt+0x5e28>
  40414c:	b	404138 <printf@plt+0x28f8>
  404150:	mov	x20, x23
  404154:	mov	x0, #0x9249                	// #37449
  404158:	movk	x0, #0x4924, lsl #16
  40415c:	movk	x0, #0x2492, lsl #32
  404160:	movk	x0, #0x249, lsl #48
  404164:	cmp	x19, x0
  404168:	b.hi	404184 <printf@plt+0x2944>  // b.pmore
  40416c:	mov	x0, x19
  404170:	lsl	x0, x0, #3
  404174:	sub	x0, x0, x19
  404178:	lsl	x0, x0, #3
  40417c:	add	x0, x0, #0x8
  404180:	b	404188 <printf@plt+0x2948>
  404184:	mov	x0, #0xffffffffffffffff    	// #-1
  404188:	mov	x1, x0
  40418c:	mov	x0, x22
  404190:	bl	401830 <_ZdaPvm@plt>
  404194:	mov	x0, x20
  404198:	bl	4017e0 <_Unwind_Resume@plt>
  40419c:	ldp	x19, x20, [sp, #16]
  4041a0:	ldp	x21, x22, [sp, #32]
  4041a4:	ldr	x23, [sp, #48]
  4041a8:	ldp	x29, x30, [sp], #112
  4041ac:	ret
  4041b0:	stp	x29, x30, [sp, #-64]!
  4041b4:	mov	x29, sp
  4041b8:	str	x19, [sp, #16]
  4041bc:	str	x0, [sp, #40]
  4041c0:	ldr	x0, [sp, #40]
  4041c4:	ldr	x0, [x0, #8]
  4041c8:	cmp	x0, #0x0
  4041cc:	b.eq	4041dc <printf@plt+0x299c>  // b.none
  4041d0:	ldr	x0, [sp, #40]
  4041d4:	ldr	x0, [x0, #8]
  4041d8:	bl	4016f0 <_ZdaPv@plt>
  4041dc:	ldr	x0, [sp, #40]
  4041e0:	ldr	x0, [x0, #16]
  4041e4:	cmp	x0, #0x0
  4041e8:	b.eq	40425c <printf@plt+0x2a1c>  // b.none
  4041ec:	ldr	x0, [sp, #40]
  4041f0:	ldr	x1, [x0, #16]
  4041f4:	ldr	x0, [sp, #40]
  4041f8:	ldr	x0, [x0, #16]
  4041fc:	sub	x0, x0, #0x8
  404200:	ldr	x0, [x0]
  404204:	lsl	x0, x0, #4
  404208:	add	x19, x1, x0
  40420c:	ldr	x0, [sp, #40]
  404210:	ldr	x0, [x0, #16]
  404214:	cmp	x19, x0
  404218:	b.eq	40422c <printf@plt+0x29ec>  // b.none
  40421c:	sub	x19, x19, #0x10
  404220:	mov	x0, x19
  404224:	bl	416f3c <_ZdlPvm@@Base+0x488>
  404228:	b	40420c <printf@plt+0x29cc>
  40422c:	ldr	x0, [sp, #40]
  404230:	ldr	x0, [x0, #16]
  404234:	sub	x2, x0, #0x8
  404238:	ldr	x0, [sp, #40]
  40423c:	ldr	x0, [x0, #16]
  404240:	sub	x0, x0, #0x8
  404244:	ldr	x0, [x0]
  404248:	lsl	x0, x0, #4
  40424c:	add	x0, x0, #0x8
  404250:	mov	x1, x0
  404254:	mov	x0, x2
  404258:	bl	401830 <_ZdaPvm@plt>
  40425c:	ldr	x0, [sp, #40]
  404260:	ldr	x0, [x0, #24]
  404264:	cmp	x0, #0x0
  404268:	b.eq	404278 <printf@plt+0x2a38>  // b.none
  40426c:	ldr	x0, [sp, #40]
  404270:	ldr	x0, [x0, #24]
  404274:	bl	4016f0 <_ZdaPv@plt>
  404278:	ldr	x0, [sp, #40]
  40427c:	ldr	x0, [x0, #32]
  404280:	cmp	x0, #0x0
  404284:	b.eq	404294 <printf@plt+0x2a54>  // b.none
  404288:	ldr	x0, [sp, #40]
  40428c:	ldr	x0, [x0, #32]
  404290:	bl	4016f0 <_ZdaPv@plt>
  404294:	str	wzr, [sp, #60]
  404298:	ldr	x0, [sp, #40]
  40429c:	ldr	w0, [x0]
  4042a0:	ldr	w1, [sp, #60]
  4042a4:	cmp	w1, w0
  4042a8:	b.ge	4043f0 <printf@plt+0x2bb0>  // b.tcont
  4042ac:	ldr	x0, [sp, #40]
  4042b0:	ldr	x1, [x0, #48]
  4042b4:	ldrsw	x0, [sp, #60]
  4042b8:	lsl	x0, x0, #3
  4042bc:	add	x0, x1, x0
  4042c0:	ldr	x0, [x0]
  4042c4:	cmp	x0, #0x0
  4042c8:	b.eq	4042e8 <printf@plt+0x2aa8>  // b.none
  4042cc:	ldr	x0, [sp, #40]
  4042d0:	ldr	x1, [x0, #48]
  4042d4:	ldrsw	x0, [sp, #60]
  4042d8:	lsl	x0, x0, #3
  4042dc:	add	x0, x1, x0
  4042e0:	ldr	x0, [x0]
  4042e4:	bl	4016f0 <_ZdaPv@plt>
  4042e8:	ldr	x0, [sp, #40]
  4042ec:	ldr	x1, [x0, #40]
  4042f0:	ldrsw	x0, [sp, #60]
  4042f4:	lsl	x0, x0, #3
  4042f8:	add	x0, x1, x0
  4042fc:	ldr	x0, [x0]
  404300:	cmp	x0, #0x0
  404304:	b.eq	4043e0 <printf@plt+0x2ba0>  // b.none
  404308:	ldr	x0, [sp, #40]
  40430c:	ldr	x1, [x0, #40]
  404310:	ldrsw	x0, [sp, #60]
  404314:	lsl	x0, x0, #3
  404318:	add	x0, x1, x0
  40431c:	ldr	x2, [x0]
  404320:	ldr	x0, [sp, #40]
  404324:	ldr	x1, [x0, #40]
  404328:	ldrsw	x0, [sp, #60]
  40432c:	lsl	x0, x0, #3
  404330:	add	x0, x1, x0
  404334:	ldr	x0, [x0]
  404338:	sub	x0, x0, #0x8
  40433c:	ldr	x1, [x0]
  404340:	mov	x0, x1
  404344:	lsl	x0, x0, #3
  404348:	sub	x0, x0, x1
  40434c:	lsl	x0, x0, #3
  404350:	add	x19, x2, x0
  404354:	ldr	x0, [sp, #40]
  404358:	ldr	x1, [x0, #40]
  40435c:	ldrsw	x0, [sp, #60]
  404360:	lsl	x0, x0, #3
  404364:	add	x0, x1, x0
  404368:	ldr	x0, [x0]
  40436c:	cmp	x19, x0
  404370:	b.eq	404384 <printf@plt+0x2b44>  // b.none
  404374:	sub	x19, x19, #0x38
  404378:	mov	x0, x19
  40437c:	bl	407668 <printf@plt+0x5e28>
  404380:	b	404354 <printf@plt+0x2b14>
  404384:	ldr	x0, [sp, #40]
  404388:	ldr	x1, [x0, #40]
  40438c:	ldrsw	x0, [sp, #60]
  404390:	lsl	x0, x0, #3
  404394:	add	x0, x1, x0
  404398:	ldr	x0, [x0]
  40439c:	sub	x2, x0, #0x8
  4043a0:	ldr	x0, [sp, #40]
  4043a4:	ldr	x1, [x0, #40]
  4043a8:	ldrsw	x0, [sp, #60]
  4043ac:	lsl	x0, x0, #3
  4043b0:	add	x0, x1, x0
  4043b4:	ldr	x0, [x0]
  4043b8:	sub	x0, x0, #0x8
  4043bc:	ldr	x1, [x0]
  4043c0:	mov	x0, x1
  4043c4:	lsl	x0, x0, #3
  4043c8:	sub	x0, x0, x1
  4043cc:	lsl	x0, x0, #3
  4043d0:	add	x0, x0, #0x8
  4043d4:	mov	x1, x0
  4043d8:	mov	x0, x2
  4043dc:	bl	401830 <_ZdaPvm@plt>
  4043e0:	ldr	w0, [sp, #60]
  4043e4:	add	w0, w0, #0x1
  4043e8:	str	w0, [sp, #60]
  4043ec:	b	404298 <printf@plt+0x2a58>
  4043f0:	ldr	x0, [sp, #40]
  4043f4:	ldr	x0, [x0, #48]
  4043f8:	cmp	x0, #0x0
  4043fc:	b.eq	40440c <printf@plt+0x2bcc>  // b.none
  404400:	ldr	x0, [sp, #40]
  404404:	ldr	x0, [x0, #48]
  404408:	bl	4016f0 <_ZdaPv@plt>
  40440c:	ldr	x0, [sp, #40]
  404410:	ldr	x0, [x0, #40]
  404414:	cmp	x0, #0x0
  404418:	b.eq	404428 <printf@plt+0x2be8>  // b.none
  40441c:	ldr	x0, [sp, #40]
  404420:	ldr	x0, [x0, #40]
  404424:	bl	4016f0 <_ZdaPv@plt>
  404428:	nop
  40442c:	ldr	x19, [sp, #16]
  404430:	ldp	x29, x30, [sp], #64
  404434:	ret
  404438:	stp	x29, x30, [sp, #-64]!
  40443c:	mov	x29, sp
  404440:	str	x19, [sp, #16]
  404444:	str	x0, [sp, #56]
  404448:	str	w1, [sp, #52]
  40444c:	str	x2, [sp, #40]
  404450:	ldr	x0, [sp, #56]
  404454:	ldr	w1, [sp, #52]
  404458:	bl	40348c <printf@plt+0x1c4c>
  40445c:	ldr	x0, [sp, #56]
  404460:	ldr	x1, [sp, #40]
  404464:	str	x1, [x0, #56]
  404468:	ldr	x0, [sp, #56]
  40446c:	add	x0, x0, #0x40
  404470:	bl	416ce0 <_ZdlPvm@@Base+0x22c>
  404474:	ldr	x0, [sp, #56]
  404478:	mov	w1, #0xffffffff            	// #-1
  40447c:	str	w1, [x0, #80]
  404480:	ldr	x0, [sp, #56]
  404484:	str	wzr, [x0, #92]
  404488:	ldr	x0, [sp, #56]
  40448c:	str	wzr, [x0, #84]
  404490:	ldr	x0, [sp, #56]
  404494:	str	wzr, [x0, #88]
  404498:	ldr	x0, [sp, #56]
  40449c:	str	wzr, [x0, #96]
  4044a0:	ldr	x0, [sp, #56]
  4044a4:	str	wzr, [x0, #100]
  4044a8:	b	4044c0 <printf@plt+0x2c80>
  4044ac:	mov	x19, x0
  4044b0:	ldr	x0, [sp, #56]
  4044b4:	bl	407668 <printf@plt+0x5e28>
  4044b8:	mov	x0, x19
  4044bc:	bl	4017e0 <_Unwind_Resume@plt>
  4044c0:	ldr	x19, [sp, #16]
  4044c4:	ldp	x29, x30, [sp], #64
  4044c8:	ret
  4044cc:	stp	x29, x30, [sp, #-32]!
  4044d0:	mov	x29, sp
  4044d4:	str	x0, [sp, #24]
  4044d8:	ldr	x0, [sp, #24]
  4044dc:	add	x0, x0, #0x40
  4044e0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4044e4:	ldr	x0, [sp, #24]
  4044e8:	bl	407668 <printf@plt+0x5e28>
  4044ec:	nop
  4044f0:	ldp	x29, x30, [sp], #32
  4044f4:	ret
  4044f8:	stp	x29, x30, [sp, #-64]!
  4044fc:	mov	x29, sp
  404500:	str	x19, [sp, #16]
  404504:	str	x0, [sp, #40]
  404508:	ldr	x0, [sp, #40]
  40450c:	cmp	x0, #0x0
  404510:	b.eq	40454c <printf@plt+0x2d0c>  // b.none
  404514:	ldr	x0, [sp, #40]
  404518:	str	x0, [sp, #56]
  40451c:	ldr	x0, [sp, #40]
  404520:	ldr	x0, [x0, #56]
  404524:	str	x0, [sp, #40]
  404528:	ldr	x19, [sp, #56]
  40452c:	cmp	x19, #0x0
  404530:	b.eq	404508 <printf@plt+0x2cc8>  // b.none
  404534:	mov	x0, x19
  404538:	bl	4044cc <printf@plt+0x2c8c>
  40453c:	mov	x1, #0x68                  	// #104
  404540:	mov	x0, x19
  404544:	bl	416ab4 <_ZdlPvm@@Base>
  404548:	b	404508 <printf@plt+0x2cc8>
  40454c:	nop
  404550:	ldr	x19, [sp, #16]
  404554:	ldp	x29, x30, [sp], #64
  404558:	ret
  40455c:	stp	x29, x30, [sp, #-48]!
  404560:	mov	x29, sp
  404564:	str	x0, [sp, #24]
  404568:	str	wzr, [sp, #44]
  40456c:	ldr	x0, [sp, #24]
  404570:	ldr	w0, [x0, #88]
  404574:	ldr	w1, [sp, #44]
  404578:	cmp	w1, w0
  40457c:	b.ge	4045a8 <printf@plt+0x2d68>  // b.tcont
  404580:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  404584:	add	x0, x0, #0x210
  404588:	ldr	x0, [x0]
  40458c:	mov	x1, x0
  404590:	mov	w0, #0x7c                  	// #124
  404594:	bl	401560 <putc@plt>
  404598:	ldr	w0, [sp, #44]
  40459c:	add	w0, w0, #0x1
  4045a0:	str	w0, [sp, #44]
  4045a4:	b	40456c <printf@plt+0x2d2c>
  4045a8:	ldr	x0, [sp, #24]
  4045ac:	bl	4034bc <printf@plt+0x1c7c>
  4045b0:	ldr	x0, [sp, #24]
  4045b4:	add	x0, x0, #0x40
  4045b8:	bl	4074e0 <printf@plt+0x5ca0>
  4045bc:	cmp	w0, #0x0
  4045c0:	cset	w0, eq  // eq = none
  4045c4:	and	w0, w0, #0xff
  4045c8:	cmp	w0, #0x0
  4045cc:	b.eq	404638 <printf@plt+0x2df8>  // b.none
  4045d0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4045d4:	add	x0, x0, #0x210
  4045d8:	ldr	x0, [x0]
  4045dc:	mov	x1, x0
  4045e0:	mov	w0, #0x77                  	// #119
  4045e4:	bl	401560 <putc@plt>
  4045e8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4045ec:	add	x0, x0, #0x210
  4045f0:	ldr	x0, [x0]
  4045f4:	mov	x1, x0
  4045f8:	mov	w0, #0x28                  	// #40
  4045fc:	bl	401560 <putc@plt>
  404600:	ldr	x0, [sp, #24]
  404604:	add	x2, x0, #0x40
  404608:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40460c:	add	x0, x0, #0x210
  404610:	ldr	x0, [x0]
  404614:	mov	x1, x0
  404618:	mov	x0, x2
  40461c:	bl	417cb0 <_ZdlPvm@@Base+0x11fc>
  404620:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  404624:	add	x0, x0, #0x210
  404628:	ldr	x0, [x0]
  40462c:	mov	x1, x0
  404630:	mov	w0, #0x29                  	// #41
  404634:	bl	401560 <putc@plt>
  404638:	ldr	x0, [sp, #24]
  40463c:	ldr	w0, [x0, #96]
  404640:	cmp	w0, #0x0
  404644:	b.eq	404660 <printf@plt+0x2e20>  // b.none
  404648:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40464c:	add	x0, x0, #0x210
  404650:	ldr	x0, [x0]
  404654:	mov	x1, x0
  404658:	mov	w0, #0x65                  	// #101
  40465c:	bl	401560 <putc@plt>
  404660:	ldr	x0, [sp, #24]
  404664:	ldr	w0, [x0, #100]
  404668:	cmp	w0, #0x0
  40466c:	b.eq	404688 <printf@plt+0x2e48>  // b.none
  404670:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  404674:	add	x0, x0, #0x210
  404678:	ldr	x0, [x0]
  40467c:	mov	x1, x0
  404680:	mov	w0, #0x78                  	// #120
  404684:	bl	401560 <putc@plt>
  404688:	ldr	x0, [sp, #24]
  40468c:	ldr	w0, [x0, #80]
  404690:	cmp	w0, #0x0
  404694:	b.lt	4046c0 <printf@plt+0x2e80>  // b.tstop
  404698:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40469c:	add	x0, x0, #0x210
  4046a0:	ldr	x3, [x0]
  4046a4:	ldr	x0, [sp, #24]
  4046a8:	ldr	w0, [x0, #80]
  4046ac:	mov	w2, w0
  4046b0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4046b4:	add	x1, x0, #0xa8
  4046b8:	mov	x0, x3
  4046bc:	bl	401550 <fprintf@plt>
  4046c0:	str	wzr, [sp, #44]
  4046c4:	ldr	x0, [sp, #24]
  4046c8:	ldr	w0, [x0, #84]
  4046cc:	ldr	w1, [sp, #44]
  4046d0:	cmp	w1, w0
  4046d4:	b.ge	404700 <printf@plt+0x2ec0>  // b.tcont
  4046d8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4046dc:	add	x0, x0, #0x210
  4046e0:	ldr	x0, [x0]
  4046e4:	mov	x1, x0
  4046e8:	mov	w0, #0x7c                  	// #124
  4046ec:	bl	401560 <putc@plt>
  4046f0:	ldr	w0, [sp, #44]
  4046f4:	add	w0, w0, #0x1
  4046f8:	str	w0, [sp, #44]
  4046fc:	b	4046c4 <printf@plt+0x2e84>
  404700:	ldr	x0, [sp, #24]
  404704:	ldr	w0, [x0, #92]
  404708:	cmp	w0, #0x0
  40470c:	b.eq	404728 <printf@plt+0x2ee8>  // b.none
  404710:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  404714:	add	x0, x0, #0x210
  404718:	ldr	x0, [x0]
  40471c:	mov	x1, x0
  404720:	mov	w0, #0x2c                  	// #44
  404724:	bl	401560 <putc@plt>
  404728:	nop
  40472c:	ldp	x29, x30, [sp], #48
  404730:	ret
  404734:	stp	x29, x30, [sp, #-208]!
  404738:	mov	x29, sp
  40473c:	stp	x19, x20, [sp, #16]
  404740:	str	x0, [sp, #56]
  404744:	str	x1, [sp, #48]
  404748:	str	x2, [sp, #40]
  40474c:	str	xzr, [sp, #200]
  404750:	str	wzr, [sp, #196]
  404754:	ldr	x0, [sp, #56]
  404758:	bl	401ad0 <printf@plt+0x290>
  40475c:	str	w0, [sp, #192]
  404760:	str	wzr, [sp, #188]
  404764:	str	wzr, [sp, #184]
  404768:	str	wzr, [sp, #180]
  40476c:	str	wzr, [sp, #176]
  404770:	ldr	w0, [sp, #192]
  404774:	cmn	w0, #0x1
  404778:	b.ne	4047b0 <printf@plt+0x2f70>  // b.any
  40477c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404780:	add	x3, x0, #0xc0
  404784:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404788:	add	x2, x0, #0xc0
  40478c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404790:	add	x1, x0, #0xc0
  404794:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  404798:	add	x0, x0, #0x400
  40479c:	bl	414ad4 <printf@plt+0x13294>
  4047a0:	ldr	x0, [sp, #200]
  4047a4:	bl	4044f8 <printf@plt+0x2cb8>
  4047a8:	mov	x0, #0x0                   	// #0
  4047ac:	b	405cf8 <printf@plt+0x44b8>
  4047b0:	ldr	w0, [sp, #192]
  4047b4:	sub	w0, w0, #0x9
  4047b8:	cmp	w0, #0x73
  4047bc:	b.hi	4048a4 <printf@plt+0x3064>  // b.pmore
  4047c0:	adrp	x1, 418000 <_ZdlPvm@@Base+0x154c>
  4047c4:	add	x1, x1, #0x73c
  4047c8:	ldr	w0, [x1, w0, uxtw #2]
  4047cc:	adr	x1, 4047d8 <printf@plt+0x2f98>
  4047d0:	add	x0, x1, w0, sxtw #2
  4047d4:	br	x0
  4047d8:	mov	w0, #0x3                   	// #3
  4047dc:	str	w0, [sp, #176]
  4047e0:	mov	w0, #0x1                   	// #1
  4047e4:	str	w0, [sp, #184]
  4047e8:	b	404908 <printf@plt+0x30c8>
  4047ec:	mov	w0, #0x1                   	// #1
  4047f0:	str	w0, [sp, #184]
  4047f4:	mov	w0, #0x4                   	// #4
  4047f8:	str	w0, [sp, #176]
  4047fc:	b	404908 <printf@plt+0x30c8>
  404800:	mov	w0, #0x1                   	// #1
  404804:	str	w0, [sp, #184]
  404808:	mov	w0, #0x1                   	// #1
  40480c:	str	w0, [sp, #176]
  404810:	b	404908 <printf@plt+0x30c8>
  404814:	mov	w0, #0x1                   	// #1
  404818:	str	w0, [sp, #184]
  40481c:	str	wzr, [sp, #176]
  404820:	b	404908 <printf@plt+0x30c8>
  404824:	mov	w0, #0x1                   	// #1
  404828:	str	w0, [sp, #184]
  40482c:	mov	w0, #0x2                   	// #2
  404830:	str	w0, [sp, #176]
  404834:	b	404908 <printf@plt+0x30c8>
  404838:	mov	w0, #0x1                   	// #1
  40483c:	str	w0, [sp, #184]
  404840:	mov	w0, #0x5                   	// #5
  404844:	str	w0, [sp, #176]
  404848:	b	404908 <printf@plt+0x30c8>
  40484c:	mov	w0, #0x1                   	// #1
  404850:	str	w0, [sp, #184]
  404854:	mov	w0, #0x6                   	// #6
  404858:	str	w0, [sp, #176]
  40485c:	b	404908 <printf@plt+0x30c8>
  404860:	mov	w0, #0x1                   	// #1
  404864:	str	w0, [sp, #184]
  404868:	mov	w0, #0x7                   	// #7
  40486c:	str	w0, [sp, #176]
  404870:	b	404908 <printf@plt+0x30c8>
  404874:	mov	w0, #0x1                   	// #1
  404878:	str	w0, [sp, #184]
  40487c:	mov	w0, #0x8                   	// #8
  404880:	str	w0, [sp, #176]
  404884:	b	404908 <printf@plt+0x30c8>
  404888:	mov	w0, #0x1                   	// #1
  40488c:	str	w0, [sp, #180]
  404890:	b	404908 <printf@plt+0x30c8>
  404894:	ldr	w0, [sp, #188]
  404898:	add	w0, w0, #0x1
  40489c:	str	w0, [sp, #188]
  4048a0:	b	404908 <printf@plt+0x30c8>
  4048a4:	ldr	x0, [sp, #48]
  4048a8:	ldrb	w0, [x0, #10]
  4048ac:	mov	w1, w0
  4048b0:	ldr	w0, [sp, #192]
  4048b4:	cmp	w0, w1
  4048b8:	b.eq	404904 <printf@plt+0x30c4>  // b.none
  4048bc:	ldr	w0, [sp, #192]
  4048c0:	and	w1, w0, #0xff
  4048c4:	add	x0, sp, #0x48
  4048c8:	bl	414408 <printf@plt+0x12bc8>
  4048cc:	add	x1, sp, #0x48
  4048d0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4048d4:	add	x3, x0, #0xc0
  4048d8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4048dc:	add	x2, x0, #0xc0
  4048e0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4048e4:	add	x0, x0, #0x428
  4048e8:	bl	414ad4 <printf@plt+0x13294>
  4048ec:	ldr	x0, [sp, #200]
  4048f0:	bl	4044f8 <printf@plt+0x2cb8>
  4048f4:	mov	x0, #0x0                   	// #0
  4048f8:	b	405cf8 <printf@plt+0x44b8>
  4048fc:	nop
  404900:	b	404908 <printf@plt+0x30c8>
  404904:	nop
  404908:	ldr	w0, [sp, #180]
  40490c:	cmp	w0, #0x0
  404910:	b.ne	404930 <printf@plt+0x30f0>  // b.any
  404914:	ldr	x0, [sp, #56]
  404918:	bl	401ad0 <printf@plt+0x290>
  40491c:	str	w0, [sp, #192]
  404920:	ldr	w0, [sp, #184]
  404924:	cmp	w0, #0x0
  404928:	b.ne	404938 <printf@plt+0x30f8>  // b.any
  40492c:	b	404770 <printf@plt+0x2f30>
  404930:	nop
  404934:	b	40493c <printf@plt+0x30fc>
  404938:	nop
  40493c:	ldr	w0, [sp, #180]
  404940:	cmp	w0, #0x0
  404944:	b.ne	405584 <printf@plt+0x3d44>  // b.any
  404948:	mov	x0, #0x68                  	// #104
  40494c:	bl	4169f8 <_Znwm@@Base>
  404950:	mov	x19, x0
  404954:	ldr	x2, [sp, #200]
  404958:	ldr	w1, [sp, #176]
  40495c:	mov	x0, x19
  404960:	bl	404438 <printf@plt+0x2bf8>
  404964:	str	x19, [sp, #200]
  404968:	ldr	w0, [sp, #188]
  40496c:	cmp	w0, #0x0
  404970:	b.eq	404980 <printf@plt+0x3140>  // b.none
  404974:	ldr	x0, [sp, #200]
  404978:	ldr	w1, [sp, #188]
  40497c:	str	w1, [x0, #88]
  404980:	mov	w0, #0x1                   	// #1
  404984:	str	w0, [sp, #172]
  404988:	ldr	w0, [sp, #192]
  40498c:	sub	w0, w0, #0x9
  404990:	cmp	w0, #0x73
  404994:	b.hi	4054b4 <printf@plt+0x3c74>  // b.pmore
  404998:	adrp	x1, 418000 <_ZdlPvm@@Base+0x154c>
  40499c:	add	x1, x1, #0x90c
  4049a0:	ldr	w0, [x1, w0, uxtw #2]
  4049a4:	adr	x1, 4049b0 <printf@plt+0x3170>
  4049a8:	add	x0, x1, w0, sxtw #2
  4049ac:	br	x0
  4049b0:	str	wzr, [sp, #168]
  4049b4:	ldr	w1, [sp, #168]
  4049b8:	mov	w0, w1
  4049bc:	lsl	w0, w0, #2
  4049c0:	add	w0, w0, w1
  4049c4:	lsl	w0, w0, #1
  4049c8:	mov	w1, w0
  4049cc:	ldr	w0, [sp, #192]
  4049d0:	sub	w0, w0, #0x30
  4049d4:	add	w0, w1, w0
  4049d8:	str	w0, [sp, #168]
  4049dc:	ldr	x0, [sp, #56]
  4049e0:	bl	401ad0 <printf@plt+0x290>
  4049e4:	str	w0, [sp, #192]
  4049e8:	ldr	w0, [sp, #192]
  4049ec:	cmn	w0, #0x1
  4049f0:	b.eq	404a1c <printf@plt+0x31dc>  // b.none
  4049f4:	ldr	w0, [sp, #192]
  4049f8:	and	w0, w0, #0xff
  4049fc:	mov	w1, w0
  404a00:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  404a04:	add	x0, x0, #0x8b0
  404a08:	bl	407414 <printf@plt+0x5bd4>
  404a0c:	cmp	w0, #0x0
  404a10:	b.eq	404a1c <printf@plt+0x31dc>  // b.none
  404a14:	mov	w0, #0x1                   	// #1
  404a18:	b	404a20 <printf@plt+0x31e0>
  404a1c:	mov	w0, #0x0                   	// #0
  404a20:	cmp	w0, #0x0
  404a24:	b.eq	404a2c <printf@plt+0x31ec>  // b.none
  404a28:	b	4049b4 <printf@plt+0x3174>
  404a2c:	ldr	x0, [sp, #200]
  404a30:	ldr	w1, [sp, #168]
  404a34:	str	w1, [x0, #80]
  404a38:	b	405500 <printf@plt+0x3cc0>
  404a3c:	ldr	x0, [sp, #56]
  404a40:	bl	401ad0 <printf@plt+0x290>
  404a44:	str	w0, [sp, #192]
  404a48:	ldr	x0, [sp, #200]
  404a4c:	add	x2, x0, #0x8
  404a50:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  404a54:	add	x1, x0, #0x448
  404a58:	mov	x0, x2
  404a5c:	bl	41700c <_ZdlPvm@@Base+0x558>
  404a60:	b	405500 <printf@plt+0x3cc0>
  404a64:	ldr	x0, [sp, #56]
  404a68:	bl	401ad0 <printf@plt+0x290>
  404a6c:	str	w0, [sp, #192]
  404a70:	ldr	x0, [sp, #200]
  404a74:	mov	w1, #0x2                   	// #2
  404a78:	str	w1, [x0, #40]
  404a7c:	b	405500 <printf@plt+0x3cc0>
  404a80:	ldr	x0, [sp, #56]
  404a84:	bl	401ad0 <printf@plt+0x290>
  404a88:	str	w0, [sp, #192]
  404a8c:	ldr	x0, [sp, #200]
  404a90:	mov	w1, #0x1                   	// #1
  404a94:	str	w1, [x0, #96]
  404a98:	ldr	x0, [sp, #200]
  404a9c:	str	wzr, [x0, #100]
  404aa0:	b	405500 <printf@plt+0x3cc0>
  404aa4:	ldr	x0, [sp, #56]
  404aa8:	bl	401ad0 <printf@plt+0x290>
  404aac:	str	w0, [sp, #192]
  404ab0:	ldr	w0, [sp, #192]
  404ab4:	cmp	w0, #0x20
  404ab8:	b.eq	404aa4 <printf@plt+0x3264>  // b.none
  404abc:	ldr	w0, [sp, #192]
  404ac0:	cmp	w0, #0x9
  404ac4:	b.ne	404acc <printf@plt+0x328c>  // b.any
  404ac8:	b	404aa4 <printf@plt+0x3264>
  404acc:	ldr	w0, [sp, #192]
  404ad0:	cmn	w0, #0x1
  404ad4:	b.ne	404b00 <printf@plt+0x32c0>  // b.any
  404ad8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404adc:	add	x3, x0, #0xc0
  404ae0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404ae4:	add	x2, x0, #0xc0
  404ae8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404aec:	add	x1, x0, #0xc0
  404af0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  404af4:	add	x0, x0, #0x450
  404af8:	bl	414ad4 <printf@plt+0x13294>
  404afc:	b	405500 <printf@plt+0x3cc0>
  404b00:	ldr	w0, [sp, #192]
  404b04:	cmp	w0, #0x28
  404b08:	b.ne	404b98 <printf@plt+0x3358>  // b.any
  404b0c:	ldr	x0, [sp, #56]
  404b10:	bl	401ad0 <printf@plt+0x290>
  404b14:	str	w0, [sp, #192]
  404b18:	ldr	w0, [sp, #192]
  404b1c:	cmn	w0, #0x1
  404b20:	b.eq	404b3c <printf@plt+0x32fc>  // b.none
  404b24:	ldr	w0, [sp, #192]
  404b28:	cmp	w0, #0x20
  404b2c:	b.eq	404b3c <printf@plt+0x32fc>  // b.none
  404b30:	ldr	w0, [sp, #192]
  404b34:	cmp	w0, #0x9
  404b38:	b.ne	404b64 <printf@plt+0x3324>  // b.any
  404b3c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404b40:	add	x3, x0, #0xc0
  404b44:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404b48:	add	x2, x0, #0xc0
  404b4c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404b50:	add	x1, x0, #0xc0
  404b54:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  404b58:	add	x0, x0, #0xfc8
  404b5c:	bl	414ad4 <printf@plt+0x13294>
  404b60:	b	404c4c <printf@plt+0x340c>
  404b64:	ldr	w0, [sp, #192]
  404b68:	cmp	w0, #0x29
  404b6c:	b.ne	404b80 <printf@plt+0x3340>  // b.any
  404b70:	ldr	x0, [sp, #56]
  404b74:	bl	401ad0 <printf@plt+0x290>
  404b78:	str	w0, [sp, #192]
  404b7c:	b	404c4c <printf@plt+0x340c>
  404b80:	ldr	x0, [sp, #200]
  404b84:	add	x0, x0, #0x8
  404b88:	ldr	w1, [sp, #192]
  404b8c:	and	w1, w1, #0xff
  404b90:	bl	407598 <printf@plt+0x5d58>
  404b94:	b	404b0c <printf@plt+0x32cc>
  404b98:	ldr	x0, [sp, #200]
  404b9c:	add	x0, x0, #0x8
  404ba0:	ldr	w1, [sp, #192]
  404ba4:	and	w1, w1, #0xff
  404ba8:	bl	4170ec <_ZdlPvm@@Base+0x638>
  404bac:	ldr	w0, [sp, #192]
  404bb0:	strb	w0, [sp, #126]
  404bb4:	ldr	x0, [sp, #56]
  404bb8:	bl	401ad0 <printf@plt+0x290>
  404bbc:	str	w0, [sp, #192]
  404bc0:	ldrb	w1, [sp, #126]
  404bc4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  404bc8:	add	x0, x0, #0x8b0
  404bcc:	bl	407414 <printf@plt+0x5bd4>
  404bd0:	cmp	w0, #0x0
  404bd4:	b.ne	404c1c <printf@plt+0x33dc>  // b.any
  404bd8:	ldr	w0, [sp, #192]
  404bdc:	cmn	w0, #0x1
  404be0:	b.eq	404c1c <printf@plt+0x33dc>  // b.none
  404be4:	ldr	w0, [sp, #192]
  404be8:	cmp	w0, #0x20
  404bec:	b.eq	404c1c <printf@plt+0x33dc>  // b.none
  404bf0:	ldr	w0, [sp, #192]
  404bf4:	cmp	w0, #0x9
  404bf8:	b.eq	404c1c <printf@plt+0x33dc>  // b.none
  404bfc:	ldr	w0, [sp, #192]
  404c00:	cmp	w0, #0x2e
  404c04:	b.eq	404c1c <printf@plt+0x33dc>  // b.none
  404c08:	ldr	w0, [sp, #192]
  404c0c:	cmp	w0, #0xa
  404c10:	b.eq	404c1c <printf@plt+0x33dc>  // b.none
  404c14:	mov	w0, #0x1                   	// #1
  404c18:	b	404c20 <printf@plt+0x33e0>
  404c1c:	mov	w0, #0x0                   	// #0
  404c20:	cmp	w0, #0x0
  404c24:	b.eq	4054e4 <printf@plt+0x3ca4>  // b.none
  404c28:	ldr	x0, [sp, #200]
  404c2c:	add	x0, x0, #0x8
  404c30:	ldr	w1, [sp, #192]
  404c34:	and	w1, w1, #0xff
  404c38:	bl	407598 <printf@plt+0x5d58>
  404c3c:	ldr	x0, [sp, #56]
  404c40:	bl	401ad0 <printf@plt+0x290>
  404c44:	str	w0, [sp, #192]
  404c48:	b	4054e4 <printf@plt+0x3ca4>
  404c4c:	b	4054e4 <printf@plt+0x3ca4>
  404c50:	ldr	x0, [sp, #56]
  404c54:	bl	401ad0 <printf@plt+0x290>
  404c58:	str	w0, [sp, #192]
  404c5c:	ldr	x0, [sp, #200]
  404c60:	add	x2, x0, #0x8
  404c64:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  404c68:	add	x1, x0, #0x468
  404c6c:	mov	x0, x2
  404c70:	bl	41700c <_ZdlPvm@@Base+0x558>
  404c74:	b	405500 <printf@plt+0x3cc0>
  404c78:	ldr	x0, [sp, #56]
  404c7c:	bl	401ad0 <printf@plt+0x290>
  404c80:	str	w0, [sp, #192]
  404c84:	ldr	w0, [sp, #192]
  404c88:	cmp	w0, #0x20
  404c8c:	b.eq	404c78 <printf@plt+0x3438>  // b.none
  404c90:	ldr	w0, [sp, #192]
  404c94:	cmp	w0, #0x9
  404c98:	b.ne	404ca0 <printf@plt+0x3460>  // b.any
  404c9c:	b	404c78 <printf@plt+0x3438>
  404ca0:	ldr	w0, [sp, #192]
  404ca4:	cmn	w0, #0x1
  404ca8:	b.ne	404cd4 <printf@plt+0x3494>  // b.any
  404cac:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404cb0:	add	x3, x0, #0xc0
  404cb4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404cb8:	add	x2, x0, #0xc0
  404cbc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404cc0:	add	x1, x0, #0xc0
  404cc4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  404cc8:	add	x0, x0, #0x470
  404ccc:	bl	414ad4 <printf@plt+0x13294>
  404cd0:	b	405500 <printf@plt+0x3cc0>
  404cd4:	ldr	w0, [sp, #192]
  404cd8:	cmp	w0, #0x28
  404cdc:	b.ne	404d6c <printf@plt+0x352c>  // b.any
  404ce0:	ldr	x0, [sp, #56]
  404ce4:	bl	401ad0 <printf@plt+0x290>
  404ce8:	str	w0, [sp, #192]
  404cec:	ldr	w0, [sp, #192]
  404cf0:	cmn	w0, #0x1
  404cf4:	b.eq	404d10 <printf@plt+0x34d0>  // b.none
  404cf8:	ldr	w0, [sp, #192]
  404cfc:	cmp	w0, #0x20
  404d00:	b.eq	404d10 <printf@plt+0x34d0>  // b.none
  404d04:	ldr	w0, [sp, #192]
  404d08:	cmp	w0, #0x9
  404d0c:	b.ne	404d38 <printf@plt+0x34f8>  // b.any
  404d10:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404d14:	add	x3, x0, #0xc0
  404d18:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404d1c:	add	x2, x0, #0xc0
  404d20:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404d24:	add	x1, x0, #0xc0
  404d28:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  404d2c:	add	x0, x0, #0xfc8
  404d30:	bl	414ad4 <printf@plt+0x13294>
  404d34:	b	404e20 <printf@plt+0x35e0>
  404d38:	ldr	w0, [sp, #192]
  404d3c:	cmp	w0, #0x29
  404d40:	b.ne	404d54 <printf@plt+0x3514>  // b.any
  404d44:	ldr	x0, [sp, #56]
  404d48:	bl	401ad0 <printf@plt+0x290>
  404d4c:	str	w0, [sp, #192]
  404d50:	b	404e20 <printf@plt+0x35e0>
  404d54:	ldr	x0, [sp, #200]
  404d58:	add	x0, x0, #0x18
  404d5c:	ldr	w1, [sp, #192]
  404d60:	and	w1, w1, #0xff
  404d64:	bl	407598 <printf@plt+0x5d58>
  404d68:	b	404ce0 <printf@plt+0x34a0>
  404d6c:	ldr	x0, [sp, #200]
  404d70:	add	x0, x0, #0x18
  404d74:	ldr	w1, [sp, #192]
  404d78:	and	w1, w1, #0xff
  404d7c:	bl	4170ec <_ZdlPvm@@Base+0x638>
  404d80:	ldr	w0, [sp, #192]
  404d84:	strb	w0, [sp, #127]
  404d88:	ldr	x0, [sp, #56]
  404d8c:	bl	401ad0 <printf@plt+0x290>
  404d90:	str	w0, [sp, #192]
  404d94:	ldrb	w1, [sp, #127]
  404d98:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  404d9c:	add	x0, x0, #0x8b0
  404da0:	bl	407414 <printf@plt+0x5bd4>
  404da4:	cmp	w0, #0x0
  404da8:	b.ne	404df0 <printf@plt+0x35b0>  // b.any
  404dac:	ldr	w0, [sp, #192]
  404db0:	cmn	w0, #0x1
  404db4:	b.eq	404df0 <printf@plt+0x35b0>  // b.none
  404db8:	ldr	w0, [sp, #192]
  404dbc:	cmp	w0, #0x20
  404dc0:	b.eq	404df0 <printf@plt+0x35b0>  // b.none
  404dc4:	ldr	w0, [sp, #192]
  404dc8:	cmp	w0, #0x9
  404dcc:	b.eq	404df0 <printf@plt+0x35b0>  // b.none
  404dd0:	ldr	w0, [sp, #192]
  404dd4:	cmp	w0, #0x2e
  404dd8:	b.eq	404df0 <printf@plt+0x35b0>  // b.none
  404ddc:	ldr	w0, [sp, #192]
  404de0:	cmp	w0, #0xa
  404de4:	b.eq	404df0 <printf@plt+0x35b0>  // b.none
  404de8:	mov	w0, #0x1                   	// #1
  404dec:	b	404df4 <printf@plt+0x35b4>
  404df0:	mov	w0, #0x0                   	// #0
  404df4:	cmp	w0, #0x0
  404df8:	b.eq	4054ec <printf@plt+0x3cac>  // b.none
  404dfc:	ldr	x0, [sp, #200]
  404e00:	add	x0, x0, #0x18
  404e04:	ldr	w1, [sp, #192]
  404e08:	and	w1, w1, #0xff
  404e0c:	bl	407598 <printf@plt+0x5d58>
  404e10:	ldr	x0, [sp, #56]
  404e14:	bl	401ad0 <printf@plt+0x290>
  404e18:	str	w0, [sp, #192]
  404e1c:	b	4054ec <printf@plt+0x3cac>
  404e20:	b	4054ec <printf@plt+0x3cac>
  404e24:	ldr	x0, [sp, #56]
  404e28:	bl	401ad0 <printf@plt+0x290>
  404e2c:	str	w0, [sp, #192]
  404e30:	ldr	x0, [sp, #200]
  404e34:	strh	wzr, [x0, #2]
  404e38:	ldr	x0, [sp, #200]
  404e3c:	strh	wzr, [x0]
  404e40:	ldr	w0, [sp, #192]
  404e44:	cmp	w0, #0x2b
  404e48:	b.eq	404e58 <printf@plt+0x3618>  // b.none
  404e4c:	ldr	w0, [sp, #192]
  404e50:	cmp	w0, #0x2d
  404e54:	b.ne	404e84 <printf@plt+0x3644>  // b.any
  404e58:	ldr	w0, [sp, #192]
  404e5c:	cmp	w0, #0x2b
  404e60:	b.ne	404e6c <printf@plt+0x362c>  // b.any
  404e64:	mov	w0, #0x1                   	// #1
  404e68:	b	404e70 <printf@plt+0x3630>
  404e6c:	mov	w0, #0xffffffff            	// #-1
  404e70:	ldr	x1, [sp, #200]
  404e74:	strh	w0, [x1]
  404e78:	ldr	x0, [sp, #56]
  404e7c:	bl	401ad0 <printf@plt+0x290>
  404e80:	str	w0, [sp, #192]
  404e84:	ldr	w0, [sp, #192]
  404e88:	cmn	w0, #0x1
  404e8c:	b.eq	404eb0 <printf@plt+0x3670>  // b.none
  404e90:	ldr	w0, [sp, #192]
  404e94:	and	w0, w0, #0xff
  404e98:	mov	w1, w0
  404e9c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  404ea0:	add	x0, x0, #0x8b0
  404ea4:	bl	407414 <printf@plt+0x5bd4>
  404ea8:	cmp	w0, #0x0
  404eac:	b.ne	404eb8 <printf@plt+0x3678>  // b.any
  404eb0:	mov	w0, #0x1                   	// #1
  404eb4:	b	404ebc <printf@plt+0x367c>
  404eb8:	mov	w0, #0x0                   	// #0
  404ebc:	cmp	w0, #0x0
  404ec0:	b.eq	404ef4 <printf@plt+0x36b4>  // b.none
  404ec4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404ec8:	add	x3, x0, #0xc0
  404ecc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404ed0:	add	x2, x0, #0xc0
  404ed4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404ed8:	add	x1, x0, #0xc0
  404edc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  404ee0:	add	x0, x0, #0x488
  404ee4:	bl	414ad4 <printf@plt+0x13294>
  404ee8:	ldr	x0, [sp, #200]
  404eec:	strh	wzr, [x0]
  404ef0:	b	404fa4 <printf@plt+0x3764>
  404ef4:	ldr	x0, [sp, #200]
  404ef8:	ldrsh	w0, [x0, #2]
  404efc:	and	w0, w0, #0xffff
  404f00:	mov	w1, w0
  404f04:	mov	w0, w1
  404f08:	ubfiz	w0, w0, #2, #14
  404f0c:	add	w0, w0, w1
  404f10:	ubfiz	w0, w0, #1, #15
  404f14:	and	w0, w0, #0xffff
  404f18:	sxth	w1, w0
  404f1c:	ldr	x0, [sp, #200]
  404f20:	strh	w1, [x0, #2]
  404f24:	ldr	x0, [sp, #200]
  404f28:	ldrsh	w0, [x0, #2]
  404f2c:	and	w1, w0, #0xffff
  404f30:	ldr	w0, [sp, #192]
  404f34:	and	w0, w0, #0xffff
  404f38:	add	w0, w1, w0
  404f3c:	and	w0, w0, #0xffff
  404f40:	sub	w0, w0, #0x30
  404f44:	and	w0, w0, #0xffff
  404f48:	sxth	w1, w0
  404f4c:	ldr	x0, [sp, #200]
  404f50:	strh	w1, [x0, #2]
  404f54:	ldr	x0, [sp, #56]
  404f58:	bl	401ad0 <printf@plt+0x290>
  404f5c:	str	w0, [sp, #192]
  404f60:	ldr	w0, [sp, #192]
  404f64:	cmn	w0, #0x1
  404f68:	b.eq	404f94 <printf@plt+0x3754>  // b.none
  404f6c:	ldr	w0, [sp, #192]
  404f70:	and	w0, w0, #0xff
  404f74:	mov	w1, w0
  404f78:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  404f7c:	add	x0, x0, #0x8b0
  404f80:	bl	407414 <printf@plt+0x5bd4>
  404f84:	cmp	w0, #0x0
  404f88:	b.eq	404f94 <printf@plt+0x3754>  // b.none
  404f8c:	mov	w0, #0x1                   	// #1
  404f90:	b	404f98 <printf@plt+0x3758>
  404f94:	mov	w0, #0x0                   	// #0
  404f98:	cmp	w0, #0x0
  404f9c:	b.eq	404fa4 <printf@plt+0x3764>  // b.none
  404fa0:	b	404ef4 <printf@plt+0x36b4>
  404fa4:	ldr	x0, [sp, #200]
  404fa8:	ldrsh	w0, [x0, #2]
  404fac:	cmp	w0, #0x63
  404fb0:	b.gt	404fc4 <printf@plt+0x3784>
  404fb4:	ldr	x0, [sp, #200]
  404fb8:	ldrsh	w0, [x0, #2]
  404fbc:	cmn	w0, #0x63
  404fc0:	b.ge	4054f4 <printf@plt+0x3cb4>  // b.tcont
  404fc4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404fc8:	add	x3, x0, #0xc0
  404fcc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404fd0:	add	x2, x0, #0xc0
  404fd4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  404fd8:	add	x1, x0, #0xc0
  404fdc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  404fe0:	add	x0, x0, #0x4b0
  404fe4:	bl	414ad4 <printf@plt+0x13294>
  404fe8:	ldr	x0, [sp, #200]
  404fec:	strh	wzr, [x0, #2]
  404ff0:	ldr	x0, [sp, #200]
  404ff4:	strh	wzr, [x0]
  404ff8:	b	4054f4 <printf@plt+0x3cb4>
  404ffc:	ldr	x0, [sp, #56]
  405000:	bl	401ad0 <printf@plt+0x290>
  405004:	str	w0, [sp, #192]
  405008:	ldr	x0, [sp, #200]
  40500c:	mov	w1, #0x1                   	// #1
  405010:	str	w1, [x0, #40]
  405014:	b	405500 <printf@plt+0x3cc0>
  405018:	ldr	x0, [sp, #56]
  40501c:	bl	401ad0 <printf@plt+0x290>
  405020:	str	w0, [sp, #192]
  405024:	ldr	x0, [sp, #200]
  405028:	mov	w1, #0x1                   	// #1
  40502c:	strb	w1, [x0, #45]
  405030:	b	405500 <printf@plt+0x3cc0>
  405034:	ldr	x0, [sp, #56]
  405038:	bl	401ad0 <printf@plt+0x290>
  40503c:	str	w0, [sp, #192]
  405040:	ldr	x0, [sp, #200]
  405044:	strh	wzr, [x0, #6]
  405048:	ldr	x0, [sp, #200]
  40504c:	strh	wzr, [x0, #4]
  405050:	ldr	w0, [sp, #192]
  405054:	cmp	w0, #0x2b
  405058:	b.eq	405068 <printf@plt+0x3828>  // b.none
  40505c:	ldr	w0, [sp, #192]
  405060:	cmp	w0, #0x2d
  405064:	b.ne	405094 <printf@plt+0x3854>  // b.any
  405068:	ldr	w0, [sp, #192]
  40506c:	cmp	w0, #0x2b
  405070:	b.ne	40507c <printf@plt+0x383c>  // b.any
  405074:	mov	w0, #0x1                   	// #1
  405078:	b	405080 <printf@plt+0x3840>
  40507c:	mov	w0, #0xffffffff            	// #-1
  405080:	ldr	x1, [sp, #200]
  405084:	strh	w0, [x1, #4]
  405088:	ldr	x0, [sp, #56]
  40508c:	bl	401ad0 <printf@plt+0x290>
  405090:	str	w0, [sp, #192]
  405094:	ldr	w0, [sp, #192]
  405098:	cmn	w0, #0x1
  40509c:	b.eq	4050c0 <printf@plt+0x3880>  // b.none
  4050a0:	ldr	w0, [sp, #192]
  4050a4:	and	w0, w0, #0xff
  4050a8:	mov	w1, w0
  4050ac:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4050b0:	add	x0, x0, #0x8b0
  4050b4:	bl	407414 <printf@plt+0x5bd4>
  4050b8:	cmp	w0, #0x0
  4050bc:	b.ne	4050c8 <printf@plt+0x3888>  // b.any
  4050c0:	mov	w0, #0x1                   	// #1
  4050c4:	b	4050cc <printf@plt+0x388c>
  4050c8:	mov	w0, #0x0                   	// #0
  4050cc:	cmp	w0, #0x0
  4050d0:	b.eq	405104 <printf@plt+0x38c4>  // b.none
  4050d4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4050d8:	add	x3, x0, #0xc0
  4050dc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4050e0:	add	x2, x0, #0xc0
  4050e4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4050e8:	add	x1, x0, #0xc0
  4050ec:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4050f0:	add	x0, x0, #0x4c8
  4050f4:	bl	414ad4 <printf@plt+0x13294>
  4050f8:	ldr	x0, [sp, #200]
  4050fc:	strh	wzr, [x0, #4]
  405100:	b	4051b4 <printf@plt+0x3974>
  405104:	ldr	x0, [sp, #200]
  405108:	ldrsh	w0, [x0, #6]
  40510c:	and	w0, w0, #0xffff
  405110:	mov	w1, w0
  405114:	mov	w0, w1
  405118:	ubfiz	w0, w0, #2, #14
  40511c:	add	w0, w0, w1
  405120:	ubfiz	w0, w0, #1, #15
  405124:	and	w0, w0, #0xffff
  405128:	sxth	w1, w0
  40512c:	ldr	x0, [sp, #200]
  405130:	strh	w1, [x0, #6]
  405134:	ldr	x0, [sp, #200]
  405138:	ldrsh	w0, [x0, #6]
  40513c:	and	w1, w0, #0xffff
  405140:	ldr	w0, [sp, #192]
  405144:	and	w0, w0, #0xffff
  405148:	add	w0, w1, w0
  40514c:	and	w0, w0, #0xffff
  405150:	sub	w0, w0, #0x30
  405154:	and	w0, w0, #0xffff
  405158:	sxth	w1, w0
  40515c:	ldr	x0, [sp, #200]
  405160:	strh	w1, [x0, #6]
  405164:	ldr	x0, [sp, #56]
  405168:	bl	401ad0 <printf@plt+0x290>
  40516c:	str	w0, [sp, #192]
  405170:	ldr	w0, [sp, #192]
  405174:	cmn	w0, #0x1
  405178:	b.eq	4051a4 <printf@plt+0x3964>  // b.none
  40517c:	ldr	w0, [sp, #192]
  405180:	and	w0, w0, #0xff
  405184:	mov	w1, w0
  405188:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40518c:	add	x0, x0, #0x8b0
  405190:	bl	407414 <printf@plt+0x5bd4>
  405194:	cmp	w0, #0x0
  405198:	b.eq	4051a4 <printf@plt+0x3964>  // b.none
  40519c:	mov	w0, #0x1                   	// #1
  4051a0:	b	4051a8 <printf@plt+0x3968>
  4051a4:	mov	w0, #0x0                   	// #0
  4051a8:	cmp	w0, #0x0
  4051ac:	b.eq	4051b4 <printf@plt+0x3974>  // b.none
  4051b0:	b	405104 <printf@plt+0x38c4>
  4051b4:	ldr	x0, [sp, #200]
  4051b8:	ldrsh	w0, [x0, #6]
  4051bc:	cmp	w0, #0x48
  4051c0:	b.gt	4051d4 <printf@plt+0x3994>
  4051c4:	ldr	x0, [sp, #200]
  4051c8:	ldrsh	w0, [x0, #6]
  4051cc:	cmn	w0, #0x48
  4051d0:	b.ge	4054fc <printf@plt+0x3cbc>  // b.tcont
  4051d4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4051d8:	add	x3, x0, #0xc0
  4051dc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4051e0:	add	x2, x0, #0xc0
  4051e4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4051e8:	add	x1, x0, #0xc0
  4051ec:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4051f0:	add	x0, x0, #0x4f0
  4051f4:	bl	414ad4 <printf@plt+0x13294>
  4051f8:	ldr	x0, [sp, #200]
  4051fc:	strh	wzr, [x0, #6]
  405200:	ldr	x0, [sp, #200]
  405204:	strh	wzr, [x0, #4]
  405208:	b	4054fc <printf@plt+0x3cbc>
  40520c:	ldr	x0, [sp, #56]
  405210:	bl	401ad0 <printf@plt+0x290>
  405214:	str	w0, [sp, #192]
  405218:	ldr	w0, [sp, #192]
  40521c:	cmp	w0, #0x20
  405220:	b.eq	405230 <printf@plt+0x39f0>  // b.none
  405224:	ldr	w0, [sp, #192]
  405228:	cmp	w0, #0x9
  40522c:	b.ne	405240 <printf@plt+0x3a00>  // b.any
  405230:	ldr	x0, [sp, #56]
  405234:	bl	401ad0 <printf@plt+0x290>
  405238:	str	w0, [sp, #192]
  40523c:	b	405218 <printf@plt+0x39d8>
  405240:	ldr	w0, [sp, #192]
  405244:	cmp	w0, #0x28
  405248:	b.ne	4052fc <printf@plt+0x3abc>  // b.any
  40524c:	ldr	x0, [sp, #200]
  405250:	add	x2, x0, #0x40
  405254:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  405258:	add	x1, x0, #0x510
  40525c:	mov	x0, x2
  405260:	bl	41700c <_ZdlPvm@@Base+0x558>
  405264:	ldr	x0, [sp, #56]
  405268:	bl	401ad0 <printf@plt+0x290>
  40526c:	str	w0, [sp, #192]
  405270:	ldr	w0, [sp, #192]
  405274:	cmp	w0, #0x29
  405278:	b.eq	4052ec <printf@plt+0x3aac>  // b.none
  40527c:	ldr	w0, [sp, #192]
  405280:	cmn	w0, #0x1
  405284:	b.eq	405294 <printf@plt+0x3a54>  // b.none
  405288:	ldr	w0, [sp, #192]
  40528c:	cmp	w0, #0xa
  405290:	b.ne	4052c8 <printf@plt+0x3a88>  // b.any
  405294:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405298:	add	x3, x0, #0xc0
  40529c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4052a0:	add	x2, x0, #0xc0
  4052a4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4052a8:	add	x1, x0, #0xc0
  4052ac:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  4052b0:	add	x0, x0, #0xfc8
  4052b4:	bl	414ad4 <printf@plt+0x13294>
  4052b8:	ldr	x0, [sp, #200]
  4052bc:	bl	4044f8 <printf@plt+0x2cb8>
  4052c0:	mov	x0, #0x0                   	// #0
  4052c4:	b	405cf8 <printf@plt+0x44b8>
  4052c8:	ldr	x0, [sp, #200]
  4052cc:	add	x0, x0, #0x40
  4052d0:	ldr	w1, [sp, #192]
  4052d4:	and	w1, w1, #0xff
  4052d8:	bl	407598 <printf@plt+0x5d58>
  4052dc:	ldr	x0, [sp, #56]
  4052e0:	bl	401ad0 <printf@plt+0x290>
  4052e4:	str	w0, [sp, #192]
  4052e8:	b	405270 <printf@plt+0x3a30>
  4052ec:	ldr	x0, [sp, #56]
  4052f0:	bl	401ad0 <printf@plt+0x290>
  4052f4:	str	w0, [sp, #192]
  4052f8:	b	40541c <printf@plt+0x3bdc>
  4052fc:	ldr	w0, [sp, #192]
  405300:	cmp	w0, #0x2b
  405304:	b.eq	405314 <printf@plt+0x3ad4>  // b.none
  405308:	ldr	w0, [sp, #192]
  40530c:	cmp	w0, #0x2d
  405310:	b.ne	405338 <printf@plt+0x3af8>  // b.any
  405314:	ldr	x0, [sp, #200]
  405318:	add	x0, x0, #0x40
  40531c:	ldr	w1, [sp, #192]
  405320:	and	w1, w1, #0xff
  405324:	bl	4170ec <_ZdlPvm@@Base+0x638>
  405328:	ldr	x0, [sp, #56]
  40532c:	bl	401ad0 <printf@plt+0x290>
  405330:	str	w0, [sp, #192]
  405334:	b	405350 <printf@plt+0x3b10>
  405338:	ldr	x0, [sp, #200]
  40533c:	add	x2, x0, #0x40
  405340:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  405344:	add	x1, x0, #0x510
  405348:	mov	x0, x2
  40534c:	bl	41700c <_ZdlPvm@@Base+0x558>
  405350:	ldr	w0, [sp, #192]
  405354:	cmn	w0, #0x1
  405358:	b.eq	40537c <printf@plt+0x3b3c>  // b.none
  40535c:	ldr	w0, [sp, #192]
  405360:	and	w0, w0, #0xff
  405364:	mov	w1, w0
  405368:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40536c:	add	x0, x0, #0x8b0
  405370:	bl	407414 <printf@plt+0x5bd4>
  405374:	cmp	w0, #0x0
  405378:	b.ne	405384 <printf@plt+0x3b44>  // b.any
  40537c:	mov	w0, #0x1                   	// #1
  405380:	b	405388 <printf@plt+0x3b48>
  405384:	mov	w0, #0x0                   	// #0
  405388:	cmp	w0, #0x0
  40538c:	b.eq	4053b8 <printf@plt+0x3b78>  // b.none
  405390:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405394:	add	x3, x0, #0xc0
  405398:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40539c:	add	x2, x0, #0xc0
  4053a0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4053a4:	add	x1, x0, #0xc0
  4053a8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4053ac:	add	x0, x0, #0x518
  4053b0:	bl	414ad4 <printf@plt+0x13294>
  4053b4:	b	40541c <printf@plt+0x3bdc>
  4053b8:	ldr	x0, [sp, #200]
  4053bc:	add	x0, x0, #0x40
  4053c0:	ldr	w1, [sp, #192]
  4053c4:	and	w1, w1, #0xff
  4053c8:	bl	407598 <printf@plt+0x5d58>
  4053cc:	ldr	x0, [sp, #56]
  4053d0:	bl	401ad0 <printf@plt+0x290>
  4053d4:	str	w0, [sp, #192]
  4053d8:	ldr	w0, [sp, #192]
  4053dc:	cmn	w0, #0x1
  4053e0:	b.eq	40540c <printf@plt+0x3bcc>  // b.none
  4053e4:	ldr	w0, [sp, #192]
  4053e8:	and	w0, w0, #0xff
  4053ec:	mov	w1, w0
  4053f0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4053f4:	add	x0, x0, #0x8b0
  4053f8:	bl	407414 <printf@plt+0x5bd4>
  4053fc:	cmp	w0, #0x0
  405400:	b.eq	40540c <printf@plt+0x3bcc>  // b.none
  405404:	mov	w0, #0x1                   	// #1
  405408:	b	405410 <printf@plt+0x3bd0>
  40540c:	mov	w0, #0x0                   	// #0
  405410:	cmp	w0, #0x0
  405414:	b.eq	40541c <printf@plt+0x3bdc>  // b.none
  405418:	b	4053b8 <printf@plt+0x3b78>
  40541c:	ldr	x0, [sp, #200]
  405420:	str	wzr, [x0, #100]
  405424:	b	405500 <printf@plt+0x3cc0>
  405428:	ldr	x0, [sp, #56]
  40542c:	bl	401ad0 <printf@plt+0x290>
  405430:	str	w0, [sp, #192]
  405434:	ldr	x0, [sp, #200]
  405438:	mov	w1, #0x1                   	// #1
  40543c:	str	w1, [x0, #100]
  405440:	ldr	x0, [sp, #200]
  405444:	str	wzr, [x0, #96]
  405448:	ldr	x0, [sp, #200]
  40544c:	add	x2, x0, #0x40
  405450:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  405454:	add	x1, x0, #0x510
  405458:	mov	x0, x2
  40545c:	bl	41700c <_ZdlPvm@@Base+0x558>
  405460:	b	405500 <printf@plt+0x3cc0>
  405464:	ldr	x0, [sp, #56]
  405468:	bl	401ad0 <printf@plt+0x290>
  40546c:	str	w0, [sp, #192]
  405470:	ldr	x0, [sp, #200]
  405474:	mov	w1, #0x1                   	// #1
  405478:	strb	w1, [x0, #44]
  40547c:	b	405500 <printf@plt+0x3cc0>
  405480:	ldr	x0, [sp, #56]
  405484:	bl	401ad0 <printf@plt+0x290>
  405488:	str	w0, [sp, #192]
  40548c:	ldr	x0, [sp, #200]
  405490:	ldr	w0, [x0, #84]
  405494:	add	w1, w0, #0x1
  405498:	ldr	x0, [sp, #200]
  40549c:	str	w1, [x0, #84]
  4054a0:	b	405500 <printf@plt+0x3cc0>
  4054a4:	ldr	x0, [sp, #56]
  4054a8:	bl	401ad0 <printf@plt+0x290>
  4054ac:	str	w0, [sp, #192]
  4054b0:	b	405500 <printf@plt+0x3cc0>
  4054b4:	ldr	x0, [sp, #48]
  4054b8:	ldrb	w0, [x0, #10]
  4054bc:	mov	w1, w0
  4054c0:	ldr	w0, [sp, #192]
  4054c4:	cmp	w0, w1
  4054c8:	b.ne	4054dc <printf@plt+0x3c9c>  // b.any
  4054cc:	ldr	x0, [sp, #56]
  4054d0:	bl	401ad0 <printf@plt+0x290>
  4054d4:	str	w0, [sp, #192]
  4054d8:	b	405500 <printf@plt+0x3cc0>
  4054dc:	str	wzr, [sp, #172]
  4054e0:	b	405500 <printf@plt+0x3cc0>
  4054e4:	nop
  4054e8:	b	405500 <printf@plt+0x3cc0>
  4054ec:	nop
  4054f0:	b	405500 <printf@plt+0x3cc0>
  4054f4:	nop
  4054f8:	b	405500 <printf@plt+0x3cc0>
  4054fc:	nop
  405500:	ldr	w0, [sp, #172]
  405504:	cmp	w0, #0x0
  405508:	b.eq	405510 <printf@plt+0x3cd0>  // b.none
  40550c:	b	404988 <printf@plt+0x3148>
  405510:	ldr	x0, [sp, #200]
  405514:	ldr	w0, [x0, #84]
  405518:	cmp	w0, #0x2
  40551c:	b.le	405550 <printf@plt+0x3d10>
  405520:	ldr	x0, [sp, #200]
  405524:	mov	w1, #0x2                   	// #2
  405528:	str	w1, [x0, #84]
  40552c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405530:	add	x3, x0, #0xc0
  405534:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405538:	add	x2, x0, #0xc0
  40553c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405540:	add	x1, x0, #0xc0
  405544:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  405548:	add	x0, x0, #0x538
  40554c:	bl	414ad4 <printf@plt+0x13294>
  405550:	ldr	w0, [sp, #192]
  405554:	cmp	w0, #0xa
  405558:	b.eq	405568 <printf@plt+0x3d28>  // b.none
  40555c:	ldr	w0, [sp, #192]
  405560:	cmp	w0, #0x2c
  405564:	b.ne	404760 <printf@plt+0x2f20>  // b.any
  405568:	ldr	x0, [sp, #56]
  40556c:	bl	401ad0 <printf@plt+0x290>
  405570:	str	w0, [sp, #192]
  405574:	ldr	x0, [sp, #200]
  405578:	mov	w1, #0x1                   	// #1
  40557c:	str	w1, [x0, #92]
  405580:	b	404760 <printf@plt+0x2f20>
  405584:	nop
  405588:	ldr	w0, [sp, #192]
  40558c:	cmp	w0, #0x2e
  405590:	b.ne	4055fc <printf@plt+0x3dbc>  // b.any
  405594:	ldr	x0, [sp, #56]
  405598:	bl	401ad0 <printf@plt+0x290>
  40559c:	str	w0, [sp, #192]
  4055a0:	ldr	w0, [sp, #192]
  4055a4:	cmp	w0, #0x20
  4055a8:	b.eq	405594 <printf@plt+0x3d54>  // b.none
  4055ac:	ldr	w0, [sp, #192]
  4055b0:	cmp	w0, #0x9
  4055b4:	b.ne	4055bc <printf@plt+0x3d7c>  // b.any
  4055b8:	b	405594 <printf@plt+0x3d54>
  4055bc:	ldr	w0, [sp, #192]
  4055c0:	cmp	w0, #0xa
  4055c4:	b.eq	4055fc <printf@plt+0x3dbc>  // b.none
  4055c8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4055cc:	add	x3, x0, #0xc0
  4055d0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4055d4:	add	x2, x0, #0xc0
  4055d8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4055dc:	add	x1, x0, #0xc0
  4055e0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4055e4:	add	x0, x0, #0x568
  4055e8:	bl	414ad4 <printf@plt+0x13294>
  4055ec:	ldr	x0, [sp, #200]
  4055f0:	bl	4044f8 <printf@plt+0x2cb8>
  4055f4:	mov	x0, #0x0                   	// #0
  4055f8:	b	405cf8 <printf@plt+0x44b8>
  4055fc:	ldr	x0, [sp, #200]
  405600:	cmp	x0, #0x0
  405604:	b.ne	40563c <printf@plt+0x3dfc>  // b.any
  405608:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40560c:	add	x3, x0, #0xc0
  405610:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405614:	add	x2, x0, #0xc0
  405618:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40561c:	add	x1, x0, #0xc0
  405620:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  405624:	add	x0, x0, #0x588
  405628:	bl	414ad4 <printf@plt+0x13294>
  40562c:	ldr	x0, [sp, #200]
  405630:	bl	4044f8 <printf@plt+0x2cb8>
  405634:	mov	x0, #0x0                   	// #0
  405638:	b	405cf8 <printf@plt+0x44b8>
  40563c:	ldr	x0, [sp, #200]
  405640:	mov	w1, #0x1                   	// #1
  405644:	str	w1, [x0, #92]
  405648:	str	xzr, [sp, #160]
  40564c:	ldr	x0, [sp, #200]
  405650:	cmp	x0, #0x0
  405654:	b.eq	405684 <printf@plt+0x3e44>  // b.none
  405658:	ldr	x0, [sp, #200]
  40565c:	ldr	x0, [x0, #56]
  405660:	str	x0, [sp, #112]
  405664:	ldr	x0, [sp, #200]
  405668:	ldr	x1, [sp, #160]
  40566c:	str	x1, [x0, #56]
  405670:	ldr	x0, [sp, #200]
  405674:	str	x0, [sp, #160]
  405678:	ldr	x0, [sp, #112]
  40567c:	str	x0, [sp, #200]
  405680:	b	40564c <printf@plt+0x3e0c>
  405684:	ldr	x0, [sp, #160]
  405688:	str	x0, [sp, #200]
  40568c:	str	wzr, [sp, #148]
  405690:	str	wzr, [sp, #144]
  405694:	str	wzr, [sp, #140]
  405698:	ldr	x0, [sp, #200]
  40569c:	str	x0, [sp, #152]
  4056a0:	ldr	x0, [sp, #152]
  4056a4:	cmp	x0, #0x0
  4056a8:	b.eq	405708 <printf@plt+0x3ec8>  // b.none
  4056ac:	ldr	x0, [sp, #152]
  4056b0:	ldr	w0, [x0, #92]
  4056b4:	cmp	w0, #0x0
  4056b8:	b.eq	4056ec <printf@plt+0x3eac>  // b.none
  4056bc:	ldr	w1, [sp, #140]
  4056c0:	ldr	w0, [sp, #148]
  4056c4:	cmp	w1, w0
  4056c8:	b.lt	4056d8 <printf@plt+0x3e98>  // b.tstop
  4056cc:	ldr	w0, [sp, #140]
  4056d0:	add	w0, w0, #0x1
  4056d4:	str	w0, [sp, #148]
  4056d8:	str	wzr, [sp, #140]
  4056dc:	ldr	w0, [sp, #144]
  4056e0:	add	w0, w0, #0x1
  4056e4:	str	w0, [sp, #144]
  4056e8:	b	4056f8 <printf@plt+0x3eb8>
  4056ec:	ldr	w0, [sp, #140]
  4056f0:	add	w0, w0, #0x1
  4056f4:	str	w0, [sp, #140]
  4056f8:	ldr	x0, [sp, #152]
  4056fc:	ldr	x0, [x0, #56]
  405700:	str	x0, [sp, #152]
  405704:	b	4056a0 <printf@plt+0x3e60>
  405708:	ldr	x0, [sp, #40]
  40570c:	cmp	x0, #0x0
  405710:	b.eq	405780 <printf@plt+0x3f40>  // b.none
  405714:	ldr	x0, [sp, #40]
  405718:	ldr	w0, [x0, #4]
  40571c:	ldr	w1, [sp, #148]
  405720:	cmp	w1, w0
  405724:	b.le	40575c <printf@plt+0x3f1c>
  405728:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40572c:	add	x3, x0, #0xc0
  405730:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405734:	add	x2, x0, #0xc0
  405738:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40573c:	add	x1, x0, #0xc0
  405740:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  405744:	add	x0, x0, #0x598
  405748:	bl	414ad4 <printf@plt+0x13294>
  40574c:	ldr	x0, [sp, #200]
  405750:	bl	4044f8 <printf@plt+0x2cb8>
  405754:	mov	x0, #0x0                   	// #0
  405758:	b	405cf8 <printf@plt+0x44b8>
  40575c:	ldr	x0, [sp, #40]
  405760:	str	x0, [sp, #128]
  405764:	ldr	x0, [sp, #128]
  405768:	ldr	w0, [x0]
  40576c:	str	w0, [sp, #136]
  405770:	ldr	w1, [sp, #144]
  405774:	ldr	x0, [sp, #128]
  405778:	bl	403dec <printf@plt+0x25ac>
  40577c:	b	4057a4 <printf@plt+0x3f64>
  405780:	mov	x0, #0x38                  	// #56
  405784:	bl	4169f8 <_Znwm@@Base>
  405788:	mov	x19, x0
  40578c:	ldr	w2, [sp, #148]
  405790:	ldr	w1, [sp, #144]
  405794:	mov	x0, x19
  405798:	bl	403950 <printf@plt+0x2110>
  40579c:	str	x19, [sp, #128]
  4057a0:	str	wzr, [sp, #136]
  4057a4:	str	wzr, [sp, #140]
  4057a8:	ldr	x0, [sp, #200]
  4057ac:	str	x0, [sp, #152]
  4057b0:	ldr	x0, [sp, #152]
  4057b4:	cmp	x0, #0x0
  4057b8:	b.eq	405b6c <printf@plt+0x432c>  // b.none
  4057bc:	ldr	x0, [sp, #128]
  4057c0:	ldr	x1, [x0, #40]
  4057c4:	ldrsw	x0, [sp, #136]
  4057c8:	lsl	x0, x0, #3
  4057cc:	add	x0, x1, x0
  4057d0:	ldr	x2, [x0]
  4057d4:	ldrsw	x1, [sp, #140]
  4057d8:	mov	x0, x1
  4057dc:	lsl	x0, x0, #3
  4057e0:	sub	x0, x0, x1
  4057e4:	lsl	x0, x0, #3
  4057e8:	add	x0, x2, x0
  4057ec:	ldr	x1, [sp, #152]
  4057f0:	bl	40772c <printf@plt+0x5eec>
  4057f4:	ldr	w0, [sp, #148]
  4057f8:	sub	w0, w0, #0x1
  4057fc:	ldr	w1, [sp, #140]
  405800:	cmp	w1, w0
  405804:	b.ge	405888 <printf@plt+0x4048>  // b.tcont
  405808:	ldr	x0, [sp, #152]
  40580c:	ldr	w1, [x0, #80]
  405810:	ldr	x0, [sp, #128]
  405814:	ldr	x2, [x0, #8]
  405818:	ldrsw	x0, [sp, #140]
  40581c:	lsl	x0, x0, #2
  405820:	add	x0, x2, x0
  405824:	ldr	w0, [x0]
  405828:	cmp	w1, w0
  40582c:	b.le	4058bc <printf@plt+0x407c>
  405830:	ldr	x0, [sp, #40]
  405834:	cmp	x0, #0x0
  405838:	b.eq	405864 <printf@plt+0x4024>  // b.none
  40583c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405840:	add	x3, x0, #0xc0
  405844:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405848:	add	x2, x0, #0xc0
  40584c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405850:	add	x1, x0, #0xc0
  405854:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  405858:	add	x0, x0, #0x5d8
  40585c:	bl	414ad4 <printf@plt+0x13294>
  405860:	b	4058bc <printf@plt+0x407c>
  405864:	ldr	x0, [sp, #128]
  405868:	ldr	x1, [x0, #8]
  40586c:	ldrsw	x0, [sp, #140]
  405870:	lsl	x0, x0, #2
  405874:	add	x0, x1, x0
  405878:	ldr	x1, [sp, #152]
  40587c:	ldr	w1, [x1, #80]
  405880:	str	w1, [x0]
  405884:	b	4058bc <printf@plt+0x407c>
  405888:	ldr	x0, [sp, #152]
  40588c:	ldr	w0, [x0, #80]
  405890:	cmp	w0, #0x0
  405894:	b.lt	4058bc <printf@plt+0x407c>  // b.tstop
  405898:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40589c:	add	x3, x0, #0xc0
  4058a0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4058a4:	add	x2, x0, #0xc0
  4058a8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4058ac:	add	x1, x0, #0xc0
  4058b0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4058b4:	add	x0, x0, #0x610
  4058b8:	bl	414ad4 <printf@plt+0x13294>
  4058bc:	ldr	x0, [sp, #152]
  4058c0:	ldr	w0, [x0, #96]
  4058c4:	cmp	w0, #0x0
  4058c8:	b.eq	405934 <printf@plt+0x40f4>  // b.none
  4058cc:	ldr	x0, [sp, #128]
  4058d0:	ldr	x1, [x0, #24]
  4058d4:	ldrsw	x0, [sp, #140]
  4058d8:	add	x0, x1, x0
  4058dc:	ldrb	w0, [x0]
  4058e0:	cmp	w0, #0x0
  4058e4:	b.ne	405934 <printf@plt+0x40f4>  // b.any
  4058e8:	ldr	x0, [sp, #40]
  4058ec:	cmp	x0, #0x0
  4058f0:	b.eq	40591c <printf@plt+0x40dc>  // b.none
  4058f4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4058f8:	add	x3, x0, #0xc0
  4058fc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405900:	add	x2, x0, #0xc0
  405904:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405908:	add	x1, x0, #0xc0
  40590c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  405910:	add	x0, x0, #0x640
  405914:	bl	414ad4 <printf@plt+0x13294>
  405918:	b	405934 <printf@plt+0x40f4>
  40591c:	ldr	x0, [sp, #128]
  405920:	ldr	x1, [x0, #24]
  405924:	ldrsw	x0, [sp, #140]
  405928:	add	x0, x1, x0
  40592c:	mov	w1, #0x1                   	// #1
  405930:	strb	w1, [x0]
  405934:	ldr	x0, [sp, #152]
  405938:	ldr	w0, [x0, #100]
  40593c:	cmp	w0, #0x0
  405940:	b.eq	4059b4 <printf@plt+0x4174>  // b.none
  405944:	ldr	x0, [sp, #128]
  405948:	ldr	x1, [x0, #32]
  40594c:	ldrsw	x0, [sp, #140]
  405950:	add	x0, x1, x0
  405954:	ldrb	w0, [x0]
  405958:	cmp	w0, #0x0
  40595c:	b.ne	4059b4 <printf@plt+0x4174>  // b.any
  405960:	ldr	x0, [sp, #40]
  405964:	cmp	x0, #0x0
  405968:	b.eq	405994 <printf@plt+0x4154>  // b.none
  40596c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405970:	add	x3, x0, #0xc0
  405974:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405978:	add	x2, x0, #0xc0
  40597c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405980:	add	x1, x0, #0xc0
  405984:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  405988:	add	x0, x0, #0x680
  40598c:	bl	414ad4 <printf@plt+0x13294>
  405990:	b	4059b4 <printf@plt+0x4174>
  405994:	ldr	x0, [sp, #128]
  405998:	ldr	x1, [x0, #32]
  40599c:	ldrsw	x0, [sp, #140]
  4059a0:	add	x0, x1, x0
  4059a4:	mov	w1, #0x1                   	// #1
  4059a8:	strb	w1, [x0]
  4059ac:	mov	w0, #0x1                   	// #1
  4059b0:	str	w0, [sp, #196]
  4059b4:	ldr	x0, [sp, #152]
  4059b8:	add	x0, x0, #0x40
  4059bc:	bl	4074e0 <printf@plt+0x5ca0>
  4059c0:	cmp	w0, #0x0
  4059c4:	cset	w0, eq  // eq = none
  4059c8:	and	w0, w0, #0xff
  4059cc:	cmp	w0, #0x0
  4059d0:	b.eq	405a90 <printf@plt+0x4250>  // b.none
  4059d4:	ldr	x0, [sp, #128]
  4059d8:	ldr	x1, [x0, #16]
  4059dc:	ldrsw	x0, [sp, #140]
  4059e0:	lsl	x0, x0, #4
  4059e4:	add	x0, x1, x0
  4059e8:	bl	4074e0 <printf@plt+0x5ca0>
  4059ec:	cmp	w0, #0x0
  4059f0:	b.ne	405a2c <printf@plt+0x41ec>  // b.any
  4059f4:	ldr	x0, [sp, #128]
  4059f8:	ldr	x1, [x0, #16]
  4059fc:	ldrsw	x0, [sp, #140]
  405a00:	lsl	x0, x0, #4
  405a04:	add	x2, x1, x0
  405a08:	ldr	x0, [sp, #152]
  405a0c:	add	x0, x0, #0x40
  405a10:	mov	x1, x0
  405a14:	mov	x0, x2
  405a18:	bl	40751c <printf@plt+0x5cdc>
  405a1c:	cmp	w0, #0x0
  405a20:	b.eq	405a2c <printf@plt+0x41ec>  // b.none
  405a24:	mov	w0, #0x1                   	// #1
  405a28:	b	405a30 <printf@plt+0x41f0>
  405a2c:	mov	w0, #0x0                   	// #0
  405a30:	cmp	w0, #0x0
  405a34:	b.eq	405a68 <printf@plt+0x4228>  // b.none
  405a38:	ldr	w0, [sp, #140]
  405a3c:	add	w1, w0, #0x1
  405a40:	add	x0, sp, #0x58
  405a44:	bl	4143a8 <printf@plt+0x12b68>
  405a48:	add	x1, sp, #0x58
  405a4c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405a50:	add	x3, x0, #0xc0
  405a54:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405a58:	add	x2, x0, #0xc0
  405a5c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  405a60:	add	x0, x0, #0x6c0
  405a64:	bl	414ad4 <printf@plt+0x13294>
  405a68:	ldr	x0, [sp, #128]
  405a6c:	ldr	x1, [x0, #16]
  405a70:	ldrsw	x0, [sp, #140]
  405a74:	lsl	x0, x0, #4
  405a78:	add	x2, x1, x0
  405a7c:	ldr	x0, [sp, #152]
  405a80:	add	x0, x0, #0x40
  405a84:	mov	x1, x0
  405a88:	mov	x0, x2
  405a8c:	bl	416f70 <_ZdlPvm@@Base+0x4bc>
  405a90:	ldr	x0, [sp, #152]
  405a94:	ldr	w0, [x0, #88]
  405a98:	cmp	w0, #0x0
  405a9c:	b.eq	405af8 <printf@plt+0x42b8>  // b.none
  405aa0:	ldr	w0, [sp, #140]
  405aa4:	cmp	w0, #0x0
  405aa8:	cset	w0, eq  // eq = none
  405aac:	and	w0, w0, #0xff
  405ab0:	mov	w3, w0
  405ab4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  405ab8:	add	x2, x0, #0xf18
  405abc:	mov	w1, #0x4b3                 	// #1203
  405ac0:	mov	w0, w3
  405ac4:	bl	4073dc <printf@plt+0x5b9c>
  405ac8:	ldr	x0, [sp, #152]
  405acc:	ldr	w2, [x0, #88]
  405ad0:	ldr	x0, [sp, #128]
  405ad4:	ldr	x1, [x0, #48]
  405ad8:	ldrsw	x0, [sp, #136]
  405adc:	lsl	x0, x0, #3
  405ae0:	add	x0, x1, x0
  405ae4:	ldr	x1, [x0]
  405ae8:	ldrsw	x0, [sp, #140]
  405aec:	add	x0, x1, x0
  405af0:	and	w1, w2, #0xff
  405af4:	strb	w1, [x0]
  405af8:	ldr	x0, [sp, #152]
  405afc:	ldr	w2, [x0, #84]
  405b00:	ldr	x0, [sp, #128]
  405b04:	ldr	x1, [x0, #48]
  405b08:	ldrsw	x0, [sp, #136]
  405b0c:	lsl	x0, x0, #3
  405b10:	add	x0, x1, x0
  405b14:	ldr	x1, [x0]
  405b18:	ldrsw	x0, [sp, #140]
  405b1c:	add	x0, x0, #0x1
  405b20:	add	x0, x1, x0
  405b24:	and	w1, w2, #0xff
  405b28:	strb	w1, [x0]
  405b2c:	ldr	x0, [sp, #152]
  405b30:	ldr	w0, [x0, #92]
  405b34:	cmp	w0, #0x0
  405b38:	b.eq	405b50 <printf@plt+0x4310>  // b.none
  405b3c:	ldr	w0, [sp, #136]
  405b40:	add	w0, w0, #0x1
  405b44:	str	w0, [sp, #136]
  405b48:	str	wzr, [sp, #140]
  405b4c:	b	405b5c <printf@plt+0x431c>
  405b50:	ldr	w0, [sp, #140]
  405b54:	add	w0, w0, #0x1
  405b58:	str	w0, [sp, #140]
  405b5c:	ldr	x0, [sp, #152]
  405b60:	ldr	x0, [x0, #56]
  405b64:	str	x0, [sp, #152]
  405b68:	b	4057b0 <printf@plt+0x3f70>
  405b6c:	ldr	x0, [sp, #200]
  405b70:	bl	4044f8 <printf@plt+0x2cb8>
  405b74:	str	wzr, [sp, #140]
  405b78:	ldr	w1, [sp, #140]
  405b7c:	ldr	w0, [sp, #148]
  405b80:	cmp	w1, w0
  405b84:	b.ge	405c0c <printf@plt+0x43cc>  // b.tcont
  405b88:	ldr	x0, [sp, #128]
  405b8c:	ldr	x1, [x0, #40]
  405b90:	ldr	x0, [sp, #128]
  405b94:	ldr	w0, [x0]
  405b98:	sxtw	x0, w0
  405b9c:	lsl	x0, x0, #3
  405ba0:	sub	x0, x0, #0x8
  405ba4:	add	x0, x1, x0
  405ba8:	ldr	x2, [x0]
  405bac:	ldrsw	x1, [sp, #140]
  405bb0:	mov	x0, x1
  405bb4:	lsl	x0, x0, #3
  405bb8:	sub	x0, x0, x1
  405bbc:	lsl	x0, x0, #3
  405bc0:	add	x0, x2, x0
  405bc4:	str	x0, [sp, #104]
  405bc8:	ldr	x0, [sp, #104]
  405bcc:	ldr	w0, [x0, #48]
  405bd0:	cmp	w0, #0x7
  405bd4:	b.eq	405bf8 <printf@plt+0x43b8>  // b.none
  405bd8:	ldr	x0, [sp, #104]
  405bdc:	ldr	w0, [x0, #48]
  405be0:	cmp	w0, #0x8
  405be4:	b.eq	405bf8 <printf@plt+0x43b8>  // b.none
  405be8:	ldr	x0, [sp, #104]
  405bec:	ldr	w0, [x0, #48]
  405bf0:	cmp	w0, #0x5
  405bf4:	b.ne	405c08 <printf@plt+0x43c8>  // b.any
  405bf8:	ldr	w0, [sp, #140]
  405bfc:	add	w0, w0, #0x1
  405c00:	str	w0, [sp, #140]
  405c04:	b	405b78 <printf@plt+0x4338>
  405c08:	nop
  405c0c:	ldr	w1, [sp, #140]
  405c10:	ldr	w0, [sp, #148]
  405c14:	cmp	w1, w0
  405c18:	b.lt	405c68 <printf@plt+0x4428>  // b.tstop
  405c1c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405c20:	add	x3, x0, #0xc0
  405c24:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405c28:	add	x2, x0, #0xc0
  405c2c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405c30:	add	x1, x0, #0xc0
  405c34:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  405c38:	add	x0, x0, #0x6e0
  405c3c:	bl	414ad4 <printf@plt+0x13294>
  405c40:	ldr	x19, [sp, #128]
  405c44:	cmp	x19, #0x0
  405c48:	b.eq	405c60 <printf@plt+0x4420>  // b.none
  405c4c:	mov	x0, x19
  405c50:	bl	4041b0 <printf@plt+0x2970>
  405c54:	mov	x1, #0x38                  	// #56
  405c58:	mov	x0, x19
  405c5c:	bl	416ab4 <_ZdlPvm@@Base>
  405c60:	mov	x0, #0x0                   	// #0
  405c64:	b	405cf8 <printf@plt+0x44b8>
  405c68:	ldr	w0, [sp, #196]
  405c6c:	cmp	w0, #0x0
  405c70:	b.eq	405cc0 <printf@plt+0x4480>  // b.none
  405c74:	ldr	x0, [sp, #48]
  405c78:	ldr	w0, [x0]
  405c7c:	and	w0, w0, #0x2
  405c80:	cmp	w0, #0x0
  405c84:	b.eq	405cc0 <printf@plt+0x4480>  // b.none
  405c88:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405c8c:	add	x3, x0, #0xc0
  405c90:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405c94:	add	x2, x0, #0xc0
  405c98:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  405c9c:	add	x1, x0, #0xc0
  405ca0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  405ca4:	add	x0, x0, #0x700
  405ca8:	bl	414ad4 <printf@plt+0x13294>
  405cac:	ldr	x0, [sp, #48]
  405cb0:	ldr	w0, [x0]
  405cb4:	and	w1, w0, #0xfffffffd
  405cb8:	ldr	x0, [sp, #48]
  405cbc:	str	w1, [x0]
  405cc0:	ldr	x0, [sp, #128]
  405cc4:	b	405cf8 <printf@plt+0x44b8>
  405cc8:	mov	x20, x0
  405ccc:	mov	x1, #0x68                  	// #104
  405cd0:	mov	x0, x19
  405cd4:	bl	416ab4 <_ZdlPvm@@Base>
  405cd8:	mov	x0, x20
  405cdc:	bl	4017e0 <_Unwind_Resume@plt>
  405ce0:	mov	x20, x0
  405ce4:	mov	x1, #0x38                  	// #56
  405ce8:	mov	x0, x19
  405cec:	bl	416ab4 <_ZdlPvm@@Base>
  405cf0:	mov	x0, x20
  405cf4:	bl	4017e0 <_Unwind_Resume@plt>
  405cf8:	ldp	x19, x20, [sp, #16]
  405cfc:	ldp	x29, x30, [sp], #208
  405d00:	ret
  405d04:	stp	x29, x30, [sp, #-256]!
  405d08:	mov	x29, sp
  405d0c:	stp	x19, x20, [sp, #16]
  405d10:	str	x0, [sp, #56]
  405d14:	str	x1, [sp, #48]
  405d18:	str	x2, [sp, #40]
  405d1c:	ldr	x0, [sp, #40]
  405d20:	ldrb	w0, [x0, #10]
  405d24:	strb	w0, [sp, #211]
  405d28:	ldr	x0, [sp, #48]
  405d2c:	ldr	w0, [x0, #4]
  405d30:	str	w0, [sp, #204]
  405d34:	str	wzr, [sp, #252]
  405d38:	str	wzr, [sp, #248]
  405d3c:	str	wzr, [sp, #244]
  405d40:	mov	x0, #0x88                  	// #136
  405d44:	bl	4169f8 <_Znwm@@Base>
  405d48:	mov	x19, x0
  405d4c:	ldr	x0, [sp, #40]
  405d50:	ldr	w1, [x0]
  405d54:	ldr	x0, [sp, #40]
  405d58:	ldr	w2, [x0, #4]
  405d5c:	ldr	x0, [sp, #40]
  405d60:	ldrb	w0, [x0, #11]
  405d64:	mov	w4, w0
  405d68:	mov	w3, w2
  405d6c:	mov	w2, w1
  405d70:	ldr	w1, [sp, #204]
  405d74:	mov	x0, x19
  405d78:	bl	40b60c <printf@plt+0x9dcc>
  405d7c:	str	x19, [sp, #192]
  405d80:	ldr	x0, [sp, #40]
  405d84:	ldrb	w0, [x0, #8]
  405d88:	cmp	w0, #0x0
  405d8c:	b.eq	405dac <printf@plt+0x456c>  // b.none
  405d90:	ldr	x0, [sp, #40]
  405d94:	ldrb	w1, [x0, #8]
  405d98:	ldr	x0, [sp, #40]
  405d9c:	ldrb	w0, [x0, #9]
  405da0:	mov	w2, w0
  405da4:	ldr	x0, [sp, #192]
  405da8:	bl	40bc1c <printf@plt+0xa3dc>
  405dac:	ldr	x0, [sp, #56]
  405db0:	bl	401ad0 <printf@plt+0x290>
  405db4:	str	w0, [sp, #236]
  405db8:	ldr	w0, [sp, #236]
  405dbc:	cmn	w0, #0x1
  405dc0:	b.eq	406b20 <printf@plt+0x52e0>  // b.none
  405dc4:	ldr	w0, [sp, #236]
  405dc8:	cmp	w0, #0x2e
  405dcc:	b.ne	405e58 <printf@plt+0x4618>  // b.any
  405dd0:	ldr	x0, [sp, #56]
  405dd4:	bl	401ad0 <printf@plt+0x290>
  405dd8:	str	w0, [sp, #184]
  405ddc:	ldr	w0, [sp, #184]
  405de0:	cmn	w0, #0x1
  405de4:	b.eq	405e10 <printf@plt+0x45d0>  // b.none
  405de8:	ldr	w0, [sp, #184]
  405dec:	and	w0, w0, #0xff
  405df0:	mov	w1, w0
  405df4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  405df8:	add	x0, x0, #0x8b0
  405dfc:	bl	407414 <printf@plt+0x5bd4>
  405e00:	cmp	w0, #0x0
  405e04:	b.eq	405e10 <printf@plt+0x45d0>  // b.none
  405e08:	mov	w0, #0x1                   	// #1
  405e0c:	b	405e14 <printf@plt+0x45d4>
  405e10:	mov	w0, #0x0                   	// #0
  405e14:	cmp	w0, #0x0
  405e18:	b.eq	405e38 <printf@plt+0x45f8>  // b.none
  405e1c:	ldr	w0, [sp, #184]
  405e20:	and	w0, w0, #0xff
  405e24:	mov	w1, w0
  405e28:	ldr	x0, [sp, #56]
  405e2c:	bl	401a54 <printf@plt+0x214>
  405e30:	str	wzr, [sp, #240]
  405e34:	b	405ecc <printf@plt+0x468c>
  405e38:	ldr	w0, [sp, #184]
  405e3c:	and	w0, w0, #0xff
  405e40:	mov	w1, w0
  405e44:	ldr	x0, [sp, #56]
  405e48:	bl	401a54 <printf@plt+0x214>
  405e4c:	mov	w0, #0x1                   	// #1
  405e50:	str	w0, [sp, #240]
  405e54:	b	405ecc <printf@plt+0x468c>
  405e58:	ldr	w0, [sp, #236]
  405e5c:	cmp	w0, #0x5f
  405e60:	b.eq	405e70 <printf@plt+0x4630>  // b.none
  405e64:	ldr	w0, [sp, #236]
  405e68:	cmp	w0, #0x3d
  405e6c:	b.ne	405ec8 <printf@plt+0x4688>  // b.any
  405e70:	ldr	x0, [sp, #56]
  405e74:	bl	401ad0 <printf@plt+0x290>
  405e78:	str	w0, [sp, #188]
  405e7c:	ldr	w0, [sp, #188]
  405e80:	cmp	w0, #0xa
  405e84:	b.ne	405eac <printf@plt+0x466c>  // b.any
  405e88:	ldr	w0, [sp, #236]
  405e8c:	cmp	w0, #0x5f
  405e90:	b.ne	405ea0 <printf@plt+0x4660>  // b.any
  405e94:	mov	w0, #0x2                   	// #2
  405e98:	str	w0, [sp, #240]
  405e9c:	b	405ecc <printf@plt+0x468c>
  405ea0:	mov	w0, #0x3                   	// #3
  405ea4:	str	w0, [sp, #240]
  405ea8:	b	405ecc <printf@plt+0x468c>
  405eac:	ldr	w0, [sp, #188]
  405eb0:	and	w0, w0, #0xff
  405eb4:	mov	w1, w0
  405eb8:	ldr	x0, [sp, #56]
  405ebc:	bl	401a54 <printf@plt+0x214>
  405ec0:	str	wzr, [sp, #240]
  405ec4:	b	405ecc <printf@plt+0x468c>
  405ec8:	str	wzr, [sp, #240]
  405ecc:	ldr	w0, [sp, #240]
  405ed0:	cmp	w0, #0x3
  405ed4:	b.eq	406aec <printf@plt+0x52ac>  // b.none
  405ed8:	cmp	w0, #0x3
  405edc:	b.gt	406afc <printf@plt+0x52bc>
  405ee0:	cmp	w0, #0x2
  405ee4:	b.eq	406adc <printf@plt+0x529c>  // b.none
  405ee8:	cmp	w0, #0x2
  405eec:	b.gt	406afc <printf@plt+0x52bc>
  405ef0:	cmp	w0, #0x0
  405ef4:	b.eq	405f04 <printf@plt+0x46c4>  // b.none
  405ef8:	cmp	w0, #0x1
  405efc:	b.eq	406924 <printf@plt+0x50e4>  // b.none
  405f00:	b	406afc <printf@plt+0x52bc>
  405f04:	add	x0, sp, #0x68
  405f08:	bl	416ce0 <_ZdlPvm@@Base+0x22c>
  405f0c:	ldr	x0, [sp, #48]
  405f10:	ldr	w0, [x0]
  405f14:	ldr	w1, [sp, #248]
  405f18:	cmp	w1, w0
  405f1c:	b.lt	405f30 <printf@plt+0x46f0>  // b.tstop
  405f20:	ldr	x0, [sp, #48]
  405f24:	ldr	w0, [x0]
  405f28:	sub	w0, w0, #0x1
  405f2c:	str	w0, [sp, #248]
  405f30:	ldr	x0, [sp, #48]
  405f34:	ldr	w0, [x0]
  405f38:	sub	w0, w0, #0x1
  405f3c:	ldr	w1, [sp, #248]
  405f40:	cmp	w1, w0
  405f44:	b.ge	4060ac <printf@plt+0x486c>  // b.tcont
  405f48:	str	wzr, [sp, #232]
  405f4c:	ldr	w1, [sp, #232]
  405f50:	ldr	w0, [sp, #204]
  405f54:	cmp	w1, w0
  405f58:	b.ge	405fc4 <printf@plt+0x4784>  // b.tcont
  405f5c:	ldr	x0, [sp, #48]
  405f60:	ldr	x1, [x0, #40]
  405f64:	ldrsw	x0, [sp, #248]
  405f68:	lsl	x0, x0, #3
  405f6c:	add	x0, x1, x0
  405f70:	ldr	x2, [x0]
  405f74:	ldrsw	x1, [sp, #232]
  405f78:	mov	x0, x1
  405f7c:	lsl	x0, x0, #3
  405f80:	sub	x0, x0, x1
  405f84:	lsl	x0, x0, #3
  405f88:	add	x0, x2, x0
  405f8c:	str	x0, [sp, #160]
  405f90:	ldr	x0, [sp, #160]
  405f94:	ldr	w0, [x0, #48]
  405f98:	cmp	w0, #0x7
  405f9c:	b.eq	405fb0 <printf@plt+0x4770>  // b.none
  405fa0:	ldr	x0, [sp, #160]
  405fa4:	ldr	w0, [x0, #48]
  405fa8:	cmp	w0, #0x8
  405fac:	b.ne	405fc0 <printf@plt+0x4780>  // b.any
  405fb0:	ldr	w0, [sp, #232]
  405fb4:	add	w0, w0, #0x1
  405fb8:	str	w0, [sp, #232]
  405fbc:	b	405f4c <printf@plt+0x470c>
  405fc0:	nop
  405fc4:	ldr	w1, [sp, #232]
  405fc8:	ldr	w0, [sp, #204]
  405fcc:	cmp	w1, w0
  405fd0:	b.lt	4060a8 <printf@plt+0x4868>  // b.tstop
  405fd4:	str	wzr, [sp, #232]
  405fd8:	ldr	w1, [sp, #232]
  405fdc:	ldr	w0, [sp, #204]
  405fe0:	cmp	w1, w0
  405fe4:	b.ge	406064 <printf@plt+0x4824>  // b.tcont
  405fe8:	ldr	x0, [sp, #48]
  405fec:	ldr	x1, [x0, #40]
  405ff0:	ldrsw	x0, [sp, #248]
  405ff4:	lsl	x0, x0, #3
  405ff8:	add	x0, x1, x0
  405ffc:	ldr	x2, [x0]
  406000:	ldrsw	x1, [sp, #232]
  406004:	mov	x0, x1
  406008:	lsl	x0, x0, #3
  40600c:	sub	x0, x0, x1
  406010:	lsl	x0, x0, #3
  406014:	add	x1, x2, x0
  406018:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40601c:	add	x0, x0, #0xd0
  406020:	ldr	x2, [x0]
  406024:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406028:	add	x0, x0, #0x14c
  40602c:	ldr	w3, [x0]
  406030:	add	x0, sp, #0x68
  406034:	mov	w6, w3
  406038:	mov	x5, x2
  40603c:	mov	x4, x1
  406040:	mov	x3, x0
  406044:	ldr	w2, [sp, #232]
  406048:	ldr	w1, [sp, #252]
  40604c:	ldr	x0, [sp, #192]
  406050:	bl	40cb4c <printf@plt+0xb30c>
  406054:	ldr	w0, [sp, #232]
  406058:	add	w0, w0, #0x1
  40605c:	str	w0, [sp, #232]
  406060:	b	405fd8 <printf@plt+0x4798>
  406064:	ldr	x0, [sp, #48]
  406068:	ldr	x1, [x0, #48]
  40606c:	ldrsw	x0, [sp, #248]
  406070:	lsl	x0, x0, #3
  406074:	add	x0, x1, x0
  406078:	ldr	x0, [x0]
  40607c:	mov	x2, x0
  406080:	ldr	w1, [sp, #252]
  406084:	ldr	x0, [sp, #192]
  406088:	bl	40d800 <printf@plt+0xbfc0>
  40608c:	ldr	w0, [sp, #248]
  406090:	add	w0, w0, #0x1
  406094:	str	w0, [sp, #248]
  406098:	ldr	w0, [sp, #252]
  40609c:	add	w0, w0, #0x1
  4060a0:	str	w0, [sp, #252]
  4060a4:	b	405f30 <printf@plt+0x46f0>
  4060a8:	nop
  4060ac:	ldr	x0, [sp, #48]
  4060b0:	ldr	x1, [x0, #40]
  4060b4:	ldrsw	x0, [sp, #248]
  4060b8:	lsl	x0, x0, #3
  4060bc:	add	x0, x1, x0
  4060c0:	ldr	x0, [x0]
  4060c4:	str	x0, [sp, #152]
  4060c8:	str	wzr, [sp, #228]
  4060cc:	str	wzr, [sp, #224]
  4060d0:	ldrb	w0, [sp, #211]
  4060d4:	ldr	w1, [sp, #236]
  4060d8:	cmp	w1, w0
  4060dc:	b.eq	4060ec <printf@plt+0x48ac>  // b.none
  4060e0:	ldr	w0, [sp, #236]
  4060e4:	cmp	w0, #0xa
  4060e8:	b.ne	4067f0 <printf@plt+0x4fb0>  // b.any
  4060ec:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4060f0:	add	x0, x0, #0x14c
  4060f4:	ldr	w0, [x0]
  4060f8:	str	w0, [sp, #220]
  4060fc:	ldr	w0, [sp, #236]
  406100:	cmp	w0, #0xa
  406104:	b.ne	406114 <printf@plt+0x48d4>  // b.any
  406108:	ldr	w0, [sp, #220]
  40610c:	sub	w0, w0, #0x1
  406110:	str	w0, [sp, #220]
  406114:	ldr	x0, [sp, #40]
  406118:	ldr	w0, [x0]
  40611c:	and	w0, w0, #0x40
  406120:	cmp	w0, #0x0
  406124:	b.eq	406130 <printf@plt+0x48f0>  // b.none
  406128:	add	x0, sp, #0x68
  40612c:	bl	417b38 <_ZdlPvm@@Base+0x1084>
  406130:	ldr	w1, [sp, #228]
  406134:	ldr	w0, [sp, #204]
  406138:	cmp	w1, w0
  40613c:	b.ge	4061e8 <printf@plt+0x49a8>  // b.tcont
  406140:	ldrsw	x1, [sp, #228]
  406144:	mov	x0, x1
  406148:	lsl	x0, x0, #3
  40614c:	sub	x0, x0, x1
  406150:	lsl	x0, x0, #3
  406154:	mov	x1, x0
  406158:	ldr	x0, [sp, #152]
  40615c:	add	x0, x0, x1
  406160:	ldr	w0, [x0, #48]
  406164:	cmp	w0, #0x5
  406168:	b.ne	4061e8 <printf@plt+0x49a8>  // b.any
  40616c:	add	x2, sp, #0x78
  406170:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  406174:	add	x1, x0, #0x510
  406178:	mov	x0, x2
  40617c:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  406180:	ldrsw	x1, [sp, #228]
  406184:	mov	x0, x1
  406188:	lsl	x0, x0, #3
  40618c:	sub	x0, x0, x1
  406190:	lsl	x0, x0, #3
  406194:	mov	x1, x0
  406198:	ldr	x0, [sp, #152]
  40619c:	add	x1, x0, x1
  4061a0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4061a4:	add	x0, x0, #0xd0
  4061a8:	ldr	x2, [x0]
  4061ac:	add	x0, sp, #0x78
  4061b0:	ldr	w6, [sp, #220]
  4061b4:	mov	x5, x2
  4061b8:	mov	x4, x1
  4061bc:	mov	x3, x0
  4061c0:	ldr	w2, [sp, #228]
  4061c4:	ldr	w1, [sp, #252]
  4061c8:	ldr	x0, [sp, #192]
  4061cc:	bl	40cb4c <printf@plt+0xb30c>
  4061d0:	add	x0, sp, #0x78
  4061d4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4061d8:	ldr	w0, [sp, #228]
  4061dc:	add	w0, w0, #0x1
  4061e0:	str	w0, [sp, #228]
  4061e4:	b	406130 <printf@plt+0x48f0>
  4061e8:	ldr	w0, [sp, #236]
  4061ec:	cmp	w0, #0xa
  4061f0:	b.ne	40623c <printf@plt+0x49fc>  // b.any
  4061f4:	add	x0, sp, #0x68
  4061f8:	bl	4074c8 <printf@plt+0x5c88>
  4061fc:	cmp	w0, #0x2
  406200:	b.ne	40623c <printf@plt+0x49fc>  // b.any
  406204:	add	x0, sp, #0x68
  406208:	mov	w1, #0x0                   	// #0
  40620c:	bl	40745c <printf@plt+0x5c1c>
  406210:	ldrb	w0, [x0]
  406214:	cmp	w0, #0x54
  406218:	b.ne	40623c <printf@plt+0x49fc>  // b.any
  40621c:	add	x0, sp, #0x68
  406220:	mov	w1, #0x1                   	// #1
  406224:	bl	40745c <printf@plt+0x5c1c>
  406228:	ldrb	w0, [x0]
  40622c:	cmp	w0, #0x7b
  406230:	b.ne	40623c <printf@plt+0x49fc>  // b.any
  406234:	mov	w0, #0x1                   	// #1
  406238:	b	406240 <printf@plt+0x4a00>
  40623c:	mov	w0, #0x0                   	// #0
  406240:	cmp	w0, #0x0
  406244:	b.eq	406660 <printf@plt+0x4e20>  // b.none
  406248:	add	x2, sp, #0x68
  40624c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  406250:	add	x1, x0, #0x510
  406254:	mov	x0, x2
  406258:	bl	41700c <_ZdlPvm@@Base+0x558>
  40625c:	ldr	w0, [sp, #220]
  406260:	add	w0, w0, #0x1
  406264:	str	w0, [sp, #220]
  406268:	str	wzr, [sp, #216]
  40626c:	ldr	w0, [sp, #216]
  406270:	cmp	w0, #0x7
  406274:	b.eq	406624 <printf@plt+0x4de4>  // b.none
  406278:	ldr	x0, [sp, #56]
  40627c:	bl	401ad0 <printf@plt+0x290>
  406280:	str	w0, [sp, #236]
  406284:	ldr	w0, [sp, #236]
  406288:	cmn	w0, #0x1
  40628c:	b.eq	406620 <printf@plt+0x4de0>  // b.none
  406290:	ldr	w0, [sp, #216]
  406294:	cmp	w0, #0x6
  406298:	b.eq	40643c <printf@plt+0x4bfc>  // b.none
  40629c:	cmp	w0, #0x6
  4062a0:	b.gt	4065f8 <printf@plt+0x4db8>
  4062a4:	cmp	w0, #0x5
  4062a8:	b.eq	4063e8 <printf@plt+0x4ba8>  // b.none
  4062ac:	cmp	w0, #0x5
  4062b0:	b.gt	4065f8 <printf@plt+0x4db8>
  4062b4:	cmp	w0, #0x4
  4062b8:	b.eq	40639c <printf@plt+0x4b5c>  // b.none
  4062bc:	cmp	w0, #0x4
  4062c0:	b.gt	4065f8 <printf@plt+0x4db8>
  4062c4:	cmp	w0, #0x3
  4062c8:	b.eq	40653c <printf@plt+0x4cfc>  // b.none
  4062cc:	cmp	w0, #0x3
  4062d0:	b.gt	4065f8 <printf@plt+0x4db8>
  4062d4:	cmp	w0, #0x2
  4062d8:	b.eq	406350 <printf@plt+0x4b10>  // b.none
  4062dc:	cmp	w0, #0x2
  4062e0:	b.gt	4065f8 <printf@plt+0x4db8>
  4062e4:	cmp	w0, #0x0
  4062e8:	b.eq	4062f8 <printf@plt+0x4ab8>  // b.none
  4062ec:	cmp	w0, #0x1
  4062f0:	b.eq	4065d4 <printf@plt+0x4d94>  // b.none
  4062f4:	b	4065f8 <printf@plt+0x4db8>
  4062f8:	ldr	w0, [sp, #236]
  4062fc:	cmp	w0, #0x54
  406300:	b.ne	406310 <printf@plt+0x4ad0>  // b.any
  406304:	mov	w0, #0x2                   	// #2
  406308:	str	w0, [sp, #216]
  40630c:	b	406610 <printf@plt+0x4dd0>
  406310:	ldr	w0, [sp, #236]
  406314:	cmp	w0, #0x2e
  406318:	b.ne	406328 <printf@plt+0x4ae8>  // b.any
  40631c:	mov	w0, #0x4                   	// #4
  406320:	str	w0, [sp, #216]
  406324:	b	406610 <printf@plt+0x4dd0>
  406328:	ldr	w0, [sp, #236]
  40632c:	and	w1, w0, #0xff
  406330:	add	x0, sp, #0x68
  406334:	bl	407598 <printf@plt+0x5d58>
  406338:	ldr	w0, [sp, #236]
  40633c:	cmp	w0, #0xa
  406340:	b.eq	406610 <printf@plt+0x4dd0>  // b.none
  406344:	mov	w0, #0x1                   	// #1
  406348:	str	w0, [sp, #216]
  40634c:	b	406610 <printf@plt+0x4dd0>
  406350:	ldr	w0, [sp, #236]
  406354:	cmp	w0, #0x7d
  406358:	b.ne	406368 <printf@plt+0x4b28>  // b.any
  40635c:	mov	w0, #0x3                   	// #3
  406360:	str	w0, [sp, #216]
  406364:	b	40661c <printf@plt+0x4ddc>
  406368:	add	x0, sp, #0x68
  40636c:	mov	w1, #0x54                  	// #84
  406370:	bl	407598 <printf@plt+0x5d58>
  406374:	ldr	w0, [sp, #236]
  406378:	and	w1, w0, #0xff
  40637c:	add	x0, sp, #0x68
  406380:	bl	407598 <printf@plt+0x5d58>
  406384:	ldr	w0, [sp, #236]
  406388:	cmp	w0, #0xa
  40638c:	cset	w0, ne  // ne = any
  406390:	and	w0, w0, #0xff
  406394:	str	w0, [sp, #216]
  406398:	b	40661c <printf@plt+0x4ddc>
  40639c:	ldr	w0, [sp, #236]
  4063a0:	cmp	w0, #0x6c
  4063a4:	b.ne	4063b4 <printf@plt+0x4b74>  // b.any
  4063a8:	mov	w0, #0x5                   	// #5
  4063ac:	str	w0, [sp, #216]
  4063b0:	b	40661c <printf@plt+0x4ddc>
  4063b4:	add	x0, sp, #0x68
  4063b8:	mov	w1, #0x2e                  	// #46
  4063bc:	bl	407598 <printf@plt+0x5d58>
  4063c0:	ldr	w0, [sp, #236]
  4063c4:	and	w1, w0, #0xff
  4063c8:	add	x0, sp, #0x68
  4063cc:	bl	407598 <printf@plt+0x5d58>
  4063d0:	ldr	w0, [sp, #236]
  4063d4:	cmp	w0, #0xa
  4063d8:	cset	w0, ne  // ne = any
  4063dc:	and	w0, w0, #0xff
  4063e0:	str	w0, [sp, #216]
  4063e4:	b	40661c <printf@plt+0x4ddc>
  4063e8:	ldr	w0, [sp, #236]
  4063ec:	cmp	w0, #0x66
  4063f0:	b.ne	406400 <printf@plt+0x4bc0>  // b.any
  4063f4:	mov	w0, #0x6                   	// #6
  4063f8:	str	w0, [sp, #216]
  4063fc:	b	40661c <printf@plt+0x4ddc>
  406400:	add	x2, sp, #0x68
  406404:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  406408:	add	x1, x0, #0xae0
  40640c:	mov	x0, x2
  406410:	bl	417234 <_ZdlPvm@@Base+0x780>
  406414:	ldr	w0, [sp, #236]
  406418:	and	w1, w0, #0xff
  40641c:	add	x0, sp, #0x68
  406420:	bl	407598 <printf@plt+0x5d58>
  406424:	ldr	w0, [sp, #236]
  406428:	cmp	w0, #0xa
  40642c:	cset	w0, ne  // ne = any
  406430:	and	w0, w0, #0xff
  406434:	str	w0, [sp, #216]
  406438:	b	40661c <printf@plt+0x4ddc>
  40643c:	ldr	w0, [sp, #236]
  406440:	cmp	w0, #0x20
  406444:	b.eq	406468 <printf@plt+0x4c28>  // b.none
  406448:	ldr	w0, [sp, #236]
  40644c:	cmp	w0, #0xa
  406450:	b.eq	406468 <printf@plt+0x4c28>  // b.none
  406454:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406458:	add	x0, x0, #0x220
  40645c:	ldr	w0, [x0]
  406460:	cmp	w0, #0x0
  406464:	b.eq	40650c <printf@plt+0x4ccc>  // b.none
  406468:	add	x0, sp, #0x58
  40646c:	bl	416ce0 <_ZdlPvm@@Base+0x22c>
  406470:	add	x2, sp, #0x68
  406474:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  406478:	add	x1, x0, #0xf98
  40647c:	mov	x0, x2
  406480:	bl	417234 <_ZdlPvm@@Base+0x780>
  406484:	ldr	w0, [sp, #236]
  406488:	cmn	w0, #0x1
  40648c:	b.eq	4064c0 <printf@plt+0x4c80>  // b.none
  406490:	ldr	w0, [sp, #236]
  406494:	and	w1, w0, #0xff
  406498:	add	x0, sp, #0x58
  40649c:	bl	407598 <printf@plt+0x5d58>
  4064a0:	ldr	w0, [sp, #236]
  4064a4:	cmp	w0, #0xa
  4064a8:	b.eq	4064bc <printf@plt+0x4c7c>  // b.none
  4064ac:	ldr	x0, [sp, #56]
  4064b0:	bl	401ad0 <printf@plt+0x290>
  4064b4:	str	w0, [sp, #236]
  4064b8:	b	406484 <printf@plt+0x4c44>
  4064bc:	nop
  4064c0:	add	x0, sp, #0x58
  4064c4:	mov	w1, #0x0                   	// #0
  4064c8:	bl	407598 <printf@plt+0x5d58>
  4064cc:	add	x0, sp, #0x58
  4064d0:	bl	407504 <printf@plt+0x5cc4>
  4064d4:	bl	4166e8 <printf@plt+0x14ea8>
  4064d8:	add	x0, sp, #0x58
  4064dc:	bl	4074c8 <printf@plt+0x5c88>
  4064e0:	sub	w1, w0, #0x1
  4064e4:	add	x0, sp, #0x58
  4064e8:	bl	4178fc <_ZdlPvm@@Base+0xe48>
  4064ec:	add	x1, sp, #0x58
  4064f0:	add	x0, sp, #0x68
  4064f4:	bl	417300 <_ZdlPvm@@Base+0x84c>
  4064f8:	str	wzr, [sp, #216]
  4064fc:	add	x0, sp, #0x58
  406500:	bl	416f3c <_ZdlPvm@@Base+0x488>
  406504:	nop
  406508:	b	40661c <printf@plt+0x4ddc>
  40650c:	add	x2, sp, #0x68
  406510:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  406514:	add	x1, x0, #0xf98
  406518:	mov	x0, x2
  40651c:	bl	417234 <_ZdlPvm@@Base+0x780>
  406520:	ldr	w0, [sp, #236]
  406524:	and	w1, w0, #0xff
  406528:	add	x0, sp, #0x68
  40652c:	bl	407598 <printf@plt+0x5d58>
  406530:	mov	w0, #0x1                   	// #1
  406534:	str	w0, [sp, #216]
  406538:	b	40661c <printf@plt+0x4ddc>
  40653c:	ldr	x0, [sp, #40]
  406540:	ldr	w0, [x0]
  406544:	and	w0, w0, #0x40
  406548:	cmp	w0, #0x0
  40654c:	b.eq	406578 <printf@plt+0x4d38>  // b.none
  406550:	ldr	w0, [sp, #236]
  406554:	cmp	w0, #0x20
  406558:	b.ne	40656c <printf@plt+0x4d2c>  // b.any
  40655c:	ldr	x0, [sp, #56]
  406560:	bl	401ad0 <printf@plt+0x290>
  406564:	str	w0, [sp, #236]
  406568:	b	406550 <printf@plt+0x4d10>
  40656c:	ldr	w0, [sp, #236]
  406570:	cmn	w0, #0x1
  406574:	b.eq	406618 <printf@plt+0x4dd8>  // b.none
  406578:	ldr	w0, [sp, #236]
  40657c:	cmp	w0, #0xa
  406580:	b.eq	406594 <printf@plt+0x4d54>  // b.none
  406584:	ldrb	w0, [sp, #211]
  406588:	ldr	w1, [sp, #236]
  40658c:	cmp	w1, w0
  406590:	b.ne	4065a0 <printf@plt+0x4d60>  // b.any
  406594:	mov	w0, #0x7                   	// #7
  406598:	str	w0, [sp, #216]
  40659c:	b	40661c <printf@plt+0x4ddc>
  4065a0:	add	x0, sp, #0x68
  4065a4:	mov	w1, #0x54                  	// #84
  4065a8:	bl	407598 <printf@plt+0x5d58>
  4065ac:	add	x0, sp, #0x68
  4065b0:	mov	w1, #0x7d                  	// #125
  4065b4:	bl	407598 <printf@plt+0x5d58>
  4065b8:	ldr	w0, [sp, #236]
  4065bc:	and	w1, w0, #0xff
  4065c0:	add	x0, sp, #0x68
  4065c4:	bl	407598 <printf@plt+0x5d58>
  4065c8:	mov	w0, #0x1                   	// #1
  4065cc:	str	w0, [sp, #216]
  4065d0:	b	40661c <printf@plt+0x4ddc>
  4065d4:	ldr	w0, [sp, #236]
  4065d8:	cmp	w0, #0xa
  4065dc:	b.ne	4065e4 <printf@plt+0x4da4>  // b.any
  4065e0:	str	wzr, [sp, #216]
  4065e4:	ldr	w0, [sp, #236]
  4065e8:	and	w1, w0, #0xff
  4065ec:	add	x0, sp, #0x68
  4065f0:	bl	407598 <printf@plt+0x5d58>
  4065f4:	b	40661c <printf@plt+0x4ddc>
  4065f8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  4065fc:	add	x2, x0, #0xf18
  406600:	mov	w1, #0x58b                 	// #1419
  406604:	mov	w0, #0x0                   	// #0
  406608:	bl	4073dc <printf@plt+0x5b9c>
  40660c:	b	40626c <printf@plt+0x4a2c>
  406610:	nop
  406614:	b	40626c <printf@plt+0x4a2c>
  406618:	nop
  40661c:	b	40626c <printf@plt+0x4a2c>
  406620:	nop
  406624:	ldr	w0, [sp, #236]
  406628:	cmn	w0, #0x1
  40662c:	b.ne	406660 <printf@plt+0x4e20>  // b.any
  406630:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406634:	add	x3, x0, #0xc0
  406638:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40663c:	add	x2, x0, #0xc0
  406640:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406644:	add	x1, x0, #0xc0
  406648:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40664c:	add	x0, x0, #0xae8
  406650:	bl	414ad4 <printf@plt+0x13294>
  406654:	mov	w0, #0x1                   	// #1
  406658:	str	w0, [sp, #244]
  40665c:	b	406828 <printf@plt+0x4fe8>
  406660:	ldr	w1, [sp, #228]
  406664:	ldr	w0, [sp, #204]
  406668:	cmp	w1, w0
  40666c:	b.lt	406770 <printf@plt+0x4f30>  // b.tstop
  406670:	add	x0, sp, #0x68
  406674:	bl	4074e0 <printf@plt+0x5ca0>
  406678:	cmp	w0, #0x0
  40667c:	cset	w0, eq  // eq = none
  406680:	and	w0, w0, #0xff
  406684:	cmp	w0, #0x0
  406688:	b.eq	4067c0 <printf@plt+0x4f80>  // b.none
  40668c:	add	x0, sp, #0x68
  406690:	bl	4074c8 <printf@plt+0x5c88>
  406694:	cmp	w0, #0x1
  406698:	b.le	4066d4 <printf@plt+0x4e94>
  40669c:	add	x0, sp, #0x68
  4066a0:	mov	w1, #0x0                   	// #0
  4066a4:	bl	40745c <printf@plt+0x5c1c>
  4066a8:	ldrb	w0, [x0]
  4066ac:	cmp	w0, #0x5c
  4066b0:	b.ne	4066d4 <printf@plt+0x4e94>  // b.any
  4066b4:	add	x0, sp, #0x68
  4066b8:	mov	w1, #0x1                   	// #1
  4066bc:	bl	40745c <printf@plt+0x5c1c>
  4066c0:	ldrb	w0, [x0]
  4066c4:	cmp	w0, #0x22
  4066c8:	b.ne	4066d4 <printf@plt+0x4e94>  // b.any
  4066cc:	mov	w0, #0x1                   	// #1
  4066d0:	b	4066d8 <printf@plt+0x4e98>
  4066d4:	mov	w0, #0x0                   	// #0
  4066d8:	cmp	w0, #0x0
  4066dc:	b.eq	4066ec <printf@plt+0x4eac>  // b.none
  4066e0:	mov	w0, #0x1                   	// #1
  4066e4:	str	w0, [sp, #224]
  4066e8:	b	4067c0 <printf@plt+0x4f80>
  4066ec:	ldr	w0, [sp, #224]
  4066f0:	cmp	w0, #0x0
  4066f4:	b.ne	4067c0 <printf@plt+0x4f80>  // b.any
  4066f8:	ldr	w0, [sp, #236]
  4066fc:	cmp	w0, #0xa
  406700:	b.ne	406718 <printf@plt+0x4ed8>  // b.any
  406704:	ldr	w0, [sp, #236]
  406708:	and	w0, w0, #0xff
  40670c:	mov	w1, w0
  406710:	ldr	x0, [sp, #56]
  406714:	bl	401a54 <printf@plt+0x214>
  406718:	add	x0, sp, #0x68
  40671c:	mov	w1, #0x0                   	// #0
  406720:	bl	407598 <printf@plt+0x5d58>
  406724:	add	x0, sp, #0x68
  406728:	bl	407504 <printf@plt+0x5cc4>
  40672c:	mov	x1, x0
  406730:	add	x0, sp, #0x88
  406734:	bl	414344 <printf@plt+0x12b04>
  406738:	add	x1, sp, #0x88
  40673c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406740:	add	x3, x0, #0xc0
  406744:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406748:	add	x2, x0, #0xc0
  40674c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  406750:	add	x0, x0, #0xb10
  406754:	bl	414ad4 <printf@plt+0x13294>
  406758:	ldr	w0, [sp, #236]
  40675c:	cmp	w0, #0xa
  406760:	b.ne	4067c0 <printf@plt+0x4f80>  // b.any
  406764:	ldr	x0, [sp, #56]
  406768:	bl	401ad0 <printf@plt+0x290>
  40676c:	b	4067c0 <printf@plt+0x4f80>
  406770:	ldrsw	x1, [sp, #228]
  406774:	mov	x0, x1
  406778:	lsl	x0, x0, #3
  40677c:	sub	x0, x0, x1
  406780:	lsl	x0, x0, #3
  406784:	mov	x1, x0
  406788:	ldr	x0, [sp, #152]
  40678c:	add	x1, x0, x1
  406790:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406794:	add	x0, x0, #0xd0
  406798:	ldr	x2, [x0]
  40679c:	add	x0, sp, #0x68
  4067a0:	ldr	w6, [sp, #220]
  4067a4:	mov	x5, x2
  4067a8:	mov	x4, x1
  4067ac:	mov	x3, x0
  4067b0:	ldr	w2, [sp, #228]
  4067b4:	ldr	w1, [sp, #252]
  4067b8:	ldr	x0, [sp, #192]
  4067bc:	bl	40cb4c <printf@plt+0xb30c>
  4067c0:	ldr	w0, [sp, #228]
  4067c4:	add	w0, w0, #0x1
  4067c8:	str	w0, [sp, #228]
  4067cc:	ldr	w0, [sp, #236]
  4067d0:	cmp	w0, #0xa
  4067d4:	b.eq	40681c <printf@plt+0x4fdc>  // b.none
  4067d8:	add	x2, sp, #0x68
  4067dc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4067e0:	add	x1, x0, #0x510
  4067e4:	mov	x0, x2
  4067e8:	bl	41700c <_ZdlPvm@@Base+0x558>
  4067ec:	b	406800 <printf@plt+0x4fc0>
  4067f0:	ldr	w0, [sp, #236]
  4067f4:	and	w1, w0, #0xff
  4067f8:	add	x0, sp, #0x68
  4067fc:	bl	407598 <printf@plt+0x5d58>
  406800:	ldr	x0, [sp, #56]
  406804:	bl	401ad0 <printf@plt+0x290>
  406808:	str	w0, [sp, #236]
  40680c:	ldr	w0, [sp, #236]
  406810:	cmn	w0, #0x1
  406814:	b.eq	406824 <printf@plt+0x4fe4>  // b.none
  406818:	b	4060d0 <printf@plt+0x4890>
  40681c:	nop
  406820:	b	406828 <printf@plt+0x4fe8>
  406824:	nop
  406828:	ldr	w0, [sp, #244]
  40682c:	cmp	w0, #0x0
  406830:	b.eq	40683c <printf@plt+0x4ffc>  // b.none
  406834:	mov	w19, #0x0                   	// #0
  406838:	b	406914 <printf@plt+0x50d4>
  40683c:	add	x2, sp, #0x68
  406840:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  406844:	add	x1, x0, #0x510
  406848:	mov	x0, x2
  40684c:	bl	41700c <_ZdlPvm@@Base+0x558>
  406850:	ldr	w1, [sp, #228]
  406854:	ldr	w0, [sp, #204]
  406858:	cmp	w1, w0
  40685c:	b.ge	4068d0 <printf@plt+0x5090>  // b.tcont
  406860:	ldrsw	x1, [sp, #228]
  406864:	mov	x0, x1
  406868:	lsl	x0, x0, #3
  40686c:	sub	x0, x0, x1
  406870:	lsl	x0, x0, #3
  406874:	mov	x1, x0
  406878:	ldr	x0, [sp, #152]
  40687c:	add	x1, x0, x1
  406880:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406884:	add	x0, x0, #0xd0
  406888:	ldr	x2, [x0]
  40688c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406890:	add	x0, x0, #0x14c
  406894:	ldr	w0, [x0]
  406898:	sub	w3, w0, #0x1
  40689c:	add	x0, sp, #0x68
  4068a0:	mov	w6, w3
  4068a4:	mov	x5, x2
  4068a8:	mov	x4, x1
  4068ac:	mov	x3, x0
  4068b0:	ldr	w2, [sp, #228]
  4068b4:	ldr	w1, [sp, #252]
  4068b8:	ldr	x0, [sp, #192]
  4068bc:	bl	40cb4c <printf@plt+0xb30c>
  4068c0:	ldr	w0, [sp, #228]
  4068c4:	add	w0, w0, #0x1
  4068c8:	str	w0, [sp, #228]
  4068cc:	b	406850 <printf@plt+0x5010>
  4068d0:	ldr	x0, [sp, #48]
  4068d4:	ldr	x1, [x0, #48]
  4068d8:	ldrsw	x0, [sp, #248]
  4068dc:	lsl	x0, x0, #3
  4068e0:	add	x0, x1, x0
  4068e4:	ldr	x0, [x0]
  4068e8:	mov	x2, x0
  4068ec:	ldr	w1, [sp, #252]
  4068f0:	ldr	x0, [sp, #192]
  4068f4:	bl	40d800 <printf@plt+0xbfc0>
  4068f8:	ldr	w0, [sp, #252]
  4068fc:	add	w0, w0, #0x1
  406900:	str	w0, [sp, #252]
  406904:	ldr	w0, [sp, #248]
  406908:	add	w0, w0, #0x1
  40690c:	str	w0, [sp, #248]
  406910:	mov	w19, #0x1                   	// #1
  406914:	add	x0, sp, #0x68
  406918:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40691c:	cmp	w19, #0x1
  406920:	b	406b10 <printf@plt+0x52d0>
  406924:	add	x0, sp, #0x48
  406928:	bl	416ce0 <_ZdlPvm@@Base+0x22c>
  40692c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406930:	add	x0, x0, #0x14c
  406934:	ldr	w0, [x0]
  406938:	str	w0, [sp, #180]
  40693c:	ldr	w0, [sp, #236]
  406940:	and	w1, w0, #0xff
  406944:	add	x0, sp, #0x48
  406948:	bl	407598 <printf@plt+0x5d58>
  40694c:	ldr	w0, [sp, #236]
  406950:	cmp	w0, #0xa
  406954:	b.eq	406974 <printf@plt+0x5134>  // b.none
  406958:	ldr	x0, [sp, #56]
  40695c:	bl	401ad0 <printf@plt+0x290>
  406960:	str	w0, [sp, #236]
  406964:	ldr	w0, [sp, #236]
  406968:	cmn	w0, #0x1
  40696c:	b.eq	40697c <printf@plt+0x513c>  // b.none
  406970:	b	40693c <printf@plt+0x50fc>
  406974:	nop
  406978:	b	406980 <printf@plt+0x5140>
  40697c:	nop
  406980:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406984:	add	x0, x0, #0xd0
  406988:	ldr	x1, [x0]
  40698c:	add	x0, sp, #0x48
  406990:	ldr	w4, [sp, #180]
  406994:	mov	x3, x1
  406998:	mov	x2, x0
  40699c:	ldr	w1, [sp, #252]
  4069a0:	ldr	x0, [sp, #192]
  4069a4:	bl	40be98 <printf@plt+0xa658>
  4069a8:	add	x0, sp, #0x48
  4069ac:	bl	4074c8 <printf@plt+0x5c88>
  4069b0:	cmp	w0, #0x3
  4069b4:	b.le	406a08 <printf@plt+0x51c8>
  4069b8:	add	x0, sp, #0x48
  4069bc:	mov	w1, #0x0                   	// #0
  4069c0:	bl	40745c <printf@plt+0x5c1c>
  4069c4:	ldrb	w0, [x0]
  4069c8:	cmp	w0, #0x2e
  4069cc:	b.ne	406a08 <printf@plt+0x51c8>  // b.any
  4069d0:	add	x0, sp, #0x48
  4069d4:	mov	w1, #0x1                   	// #1
  4069d8:	bl	40745c <printf@plt+0x5c1c>
  4069dc:	ldrb	w0, [x0]
  4069e0:	cmp	w0, #0x54
  4069e4:	b.ne	406a08 <printf@plt+0x51c8>  // b.any
  4069e8:	add	x0, sp, #0x48
  4069ec:	mov	w1, #0x2                   	// #2
  4069f0:	bl	40745c <printf@plt+0x5c1c>
  4069f4:	ldrb	w0, [x0]
  4069f8:	cmp	w0, #0x26
  4069fc:	b.ne	406a08 <printf@plt+0x51c8>  // b.any
  406a00:	mov	w0, #0x1                   	// #1
  406a04:	b	406a0c <printf@plt+0x51cc>
  406a08:	mov	w0, #0x0                   	// #0
  406a0c:	cmp	w0, #0x0
  406a10:	b.eq	406a48 <printf@plt+0x5208>  // b.none
  406a14:	ldr	x2, [sp, #48]
  406a18:	ldr	x1, [sp, #40]
  406a1c:	ldr	x0, [sp, #56]
  406a20:	bl	404734 <printf@plt+0x2ef4>
  406a24:	str	x0, [sp, #168]
  406a28:	ldr	x0, [sp, #168]
  406a2c:	cmp	x0, #0x0
  406a30:	b.ne	406a40 <printf@plt+0x5200>  // b.any
  406a34:	mov	w0, #0x1                   	// #1
  406a38:	str	w0, [sp, #244]
  406a3c:	b	406a48 <printf@plt+0x5208>
  406a40:	ldr	x0, [sp, #168]
  406a44:	str	x0, [sp, #48]
  406a48:	add	x0, sp, #0x48
  406a4c:	bl	4074c8 <printf@plt+0x5c88>
  406a50:	cmp	w0, #0x2
  406a54:	b.le	406aa8 <printf@plt+0x5268>
  406a58:	add	x0, sp, #0x48
  406a5c:	mov	w1, #0x0                   	// #0
  406a60:	bl	40745c <printf@plt+0x5c1c>
  406a64:	ldrb	w0, [x0]
  406a68:	cmp	w0, #0x2e
  406a6c:	b.ne	406aa8 <printf@plt+0x5268>  // b.any
  406a70:	add	x0, sp, #0x48
  406a74:	mov	w1, #0x1                   	// #1
  406a78:	bl	40745c <printf@plt+0x5c1c>
  406a7c:	ldrb	w0, [x0]
  406a80:	cmp	w0, #0x6c
  406a84:	b.ne	406aa8 <printf@plt+0x5268>  // b.any
  406a88:	add	x0, sp, #0x48
  406a8c:	mov	w1, #0x2                   	// #2
  406a90:	bl	40745c <printf@plt+0x5c1c>
  406a94:	ldrb	w0, [x0]
  406a98:	cmp	w0, #0x66
  406a9c:	b.ne	406aa8 <printf@plt+0x5268>  // b.any
  406aa0:	mov	w0, #0x1                   	// #1
  406aa4:	b	406aac <printf@plt+0x526c>
  406aa8:	mov	w0, #0x0                   	// #0
  406aac:	cmp	w0, #0x0
  406ab0:	b.eq	406ad0 <printf@plt+0x5290>  // b.none
  406ab4:	add	x0, sp, #0x48
  406ab8:	mov	w1, #0x0                   	// #0
  406abc:	bl	407598 <printf@plt+0x5d58>
  406ac0:	add	x0, sp, #0x48
  406ac4:	bl	407504 <printf@plt+0x5cc4>
  406ac8:	add	x0, x0, #0x3
  406acc:	bl	4166e8 <printf@plt+0x14ea8>
  406ad0:	add	x0, sp, #0x48
  406ad4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  406ad8:	b	406b10 <printf@plt+0x52d0>
  406adc:	ldr	w1, [sp, #252]
  406ae0:	ldr	x0, [sp, #192]
  406ae4:	bl	40bf10 <printf@plt+0xa6d0>
  406ae8:	b	406b10 <printf@plt+0x52d0>
  406aec:	ldr	w1, [sp, #252]
  406af0:	ldr	x0, [sp, #192]
  406af4:	bl	40bf58 <printf@plt+0xa718>
  406af8:	b	406b10 <printf@plt+0x52d0>
  406afc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  406b00:	add	x2, x0, #0xf18
  406b04:	mov	w1, #0x5e2                 	// #1506
  406b08:	mov	w0, #0x0                   	// #0
  406b0c:	bl	4073dc <printf@plt+0x5b9c>
  406b10:	ldr	w0, [sp, #244]
  406b14:	cmp	w0, #0x0
  406b18:	b.ne	406b28 <printf@plt+0x52e8>  // b.any
  406b1c:	b	405dac <printf@plt+0x456c>
  406b20:	nop
  406b24:	b	406b2c <printf@plt+0x52ec>
  406b28:	nop
  406b2c:	ldr	w0, [sp, #244]
  406b30:	cmp	w0, #0x0
  406b34:	b.ne	406b70 <printf@plt+0x5330>  // b.any
  406b38:	ldr	w0, [sp, #252]
  406b3c:	cmp	w0, #0x0
  406b40:	b.ne	406b70 <printf@plt+0x5330>  // b.any
  406b44:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406b48:	add	x3, x0, #0xc0
  406b4c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406b50:	add	x2, x0, #0xc0
  406b54:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406b58:	add	x1, x0, #0xc0
  406b5c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  406b60:	add	x0, x0, #0xb38
  406b64:	bl	414ad4 <printf@plt+0x13294>
  406b68:	mov	w0, #0x1                   	// #1
  406b6c:	str	w0, [sp, #244]
  406b70:	ldr	w0, [sp, #244]
  406b74:	cmp	w0, #0x0
  406b78:	b.eq	406ba4 <printf@plt+0x5364>  // b.none
  406b7c:	ldr	x19, [sp, #192]
  406b80:	cmp	x19, #0x0
  406b84:	b.eq	406b9c <printf@plt+0x535c>  // b.none
  406b88:	mov	x0, x19
  406b8c:	bl	40b8f8 <printf@plt+0xa0b8>
  406b90:	mov	x1, #0x88                  	// #136
  406b94:	mov	x0, x19
  406b98:	bl	416ab4 <_ZdlPvm@@Base>
  406b9c:	mov	x0, #0x0                   	// #0
  406ba0:	b	406d88 <printf@plt+0x5548>
  406ba4:	str	wzr, [sp, #212]
  406ba8:	ldr	w0, [sp, #204]
  406bac:	sub	w0, w0, #0x1
  406bb0:	ldr	w1, [sp, #212]
  406bb4:	cmp	w1, w0
  406bb8:	b.ge	406c14 <printf@plt+0x53d4>  // b.tcont
  406bbc:	ldr	x0, [sp, #48]
  406bc0:	ldr	x1, [x0, #8]
  406bc4:	ldrsw	x0, [sp, #212]
  406bc8:	lsl	x0, x0, #2
  406bcc:	add	x0, x1, x0
  406bd0:	ldr	w0, [x0]
  406bd4:	cmp	w0, #0x0
  406bd8:	b.lt	406c04 <printf@plt+0x53c4>  // b.tstop
  406bdc:	ldr	x0, [sp, #48]
  406be0:	ldr	x1, [x0, #8]
  406be4:	ldrsw	x0, [sp, #212]
  406be8:	lsl	x0, x0, #2
  406bec:	add	x0, x1, x0
  406bf0:	ldr	w0, [x0]
  406bf4:	mov	w2, w0
  406bf8:	ldr	w1, [sp, #212]
  406bfc:	ldr	x0, [sp, #192]
  406c00:	bl	40bcd0 <printf@plt+0xa490>
  406c04:	ldr	w0, [sp, #212]
  406c08:	add	w0, w0, #0x1
  406c0c:	str	w0, [sp, #212]
  406c10:	b	406ba8 <printf@plt+0x5368>
  406c14:	str	wzr, [sp, #212]
  406c18:	ldr	w1, [sp, #212]
  406c1c:	ldr	w0, [sp, #204]
  406c20:	cmp	w1, w0
  406c24:	b.ge	406c88 <printf@plt+0x5448>  // b.tcont
  406c28:	ldr	x0, [sp, #48]
  406c2c:	ldr	x1, [x0, #16]
  406c30:	ldrsw	x0, [sp, #212]
  406c34:	lsl	x0, x0, #4
  406c38:	add	x0, x1, x0
  406c3c:	bl	4074e0 <printf@plt+0x5ca0>
  406c40:	cmp	w0, #0x0
  406c44:	cset	w0, eq  // eq = none
  406c48:	and	w0, w0, #0xff
  406c4c:	cmp	w0, #0x0
  406c50:	b.eq	406c78 <printf@plt+0x5438>  // b.none
  406c54:	ldr	x0, [sp, #48]
  406c58:	ldr	x1, [x0, #16]
  406c5c:	ldrsw	x0, [sp, #212]
  406c60:	lsl	x0, x0, #4
  406c64:	add	x0, x1, x0
  406c68:	mov	x2, x0
  406c6c:	ldr	w1, [sp, #212]
  406c70:	ldr	x0, [sp, #192]
  406c74:	bl	40bc50 <printf@plt+0xa410>
  406c78:	ldr	w0, [sp, #212]
  406c7c:	add	w0, w0, #0x1
  406c80:	str	w0, [sp, #212]
  406c84:	b	406c18 <printf@plt+0x53d8>
  406c88:	str	wzr, [sp, #212]
  406c8c:	ldr	w1, [sp, #212]
  406c90:	ldr	w0, [sp, #204]
  406c94:	cmp	w1, w0
  406c98:	b.ge	406cd4 <printf@plt+0x5494>  // b.tcont
  406c9c:	ldr	x0, [sp, #48]
  406ca0:	ldr	x1, [x0, #24]
  406ca4:	ldrsw	x0, [sp, #212]
  406ca8:	add	x0, x1, x0
  406cac:	ldrb	w0, [x0]
  406cb0:	cmp	w0, #0x0
  406cb4:	b.eq	406cc4 <printf@plt+0x5484>  // b.none
  406cb8:	ldr	w1, [sp, #212]
  406cbc:	ldr	x0, [sp, #192]
  406cc0:	bl	40bd54 <printf@plt+0xa514>
  406cc4:	ldr	w0, [sp, #212]
  406cc8:	add	w0, w0, #0x1
  406ccc:	str	w0, [sp, #212]
  406cd0:	b	406c8c <printf@plt+0x544c>
  406cd4:	str	wzr, [sp, #212]
  406cd8:	ldr	w1, [sp, #212]
  406cdc:	ldr	w0, [sp, #204]
  406ce0:	cmp	w1, w0
  406ce4:	b.ge	406d20 <printf@plt+0x54e0>  // b.tcont
  406ce8:	ldr	x0, [sp, #48]
  406cec:	ldr	x1, [x0, #32]
  406cf0:	ldrsw	x0, [sp, #212]
  406cf4:	add	x0, x1, x0
  406cf8:	ldrb	w0, [x0]
  406cfc:	cmp	w0, #0x0
  406d00:	b.eq	406d10 <printf@plt+0x54d0>  // b.none
  406d04:	ldr	w1, [sp, #212]
  406d08:	ldr	x0, [sp, #192]
  406d0c:	bl	40bdcc <printf@plt+0xa58c>
  406d10:	ldr	w0, [sp, #212]
  406d14:	add	w0, w0, #0x1
  406d18:	str	w0, [sp, #212]
  406d1c:	b	406cd8 <printf@plt+0x5498>
  406d20:	ldr	x0, [sp, #192]
  406d24:	b	406d88 <printf@plt+0x5548>
  406d28:	mov	x20, x0
  406d2c:	mov	x1, #0x88                  	// #136
  406d30:	mov	x0, x19
  406d34:	bl	416ab4 <_ZdlPvm@@Base>
  406d38:	mov	x0, x20
  406d3c:	bl	4017e0 <_Unwind_Resume@plt>
  406d40:	mov	x19, x0
  406d44:	add	x0, sp, #0x78
  406d48:	bl	416f3c <_ZdlPvm@@Base+0x488>
  406d4c:	b	406d64 <printf@plt+0x5524>
  406d50:	mov	x19, x0
  406d54:	add	x0, sp, #0x58
  406d58:	bl	416f3c <_ZdlPvm@@Base+0x488>
  406d5c:	b	406d64 <printf@plt+0x5524>
  406d60:	mov	x19, x0
  406d64:	add	x0, sp, #0x68
  406d68:	bl	416f3c <_ZdlPvm@@Base+0x488>
  406d6c:	mov	x0, x19
  406d70:	bl	4017e0 <_Unwind_Resume@plt>
  406d74:	mov	x19, x0
  406d78:	add	x0, sp, #0x48
  406d7c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  406d80:	mov	x0, x19
  406d84:	bl	4017e0 <_Unwind_Resume@plt>
  406d88:	ldp	x19, x20, [sp, #16]
  406d8c:	ldp	x29, x30, [sp], #256
  406d90:	ret
  406d94:	stp	x29, x30, [sp, #-80]!
  406d98:	mov	x29, sp
  406d9c:	str	x19, [sp, #16]
  406da0:	str	x0, [sp, #40]
  406da4:	str	xzr, [sp, #56]
  406da8:	str	xzr, [sp, #72]
  406dac:	str	xzr, [sp, #64]
  406db0:	ldr	x0, [sp, #40]
  406db4:	bl	40282c <printf@plt+0xfec>
  406db8:	str	x0, [sp, #56]
  406dbc:	ldr	x0, [sp, #56]
  406dc0:	cmp	x0, #0x0
  406dc4:	b.eq	406e10 <printf@plt+0x55d0>  // b.none
  406dc8:	mov	x2, #0x0                   	// #0
  406dcc:	ldr	x1, [sp, #56]
  406dd0:	ldr	x0, [sp, #40]
  406dd4:	bl	404734 <printf@plt+0x2ef4>
  406dd8:	str	x0, [sp, #72]
  406ddc:	ldr	x0, [sp, #72]
  406de0:	cmp	x0, #0x0
  406de4:	b.eq	406e10 <printf@plt+0x55d0>  // b.none
  406de8:	ldr	x2, [sp, #56]
  406dec:	ldr	x1, [sp, #72]
  406df0:	ldr	x0, [sp, #40]
  406df4:	bl	405d04 <printf@plt+0x44c4>
  406df8:	str	x0, [sp, #64]
  406dfc:	ldr	x0, [sp, #64]
  406e00:	cmp	x0, #0x0
  406e04:	b.eq	406e10 <printf@plt+0x55d0>  // b.none
  406e08:	mov	w0, #0x1                   	// #1
  406e0c:	b	406e14 <printf@plt+0x55d4>
  406e10:	mov	w0, #0x0                   	// #0
  406e14:	cmp	w0, #0x0
  406e18:	b.eq	406e48 <printf@plt+0x5608>  // b.none
  406e1c:	ldr	x0, [sp, #64]
  406e20:	bl	40d978 <printf@plt+0xc138>
  406e24:	ldr	x19, [sp, #64]
  406e28:	cmp	x19, #0x0
  406e2c:	b.eq	406e8c <printf@plt+0x564c>  // b.none
  406e30:	mov	x0, x19
  406e34:	bl	40b8f8 <printf@plt+0xa0b8>
  406e38:	mov	x1, #0x88                  	// #136
  406e3c:	mov	x0, x19
  406e40:	bl	416ab4 <_ZdlPvm@@Base>
  406e44:	b	406e8c <printf@plt+0x564c>
  406e48:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406e4c:	add	x3, x0, #0xc0
  406e50:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406e54:	add	x2, x0, #0xc0
  406e58:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406e5c:	add	x1, x0, #0xc0
  406e60:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  406e64:	add	x0, x0, #0xb48
  406e68:	bl	414ad4 <printf@plt+0x13294>
  406e6c:	ldr	x0, [sp, #40]
  406e70:	bl	401ad0 <printf@plt+0x290>
  406e74:	cmn	w0, #0x1
  406e78:	cset	w0, ne  // ne = any
  406e7c:	and	w0, w0, #0xff
  406e80:	cmp	w0, #0x0
  406e84:	b.eq	406e8c <printf@plt+0x564c>  // b.none
  406e88:	b	406e6c <printf@plt+0x562c>
  406e8c:	ldr	x0, [sp, #56]
  406e90:	cmp	x0, #0x0
  406e94:	b.eq	406ea0 <printf@plt+0x5660>  // b.none
  406e98:	mov	x1, #0xc                   	// #12
  406e9c:	bl	416ab4 <_ZdlPvm@@Base>
  406ea0:	ldr	x19, [sp, #72]
  406ea4:	cmp	x19, #0x0
  406ea8:	b.eq	406ec0 <printf@plt+0x5680>  // b.none
  406eac:	mov	x0, x19
  406eb0:	bl	4041b0 <printf@plt+0x2970>
  406eb4:	mov	x1, #0x38                  	// #56
  406eb8:	mov	x0, x19
  406ebc:	bl	416ab4 <_ZdlPvm@@Base>
  406ec0:	ldr	x0, [sp, #40]
  406ec4:	bl	407600 <printf@plt+0x5dc0>
  406ec8:	cmp	w0, #0x0
  406ecc:	cset	w0, eq  // eq = none
  406ed0:	and	w0, w0, #0xff
  406ed4:	cmp	w0, #0x0
  406ed8:	b.eq	406f00 <printf@plt+0x56c0>  // b.none
  406edc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406ee0:	add	x3, x0, #0xc0
  406ee4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406ee8:	add	x2, x0, #0xc0
  406eec:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406ef0:	add	x1, x0, #0xc0
  406ef4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  406ef8:	add	x0, x0, #0xb60
  406efc:	bl	414ad4 <printf@plt+0x13294>
  406f00:	nop
  406f04:	ldr	x19, [sp, #16]
  406f08:	ldp	x29, x30, [sp], #80
  406f0c:	ret
  406f10:	stp	x29, x30, [sp, #-32]!
  406f14:	mov	x29, sp
  406f18:	str	x0, [sp, #24]
  406f1c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406f20:	add	x0, x0, #0x150
  406f24:	ldr	x0, [x0]
  406f28:	mov	x2, x0
  406f2c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  406f30:	add	x1, x0, #0xb78
  406f34:	ldr	x0, [sp, #24]
  406f38:	bl	401550 <fprintf@plt>
  406f3c:	nop
  406f40:	ldp	x29, x30, [sp], #32
  406f44:	ret
  406f48:	stp	x29, x30, [sp, #-112]!
  406f4c:	mov	x29, sp
  406f50:	str	x19, [sp, #16]
  406f54:	str	w0, [sp, #44]
  406f58:	str	x1, [sp, #32]
  406f5c:	ldr	x0, [sp, #32]
  406f60:	ldr	x1, [x0]
  406f64:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  406f68:	add	x0, x0, #0x150
  406f6c:	str	x1, [x0]
  406f70:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406f74:	add	x0, x0, #0x210
  406f78:	ldr	x2, [x0]
  406f7c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406f80:	add	x1, x0, #0x238
  406f84:	mov	x0, x2
  406f88:	bl	401820 <setbuf@plt>
  406f8c:	mov	x4, #0x0                   	// #0
  406f90:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  406f94:	add	x3, x0, #0xba8
  406f98:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  406f9c:	add	x2, x0, #0xc08
  406fa0:	ldr	x1, [sp, #32]
  406fa4:	ldr	w0, [sp, #44]
  406fa8:	bl	4163dc <printf@plt+0x14b9c>
  406fac:	str	w0, [sp, #104]
  406fb0:	ldr	w0, [sp, #104]
  406fb4:	cmn	w0, #0x1
  406fb8:	cset	w0, ne  // ne = any
  406fbc:	and	w0, w0, #0xff
  406fc0:	cmp	w0, #0x0
  406fc4:	b.eq	4070b0 <printf@plt+0x5870>  // b.none
  406fc8:	ldr	w0, [sp, #104]
  406fcc:	cmp	w0, #0x100
  406fd0:	b.eq	407060 <printf@plt+0x5820>  // b.none
  406fd4:	ldr	w0, [sp, #104]
  406fd8:	cmp	w0, #0x100
  406fdc:	b.gt	407090 <printf@plt+0x5850>
  406fe0:	ldr	w0, [sp, #104]
  406fe4:	cmp	w0, #0x76
  406fe8:	b.eq	40703c <printf@plt+0x57fc>  // b.none
  406fec:	ldr	w0, [sp, #104]
  406ff0:	cmp	w0, #0x76
  406ff4:	b.gt	407090 <printf@plt+0x5850>
  406ff8:	ldr	w0, [sp, #104]
  406ffc:	cmp	w0, #0x54
  407000:	b.eq	4070a8 <printf@plt+0x5868>  // b.none
  407004:	ldr	w0, [sp, #104]
  407008:	cmp	w0, #0x54
  40700c:	b.gt	407090 <printf@plt+0x5850>
  407010:	ldr	w0, [sp, #104]
  407014:	cmp	w0, #0x3f
  407018:	b.eq	407078 <printf@plt+0x5838>  // b.none
  40701c:	ldr	w0, [sp, #104]
  407020:	cmp	w0, #0x43
  407024:	b.ne	407090 <printf@plt+0x5850>  // b.any
  407028:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40702c:	add	x0, x0, #0x220
  407030:	mov	w1, #0x1                   	// #1
  407034:	str	w1, [x0]
  407038:	b	4070ac <printf@plt+0x586c>
  40703c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407040:	add	x0, x0, #0x1f8
  407044:	ldr	x0, [x0]
  407048:	mov	x1, x0
  40704c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  407050:	add	x0, x0, #0xc10
  407054:	bl	401840 <printf@plt>
  407058:	mov	w0, #0x0                   	// #0
  40705c:	bl	4017c0 <exit@plt>
  407060:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407064:	add	x0, x0, #0x208
  407068:	ldr	x0, [x0]
  40706c:	bl	406f10 <printf@plt+0x56d0>
  407070:	mov	w0, #0x0                   	// #0
  407074:	bl	4017c0 <exit@plt>
  407078:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40707c:	add	x0, x0, #0x210
  407080:	ldr	x0, [x0]
  407084:	bl	406f10 <printf@plt+0x56d0>
  407088:	mov	w0, #0x1                   	// #1
  40708c:	bl	4017c0 <exit@plt>
  407090:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  407094:	add	x2, x0, #0xf18
  407098:	mov	w1, #0x63e                 	// #1598
  40709c:	mov	w0, #0x0                   	// #0
  4070a0:	bl	4073dc <printf@plt+0x5b9c>
  4070a4:	b	406f8c <printf@plt+0x574c>
  4070a8:	nop
  4070ac:	b	406f8c <printf@plt+0x574c>
  4070b0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4070b4:	add	x0, x0, #0xc30
  4070b8:	bl	401500 <puts@plt>
  4070bc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4070c0:	add	x0, x0, #0x1d8
  4070c4:	ldr	w0, [x0]
  4070c8:	ldr	w1, [sp, #44]
  4070cc:	cmp	w1, w0
  4070d0:	b.le	4072a0 <printf@plt+0x5a60>
  4070d4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4070d8:	add	x0, x0, #0x1d8
  4070dc:	ldr	w0, [x0]
  4070e0:	str	w0, [sp, #108]
  4070e4:	ldr	w1, [sp, #108]
  4070e8:	ldr	w0, [sp, #44]
  4070ec:	cmp	w1, w0
  4070f0:	b.ge	4072e0 <printf@plt+0x5aa0>  // b.tcont
  4070f4:	ldrsw	x0, [sp, #108]
  4070f8:	lsl	x0, x0, #3
  4070fc:	ldr	x1, [sp, #32]
  407100:	add	x0, x1, x0
  407104:	ldr	x0, [x0]
  407108:	ldrb	w0, [x0]
  40710c:	cmp	w0, #0x2d
  407110:	b.ne	40717c <printf@plt+0x593c>  // b.any
  407114:	ldrsw	x0, [sp, #108]
  407118:	lsl	x0, x0, #3
  40711c:	ldr	x1, [sp, #32]
  407120:	add	x0, x1, x0
  407124:	ldr	x0, [x0]
  407128:	add	x0, x0, #0x1
  40712c:	ldrb	w0, [x0]
  407130:	cmp	w0, #0x0
  407134:	b.ne	40717c <printf@plt+0x593c>  // b.any
  407138:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40713c:	add	x0, x0, #0xd0
  407140:	adrp	x1, 418000 <_ZdlPvm@@Base+0x154c>
  407144:	add	x1, x1, #0xc80
  407148:	str	x1, [x0]
  40714c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  407150:	add	x0, x0, #0x14c
  407154:	mov	w1, #0x1                   	// #1
  407158:	str	w1, [x0]
  40715c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  407160:	add	x0, x0, #0xc88
  407164:	bl	401500 <puts@plt>
  407168:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40716c:	add	x0, x0, #0x200
  407170:	ldr	x0, [x0]
  407174:	bl	402000 <printf@plt+0x7c0>
  407178:	b	407290 <printf@plt+0x5a50>
  40717c:	bl	401700 <__errno_location@plt>
  407180:	str	wzr, [x0]
  407184:	ldrsw	x0, [sp, #108]
  407188:	lsl	x0, x0, #3
  40718c:	ldr	x1, [sp, #32]
  407190:	add	x0, x1, x0
  407194:	ldr	x2, [x0]
  407198:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40719c:	add	x1, x0, #0xc90
  4071a0:	mov	x0, x2
  4071a4:	bl	401710 <fopen@plt>
  4071a8:	str	x0, [sp, #96]
  4071ac:	ldr	x0, [sp, #96]
  4071b0:	cmp	x0, #0x0
  4071b4:	b.ne	40720c <printf@plt+0x59cc>  // b.any
  4071b8:	ldrsw	x0, [sp, #108]
  4071bc:	lsl	x0, x0, #3
  4071c0:	ldr	x1, [sp, #32]
  4071c4:	add	x0, x1, x0
  4071c8:	ldr	x1, [x0]
  4071cc:	add	x0, sp, #0x40
  4071d0:	bl	414344 <printf@plt+0x12b04>
  4071d4:	bl	401700 <__errno_location@plt>
  4071d8:	ldr	w0, [x0]
  4071dc:	bl	4015e0 <strerror@plt>
  4071e0:	mov	x1, x0
  4071e4:	add	x0, sp, #0x50
  4071e8:	bl	414344 <printf@plt+0x12b04>
  4071ec:	add	x2, sp, #0x50
  4071f0:	add	x1, sp, #0x40
  4071f4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4071f8:	add	x3, x0, #0xc0
  4071fc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  407200:	add	x0, x0, #0xc98
  407204:	bl	414b4c <printf@plt+0x1330c>
  407208:	b	407290 <printf@plt+0x5a50>
  40720c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  407210:	add	x0, x0, #0x14c
  407214:	mov	w1, #0x1                   	// #1
  407218:	str	w1, [x0]
  40721c:	ldrsw	x0, [sp, #108]
  407220:	lsl	x0, x0, #3
  407224:	ldr	x1, [sp, #32]
  407228:	add	x0, x1, x0
  40722c:	ldr	x1, [x0]
  407230:	add	x0, sp, #0x30
  407234:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  407238:	add	x0, sp, #0x30
  40723c:	mov	w1, #0x0                   	// #0
  407240:	bl	407598 <printf@plt+0x5d58>
  407244:	add	x0, sp, #0x30
  407248:	bl	416954 <printf@plt+0x15114>
  40724c:	add	x0, sp, #0x30
  407250:	bl	407504 <printf@plt+0x5cc4>
  407254:	mov	x1, x0
  407258:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40725c:	add	x0, x0, #0xd0
  407260:	str	x1, [x0]
  407264:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  407268:	add	x0, x0, #0xd0
  40726c:	ldr	x0, [x0]
  407270:	mov	x1, x0
  407274:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  407278:	add	x0, x0, #0xcb0
  40727c:	bl	401840 <printf@plt>
  407280:	ldr	x0, [sp, #96]
  407284:	bl	402000 <printf@plt+0x7c0>
  407288:	add	x0, sp, #0x30
  40728c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  407290:	ldr	w0, [sp, #108]
  407294:	add	w0, w0, #0x1
  407298:	str	w0, [sp, #108]
  40729c:	b	4070e4 <printf@plt+0x58a4>
  4072a0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4072a4:	add	x0, x0, #0xd0
  4072a8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x154c>
  4072ac:	add	x1, x1, #0xc80
  4072b0:	str	x1, [x0]
  4072b4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4072b8:	add	x0, x0, #0x14c
  4072bc:	mov	w1, #0x1                   	// #1
  4072c0:	str	w1, [x0]
  4072c4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4072c8:	add	x0, x0, #0xc88
  4072cc:	bl	401500 <puts@plt>
  4072d0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4072d4:	add	x0, x0, #0x200
  4072d8:	ldr	x0, [x0]
  4072dc:	bl	402000 <printf@plt+0x7c0>
  4072e0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4072e4:	add	x0, x0, #0x208
  4072e8:	ldr	x0, [x0]
  4072ec:	bl	4017f0 <ferror@plt>
  4072f0:	cmp	w0, #0x0
  4072f4:	b.ne	407310 <printf@plt+0x5ad0>  // b.any
  4072f8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4072fc:	add	x0, x0, #0x208
  407300:	ldr	x0, [x0]
  407304:	bl	4016d0 <fflush@plt>
  407308:	cmp	w0, #0x0
  40730c:	b.ge	407318 <printf@plt+0x5ad8>  // b.tcont
  407310:	mov	w0, #0x1                   	// #1
  407314:	b	40731c <printf@plt+0x5adc>
  407318:	mov	w0, #0x0                   	// #0
  40731c:	cmp	w0, #0x0
  407320:	b.eq	407348 <printf@plt+0x5b08>  // b.none
  407324:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  407328:	add	x3, x0, #0xc0
  40732c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  407330:	add	x2, x0, #0xc0
  407334:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  407338:	add	x1, x0, #0xc0
  40733c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  407340:	add	x0, x0, #0xcc0
  407344:	bl	414b4c <printf@plt+0x1330c>
  407348:	mov	w0, #0x0                   	// #0
  40734c:	b	407364 <printf@plt+0x5b24>
  407350:	mov	x19, x0
  407354:	add	x0, sp, #0x30
  407358:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40735c:	mov	x0, x19
  407360:	bl	4017e0 <_Unwind_Resume@plt>
  407364:	ldr	x19, [sp, #16]
  407368:	ldp	x29, x30, [sp], #112
  40736c:	ret
  407370:	stp	x29, x30, [sp, #-32]!
  407374:	mov	x29, sp
  407378:	str	w0, [sp, #28]
  40737c:	str	w1, [sp, #24]
  407380:	ldr	w0, [sp, #28]
  407384:	cmp	w0, #0x1
  407388:	b.ne	4073b4 <printf@plt+0x5b74>  // b.any
  40738c:	ldr	w1, [sp, #24]
  407390:	mov	w0, #0xffff                	// #65535
  407394:	cmp	w1, w0
  407398:	b.ne	4073b4 <printf@plt+0x5b74>  // b.any
  40739c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4073a0:	add	x0, x0, #0x228
  4073a4:	bl	413f0c <printf@plt+0x126cc>
  4073a8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4073ac:	add	x0, x0, #0x230
  4073b0:	bl	413c10 <printf@plt+0x123d0>
  4073b4:	nop
  4073b8:	ldp	x29, x30, [sp], #32
  4073bc:	ret
  4073c0:	stp	x29, x30, [sp, #-16]!
  4073c4:	mov	x29, sp
  4073c8:	mov	w1, #0xffff                	// #65535
  4073cc:	mov	w0, #0x1                   	// #1
  4073d0:	bl	407370 <printf@plt+0x5b30>
  4073d4:	ldp	x29, x30, [sp], #16
  4073d8:	ret
  4073dc:	stp	x29, x30, [sp, #-32]!
  4073e0:	mov	x29, sp
  4073e4:	str	w0, [sp, #28]
  4073e8:	str	w1, [sp, #24]
  4073ec:	str	x2, [sp, #16]
  4073f0:	ldr	w0, [sp, #28]
  4073f4:	cmp	w0, #0x0
  4073f8:	b.ne	407408 <printf@plt+0x5bc8>  // b.any
  4073fc:	ldr	x1, [sp, #16]
  407400:	ldr	w0, [sp, #24]
  407404:	bl	413b1c <printf@plt+0x122dc>
  407408:	nop
  40740c:	ldp	x29, x30, [sp], #32
  407410:	ret
  407414:	sub	sp, sp, #0x10
  407418:	str	x0, [sp, #8]
  40741c:	strb	w1, [sp, #7]
  407420:	ldrb	w0, [sp, #7]
  407424:	ldr	x1, [sp, #8]
  407428:	sxtw	x0, w0
  40742c:	ldrb	w0, [x1, x0]
  407430:	add	sp, sp, #0x10
  407434:	ret
  407438:	sub	sp, sp, #0x10
  40743c:	str	x0, [sp, #8]
  407440:	strb	w1, [sp, #7]
  407444:	ldrb	w0, [sp, #7]
  407448:	ldr	x1, [sp, #8]
  40744c:	sxtw	x0, w0
  407450:	ldrb	w0, [x1, x0]
  407454:	add	sp, sp, #0x10
  407458:	ret
  40745c:	stp	x29, x30, [sp, #-32]!
  407460:	mov	x29, sp
  407464:	str	x0, [sp, #24]
  407468:	str	w1, [sp, #20]
  40746c:	ldr	w0, [sp, #20]
  407470:	cmp	w0, #0x0
  407474:	b.lt	407494 <printf@plt+0x5c54>  // b.tstop
  407478:	ldr	x0, [sp, #24]
  40747c:	ldr	w0, [x0, #8]
  407480:	ldr	w1, [sp, #20]
  407484:	cmp	w1, w0
  407488:	b.ge	407494 <printf@plt+0x5c54>  // b.tcont
  40748c:	mov	w0, #0x1                   	// #1
  407490:	b	407498 <printf@plt+0x5c58>
  407494:	mov	w0, #0x0                   	// #0
  407498:	mov	w3, w0
  40749c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x54c>
  4074a0:	add	x2, x0, #0xef8
  4074a4:	mov	w1, #0x62                  	// #98
  4074a8:	mov	w0, w3
  4074ac:	bl	4073dc <printf@plt+0x5b9c>
  4074b0:	ldr	x0, [sp, #24]
  4074b4:	ldr	x1, [x0]
  4074b8:	ldrsw	x0, [sp, #20]
  4074bc:	add	x0, x1, x0
  4074c0:	ldp	x29, x30, [sp], #32
  4074c4:	ret
  4074c8:	sub	sp, sp, #0x10
  4074cc:	str	x0, [sp, #8]
  4074d0:	ldr	x0, [sp, #8]
  4074d4:	ldr	w0, [x0, #8]
  4074d8:	add	sp, sp, #0x10
  4074dc:	ret
  4074e0:	sub	sp, sp, #0x10
  4074e4:	str	x0, [sp, #8]
  4074e8:	ldr	x0, [sp, #8]
  4074ec:	ldr	w0, [x0, #8]
  4074f0:	cmp	w0, #0x0
  4074f4:	cset	w0, eq  // eq = none
  4074f8:	and	w0, w0, #0xff
  4074fc:	add	sp, sp, #0x10
  407500:	ret
  407504:	sub	sp, sp, #0x10
  407508:	str	x0, [sp, #8]
  40750c:	ldr	x0, [sp, #8]
  407510:	ldr	x0, [x0]
  407514:	add	sp, sp, #0x10
  407518:	ret
  40751c:	stp	x29, x30, [sp, #-32]!
  407520:	mov	x29, sp
  407524:	str	x0, [sp, #24]
  407528:	str	x1, [sp, #16]
  40752c:	ldr	x0, [sp, #24]
  407530:	ldr	w1, [x0, #8]
  407534:	ldr	x0, [sp, #16]
  407538:	ldr	w0, [x0, #8]
  40753c:	cmp	w1, w0
  407540:	b.ne	407584 <printf@plt+0x5d44>  // b.any
  407544:	ldr	x0, [sp, #24]
  407548:	ldr	w0, [x0, #8]
  40754c:	cmp	w0, #0x0
  407550:	b.eq	40758c <printf@plt+0x5d4c>  // b.none
  407554:	ldr	x0, [sp, #24]
  407558:	ldr	x3, [x0]
  40755c:	ldr	x0, [sp, #16]
  407560:	ldr	x1, [x0]
  407564:	ldr	x0, [sp, #24]
  407568:	ldr	w0, [x0, #8]
  40756c:	sxtw	x0, w0
  407570:	mov	x2, x0
  407574:	mov	x0, x3
  407578:	bl	4015a0 <memcmp@plt>
  40757c:	cmp	w0, #0x0
  407580:	b.eq	40758c <printf@plt+0x5d4c>  // b.none
  407584:	mov	w0, #0x1                   	// #1
  407588:	b	407590 <printf@plt+0x5d50>
  40758c:	mov	w0, #0x0                   	// #0
  407590:	ldp	x29, x30, [sp], #32
  407594:	ret
  407598:	stp	x29, x30, [sp, #-32]!
  40759c:	mov	x29, sp
  4075a0:	str	x0, [sp, #24]
  4075a4:	strb	w1, [sp, #23]
  4075a8:	ldr	x0, [sp, #24]
  4075ac:	ldr	w1, [x0, #8]
  4075b0:	ldr	x0, [sp, #24]
  4075b4:	ldr	w0, [x0, #12]
  4075b8:	cmp	w1, w0
  4075bc:	b.lt	4075c8 <printf@plt+0x5d88>  // b.tstop
  4075c0:	ldr	x0, [sp, #24]
  4075c4:	bl	4171d8 <_ZdlPvm@@Base+0x724>
  4075c8:	ldr	x0, [sp, #24]
  4075cc:	ldr	x1, [x0]
  4075d0:	ldr	x0, [sp, #24]
  4075d4:	ldr	w0, [x0, #8]
  4075d8:	add	w3, w0, #0x1
  4075dc:	ldr	x2, [sp, #24]
  4075e0:	str	w3, [x2, #8]
  4075e4:	sxtw	x0, w0
  4075e8:	add	x0, x1, x0
  4075ec:	ldrb	w1, [sp, #23]
  4075f0:	strb	w1, [x0]
  4075f4:	ldr	x0, [sp, #24]
  4075f8:	ldp	x29, x30, [sp], #32
  4075fc:	ret
  407600:	stp	x29, x30, [sp, #-32]!
  407604:	mov	x29, sp
  407608:	str	x0, [sp, #24]
  40760c:	ldr	x0, [sp, #24]
  407610:	add	x0, x0, #0x10
  407614:	bl	4074e0 <printf@plt+0x5ca0>
  407618:	cmp	w0, #0x0
  40761c:	b.eq	407638 <printf@plt+0x5df8>  // b.none
  407620:	ldr	x0, [sp, #24]
  407624:	ldr	w0, [x0, #8]
  407628:	cmp	w0, #0x9
  40762c:	b.ne	407638 <printf@plt+0x5df8>  // b.any
  407630:	mov	w0, #0x1                   	// #1
  407634:	b	40763c <printf@plt+0x5dfc>
  407638:	mov	w0, #0x0                   	// #0
  40763c:	ldp	x29, x30, [sp], #32
  407640:	ret
  407644:	stp	x29, x30, [sp, #-32]!
  407648:	mov	x29, sp
  40764c:	str	x0, [sp, #24]
  407650:	ldr	x0, [sp, #24]
  407654:	add	x0, x0, #0x10
  407658:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40765c:	nop
  407660:	ldp	x29, x30, [sp], #32
  407664:	ret
  407668:	stp	x29, x30, [sp, #-32]!
  40766c:	mov	x29, sp
  407670:	str	x0, [sp, #24]
  407674:	ldr	x0, [sp, #24]
  407678:	bl	403434 <printf@plt+0x1bf4>
  40767c:	nop
  407680:	ldp	x29, x30, [sp], #32
  407684:	ret
  407688:	stp	x29, x30, [sp, #-32]!
  40768c:	mov	x29, sp
  407690:	str	x0, [sp, #24]
  407694:	str	x1, [sp, #16]
  407698:	ldr	x0, [sp, #24]
  40769c:	ldr	x1, [sp, #16]
  4076a0:	ldr	w1, [x1]
  4076a4:	str	w1, [x0]
  4076a8:	ldr	x0, [sp, #24]
  4076ac:	ldr	x1, [sp, #16]
  4076b0:	ldr	w1, [x1, #4]
  4076b4:	str	w1, [x0, #4]
  4076b8:	ldr	x0, [sp, #24]
  4076bc:	add	x2, x0, #0x8
  4076c0:	ldr	x0, [sp, #16]
  4076c4:	add	x0, x0, #0x8
  4076c8:	mov	x1, x0
  4076cc:	mov	x0, x2
  4076d0:	bl	416f70 <_ZdlPvm@@Base+0x4bc>
  4076d4:	ldr	x0, [sp, #24]
  4076d8:	add	x2, x0, #0x18
  4076dc:	ldr	x0, [sp, #16]
  4076e0:	add	x0, x0, #0x18
  4076e4:	mov	x1, x0
  4076e8:	mov	x0, x2
  4076ec:	bl	416f70 <_ZdlPvm@@Base+0x4bc>
  4076f0:	ldr	x0, [sp, #16]
  4076f4:	ldr	w1, [x0, #40]
  4076f8:	ldr	x0, [sp, #24]
  4076fc:	str	w1, [x0, #40]
  407700:	ldr	x0, [sp, #16]
  407704:	ldrb	w1, [x0, #44]
  407708:	ldr	x0, [sp, #24]
  40770c:	strb	w1, [x0, #44]
  407710:	ldr	x0, [sp, #16]
  407714:	ldrb	w1, [x0, #45]
  407718:	ldr	x0, [sp, #24]
  40771c:	strb	w1, [x0, #45]
  407720:	ldr	x0, [sp, #24]
  407724:	ldp	x29, x30, [sp], #32
  407728:	ret
  40772c:	stp	x29, x30, [sp, #-32]!
  407730:	mov	x29, sp
  407734:	str	x0, [sp, #24]
  407738:	str	x1, [sp, #16]
  40773c:	ldr	x0, [sp, #24]
  407740:	ldr	x1, [sp, #16]
  407744:	bl	407688 <printf@plt+0x5e48>
  407748:	ldr	x0, [sp, #16]
  40774c:	ldr	w1, [x0, #48]
  407750:	ldr	x0, [sp, #24]
  407754:	str	w1, [x0, #48]
  407758:	ldr	x0, [sp, #24]
  40775c:	ldp	x29, x30, [sp], #32
  407760:	ret
  407764:	stp	x29, x30, [sp, #-48]!
  407768:	mov	x29, sp
  40776c:	str	x19, [sp, #16]
  407770:	str	x0, [sp, #40]
  407774:	ldr	x0, [sp, #40]
  407778:	bl	4074e0 <printf@plt+0x5ca0>
  40777c:	cmp	w0, #0x0
  407780:	cset	w0, eq  // eq = none
  407784:	and	w0, w0, #0xff
  407788:	cmp	w0, #0x0
  40778c:	b.eq	4077c8 <printf@plt+0x5f88>  // b.none
  407790:	ldr	x0, [sp, #40]
  407794:	bl	407504 <printf@plt+0x5cc4>
  407798:	mov	x19, x0
  40779c:	ldr	x0, [sp, #40]
  4077a0:	bl	4074c8 <printf@plt+0x5c88>
  4077a4:	sxtw	x1, w0
  4077a8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4077ac:	add	x0, x0, #0x208
  4077b0:	ldr	x0, [x0]
  4077b4:	mov	x3, x0
  4077b8:	mov	x2, x1
  4077bc:	mov	x1, #0x1                   	// #1
  4077c0:	mov	x0, x19
  4077c4:	bl	4017d0 <fwrite@plt>
  4077c8:	nop
  4077cc:	ldr	x19, [sp, #16]
  4077d0:	ldp	x29, x30, [sp], #48
  4077d4:	ret
  4077d8:	stp	x29, x30, [sp, #-32]!
  4077dc:	mov	x29, sp
  4077e0:	str	x0, [sp, #24]
  4077e4:	ldr	x0, [sp, #24]
  4077e8:	ldr	x0, [x0, #56]
  4077ec:	bl	40a948 <printf@plt+0x9108>
  4077f0:	ldr	x0, [sp, #24]
  4077f4:	ldr	x0, [x0, #64]
  4077f8:	bl	4133e4 <printf@plt+0x11ba4>
  4077fc:	ldr	x0, [sp, #24]
  407800:	ldr	x0, [x0, #56]
  407804:	bl	40aa94 <printf@plt+0x9254>
  407808:	nop
  40780c:	ldp	x29, x30, [sp], #32
  407810:	ret
  407814:	sub	sp, sp, #0x20
  407818:	str	x0, [sp, #24]
  40781c:	str	x1, [sp, #16]
  407820:	str	x2, [sp, #8]
  407824:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  407828:	add	x1, x0, #0x390
  40782c:	ldr	x0, [sp, #24]
  407830:	str	x1, [x0]
  407834:	ldr	x0, [sp, #24]
  407838:	str	xzr, [x0, #8]
  40783c:	ldr	x0, [sp, #24]
  407840:	mov	w1, #0xffffffff            	// #-1
  407844:	str	w1, [x0, #16]
  407848:	ldr	x0, [sp, #24]
  40784c:	str	xzr, [x0, #24]
  407850:	ldr	x0, [sp, #24]
  407854:	mov	w1, #0xffffffff            	// #-1
  407858:	str	w1, [x0, #32]
  40785c:	ldr	x0, [sp, #24]
  407860:	mov	w1, #0xffffffff            	// #-1
  407864:	str	w1, [x0, #36]
  407868:	ldr	x0, [sp, #24]
  40786c:	mov	w1, #0xffffffff            	// #-1
  407870:	str	w1, [x0, #40]
  407874:	ldr	x0, [sp, #24]
  407878:	mov	w1, #0xffffffff            	// #-1
  40787c:	str	w1, [x0, #44]
  407880:	ldr	x0, [sp, #24]
  407884:	ldr	x1, [sp, #16]
  407888:	str	x1, [x0, #48]
  40788c:	ldr	x0, [sp, #24]
  407890:	ldr	x1, [sp, #8]
  407894:	str	x1, [x0, #56]
  407898:	nop
  40789c:	add	sp, sp, #0x20
  4078a0:	ret
  4078a4:	sub	sp, sp, #0x10
  4078a8:	str	x0, [sp, #8]
  4078ac:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  4078b0:	add	x1, x0, #0x390
  4078b4:	ldr	x0, [sp, #8]
  4078b8:	str	x1, [x0]
  4078bc:	nop
  4078c0:	add	sp, sp, #0x10
  4078c4:	ret
  4078c8:	stp	x29, x30, [sp, #-32]!
  4078cc:	mov	x29, sp
  4078d0:	str	x0, [sp, #24]
  4078d4:	ldr	x0, [sp, #24]
  4078d8:	bl	4078a4 <printf@plt+0x6064>
  4078dc:	mov	x1, #0x40                  	// #64
  4078e0:	ldr	x0, [sp, #24]
  4078e4:	bl	416ab4 <_ZdlPvm@@Base>
  4078e8:	ldp	x29, x30, [sp], #32
  4078ec:	ret
  4078f0:	sub	sp, sp, #0x20
  4078f4:	str	x0, [sp, #24]
  4078f8:	str	w1, [sp, #20]
  4078fc:	str	x2, [sp, #8]
  407900:	str	x3, [sp]
  407904:	str	w4, [sp, #16]
  407908:	mov	w0, #0x0                   	// #0
  40790c:	add	sp, sp, #0x20
  407910:	ret
  407914:	sub	sp, sp, #0x10
  407918:	str	x0, [sp, #8]
  40791c:	nop
  407920:	add	sp, sp, #0x10
  407924:	ret
  407928:	sub	sp, sp, #0x10
  40792c:	str	x0, [sp, #8]
  407930:	mov	x0, #0x0                   	// #0
  407934:	add	sp, sp, #0x10
  407938:	ret
  40793c:	sub	sp, sp, #0x10
  407940:	str	x0, [sp, #8]
  407944:	mov	x0, #0x0                   	// #0
  407948:	add	sp, sp, #0x10
  40794c:	ret
  407950:	sub	sp, sp, #0x10
  407954:	str	x0, [sp, #8]
  407958:	mov	x0, #0x0                   	// #0
  40795c:	add	sp, sp, #0x10
  407960:	ret
  407964:	sub	sp, sp, #0x10
  407968:	str	x0, [sp, #8]
  40796c:	nop
  407970:	add	sp, sp, #0x10
  407974:	ret
  407978:	stp	x29, x30, [sp, #-32]!
  40797c:	mov	x29, sp
  407980:	str	x0, [sp, #24]
  407984:	ldr	x0, [sp, #24]
  407988:	ldr	x2, [x0, #24]
  40798c:	ldr	x0, [sp, #24]
  407990:	ldr	w0, [x0, #16]
  407994:	mov	w1, w0
  407998:	mov	x0, x2
  40799c:	bl	412eb0 <printf@plt+0x11670>
  4079a0:	nop
  4079a4:	ldp	x29, x30, [sp], #32
  4079a8:	ret
  4079ac:	sub	sp, sp, #0x10
  4079b0:	str	x0, [sp, #8]
  4079b4:	mov	w0, #0xffffffff            	// #-1
  4079b8:	add	sp, sp, #0x10
  4079bc:	ret
  4079c0:	sub	sp, sp, #0x10
  4079c4:	str	x0, [sp, #8]
  4079c8:	str	w1, [sp, #4]
  4079cc:	nop
  4079d0:	add	sp, sp, #0x10
  4079d4:	ret
  4079d8:	sub	sp, sp, #0x10
  4079dc:	str	x0, [sp, #8]
  4079e0:	str	w1, [sp, #4]
  4079e4:	nop
  4079e8:	add	sp, sp, #0x10
  4079ec:	ret
  4079f0:	stp	x29, x30, [sp, #-48]!
  4079f4:	mov	x29, sp
  4079f8:	str	x0, [sp, #40]
  4079fc:	str	x1, [sp, #32]
  407a00:	str	x2, [sp, #24]
  407a04:	ldr	x0, [sp, #40]
  407a08:	ldr	x2, [sp, #24]
  407a0c:	ldr	x1, [sp, #32]
  407a10:	bl	407814 <printf@plt+0x5fd4>
  407a14:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  407a18:	add	x1, x0, #0x308
  407a1c:	ldr	x0, [sp, #40]
  407a20:	str	x1, [x0]
  407a24:	nop
  407a28:	ldp	x29, x30, [sp], #48
  407a2c:	ret
  407a30:	sub	sp, sp, #0x10
  407a34:	str	x0, [sp, #8]
  407a38:	nop
  407a3c:	add	sp, sp, #0x10
  407a40:	ret
  407a44:	sub	sp, sp, #0x10
  407a48:	str	x0, [sp, #8]
  407a4c:	str	w1, [sp, #4]
  407a50:	nop
  407a54:	add	sp, sp, #0x10
  407a58:	ret
  407a5c:	stp	x29, x30, [sp, #-112]!
  407a60:	mov	x29, sp
  407a64:	str	x19, [sp, #16]
  407a68:	str	x0, [sp, #40]
  407a6c:	ldr	x0, [sp, #40]
  407a70:	ldr	w1, [x0, #32]
  407a74:	ldr	x0, [sp, #40]
  407a78:	ldr	w0, [x0, #36]
  407a7c:	cmp	w1, w0
  407a80:	b.eq	407c58 <printf@plt+0x6418>  // b.none
  407a84:	ldr	x0, [sp, #40]
  407a88:	ldr	x0, [x0, #56]
  407a8c:	ldr	w0, [x0, #40]
  407a90:	cmp	w0, #0x2
  407a94:	b.eq	407b9c <printf@plt+0x635c>  // b.none
  407a98:	cmp	w0, #0x2
  407a9c:	b.gt	407bec <printf@plt+0x63ac>
  407aa0:	cmp	w0, #0x0
  407aa4:	b.eq	407b00 <printf@plt+0x62c0>  // b.none
  407aa8:	cmp	w0, #0x1
  407aac:	b.ne	407bec <printf@plt+0x63ac>  // b.any
  407ab0:	ldr	x0, [sp, #40]
  407ab4:	ldr	w0, [x0, #32]
  407ab8:	add	x1, sp, #0x30
  407abc:	mov	x8, x1
  407ac0:	bl	40e180 <printf@plt+0xc940>
  407ac4:	add	x1, sp, #0x30
  407ac8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407acc:	add	x5, x0, #0x238
  407ad0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407ad4:	add	x4, x0, #0x238
  407ad8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407adc:	add	x3, x0, #0x238
  407ae0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407ae4:	add	x2, x0, #0x238
  407ae8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  407aec:	add	x0, x0, #0xcf8
  407af0:	bl	413058 <printf@plt+0x11818>
  407af4:	add	x0, sp, #0x30
  407af8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  407afc:	b	407c04 <printf@plt+0x63c4>
  407b00:	ldr	x0, [sp, #40]
  407b04:	ldr	w0, [x0, #32]
  407b08:	add	x1, sp, #0x40
  407b0c:	mov	x8, x1
  407b10:	bl	40e180 <printf@plt+0xc940>
  407b14:	add	x1, sp, #0x40
  407b18:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407b1c:	add	x5, x0, #0x238
  407b20:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407b24:	add	x4, x0, #0x238
  407b28:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407b2c:	add	x3, x0, #0x238
  407b30:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407b34:	add	x2, x0, #0x238
  407b38:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  407b3c:	add	x0, x0, #0xcf8
  407b40:	bl	413058 <printf@plt+0x11818>
  407b44:	add	x0, sp, #0x40
  407b48:	bl	416f3c <_ZdlPvm@@Base+0x488>
  407b4c:	ldr	x0, [sp, #40]
  407b50:	ldr	w0, [x0, #32]
  407b54:	add	x1, sp, #0x50
  407b58:	mov	x8, x1
  407b5c:	bl	40e180 <printf@plt+0xc940>
  407b60:	add	x1, sp, #0x50
  407b64:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407b68:	add	x5, x0, #0x238
  407b6c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407b70:	add	x4, x0, #0x238
  407b74:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407b78:	add	x3, x0, #0x238
  407b7c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407b80:	add	x2, x0, #0x238
  407b84:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  407b88:	add	x0, x0, #0xd08
  407b8c:	bl	413058 <printf@plt+0x11818>
  407b90:	add	x0, sp, #0x50
  407b94:	bl	416f3c <_ZdlPvm@@Base+0x488>
  407b98:	b	407c04 <printf@plt+0x63c4>
  407b9c:	ldr	x0, [sp, #40]
  407ba0:	ldr	w0, [x0, #32]
  407ba4:	add	x1, sp, #0x60
  407ba8:	mov	x8, x1
  407bac:	bl	40e180 <printf@plt+0xc940>
  407bb0:	add	x1, sp, #0x60
  407bb4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407bb8:	add	x5, x0, #0x238
  407bbc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407bc0:	add	x4, x0, #0x238
  407bc4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407bc8:	add	x3, x0, #0x238
  407bcc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407bd0:	add	x2, x0, #0x238
  407bd4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  407bd8:	add	x0, x0, #0xd28
  407bdc:	bl	413058 <printf@plt+0x11818>
  407be0:	add	x0, sp, #0x60
  407be4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  407be8:	b	407c04 <printf@plt+0x63c4>
  407bec:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  407bf0:	add	x2, x0, #0xd50
  407bf4:	mov	w1, #0x1a8                 	// #424
  407bf8:	mov	w0, #0x0                   	// #0
  407bfc:	bl	4073dc <printf@plt+0x5b9c>
  407c00:	b	407c58 <printf@plt+0x6418>
  407c04:	b	407c58 <printf@plt+0x6418>
  407c08:	mov	x19, x0
  407c0c:	add	x0, sp, #0x30
  407c10:	bl	416f3c <_ZdlPvm@@Base+0x488>
  407c14:	mov	x0, x19
  407c18:	bl	4017e0 <_Unwind_Resume@plt>
  407c1c:	mov	x19, x0
  407c20:	add	x0, sp, #0x40
  407c24:	bl	416f3c <_ZdlPvm@@Base+0x488>
  407c28:	mov	x0, x19
  407c2c:	bl	4017e0 <_Unwind_Resume@plt>
  407c30:	mov	x19, x0
  407c34:	add	x0, sp, #0x50
  407c38:	bl	416f3c <_ZdlPvm@@Base+0x488>
  407c3c:	mov	x0, x19
  407c40:	bl	4017e0 <_Unwind_Resume@plt>
  407c44:	mov	x19, x0
  407c48:	add	x0, sp, #0x60
  407c4c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  407c50:	mov	x0, x19
  407c54:	bl	4017e0 <_Unwind_Resume@plt>
  407c58:	nop
  407c5c:	ldr	x19, [sp, #16]
  407c60:	ldp	x29, x30, [sp], #112
  407c64:	ret
  407c68:	stp	x29, x30, [sp, #-32]!
  407c6c:	mov	x29, sp
  407c70:	str	x0, [sp, #24]
  407c74:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  407c78:	add	x0, x0, #0xd70
  407c7c:	bl	4133e4 <printf@plt+0x11ba4>
  407c80:	ldr	x0, [sp, #24]
  407c84:	ldr	x0, [x0]
  407c88:	add	x0, x0, #0x68
  407c8c:	ldr	x1, [x0]
  407c90:	ldr	x0, [sp, #24]
  407c94:	blr	x1
  407c98:	mov	w0, #0xa                   	// #10
  407c9c:	bl	4133c4 <printf@plt+0x11b84>
  407ca0:	ldr	x0, [sp, #24]
  407ca4:	bl	407978 <printf@plt+0x6138>
  407ca8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  407cac:	add	x0, x0, #0xd78
  407cb0:	bl	4133e4 <printf@plt+0x11ba4>
  407cb4:	ldr	x0, [sp, #24]
  407cb8:	ldr	x0, [x0]
  407cbc:	add	x0, x0, #0x70
  407cc0:	ldr	x2, [x0]
  407cc4:	mov	w1, #0x0                   	// #0
  407cc8:	ldr	x0, [sp, #24]
  407ccc:	blr	x2
  407cd0:	mov	w0, #0xa                   	// #10
  407cd4:	bl	4133c4 <printf@plt+0x11b84>
  407cd8:	nop
  407cdc:	ldp	x29, x30, [sp], #32
  407ce0:	ret
  407ce4:	sub	sp, sp, #0x10
  407ce8:	str	x0, [sp, #8]
  407cec:	ldr	x0, [sp, #8]
  407cf0:	add	sp, sp, #0x10
  407cf4:	ret
  407cf8:	stp	x29, x30, [sp, #-48]!
  407cfc:	mov	x29, sp
  407d00:	str	x0, [sp, #40]
  407d04:	str	x1, [sp, #32]
  407d08:	str	x2, [sp, #24]
  407d0c:	ldr	x0, [sp, #40]
  407d10:	ldr	x2, [sp, #24]
  407d14:	ldr	x1, [sp, #32]
  407d18:	bl	4079f0 <printf@plt+0x61b0>
  407d1c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  407d20:	add	x1, x0, #0x280
  407d24:	ldr	x0, [sp, #40]
  407d28:	str	x1, [x0]
  407d2c:	nop
  407d30:	ldp	x29, x30, [sp], #48
  407d34:	ret
  407d38:	sub	sp, sp, #0x10
  407d3c:	str	x0, [sp, #8]
  407d40:	mov	w0, #0x0                   	// #0
  407d44:	add	sp, sp, #0x10
  407d48:	ret
  407d4c:	stp	x29, x30, [sp, #-48]!
  407d50:	mov	x29, sp
  407d54:	str	x0, [sp, #40]
  407d58:	str	x1, [sp, #32]
  407d5c:	str	x2, [sp, #24]
  407d60:	str	x3, [sp, #16]
  407d64:	ldr	x0, [sp, #40]
  407d68:	ldr	x2, [sp, #24]
  407d6c:	ldr	x1, [sp, #32]
  407d70:	bl	4079f0 <printf@plt+0x61b0>
  407d74:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  407d78:	add	x1, x0, #0x1f8
  407d7c:	ldr	x0, [sp, #40]
  407d80:	str	x1, [x0]
  407d84:	ldr	x0, [sp, #40]
  407d88:	ldr	x1, [sp, #16]
  407d8c:	str	x1, [x0, #64]
  407d90:	nop
  407d94:	ldp	x29, x30, [sp], #48
  407d98:	ret
  407d9c:	stp	x29, x30, [sp, #-32]!
  407da0:	mov	x29, sp
  407da4:	str	x0, [sp, #24]
  407da8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  407dac:	add	x1, x0, #0x1f8
  407db0:	ldr	x0, [sp, #24]
  407db4:	str	x1, [x0]
  407db8:	ldr	x0, [sp, #24]
  407dbc:	ldr	x0, [x0, #64]
  407dc0:	bl	4015b0 <free@plt>
  407dc4:	ldr	x0, [sp, #24]
  407dc8:	bl	413414 <printf@plt+0x11bd4>
  407dcc:	nop
  407dd0:	ldp	x29, x30, [sp], #32
  407dd4:	ret
  407dd8:	stp	x29, x30, [sp, #-32]!
  407ddc:	mov	x29, sp
  407de0:	str	x0, [sp, #24]
  407de4:	ldr	x0, [sp, #24]
  407de8:	bl	407d9c <printf@plt+0x655c>
  407dec:	mov	x1, #0x48                  	// #72
  407df0:	ldr	x0, [sp, #24]
  407df4:	bl	416ab4 <_ZdlPvm@@Base>
  407df8:	ldp	x29, x30, [sp], #32
  407dfc:	ret
  407e00:	stp	x29, x30, [sp, #-48]!
  407e04:	mov	x29, sp
  407e08:	str	x0, [sp, #40]
  407e0c:	str	x1, [sp, #32]
  407e10:	str	x2, [sp, #24]
  407e14:	str	x3, [sp, #16]
  407e18:	ldr	x0, [sp, #40]
  407e1c:	ldr	x3, [sp, #16]
  407e20:	ldr	x2, [sp, #24]
  407e24:	ldr	x1, [sp, #32]
  407e28:	bl	407d4c <printf@plt+0x650c>
  407e2c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  407e30:	add	x1, x0, #0x170
  407e34:	ldr	x0, [sp, #40]
  407e38:	str	x1, [x0]
  407e3c:	nop
  407e40:	ldp	x29, x30, [sp], #48
  407e44:	ret
  407e48:	stp	x29, x30, [sp, #-80]!
  407e4c:	mov	x29, sp
  407e50:	str	x19, [sp, #16]
  407e54:	str	x0, [sp, #40]
  407e58:	str	w1, [sp, #36]
  407e5c:	ldr	x0, [sp, #40]
  407e60:	ldr	w0, [x0, #40]
  407e64:	add	x1, sp, #0x30
  407e68:	mov	x8, x1
  407e6c:	bl	40e1cc <printf@plt+0xc98c>
  407e70:	add	x1, sp, #0x30
  407e74:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407e78:	add	x5, x0, #0x238
  407e7c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407e80:	add	x4, x0, #0x238
  407e84:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407e88:	add	x3, x0, #0x238
  407e8c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407e90:	add	x2, x0, #0x238
  407e94:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  407e98:	add	x0, x0, #0xd80
  407e9c:	bl	413058 <printf@plt+0x11818>
  407ea0:	add	x0, sp, #0x30
  407ea4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  407ea8:	ldr	x0, [sp, #40]
  407eac:	ldr	x0, [x0, #56]
  407eb0:	bl	40a948 <printf@plt+0x9108>
  407eb4:	ldr	x0, [sp, #40]
  407eb8:	ldr	w2, [x0, #40]
  407ebc:	ldr	x0, [sp, #40]
  407ec0:	ldr	w0, [x0, #44]
  407ec4:	add	x1, sp, #0x40
  407ec8:	mov	x8, x1
  407ecc:	mov	w1, w0
  407ed0:	mov	w0, w2
  407ed4:	bl	40df14 <printf@plt+0xc6d4>
  407ed8:	add	x1, sp, #0x40
  407edc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407ee0:	add	x5, x0, #0x238
  407ee4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407ee8:	add	x4, x0, #0x238
  407eec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407ef0:	add	x3, x0, #0x238
  407ef4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407ef8:	add	x2, x0, #0x238
  407efc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  407f00:	add	x0, x0, #0xd90
  407f04:	bl	413058 <printf@plt+0x11818>
  407f08:	add	x0, sp, #0x40
  407f0c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  407f10:	ldr	x0, [sp, #40]
  407f14:	ldr	x0, [x0, #64]
  407f18:	bl	4133e4 <printf@plt+0x11ba4>
  407f1c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  407f20:	add	x0, x0, #0xda8
  407f24:	bl	4133e4 <printf@plt+0x11ba4>
  407f28:	ldr	x0, [sp, #40]
  407f2c:	ldr	x0, [x0, #56]
  407f30:	bl	40aa94 <printf@plt+0x9254>
  407f34:	b	407f60 <printf@plt+0x6720>
  407f38:	mov	x19, x0
  407f3c:	add	x0, sp, #0x30
  407f40:	bl	416f3c <_ZdlPvm@@Base+0x488>
  407f44:	mov	x0, x19
  407f48:	bl	4017e0 <_Unwind_Resume@plt>
  407f4c:	mov	x19, x0
  407f50:	add	x0, sp, #0x40
  407f54:	bl	416f3c <_ZdlPvm@@Base+0x488>
  407f58:	mov	x0, x19
  407f5c:	bl	4017e0 <_Unwind_Resume@plt>
  407f60:	ldr	x19, [sp, #16]
  407f64:	ldp	x29, x30, [sp], #80
  407f68:	ret
  407f6c:	stp	x29, x30, [sp, #-48]!
  407f70:	mov	x29, sp
  407f74:	str	x0, [sp, #40]
  407f78:	str	x1, [sp, #32]
  407f7c:	str	x2, [sp, #24]
  407f80:	str	x3, [sp, #16]
  407f84:	ldr	x0, [sp, #40]
  407f88:	ldr	x3, [sp, #16]
  407f8c:	ldr	x2, [sp, #24]
  407f90:	ldr	x1, [sp, #32]
  407f94:	bl	407d4c <printf@plt+0x650c>
  407f98:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  407f9c:	add	x1, x0, #0xe8
  407fa0:	ldr	x0, [sp, #40]
  407fa4:	str	x1, [x0]
  407fa8:	nop
  407fac:	ldp	x29, x30, [sp], #48
  407fb0:	ret
  407fb4:	stp	x29, x30, [sp, #-64]!
  407fb8:	mov	x29, sp
  407fbc:	str	x19, [sp, #16]
  407fc0:	str	x0, [sp, #40]
  407fc4:	ldr	x0, [sp, #40]
  407fc8:	bl	407978 <printf@plt+0x6138>
  407fcc:	ldr	x0, [sp, #40]
  407fd0:	ldr	w2, [x0, #40]
  407fd4:	ldr	x0, [sp, #40]
  407fd8:	ldr	w0, [x0, #44]
  407fdc:	add	x1, sp, #0x30
  407fe0:	mov	x8, x1
  407fe4:	mov	w1, w0
  407fe8:	mov	w0, w2
  407fec:	bl	40df14 <printf@plt+0xc6d4>
  407ff0:	add	x1, sp, #0x30
  407ff4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  407ff8:	add	x5, x0, #0x238
  407ffc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408000:	add	x4, x0, #0x238
  408004:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408008:	add	x3, x0, #0x238
  40800c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408010:	add	x2, x0, #0x238
  408014:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408018:	add	x0, x0, #0xdb0
  40801c:	bl	413058 <printf@plt+0x11818>
  408020:	add	x0, sp, #0x30
  408024:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408028:	ldr	x0, [sp, #40]
  40802c:	bl	4077d8 <printf@plt+0x5f98>
  408030:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408034:	add	x0, x0, #0xdc8
  408038:	bl	4133e4 <printf@plt+0x11ba4>
  40803c:	b	408054 <printf@plt+0x6814>
  408040:	mov	x19, x0
  408044:	add	x0, sp, #0x30
  408048:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40804c:	mov	x0, x19
  408050:	bl	4017e0 <_Unwind_Resume@plt>
  408054:	ldr	x19, [sp, #16]
  408058:	ldp	x29, x30, [sp], #64
  40805c:	ret
  408060:	stp	x29, x30, [sp, #-48]!
  408064:	mov	x29, sp
  408068:	str	x0, [sp, #40]
  40806c:	str	x1, [sp, #32]
  408070:	str	x2, [sp, #24]
  408074:	str	x3, [sp, #16]
  408078:	ldr	x0, [sp, #40]
  40807c:	ldr	x3, [sp, #16]
  408080:	ldr	x2, [sp, #24]
  408084:	ldr	x1, [sp, #32]
  408088:	bl	407f6c <printf@plt+0x672c>
  40808c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  408090:	add	x1, x0, #0x60
  408094:	ldr	x0, [sp, #40]
  408098:	str	x1, [x0]
  40809c:	nop
  4080a0:	ldp	x29, x30, [sp], #48
  4080a4:	ret
  4080a8:	stp	x29, x30, [sp, #-64]!
  4080ac:	mov	x29, sp
  4080b0:	str	x19, [sp, #16]
  4080b4:	str	x0, [sp, #40]
  4080b8:	str	w1, [sp, #36]
  4080bc:	ldr	x0, [sp, #40]
  4080c0:	ldr	w0, [x0, #40]
  4080c4:	add	x1, sp, #0x30
  4080c8:	mov	x8, x1
  4080cc:	bl	40e1cc <printf@plt+0xc98c>
  4080d0:	add	x1, sp, #0x30
  4080d4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4080d8:	add	x5, x0, #0x238
  4080dc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4080e0:	add	x4, x0, #0x238
  4080e4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4080e8:	add	x3, x0, #0x238
  4080ec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4080f0:	add	x2, x0, #0x238
  4080f4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4080f8:	add	x0, x0, #0xd80
  4080fc:	bl	413058 <printf@plt+0x11818>
  408100:	add	x0, sp, #0x30
  408104:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408108:	ldr	x0, [sp, #40]
  40810c:	bl	4077d8 <printf@plt+0x5f98>
  408110:	b	408128 <printf@plt+0x68e8>
  408114:	mov	x19, x0
  408118:	add	x0, sp, #0x30
  40811c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408120:	mov	x0, x19
  408124:	bl	4017e0 <_Unwind_Resume@plt>
  408128:	ldr	x19, [sp, #16]
  40812c:	ldp	x29, x30, [sp], #64
  408130:	ret
  408134:	stp	x29, x30, [sp, #-64]!
  408138:	mov	x29, sp
  40813c:	str	x19, [sp, #16]
  408140:	str	x0, [sp, #40]
  408144:	ldr	x0, [sp, #40]
  408148:	ldr	w0, [x0, #44]
  40814c:	add	x1, sp, #0x30
  408150:	mov	x8, x1
  408154:	bl	40e218 <printf@plt+0xc9d8>
  408158:	add	x1, sp, #0x30
  40815c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408160:	add	x5, x0, #0x238
  408164:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408168:	add	x4, x0, #0x238
  40816c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408170:	add	x3, x0, #0x238
  408174:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408178:	add	x2, x0, #0x238
  40817c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408180:	add	x0, x0, #0xdd0
  408184:	bl	413058 <printf@plt+0x11818>
  408188:	add	x0, sp, #0x30
  40818c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408190:	b	4081a8 <printf@plt+0x6968>
  408194:	mov	x19, x0
  408198:	add	x0, sp, #0x30
  40819c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4081a0:	mov	x0, x19
  4081a4:	bl	4017e0 <_Unwind_Resume@plt>
  4081a8:	ldr	x19, [sp, #16]
  4081ac:	ldp	x29, x30, [sp], #64
  4081b0:	ret
  4081b4:	stp	x29, x30, [sp, #-48]!
  4081b8:	mov	x29, sp
  4081bc:	str	x0, [sp, #40]
  4081c0:	str	x1, [sp, #32]
  4081c4:	str	x2, [sp, #24]
  4081c8:	str	x3, [sp, #16]
  4081cc:	ldr	x0, [sp, #40]
  4081d0:	ldr	x3, [sp, #16]
  4081d4:	ldr	x2, [sp, #24]
  4081d8:	ldr	x1, [sp, #32]
  4081dc:	bl	407f6c <printf@plt+0x672c>
  4081e0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4081e4:	add	x1, x0, #0xfd8
  4081e8:	ldr	x0, [sp, #40]
  4081ec:	str	x1, [x0]
  4081f0:	nop
  4081f4:	ldp	x29, x30, [sp], #48
  4081f8:	ret
  4081fc:	stp	x29, x30, [sp, #-64]!
  408200:	mov	x29, sp
  408204:	str	x19, [sp, #16]
  408208:	str	x0, [sp, #40]
  40820c:	str	w1, [sp, #36]
  408210:	ldr	x0, [sp, #40]
  408214:	ldr	w0, [x0, #40]
  408218:	add	x1, sp, #0x30
  40821c:	mov	x8, x1
  408220:	bl	40e1cc <printf@plt+0xc98c>
  408224:	add	x1, sp, #0x30
  408228:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40822c:	add	x5, x0, #0x238
  408230:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408234:	add	x4, x0, #0x238
  408238:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40823c:	add	x3, x0, #0x238
  408240:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408244:	add	x2, x0, #0x238
  408248:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40824c:	add	x0, x0, #0xd80
  408250:	bl	413058 <printf@plt+0x11818>
  408254:	add	x0, sp, #0x30
  408258:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40825c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408260:	add	x0, x0, #0xde0
  408264:	bl	4133e4 <printf@plt+0x11ba4>
  408268:	ldr	x0, [sp, #40]
  40826c:	bl	4077d8 <printf@plt+0x5f98>
  408270:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408274:	add	x0, x0, #0xde8
  408278:	bl	4133e4 <printf@plt+0x11ba4>
  40827c:	b	408294 <printf@plt+0x6a54>
  408280:	mov	x19, x0
  408284:	add	x0, sp, #0x30
  408288:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40828c:	mov	x0, x19
  408290:	bl	4017e0 <_Unwind_Resume@plt>
  408294:	ldr	x19, [sp, #16]
  408298:	ldp	x29, x30, [sp], #64
  40829c:	ret
  4082a0:	stp	x29, x30, [sp, #-64]!
  4082a4:	mov	x29, sp
  4082a8:	str	x19, [sp, #16]
  4082ac:	str	x0, [sp, #40]
  4082b0:	ldr	x0, [sp, #40]
  4082b4:	ldr	w0, [x0, #44]
  4082b8:	add	x1, sp, #0x30
  4082bc:	mov	x8, x1
  4082c0:	bl	40e218 <printf@plt+0xc9d8>
  4082c4:	add	x1, sp, #0x30
  4082c8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4082cc:	add	x5, x0, #0x238
  4082d0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4082d4:	add	x4, x0, #0x238
  4082d8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4082dc:	add	x3, x0, #0x238
  4082e0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4082e4:	add	x2, x0, #0x238
  4082e8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4082ec:	add	x0, x0, #0xdd0
  4082f0:	bl	413058 <printf@plt+0x11818>
  4082f4:	add	x0, sp, #0x30
  4082f8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4082fc:	b	408314 <printf@plt+0x6ad4>
  408300:	mov	x19, x0
  408304:	add	x0, sp, #0x30
  408308:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40830c:	mov	x0, x19
  408310:	bl	4017e0 <_Unwind_Resume@plt>
  408314:	ldr	x19, [sp, #16]
  408318:	ldp	x29, x30, [sp], #64
  40831c:	ret
  408320:	stp	x29, x30, [sp, #-48]!
  408324:	mov	x29, sp
  408328:	str	x0, [sp, #40]
  40832c:	str	x1, [sp, #32]
  408330:	str	x2, [sp, #24]
  408334:	str	x3, [sp, #16]
  408338:	ldr	x0, [sp, #40]
  40833c:	ldr	x3, [sp, #16]
  408340:	ldr	x2, [sp, #24]
  408344:	ldr	x1, [sp, #32]
  408348:	bl	407f6c <printf@plt+0x672c>
  40834c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  408350:	add	x1, x0, #0xf50
  408354:	ldr	x0, [sp, #40]
  408358:	str	x1, [x0]
  40835c:	nop
  408360:	ldp	x29, x30, [sp], #48
  408364:	ret
  408368:	stp	x29, x30, [sp, #-64]!
  40836c:	mov	x29, sp
  408370:	str	x19, [sp, #16]
  408374:	str	x0, [sp, #40]
  408378:	str	w1, [sp, #36]
  40837c:	ldr	x0, [sp, #40]
  408380:	ldr	w0, [x0, #40]
  408384:	add	x1, sp, #0x30
  408388:	mov	x8, x1
  40838c:	bl	40e1cc <printf@plt+0xc98c>
  408390:	add	x1, sp, #0x30
  408394:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408398:	add	x5, x0, #0x238
  40839c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4083a0:	add	x4, x0, #0x238
  4083a4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4083a8:	add	x3, x0, #0x238
  4083ac:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4083b0:	add	x2, x0, #0x238
  4083b4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4083b8:	add	x0, x0, #0xd80
  4083bc:	bl	413058 <printf@plt+0x11818>
  4083c0:	add	x0, sp, #0x30
  4083c4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4083c8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4083cc:	add	x0, x0, #0xde0
  4083d0:	bl	4133e4 <printf@plt+0x11ba4>
  4083d4:	ldr	x0, [sp, #40]
  4083d8:	bl	4077d8 <printf@plt+0x5f98>
  4083dc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4083e0:	add	x0, x0, #0xdf0
  4083e4:	bl	4133e4 <printf@plt+0x11ba4>
  4083e8:	b	408400 <printf@plt+0x6bc0>
  4083ec:	mov	x19, x0
  4083f0:	add	x0, sp, #0x30
  4083f4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4083f8:	mov	x0, x19
  4083fc:	bl	4017e0 <_Unwind_Resume@plt>
  408400:	ldr	x19, [sp, #16]
  408404:	ldp	x29, x30, [sp], #64
  408408:	ret
  40840c:	stp	x29, x30, [sp, #-64]!
  408410:	mov	x29, sp
  408414:	str	x19, [sp, #16]
  408418:	str	x0, [sp, #40]
  40841c:	ldr	x0, [sp, #40]
  408420:	ldr	w0, [x0, #44]
  408424:	add	x1, sp, #0x30
  408428:	mov	x8, x1
  40842c:	bl	40e218 <printf@plt+0xc9d8>
  408430:	add	x1, sp, #0x30
  408434:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408438:	add	x5, x0, #0x238
  40843c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408440:	add	x4, x0, #0x238
  408444:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408448:	add	x3, x0, #0x238
  40844c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408450:	add	x2, x0, #0x238
  408454:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408458:	add	x0, x0, #0xdd0
  40845c:	bl	413058 <printf@plt+0x11818>
  408460:	add	x0, sp, #0x30
  408464:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408468:	b	408480 <printf@plt+0x6c40>
  40846c:	mov	x19, x0
  408470:	add	x0, sp, #0x30
  408474:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408478:	mov	x0, x19
  40847c:	bl	4017e0 <_Unwind_Resume@plt>
  408480:	ldr	x19, [sp, #16]
  408484:	ldp	x29, x30, [sp], #64
  408488:	ret
  40848c:	stp	x29, x30, [sp, #-64]!
  408490:	mov	x29, sp
  408494:	str	x0, [sp, #56]
  408498:	str	x1, [sp, #48]
  40849c:	str	x2, [sp, #40]
  4084a0:	str	x3, [sp, #32]
  4084a4:	str	w4, [sp, #28]
  4084a8:	ldr	x0, [sp, #56]
  4084ac:	ldr	x3, [sp, #32]
  4084b0:	ldr	x2, [sp, #40]
  4084b4:	ldr	x1, [sp, #48]
  4084b8:	bl	407d4c <printf@plt+0x650c>
  4084bc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4084c0:	add	x1, x0, #0xec8
  4084c4:	ldr	x0, [sp, #56]
  4084c8:	str	x1, [x0]
  4084cc:	ldr	x0, [sp, #56]
  4084d0:	ldr	w1, [sp, #28]
  4084d4:	str	w1, [x0, #72]
  4084d8:	nop
  4084dc:	ldp	x29, x30, [sp], #64
  4084e0:	ret
  4084e4:	stp	x29, x30, [sp, #-144]!
  4084e8:	mov	x29, sp
  4084ec:	str	x19, [sp, #16]
  4084f0:	str	x0, [sp, #40]
  4084f4:	ldr	x0, [sp, #40]
  4084f8:	ldr	w0, [x0, #72]
  4084fc:	cmp	w0, #0x0
  408500:	b.eq	408654 <printf@plt+0x6e14>  // b.none
  408504:	ldr	x0, [sp, #40]
  408508:	bl	407978 <printf@plt+0x6138>
  40850c:	ldr	x0, [sp, #40]
  408510:	ldr	w2, [x0, #32]
  408514:	ldr	x0, [sp, #40]
  408518:	ldr	w0, [x0, #40]
  40851c:	add	x1, sp, #0x38
  408520:	mov	x8, x1
  408524:	mov	w1, w0
  408528:	mov	w0, w2
  40852c:	bl	40de18 <printf@plt+0xc5d8>
  408530:	add	x1, sp, #0x38
  408534:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408538:	add	x5, x0, #0x238
  40853c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408540:	add	x4, x0, #0x238
  408544:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408548:	add	x3, x0, #0x238
  40854c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408550:	add	x2, x0, #0x238
  408554:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408558:	add	x0, x0, #0xdf8
  40855c:	bl	413058 <printf@plt+0x11818>
  408560:	add	x0, sp, #0x38
  408564:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408568:	ldr	x0, [sp, #40]
  40856c:	ldr	x0, [x0, #56]
  408570:	bl	40a948 <printf@plt+0x9108>
  408574:	str	wzr, [sp, #140]
  408578:	ldr	x0, [sp, #40]
  40857c:	ldr	w0, [x0, #72]
  408580:	ldr	w1, [sp, #140]
  408584:	cmp	w1, w0
  408588:	b.ge	4085b4 <printf@plt+0x6d74>  // b.tcont
  40858c:	ldr	x0, [sp, #40]
  408590:	ldr	x1, [x0, #64]
  408594:	ldrsw	x0, [sp, #140]
  408598:	add	x0, x1, x0
  40859c:	ldrb	w0, [x0]
  4085a0:	bl	4133c4 <printf@plt+0x11b84>
  4085a4:	ldr	w0, [sp, #140]
  4085a8:	add	w0, w0, #0x1
  4085ac:	str	w0, [sp, #140]
  4085b0:	b	408578 <printf@plt+0x6d38>
  4085b4:	ldr	x0, [sp, #40]
  4085b8:	ldr	x0, [x0, #56]
  4085bc:	bl	40aa94 <printf@plt+0x9254>
  4085c0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4085c4:	add	x0, x0, #0xdc8
  4085c8:	bl	4133e4 <printf@plt+0x11ba4>
  4085cc:	ldr	x0, [sp, #40]
  4085d0:	ldr	w2, [x0, #40]
  4085d4:	ldr	x0, [sp, #40]
  4085d8:	ldr	w0, [x0, #44]
  4085dc:	add	x1, sp, #0x48
  4085e0:	mov	x8, x1
  4085e4:	mov	w1, w0
  4085e8:	mov	w0, w2
  4085ec:	bl	40df9c <printf@plt+0xc75c>
  4085f0:	ldr	x0, [sp, #40]
  4085f4:	ldr	w2, [x0, #32]
  4085f8:	ldr	x0, [sp, #40]
  4085fc:	ldr	w0, [x0, #40]
  408600:	add	x1, sp, #0x58
  408604:	mov	x8, x1
  408608:	mov	w1, w0
  40860c:	mov	w0, w2
  408610:	bl	40de18 <printf@plt+0xc5d8>
  408614:	add	x2, sp, #0x58
  408618:	add	x1, sp, #0x48
  40861c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408620:	add	x5, x0, #0x238
  408624:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408628:	add	x4, x0, #0x238
  40862c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408630:	add	x3, x0, #0x238
  408634:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408638:	add	x0, x0, #0xe10
  40863c:	bl	413058 <printf@plt+0x11818>
  408640:	add	x0, sp, #0x58
  408644:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408648:	add	x0, sp, #0x48
  40864c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408650:	b	4086b0 <printf@plt+0x6e70>
  408654:	ldr	x0, [sp, #40]
  408658:	ldr	w2, [x0, #32]
  40865c:	ldr	x0, [sp, #40]
  408660:	ldr	w0, [x0, #40]
  408664:	add	x1, sp, #0x68
  408668:	mov	x8, x1
  40866c:	mov	w1, w0
  408670:	mov	w0, w2
  408674:	bl	40de18 <printf@plt+0xc5d8>
  408678:	add	x1, sp, #0x68
  40867c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408680:	add	x5, x0, #0x238
  408684:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408688:	add	x4, x0, #0x238
  40868c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408690:	add	x3, x0, #0x238
  408694:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408698:	add	x2, x0, #0x238
  40869c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4086a0:	add	x0, x0, #0xe28
  4086a4:	bl	413058 <printf@plt+0x11818>
  4086a8:	add	x0, sp, #0x68
  4086ac:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4086b0:	ldr	x0, [sp, #40]
  4086b4:	ldr	x1, [x0, #64]
  4086b8:	ldr	x0, [sp, #40]
  4086bc:	ldr	w0, [x0, #72]
  4086c0:	sxtw	x0, w0
  4086c4:	add	x0, x1, x0
  4086c8:	ldrb	w0, [x0]
  4086cc:	cmp	w0, #0x0
  4086d0:	b.eq	4087dc <printf@plt+0x6f9c>  // b.none
  4086d4:	ldr	x0, [sp, #40]
  4086d8:	bl	407978 <printf@plt+0x6138>
  4086dc:	ldr	x0, [sp, #40]
  4086e0:	ldr	w2, [x0, #40]
  4086e4:	ldr	x0, [sp, #40]
  4086e8:	ldr	w0, [x0, #44]
  4086ec:	add	x1, sp, #0x78
  4086f0:	mov	x8, x1
  4086f4:	mov	w1, w0
  4086f8:	mov	w0, w2
  4086fc:	bl	40e024 <printf@plt+0xc7e4>
  408700:	add	x1, sp, #0x78
  408704:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408708:	add	x5, x0, #0x238
  40870c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408710:	add	x4, x0, #0x238
  408714:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408718:	add	x3, x0, #0x238
  40871c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408720:	add	x2, x0, #0x238
  408724:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408728:	add	x0, x0, #0xdb0
  40872c:	bl	413058 <printf@plt+0x11818>
  408730:	add	x0, sp, #0x78
  408734:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408738:	ldr	x0, [sp, #40]
  40873c:	ldr	x0, [x0, #56]
  408740:	bl	40a948 <printf@plt+0x9108>
  408744:	ldr	x0, [sp, #40]
  408748:	ldr	x1, [x0, #64]
  40874c:	ldr	x0, [sp, #40]
  408750:	ldr	w0, [x0, #72]
  408754:	sxtw	x0, w0
  408758:	add	x0, x1, x0
  40875c:	bl	4133e4 <printf@plt+0x11ba4>
  408760:	ldr	x0, [sp, #40]
  408764:	ldr	x0, [x0, #56]
  408768:	bl	40aa94 <printf@plt+0x9254>
  40876c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408770:	add	x0, x0, #0xdc8
  408774:	bl	4133e4 <printf@plt+0x11ba4>
  408778:	b	4087dc <printf@plt+0x6f9c>
  40877c:	mov	x19, x0
  408780:	add	x0, sp, #0x38
  408784:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408788:	mov	x0, x19
  40878c:	bl	4017e0 <_Unwind_Resume@plt>
  408790:	mov	x19, x0
  408794:	add	x0, sp, #0x58
  408798:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40879c:	b	4087a4 <printf@plt+0x6f64>
  4087a0:	mov	x19, x0
  4087a4:	add	x0, sp, #0x48
  4087a8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4087ac:	mov	x0, x19
  4087b0:	bl	4017e0 <_Unwind_Resume@plt>
  4087b4:	mov	x19, x0
  4087b8:	add	x0, sp, #0x68
  4087bc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4087c0:	mov	x0, x19
  4087c4:	bl	4017e0 <_Unwind_Resume@plt>
  4087c8:	mov	x19, x0
  4087cc:	add	x0, sp, #0x78
  4087d0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4087d4:	mov	x0, x19
  4087d8:	bl	4017e0 <_Unwind_Resume@plt>
  4087dc:	nop
  4087e0:	ldr	x19, [sp, #16]
  4087e4:	ldp	x29, x30, [sp], #144
  4087e8:	ret
  4087ec:	stp	x29, x30, [sp, #-128]!
  4087f0:	mov	x29, sp
  4087f4:	str	x19, [sp, #16]
  4087f8:	str	x0, [sp, #40]
  4087fc:	str	w1, [sp, #36]
  408800:	ldr	x0, [sp, #40]
  408804:	ldr	w2, [x0, #40]
  408808:	ldr	x0, [sp, #40]
  40880c:	ldr	w0, [x0, #44]
  408810:	add	x1, sp, #0x30
  408814:	mov	x8, x1
  408818:	mov	w1, w0
  40881c:	mov	w0, w2
  408820:	bl	40df14 <printf@plt+0xc6d4>
  408824:	ldr	x0, [sp, #40]
  408828:	ldr	w2, [x0, #40]
  40882c:	ldr	x0, [sp, #40]
  408830:	ldr	w0, [x0, #44]
  408834:	add	x1, sp, #0x40
  408838:	mov	x8, x1
  40883c:	mov	w1, w0
  408840:	mov	w0, w2
  408844:	bl	40df9c <printf@plt+0xc75c>
  408848:	ldr	x0, [sp, #40]
  40884c:	ldr	w2, [x0, #40]
  408850:	ldr	x0, [sp, #40]
  408854:	ldr	w0, [x0, #44]
  408858:	add	x1, sp, #0x50
  40885c:	mov	x8, x1
  408860:	mov	w1, w0
  408864:	mov	w0, w2
  408868:	bl	40e024 <printf@plt+0xc7e4>
  40886c:	ldr	x0, [sp, #40]
  408870:	ldr	w0, [x0, #40]
  408874:	add	x1, sp, #0x60
  408878:	mov	x8, x1
  40887c:	bl	40e1cc <printf@plt+0xc98c>
  408880:	ldr	x0, [sp, #40]
  408884:	ldr	w2, [x0, #32]
  408888:	ldr	x0, [sp, #40]
  40888c:	ldr	w0, [x0, #40]
  408890:	add	x1, sp, #0x70
  408894:	mov	x8, x1
  408898:	mov	w1, w0
  40889c:	mov	w0, w2
  4088a0:	bl	40de18 <printf@plt+0xc5d8>
  4088a4:	add	x4, sp, #0x70
  4088a8:	add	x3, sp, #0x60
  4088ac:	add	x2, sp, #0x50
  4088b0:	add	x1, sp, #0x40
  4088b4:	add	x0, sp, #0x30
  4088b8:	mov	x5, x4
  4088bc:	mov	x4, x3
  4088c0:	mov	x3, x2
  4088c4:	mov	x2, x1
  4088c8:	mov	x1, x0
  4088cc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4088d0:	add	x0, x0, #0xe38
  4088d4:	bl	413058 <printf@plt+0x11818>
  4088d8:	add	x0, sp, #0x70
  4088dc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4088e0:	add	x0, sp, #0x60
  4088e4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4088e8:	add	x0, sp, #0x50
  4088ec:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4088f0:	add	x0, sp, #0x40
  4088f4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4088f8:	add	x0, sp, #0x30
  4088fc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408900:	ldr	x0, [sp, #40]
  408904:	bl	4077d8 <printf@plt+0x5f98>
  408908:	b	408960 <printf@plt+0x7120>
  40890c:	mov	x19, x0
  408910:	add	x0, sp, #0x70
  408914:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408918:	b	408920 <printf@plt+0x70e0>
  40891c:	mov	x19, x0
  408920:	add	x0, sp, #0x60
  408924:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408928:	b	408930 <printf@plt+0x70f0>
  40892c:	mov	x19, x0
  408930:	add	x0, sp, #0x50
  408934:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408938:	b	408940 <printf@plt+0x7100>
  40893c:	mov	x19, x0
  408940:	add	x0, sp, #0x40
  408944:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408948:	b	408950 <printf@plt+0x7110>
  40894c:	mov	x19, x0
  408950:	add	x0, sp, #0x30
  408954:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408958:	mov	x0, x19
  40895c:	bl	4017e0 <_Unwind_Resume@plt>
  408960:	ldr	x19, [sp, #16]
  408964:	ldp	x29, x30, [sp], #128
  408968:	ret
  40896c:	stp	x29, x30, [sp, #-48]!
  408970:	mov	x29, sp
  408974:	str	x0, [sp, #40]
  408978:	str	x1, [sp, #32]
  40897c:	str	x2, [sp, #24]
  408980:	str	x3, [sp, #16]
  408984:	ldr	x0, [sp, #40]
  408988:	ldr	x3, [sp, #16]
  40898c:	ldr	x2, [sp, #24]
  408990:	ldr	x1, [sp, #32]
  408994:	bl	407d4c <printf@plt+0x650c>
  408998:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40899c:	add	x1, x0, #0xe40
  4089a0:	ldr	x0, [sp, #40]
  4089a4:	str	x1, [x0]
  4089a8:	nop
  4089ac:	ldp	x29, x30, [sp], #48
  4089b0:	ret
  4089b4:	stp	x29, x30, [sp, #-64]!
  4089b8:	mov	x29, sp
  4089bc:	str	x19, [sp, #16]
  4089c0:	str	x0, [sp, #40]
  4089c4:	ldr	x0, [sp, #40]
  4089c8:	bl	407978 <printf@plt+0x6138>
  4089cc:	ldr	x0, [sp, #40]
  4089d0:	ldr	w2, [x0, #40]
  4089d4:	ldr	x0, [sp, #40]
  4089d8:	ldr	w0, [x0, #44]
  4089dc:	add	x1, sp, #0x30
  4089e0:	mov	x8, x1
  4089e4:	mov	w1, w0
  4089e8:	mov	w0, w2
  4089ec:	bl	40e0ac <printf@plt+0xc86c>
  4089f0:	add	x1, sp, #0x30
  4089f4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4089f8:	add	x5, x0, #0x238
  4089fc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408a00:	add	x4, x0, #0x238
  408a04:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408a08:	add	x3, x0, #0x238
  408a0c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408a10:	add	x2, x0, #0x238
  408a14:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408a18:	add	x0, x0, #0xdb0
  408a1c:	bl	413058 <printf@plt+0x11818>
  408a20:	add	x0, sp, #0x30
  408a24:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408a28:	ldr	x0, [sp, #40]
  408a2c:	bl	4077d8 <printf@plt+0x5f98>
  408a30:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408a34:	add	x0, x0, #0xdc8
  408a38:	bl	4133e4 <printf@plt+0x11ba4>
  408a3c:	b	408a54 <printf@plt+0x7214>
  408a40:	mov	x19, x0
  408a44:	add	x0, sp, #0x30
  408a48:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408a4c:	mov	x0, x19
  408a50:	bl	4017e0 <_Unwind_Resume@plt>
  408a54:	ldr	x19, [sp, #16]
  408a58:	ldp	x29, x30, [sp], #64
  408a5c:	ret
  408a60:	stp	x29, x30, [sp, #-96]!
  408a64:	mov	x29, sp
  408a68:	str	x19, [sp, #16]
  408a6c:	str	x0, [sp, #40]
  408a70:	str	w1, [sp, #36]
  408a74:	ldr	x0, [sp, #40]
  408a78:	ldr	w0, [x0, #40]
  408a7c:	add	x1, sp, #0x30
  408a80:	mov	x8, x1
  408a84:	bl	40e1cc <printf@plt+0xc98c>
  408a88:	add	x1, sp, #0x30
  408a8c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408a90:	add	x5, x0, #0x238
  408a94:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408a98:	add	x4, x0, #0x238
  408a9c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408aa0:	add	x3, x0, #0x238
  408aa4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408aa8:	add	x2, x0, #0x238
  408aac:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408ab0:	add	x0, x0, #0xd80
  408ab4:	bl	413058 <printf@plt+0x11818>
  408ab8:	add	x0, sp, #0x30
  408abc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408ac0:	ldr	x0, [sp, #40]
  408ac4:	ldr	w2, [x0, #40]
  408ac8:	ldr	x0, [sp, #40]
  408acc:	ldr	w0, [x0, #44]
  408ad0:	add	x1, sp, #0x40
  408ad4:	mov	x8, x1
  408ad8:	mov	w1, w0
  408adc:	mov	w0, w2
  408ae0:	bl	40df14 <printf@plt+0xc6d4>
  408ae4:	ldr	x0, [sp, #40]
  408ae8:	ldr	w2, [x0, #40]
  408aec:	ldr	x0, [sp, #40]
  408af0:	ldr	w0, [x0, #44]
  408af4:	add	x1, sp, #0x50
  408af8:	mov	x8, x1
  408afc:	mov	w1, w0
  408b00:	mov	w0, w2
  408b04:	bl	40e0ac <printf@plt+0xc86c>
  408b08:	add	x2, sp, #0x50
  408b0c:	add	x1, sp, #0x40
  408b10:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408b14:	add	x5, x0, #0x238
  408b18:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408b1c:	add	x4, x0, #0x238
  408b20:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408b24:	add	x3, x0, #0x238
  408b28:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408b2c:	add	x0, x0, #0xe78
  408b30:	bl	413058 <printf@plt+0x11818>
  408b34:	add	x0, sp, #0x50
  408b38:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408b3c:	add	x0, sp, #0x40
  408b40:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408b44:	ldr	x0, [sp, #40]
  408b48:	bl	4077d8 <printf@plt+0x5f98>
  408b4c:	b	408b88 <printf@plt+0x7348>
  408b50:	mov	x19, x0
  408b54:	add	x0, sp, #0x30
  408b58:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408b5c:	mov	x0, x19
  408b60:	bl	4017e0 <_Unwind_Resume@plt>
  408b64:	mov	x19, x0
  408b68:	add	x0, sp, #0x50
  408b6c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408b70:	b	408b78 <printf@plt+0x7338>
  408b74:	mov	x19, x0
  408b78:	add	x0, sp, #0x40
  408b7c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408b80:	mov	x0, x19
  408b84:	bl	4017e0 <_Unwind_Resume@plt>
  408b88:	ldr	x19, [sp, #16]
  408b8c:	ldp	x29, x30, [sp], #96
  408b90:	ret
  408b94:	stp	x29, x30, [sp, #-64]!
  408b98:	mov	x29, sp
  408b9c:	str	x19, [sp, #16]
  408ba0:	str	x0, [sp, #40]
  408ba4:	ldr	x0, [sp, #40]
  408ba8:	ldr	w0, [x0, #44]
  408bac:	add	x1, sp, #0x30
  408bb0:	mov	x8, x1
  408bb4:	bl	40e218 <printf@plt+0xc9d8>
  408bb8:	add	x1, sp, #0x30
  408bbc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408bc0:	add	x5, x0, #0x238
  408bc4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408bc8:	add	x4, x0, #0x238
  408bcc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408bd0:	add	x3, x0, #0x238
  408bd4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408bd8:	add	x2, x0, #0x238
  408bdc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408be0:	add	x0, x0, #0xdd0
  408be4:	bl	413058 <printf@plt+0x11818>
  408be8:	add	x0, sp, #0x30
  408bec:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408bf0:	b	408c08 <printf@plt+0x73c8>
  408bf4:	mov	x19, x0
  408bf8:	add	x0, sp, #0x30
  408bfc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408c00:	mov	x0, x19
  408c04:	bl	4017e0 <_Unwind_Resume@plt>
  408c08:	ldr	x19, [sp, #16]
  408c0c:	ldp	x29, x30, [sp], #64
  408c10:	ret
  408c14:	stp	x29, x30, [sp, #-48]!
  408c18:	mov	x29, sp
  408c1c:	str	x0, [sp, #40]
  408c20:	str	x1, [sp, #32]
  408c24:	str	x2, [sp, #24]
  408c28:	str	x3, [sp, #16]
  408c2c:	ldr	x0, [sp, #40]
  408c30:	ldr	x2, [sp, #24]
  408c34:	ldr	x1, [sp, #32]
  408c38:	bl	407814 <printf@plt+0x5fd4>
  408c3c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  408c40:	add	x1, x0, #0xdc8
  408c44:	ldr	x0, [sp, #40]
  408c48:	str	x1, [x0]
  408c4c:	ldr	x0, [sp, #40]
  408c50:	ldr	x1, [sp, #16]
  408c54:	str	x1, [x0, #64]
  408c58:	nop
  408c5c:	ldp	x29, x30, [sp], #48
  408c60:	ret
  408c64:	stp	x29, x30, [sp, #-32]!
  408c68:	mov	x29, sp
  408c6c:	str	x0, [sp, #24]
  408c70:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  408c74:	add	x1, x0, #0xdc8
  408c78:	ldr	x0, [sp, #24]
  408c7c:	str	x1, [x0]
  408c80:	ldr	x0, [sp, #24]
  408c84:	ldr	x0, [x0, #64]
  408c88:	cmp	x0, #0x0
  408c8c:	b.eq	408c9c <printf@plt+0x745c>  // b.none
  408c90:	ldr	x0, [sp, #24]
  408c94:	ldr	x0, [x0, #64]
  408c98:	bl	4016f0 <_ZdaPv@plt>
  408c9c:	ldr	x0, [sp, #24]
  408ca0:	bl	4078a4 <printf@plt+0x6064>
  408ca4:	nop
  408ca8:	ldp	x29, x30, [sp], #32
  408cac:	ret
  408cb0:	stp	x29, x30, [sp, #-32]!
  408cb4:	mov	x29, sp
  408cb8:	str	x0, [sp, #24]
  408cbc:	ldr	x0, [sp, #24]
  408cc0:	bl	408c64 <printf@plt+0x7424>
  408cc4:	mov	x1, #0x48                  	// #72
  408cc8:	ldr	x0, [sp, #24]
  408ccc:	bl	416ab4 <_ZdlPvm@@Base>
  408cd0:	ldp	x29, x30, [sp], #32
  408cd4:	ret
  408cd8:	stp	x29, x30, [sp, #-144]!
  408cdc:	mov	x29, sp
  408ce0:	str	x19, [sp, #16]
  408ce4:	str	x0, [sp, #40]
  408ce8:	ldr	x0, [sp, #40]
  408cec:	ldr	w1, [x0, #32]
  408cf0:	ldr	x0, [sp, #40]
  408cf4:	ldr	w0, [x0, #36]
  408cf8:	cmp	w1, w0
  408cfc:	b.eq	408ecc <printf@plt+0x768c>  // b.none
  408d00:	ldr	x0, [sp, #40]
  408d04:	ldr	x0, [x0, #56]
  408d08:	ldr	w0, [x0, #40]
  408d0c:	cmp	w0, #0x2
  408d10:	b.eq	408e40 <printf@plt+0x7600>  // b.none
  408d14:	cmp	w0, #0x2
  408d18:	b.gt	408eb8 <printf@plt+0x7678>
  408d1c:	cmp	w0, #0x0
  408d20:	b.eq	408d7c <printf@plt+0x753c>  // b.none
  408d24:	cmp	w0, #0x1
  408d28:	b.ne	408eb8 <printf@plt+0x7678>  // b.any
  408d2c:	ldr	x0, [sp, #40]
  408d30:	ldr	w0, [x0, #32]
  408d34:	add	x1, sp, #0x30
  408d38:	mov	x8, x1
  408d3c:	bl	40e180 <printf@plt+0xc940>
  408d40:	add	x1, sp, #0x30
  408d44:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408d48:	add	x5, x0, #0x238
  408d4c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408d50:	add	x4, x0, #0x238
  408d54:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408d58:	add	x3, x0, #0x238
  408d5c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408d60:	add	x2, x0, #0x238
  408d64:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408d68:	add	x0, x0, #0xcf8
  408d6c:	bl	413058 <printf@plt+0x11818>
  408d70:	add	x0, sp, #0x30
  408d74:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408d78:	b	408ecc <printf@plt+0x768c>
  408d7c:	ldr	x0, [sp, #40]
  408d80:	ldr	w0, [x0, #32]
  408d84:	add	x1, sp, #0x40
  408d88:	mov	x8, x1
  408d8c:	bl	40e180 <printf@plt+0xc940>
  408d90:	add	x1, sp, #0x40
  408d94:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408d98:	add	x5, x0, #0x238
  408d9c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408da0:	add	x4, x0, #0x238
  408da4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408da8:	add	x3, x0, #0x238
  408dac:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408db0:	add	x2, x0, #0x238
  408db4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408db8:	add	x0, x0, #0xcf8
  408dbc:	bl	413058 <printf@plt+0x11818>
  408dc0:	add	x0, sp, #0x40
  408dc4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408dc8:	ldr	x0, [sp, #40]
  408dcc:	ldr	w0, [x0, #32]
  408dd0:	add	x1, sp, #0x50
  408dd4:	mov	x8, x1
  408dd8:	bl	40e180 <printf@plt+0xc940>
  408ddc:	ldr	x0, [sp, #40]
  408de0:	ldr	w2, [x0, #32]
  408de4:	ldr	x0, [sp, #40]
  408de8:	ldr	w0, [x0, #40]
  408dec:	add	x1, sp, #0x60
  408df0:	mov	x8, x1
  408df4:	mov	w1, w0
  408df8:	mov	w0, w2
  408dfc:	bl	40dec0 <printf@plt+0xc680>
  408e00:	add	x2, sp, #0x60
  408e04:	add	x1, sp, #0x50
  408e08:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408e0c:	add	x5, x0, #0x238
  408e10:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408e14:	add	x4, x0, #0x238
  408e18:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408e1c:	add	x3, x0, #0x238
  408e20:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408e24:	add	x0, x0, #0xe90
  408e28:	bl	413058 <printf@plt+0x11818>
  408e2c:	add	x0, sp, #0x60
  408e30:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408e34:	add	x0, sp, #0x50
  408e38:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408e3c:	b	408ecc <printf@plt+0x768c>
  408e40:	ldr	x0, [sp, #40]
  408e44:	ldr	w0, [x0, #32]
  408e48:	add	x1, sp, #0x70
  408e4c:	mov	x8, x1
  408e50:	bl	40e180 <printf@plt+0xc940>
  408e54:	ldr	x0, [sp, #40]
  408e58:	ldr	w2, [x0, #32]
  408e5c:	ldr	x0, [sp, #40]
  408e60:	ldr	w0, [x0, #40]
  408e64:	add	x1, sp, #0x80
  408e68:	mov	x8, x1
  408e6c:	mov	w1, w0
  408e70:	mov	w0, w2
  408e74:	bl	40dec0 <printf@plt+0xc680>
  408e78:	add	x2, sp, #0x80
  408e7c:	add	x1, sp, #0x70
  408e80:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408e84:	add	x5, x0, #0x238
  408e88:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408e8c:	add	x4, x0, #0x238
  408e90:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  408e94:	add	x3, x0, #0x238
  408e98:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408e9c:	add	x0, x0, #0xeb8
  408ea0:	bl	413058 <printf@plt+0x11818>
  408ea4:	add	x0, sp, #0x80
  408ea8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408eac:	add	x0, sp, #0x70
  408eb0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408eb4:	b	408ecc <printf@plt+0x768c>
  408eb8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408ebc:	add	x2, x0, #0xd50
  408ec0:	mov	w1, #0x296                 	// #662
  408ec4:	mov	w0, #0x0                   	// #0
  408ec8:	bl	4073dc <printf@plt+0x5b9c>
  408ecc:	ldr	x0, [sp, #40]
  408ed0:	ldr	x0, [x0, #56]
  408ed4:	ldrb	w0, [x0, #45]
  408ed8:	cmp	w0, #0x0
  408edc:	b.eq	408f60 <printf@plt+0x7720>  // b.none
  408ee0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  408ee4:	add	x0, x0, #0xee0
  408ee8:	bl	4133e4 <printf@plt+0x11ba4>
  408eec:	b	408f60 <printf@plt+0x7720>
  408ef0:	mov	x19, x0
  408ef4:	add	x0, sp, #0x30
  408ef8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408efc:	mov	x0, x19
  408f00:	bl	4017e0 <_Unwind_Resume@plt>
  408f04:	mov	x19, x0
  408f08:	add	x0, sp, #0x40
  408f0c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408f10:	mov	x0, x19
  408f14:	bl	4017e0 <_Unwind_Resume@plt>
  408f18:	mov	x19, x0
  408f1c:	add	x0, sp, #0x60
  408f20:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408f24:	b	408f2c <printf@plt+0x76ec>
  408f28:	mov	x19, x0
  408f2c:	add	x0, sp, #0x50
  408f30:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408f34:	mov	x0, x19
  408f38:	bl	4017e0 <_Unwind_Resume@plt>
  408f3c:	mov	x19, x0
  408f40:	add	x0, sp, #0x80
  408f44:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408f48:	b	408f50 <printf@plt+0x7710>
  408f4c:	mov	x19, x0
  408f50:	add	x0, sp, #0x70
  408f54:	bl	416f3c <_ZdlPvm@@Base+0x488>
  408f58:	mov	x0, x19
  408f5c:	bl	4017e0 <_Unwind_Resume@plt>
  408f60:	nop
  408f64:	ldr	x19, [sp, #16]
  408f68:	ldp	x29, x30, [sp], #144
  408f6c:	ret
  408f70:	stp	x29, x30, [sp, #-48]!
  408f74:	mov	x29, sp
  408f78:	str	x0, [sp, #40]
  408f7c:	str	w1, [sp, #36]
  408f80:	str	x2, [sp, #24]
  408f84:	str	x3, [sp, #16]
  408f88:	str	w4, [sp, #32]
  408f8c:	ldr	w5, [sp, #32]
  408f90:	ldr	x4, [sp, #16]
  408f94:	ldr	x3, [sp, #24]
  408f98:	ldr	w2, [sp, #36]
  408f9c:	mov	w1, #0x0                   	// #0
  408fa0:	ldr	x0, [sp, #40]
  408fa4:	bl	408fb4 <printf@plt+0x7774>
  408fa8:	mov	w0, #0x1                   	// #1
  408fac:	ldp	x29, x30, [sp], #48
  408fb0:	ret
  408fb4:	stp	x29, x30, [sp, #-272]!
  408fb8:	mov	x29, sp
  408fbc:	str	x19, [sp, #16]
  408fc0:	str	x0, [sp, #72]
  408fc4:	str	w1, [sp, #68]
  408fc8:	str	w2, [sp, #64]
  408fcc:	str	x3, [sp, #56]
  408fd0:	str	x4, [sp, #48]
  408fd4:	str	w5, [sp, #44]
  408fd8:	ldr	x0, [sp, #72]
  408fdc:	ldr	w0, [x0, #40]
  408fe0:	str	w0, [sp, #268]
  408fe4:	ldr	x0, [sp, #72]
  408fe8:	ldr	w0, [x0, #44]
  408fec:	ldr	w1, [sp, #268]
  408ff0:	cmp	w1, w0
  408ff4:	b.gt	40902c <printf@plt+0x77ec>
  408ff8:	ldr	x0, [sp, #72]
  408ffc:	ldr	x0, [x0, #48]
  409000:	ldr	x1, [x0, #128]
  409004:	ldrsw	x0, [sp, #268]
  409008:	add	x0, x1, x0
  40900c:	ldrb	w0, [x0]
  409010:	cmp	w0, #0x0
  409014:	b.ne	409028 <printf@plt+0x77e8>  // b.any
  409018:	ldr	w0, [sp, #268]
  40901c:	add	w0, w0, #0x1
  409020:	str	w0, [sp, #268]
  409024:	b	408fe4 <printf@plt+0x77a4>
  409028:	nop
  40902c:	ldr	x0, [sp, #72]
  409030:	ldr	w0, [x0, #44]
  409034:	ldr	w1, [sp, #268]
  409038:	cmp	w1, w0
  40903c:	b.le	409050 <printf@plt+0x7810>
  409040:	ldr	w0, [sp, #44]
  409044:	cmp	w0, #0x0
  409048:	b.eq	40905c <printf@plt+0x781c>  // b.none
  40904c:	b	4096c8 <printf@plt+0x7e88>
  409050:	ldr	w0, [sp, #44]
  409054:	cmp	w0, #0x0
  409058:	b.eq	4096c4 <printf@plt+0x7e84>  // b.none
  40905c:	ldr	x0, [sp, #72]
  409060:	ldr	w2, [x0, #32]
  409064:	ldr	x0, [sp, #72]
  409068:	ldr	w0, [x0, #40]
  40906c:	add	x1, sp, #0x58
  409070:	mov	x8, x1
  409074:	mov	w1, w0
  409078:	mov	w0, w2
  40907c:	bl	40de6c <printf@plt+0xc62c>
  409080:	add	x1, sp, #0x58
  409084:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409088:	add	x5, x0, #0x238
  40908c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409090:	add	x4, x0, #0x238
  409094:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409098:	add	x3, x0, #0x238
  40909c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4090a0:	add	x2, x0, #0x238
  4090a4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4090a8:	add	x0, x0, #0xef0
  4090ac:	bl	413058 <printf@plt+0x11818>
  4090b0:	add	x0, sp, #0x58
  4090b4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4090b8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4090bc:	add	x0, x0, #0xef8
  4090c0:	bl	4133e4 <printf@plt+0x11ba4>
  4090c4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4090c8:	add	x0, x0, #0xf10
  4090cc:	bl	4133e4 <printf@plt+0x11ba4>
  4090d0:	ldr	x0, [sp, #72]
  4090d4:	ldr	w0, [x0, #40]
  4090d8:	str	w0, [sp, #268]
  4090dc:	ldr	x0, [sp, #72]
  4090e0:	ldr	w0, [x0, #44]
  4090e4:	ldr	w1, [sp, #268]
  4090e8:	cmp	w1, w0
  4090ec:	b.gt	409154 <printf@plt+0x7914>
  4090f0:	ldrsw	x0, [sp, #268]
  4090f4:	lsl	x0, x0, #4
  4090f8:	ldr	x1, [sp, #56]
  4090fc:	add	x0, x1, x0
  409100:	bl	4074e0 <printf@plt+0x5ca0>
  409104:	cmp	w0, #0x0
  409108:	b.eq	409134 <printf@plt+0x78f4>  // b.none
  40910c:	ldr	x0, [sp, #72]
  409110:	ldr	x0, [x0, #48]
  409114:	ldr	x1, [x0, #128]
  409118:	ldrsw	x0, [sp, #268]
  40911c:	add	x0, x1, x0
  409120:	ldrb	w0, [x0]
  409124:	cmp	w0, #0x0
  409128:	b.ne	409134 <printf@plt+0x78f4>  // b.any
  40912c:	mov	w0, #0x1                   	// #1
  409130:	b	409138 <printf@plt+0x78f8>
  409134:	mov	w0, #0x0                   	// #0
  409138:	cmp	w0, #0x0
  40913c:	b.ne	409150 <printf@plt+0x7910>  // b.any
  409140:	ldr	w0, [sp, #268]
  409144:	add	w0, w0, #0x1
  409148:	str	w0, [sp, #268]
  40914c:	b	4090dc <printf@plt+0x789c>
  409150:	nop
  409154:	ldr	x0, [sp, #72]
  409158:	ldr	w0, [x0, #44]
  40915c:	ldr	w1, [sp, #268]
  409160:	cmp	w1, w0
  409164:	b.le	4092e8 <printf@plt+0x7aa8>
  409168:	ldr	x0, [sp, #72]
  40916c:	ldr	w0, [x0, #40]
  409170:	str	w0, [sp, #264]
  409174:	ldr	x0, [sp, #72]
  409178:	ldr	w0, [x0, #44]
  40917c:	ldr	w1, [sp, #264]
  409180:	cmp	w1, w0
  409184:	b.gt	409288 <printf@plt+0x7a48>
  409188:	ldr	x0, [sp, #72]
  40918c:	ldr	w0, [x0, #40]
  409190:	ldr	w1, [sp, #264]
  409194:	cmp	w1, w0
  409198:	b.le	40920c <printf@plt+0x79cc>
  40919c:	ldr	x0, [sp, #48]
  4091a0:	cmp	x0, #0x0
  4091a4:	b.eq	409204 <printf@plt+0x79c4>  // b.none
  4091a8:	ldrsw	x0, [sp, #264]
  4091ac:	lsl	x0, x0, #2
  4091b0:	sub	x0, x0, #0x4
  4091b4:	ldr	x1, [sp, #48]
  4091b8:	add	x0, x1, x0
  4091bc:	ldr	w0, [x0]
  4091c0:	add	x1, sp, #0x68
  4091c4:	mov	x8, x1
  4091c8:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  4091cc:	add	x1, sp, #0x68
  4091d0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4091d4:	add	x5, x0, #0x238
  4091d8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4091dc:	add	x4, x0, #0x238
  4091e0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4091e4:	add	x3, x0, #0x238
  4091e8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4091ec:	add	x2, x0, #0x238
  4091f0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4091f4:	add	x0, x0, #0xf18
  4091f8:	bl	413058 <printf@plt+0x11818>
  4091fc:	add	x0, sp, #0x68
  409200:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409204:	mov	w0, #0x2b                  	// #43
  409208:	bl	4133c4 <printf@plt+0x11b84>
  40920c:	ldr	x0, [sp, #72]
  409210:	ldr	x0, [x0, #48]
  409214:	ldr	x1, [x0, #128]
  409218:	ldrsw	x0, [sp, #264]
  40921c:	add	x0, x1, x0
  409220:	ldrb	w0, [x0]
  409224:	cmp	w0, #0x0
  409228:	b.eq	40923c <printf@plt+0x79fc>  // b.none
  40922c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  409230:	add	x0, x0, #0xf20
  409234:	bl	4133e4 <printf@plt+0x11ba4>
  409238:	b	409278 <printf@plt+0x7a38>
  40923c:	ldrsw	x0, [sp, #264]
  409240:	lsl	x0, x0, #4
  409244:	ldr	x1, [sp, #56]
  409248:	add	x1, x1, x0
  40924c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409250:	add	x5, x0, #0x238
  409254:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409258:	add	x4, x0, #0x238
  40925c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409260:	add	x3, x0, #0x238
  409264:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409268:	add	x2, x0, #0x238
  40926c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  409270:	add	x0, x0, #0xf30
  409274:	bl	413058 <printf@plt+0x11818>
  409278:	ldr	w0, [sp, #264]
  40927c:	add	w0, w0, #0x1
  409280:	str	w0, [sp, #264]
  409284:	b	409174 <printf@plt+0x7934>
  409288:	ldr	x0, [sp, #72]
  40928c:	ldr	w2, [x0, #40]
  409290:	ldr	x0, [sp, #72]
  409294:	ldr	w0, [x0, #44]
  409298:	add	x1, sp, #0x78
  40929c:	mov	x8, x1
  4092a0:	mov	w1, w0
  4092a4:	mov	w0, w2
  4092a8:	bl	40df14 <printf@plt+0xc6d4>
  4092ac:	add	x1, sp, #0x78
  4092b0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4092b4:	add	x5, x0, #0x238
  4092b8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4092bc:	add	x4, x0, #0x238
  4092c0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4092c4:	add	x3, x0, #0x238
  4092c8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4092cc:	add	x2, x0, #0x238
  4092d0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4092d4:	add	x0, x0, #0xf38
  4092d8:	bl	413058 <printf@plt+0x11818>
  4092dc:	add	x0, sp, #0x78
  4092e0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4092e4:	b	409384 <printf@plt+0x7b44>
  4092e8:	ldr	x0, [sp, #72]
  4092ec:	ldr	w2, [x0, #40]
  4092f0:	ldr	x0, [sp, #72]
  4092f4:	ldr	w0, [x0, #44]
  4092f8:	add	x1, sp, #0x88
  4092fc:	mov	x8, x1
  409300:	mov	w1, w0
  409304:	mov	w0, w2
  409308:	bl	40df14 <printf@plt+0xc6d4>
  40930c:	ldr	x0, [sp, #72]
  409310:	ldr	w1, [x0, #44]
  409314:	ldr	x0, [sp, #72]
  409318:	ldr	w0, [x0, #40]
  40931c:	sub	w0, w1, w0
  409320:	add	w0, w0, #0x1
  409324:	add	x1, sp, #0x98
  409328:	mov	x8, x1
  40932c:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  409330:	ldr	w0, [sp, #64]
  409334:	add	w0, w0, #0x1
  409338:	add	x1, sp, #0xa8
  40933c:	mov	x8, x1
  409340:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  409344:	add	x3, sp, #0xa8
  409348:	add	x2, sp, #0x98
  40934c:	add	x1, sp, #0x88
  409350:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409354:	add	x5, x0, #0x238
  409358:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40935c:	add	x4, x0, #0x238
  409360:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  409364:	add	x0, x0, #0xf48
  409368:	bl	413058 <printf@plt+0x11818>
  40936c:	add	x0, sp, #0xa8
  409370:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409374:	add	x0, sp, #0x98
  409378:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40937c:	add	x0, sp, #0x88
  409380:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409384:	ldr	w0, [sp, #68]
  409388:	cmp	w0, #0x0
  40938c:	b.eq	40939c <printf@plt+0x7b5c>  // b.none
  409390:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  409394:	add	x0, x0, #0xf68
  409398:	bl	4133e4 <printf@plt+0x11ba4>
  40939c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4093a0:	add	x0, x0, #0xf70
  4093a4:	bl	4133e4 <printf@plt+0x11ba4>
  4093a8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4093ac:	add	x0, x0, #0xf78
  4093b0:	bl	4133e4 <printf@plt+0x11ba4>
  4093b4:	ldr	x0, [sp, #72]
  4093b8:	ldr	x0, [x0, #56]
  4093bc:	bl	40a70c <printf@plt+0x8ecc>
  4093c0:	ldr	x0, [sp, #72]
  4093c4:	bl	407978 <printf@plt+0x6138>
  4093c8:	ldr	x0, [sp, #72]
  4093cc:	ldr	x0, [x0, #64]
  4093d0:	bl	4133e4 <printf@plt+0x11ba4>
  4093d4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4093d8:	add	x0, x0, #0xf88
  4093dc:	bl	4133e4 <printf@plt+0x11ba4>
  4093e0:	ldr	x0, [sp, #72]
  4093e4:	ldr	x0, [x0, #56]
  4093e8:	ldrb	w0, [x0, #44]
  4093ec:	cmp	w0, #0x0
  4093f0:	b.ne	409518 <printf@plt+0x7cd8>  // b.any
  4093f4:	ldr	w0, [sp, #68]
  4093f8:	cmp	w0, #0x0
  4093fc:	b.eq	4094bc <printf@plt+0x7c7c>  // b.none
  409400:	ldr	x0, [sp, #72]
  409404:	ldr	w2, [x0, #40]
  409408:	ldr	x0, [sp, #72]
  40940c:	ldr	w0, [x0, #44]
  409410:	add	x1, sp, #0xb8
  409414:	mov	x8, x1
  409418:	mov	w1, w0
  40941c:	mov	w0, w2
  409420:	bl	40df14 <printf@plt+0xc6d4>
  409424:	add	x1, sp, #0xb8
  409428:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40942c:	add	x5, x0, #0x238
  409430:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409434:	add	x4, x0, #0x238
  409438:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40943c:	add	x3, x0, #0x238
  409440:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409444:	add	x2, x0, #0x238
  409448:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40944c:	add	x0, x0, #0xf98
  409450:	bl	413058 <printf@plt+0x11818>
  409454:	add	x0, sp, #0xb8
  409458:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40945c:	ldr	x0, [sp, #72]
  409460:	ldr	w2, [x0, #40]
  409464:	ldr	x0, [sp, #72]
  409468:	ldr	w0, [x0, #44]
  40946c:	add	x1, sp, #0xc8
  409470:	mov	x8, x1
  409474:	mov	w1, w0
  409478:	mov	w0, w2
  40947c:	bl	40e0ac <printf@plt+0xc86c>
  409480:	add	x1, sp, #0xc8
  409484:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409488:	add	x5, x0, #0x238
  40948c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409490:	add	x4, x0, #0x238
  409494:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409498:	add	x3, x0, #0x238
  40949c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4094a0:	add	x2, x0, #0x238
  4094a4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4094a8:	add	x0, x0, #0xfb8
  4094ac:	bl	413058 <printf@plt+0x11818>
  4094b0:	add	x0, sp, #0xc8
  4094b4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4094b8:	b	409518 <printf@plt+0x7cd8>
  4094bc:	ldr	x0, [sp, #72]
  4094c0:	ldr	w2, [x0, #40]
  4094c4:	ldr	x0, [sp, #72]
  4094c8:	ldr	w0, [x0, #44]
  4094cc:	add	x1, sp, #0xd8
  4094d0:	mov	x8, x1
  4094d4:	mov	w1, w0
  4094d8:	mov	w0, w2
  4094dc:	bl	40df14 <printf@plt+0xc6d4>
  4094e0:	add	x1, sp, #0xd8
  4094e4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4094e8:	add	x5, x0, #0x238
  4094ec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4094f0:	add	x4, x0, #0x238
  4094f4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4094f8:	add	x3, x0, #0x238
  4094fc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409500:	add	x2, x0, #0x238
  409504:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  409508:	add	x0, x0, #0xfb8
  40950c:	bl	413058 <printf@plt+0x11818>
  409510:	add	x0, sp, #0xd8
  409514:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409518:	ldr	x0, [sp, #72]
  40951c:	ldr	w2, [x0, #32]
  409520:	ldr	x0, [sp, #72]
  409524:	ldr	w0, [x0, #40]
  409528:	add	x1, sp, #0xe8
  40952c:	mov	x8, x1
  409530:	mov	w1, w0
  409534:	mov	w0, w2
  409538:	bl	40dec0 <printf@plt+0xc680>
  40953c:	add	x1, sp, #0xe8
  409540:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409544:	add	x5, x0, #0x238
  409548:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40954c:	add	x4, x0, #0x238
  409550:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409554:	add	x3, x0, #0x238
  409558:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40955c:	add	x2, x0, #0x238
  409560:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  409564:	add	x0, x0, #0xfd0
  409568:	bl	413058 <printf@plt+0x11818>
  40956c:	add	x0, sp, #0xe8
  409570:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409574:	ldr	x0, [sp, #72]
  409578:	ldr	w2, [x0, #32]
  40957c:	ldr	x0, [sp, #72]
  409580:	ldr	w0, [x0, #40]
  409584:	add	x1, sp, #0xf8
  409588:	mov	x8, x1
  40958c:	mov	w1, w0
  409590:	mov	w0, w2
  409594:	bl	40de18 <printf@plt+0xc5d8>
  409598:	add	x1, sp, #0xf8
  40959c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4095a0:	add	x5, x0, #0x238
  4095a4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4095a8:	add	x4, x0, #0x238
  4095ac:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4095b0:	add	x3, x0, #0x238
  4095b4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4095b8:	add	x2, x0, #0x238
  4095bc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4095c0:	add	x0, x0, #0xfe0
  4095c4:	bl	413058 <printf@plt+0x11818>
  4095c8:	add	x0, sp, #0xf8
  4095cc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4095d0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4095d4:	add	x0, x0, #0xff0
  4095d8:	bl	4133e4 <printf@plt+0x11ba4>
  4095dc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4095e0:	add	x0, x0, #0x248
  4095e4:	mov	w1, #0x1                   	// #1
  4095e8:	str	w1, [x0]
  4095ec:	b	4096c8 <printf@plt+0x7e88>
  4095f0:	mov	x19, x0
  4095f4:	add	x0, sp, #0x58
  4095f8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4095fc:	mov	x0, x19
  409600:	bl	4017e0 <_Unwind_Resume@plt>
  409604:	mov	x19, x0
  409608:	add	x0, sp, #0x68
  40960c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409610:	mov	x0, x19
  409614:	bl	4017e0 <_Unwind_Resume@plt>
  409618:	mov	x19, x0
  40961c:	add	x0, sp, #0x78
  409620:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409624:	mov	x0, x19
  409628:	bl	4017e0 <_Unwind_Resume@plt>
  40962c:	mov	x19, x0
  409630:	add	x0, sp, #0xa8
  409634:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409638:	b	409640 <printf@plt+0x7e00>
  40963c:	mov	x19, x0
  409640:	add	x0, sp, #0x98
  409644:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409648:	b	409650 <printf@plt+0x7e10>
  40964c:	mov	x19, x0
  409650:	add	x0, sp, #0x88
  409654:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409658:	mov	x0, x19
  40965c:	bl	4017e0 <_Unwind_Resume@plt>
  409660:	mov	x19, x0
  409664:	add	x0, sp, #0xb8
  409668:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40966c:	mov	x0, x19
  409670:	bl	4017e0 <_Unwind_Resume@plt>
  409674:	mov	x19, x0
  409678:	add	x0, sp, #0xc8
  40967c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409680:	mov	x0, x19
  409684:	bl	4017e0 <_Unwind_Resume@plt>
  409688:	mov	x19, x0
  40968c:	add	x0, sp, #0xd8
  409690:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409694:	mov	x0, x19
  409698:	bl	4017e0 <_Unwind_Resume@plt>
  40969c:	mov	x19, x0
  4096a0:	add	x0, sp, #0xe8
  4096a4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4096a8:	mov	x0, x19
  4096ac:	bl	4017e0 <_Unwind_Resume@plt>
  4096b0:	mov	x19, x0
  4096b4:	add	x0, sp, #0xf8
  4096b8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4096bc:	mov	x0, x19
  4096c0:	bl	4017e0 <_Unwind_Resume@plt>
  4096c4:	nop
  4096c8:	ldr	x19, [sp, #16]
  4096cc:	ldp	x29, x30, [sp], #272
  4096d0:	ret
  4096d4:	stp	x29, x30, [sp, #-80]!
  4096d8:	mov	x29, sp
  4096dc:	str	x19, [sp, #16]
  4096e0:	str	x0, [sp, #40]
  4096e4:	ldr	x0, [sp, #40]
  4096e8:	ldr	w0, [x0, #32]
  4096ec:	add	x1, sp, #0x30
  4096f0:	mov	x8, x1
  4096f4:	bl	40e180 <printf@plt+0xc940>
  4096f8:	ldr	x0, [sp, #40]
  4096fc:	ldr	w2, [x0, #32]
  409700:	ldr	x0, [sp, #40]
  409704:	ldr	w0, [x0, #40]
  409708:	add	x1, sp, #0x40
  40970c:	mov	x8, x1
  409710:	mov	w1, w0
  409714:	mov	w0, w2
  409718:	bl	40dec0 <printf@plt+0xc680>
  40971c:	add	x2, sp, #0x40
  409720:	add	x1, sp, #0x30
  409724:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409728:	add	x5, x0, #0x238
  40972c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409730:	add	x4, x0, #0x238
  409734:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409738:	add	x3, x0, #0x238
  40973c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409740:	add	x0, x0, #0x10
  409744:	bl	413058 <printf@plt+0x11818>
  409748:	add	x0, sp, #0x40
  40974c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409750:	add	x0, sp, #0x30
  409754:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409758:	b	409780 <printf@plt+0x7f40>
  40975c:	mov	x19, x0
  409760:	add	x0, sp, #0x40
  409764:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409768:	b	409770 <printf@plt+0x7f30>
  40976c:	mov	x19, x0
  409770:	add	x0, sp, #0x30
  409774:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409778:	mov	x0, x19
  40977c:	bl	4017e0 <_Unwind_Resume@plt>
  409780:	ldr	x19, [sp, #16]
  409784:	ldp	x29, x30, [sp], #80
  409788:	ret
  40978c:	stp	x29, x30, [sp, #-48]!
  409790:	mov	x29, sp
  409794:	str	x0, [sp, #40]
  409798:	str	x1, [sp, #32]
  40979c:	str	x2, [sp, #24]
  4097a0:	str	x3, [sp, #16]
  4097a4:	ldr	x0, [sp, #40]
  4097a8:	ldr	x3, [sp, #16]
  4097ac:	ldr	x2, [sp, #24]
  4097b0:	ldr	x1, [sp, #32]
  4097b4:	bl	408c14 <printf@plt+0x73d4>
  4097b8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4097bc:	add	x1, x0, #0xd50
  4097c0:	ldr	x0, [sp, #40]
  4097c4:	str	x1, [x0]
  4097c8:	nop
  4097cc:	ldp	x29, x30, [sp], #48
  4097d0:	ret
  4097d4:	stp	x29, x30, [sp, #-80]!
  4097d8:	mov	x29, sp
  4097dc:	str	x19, [sp, #16]
  4097e0:	str	x0, [sp, #40]
  4097e4:	ldr	x0, [sp, #40]
  4097e8:	ldr	w0, [x0, #40]
  4097ec:	add	x1, sp, #0x30
  4097f0:	mov	x8, x1
  4097f4:	bl	40e1cc <printf@plt+0xc98c>
  4097f8:	add	x1, sp, #0x30
  4097fc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409800:	add	x5, x0, #0x238
  409804:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409808:	add	x4, x0, #0x238
  40980c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409810:	add	x3, x0, #0x238
  409814:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409818:	add	x2, x0, #0x238
  40981c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409820:	add	x0, x0, #0x38
  409824:	bl	413058 <printf@plt+0x11818>
  409828:	add	x0, sp, #0x30
  40982c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409830:	ldr	x0, [sp, #40]
  409834:	ldr	w2, [x0, #32]
  409838:	ldr	x0, [sp, #40]
  40983c:	ldr	w0, [x0, #40]
  409840:	add	x1, sp, #0x40
  409844:	mov	x8, x1
  409848:	mov	w1, w0
  40984c:	mov	w0, w2
  409850:	bl	40de6c <printf@plt+0xc62c>
  409854:	add	x1, sp, #0x40
  409858:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40985c:	add	x5, x0, #0x238
  409860:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409864:	add	x4, x0, #0x238
  409868:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40986c:	add	x3, x0, #0x238
  409870:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409874:	add	x2, x0, #0x238
  409878:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40987c:	add	x0, x0, #0x48
  409880:	bl	413058 <printf@plt+0x11818>
  409884:	add	x0, sp, #0x40
  409888:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40988c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409890:	add	x0, x0, #0x50
  409894:	bl	4133e4 <printf@plt+0x11ba4>
  409898:	b	4098c4 <printf@plt+0x8084>
  40989c:	mov	x19, x0
  4098a0:	add	x0, sp, #0x30
  4098a4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4098a8:	mov	x0, x19
  4098ac:	bl	4017e0 <_Unwind_Resume@plt>
  4098b0:	mov	x19, x0
  4098b4:	add	x0, sp, #0x40
  4098b8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4098bc:	mov	x0, x19
  4098c0:	bl	4017e0 <_Unwind_Resume@plt>
  4098c4:	ldr	x19, [sp, #16]
  4098c8:	ldp	x29, x30, [sp], #80
  4098cc:	ret
  4098d0:	stp	x29, x30, [sp, #-48]!
  4098d4:	mov	x29, sp
  4098d8:	str	x0, [sp, #40]
  4098dc:	str	x1, [sp, #32]
  4098e0:	str	x2, [sp, #24]
  4098e4:	str	x3, [sp, #16]
  4098e8:	ldr	x0, [sp, #40]
  4098ec:	ldr	x3, [sp, #16]
  4098f0:	ldr	x2, [sp, #24]
  4098f4:	ldr	x1, [sp, #32]
  4098f8:	bl	408c14 <printf@plt+0x73d4>
  4098fc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  409900:	add	x1, x0, #0xcd8
  409904:	ldr	x0, [sp, #40]
  409908:	str	x1, [x0]
  40990c:	nop
  409910:	ldp	x29, x30, [sp], #48
  409914:	ret
  409918:	stp	x29, x30, [sp, #-112]!
  40991c:	mov	x29, sp
  409920:	str	x19, [sp, #16]
  409924:	str	x0, [sp, #40]
  409928:	ldr	x0, [sp, #40]
  40992c:	ldr	w0, [x0, #40]
  409930:	add	x1, sp, #0x30
  409934:	mov	x8, x1
  409938:	bl	40e1cc <printf@plt+0xc98c>
  40993c:	ldr	x0, [sp, #40]
  409940:	ldr	w2, [x0, #40]
  409944:	ldr	x0, [sp, #40]
  409948:	ldr	w0, [x0, #44]
  40994c:	add	x1, sp, #0x40
  409950:	mov	x8, x1
  409954:	mov	w1, w0
  409958:	mov	w0, w2
  40995c:	bl	40df14 <printf@plt+0xc6d4>
  409960:	ldr	x0, [sp, #40]
  409964:	ldr	w2, [x0, #32]
  409968:	ldr	x0, [sp, #40]
  40996c:	ldr	w0, [x0, #40]
  409970:	add	x1, sp, #0x50
  409974:	mov	x8, x1
  409978:	mov	w1, w0
  40997c:	mov	w0, w2
  409980:	bl	40de18 <printf@plt+0xc5d8>
  409984:	add	x3, sp, #0x50
  409988:	add	x2, sp, #0x40
  40998c:	add	x1, sp, #0x30
  409990:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409994:	add	x5, x0, #0x238
  409998:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40999c:	add	x4, x0, #0x238
  4099a0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  4099a4:	add	x0, x0, #0x58
  4099a8:	bl	413058 <printf@plt+0x11818>
  4099ac:	add	x0, sp, #0x50
  4099b0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4099b4:	add	x0, sp, #0x40
  4099b8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4099bc:	add	x0, sp, #0x30
  4099c0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4099c4:	ldr	x0, [sp, #40]
  4099c8:	ldr	w2, [x0, #32]
  4099cc:	ldr	x0, [sp, #40]
  4099d0:	ldr	w0, [x0, #40]
  4099d4:	add	x1, sp, #0x60
  4099d8:	mov	x8, x1
  4099dc:	mov	w1, w0
  4099e0:	mov	w0, w2
  4099e4:	bl	40de6c <printf@plt+0xc62c>
  4099e8:	add	x1, sp, #0x60
  4099ec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4099f0:	add	x5, x0, #0x238
  4099f4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4099f8:	add	x4, x0, #0x238
  4099fc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409a00:	add	x3, x0, #0x238
  409a04:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409a08:	add	x2, x0, #0x238
  409a0c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409a10:	add	x0, x0, #0x48
  409a14:	bl	413058 <printf@plt+0x11818>
  409a18:	add	x0, sp, #0x60
  409a1c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409a20:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409a24:	add	x0, x0, #0x50
  409a28:	bl	4133e4 <printf@plt+0x11ba4>
  409a2c:	b	409a78 <printf@plt+0x8238>
  409a30:	mov	x19, x0
  409a34:	add	x0, sp, #0x50
  409a38:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409a3c:	b	409a44 <printf@plt+0x8204>
  409a40:	mov	x19, x0
  409a44:	add	x0, sp, #0x40
  409a48:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409a4c:	b	409a54 <printf@plt+0x8214>
  409a50:	mov	x19, x0
  409a54:	add	x0, sp, #0x30
  409a58:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409a5c:	mov	x0, x19
  409a60:	bl	4017e0 <_Unwind_Resume@plt>
  409a64:	mov	x19, x0
  409a68:	add	x0, sp, #0x60
  409a6c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409a70:	mov	x0, x19
  409a74:	bl	4017e0 <_Unwind_Resume@plt>
  409a78:	ldr	x19, [sp, #16]
  409a7c:	ldp	x29, x30, [sp], #112
  409a80:	ret
  409a84:	stp	x29, x30, [sp, #-48]!
  409a88:	mov	x29, sp
  409a8c:	str	x0, [sp, #40]
  409a90:	str	x1, [sp, #32]
  409a94:	str	x2, [sp, #24]
  409a98:	str	x3, [sp, #16]
  409a9c:	ldr	x0, [sp, #40]
  409aa0:	ldr	x3, [sp, #16]
  409aa4:	ldr	x2, [sp, #24]
  409aa8:	ldr	x1, [sp, #32]
  409aac:	bl	408c14 <printf@plt+0x73d4>
  409ab0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  409ab4:	add	x1, x0, #0xc60
  409ab8:	ldr	x0, [sp, #40]
  409abc:	str	x1, [x0]
  409ac0:	nop
  409ac4:	ldp	x29, x30, [sp], #48
  409ac8:	ret
  409acc:	stp	x29, x30, [sp, #-112]!
  409ad0:	mov	x29, sp
  409ad4:	str	x19, [sp, #16]
  409ad8:	str	x0, [sp, #40]
  409adc:	ldr	x0, [sp, #40]
  409ae0:	ldr	w0, [x0, #40]
  409ae4:	add	x1, sp, #0x30
  409ae8:	mov	x8, x1
  409aec:	bl	40e1cc <printf@plt+0xc98c>
  409af0:	ldr	x0, [sp, #40]
  409af4:	ldr	w2, [x0, #40]
  409af8:	ldr	x0, [sp, #40]
  409afc:	ldr	w0, [x0, #44]
  409b00:	add	x1, sp, #0x40
  409b04:	mov	x8, x1
  409b08:	mov	w1, w0
  409b0c:	mov	w0, w2
  409b10:	bl	40df14 <printf@plt+0xc6d4>
  409b14:	ldr	x0, [sp, #40]
  409b18:	ldr	w2, [x0, #32]
  409b1c:	ldr	x0, [sp, #40]
  409b20:	ldr	w0, [x0, #40]
  409b24:	add	x1, sp, #0x50
  409b28:	mov	x8, x1
  409b2c:	mov	w1, w0
  409b30:	mov	w0, w2
  409b34:	bl	40de18 <printf@plt+0xc5d8>
  409b38:	add	x3, sp, #0x50
  409b3c:	add	x2, sp, #0x40
  409b40:	add	x1, sp, #0x30
  409b44:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409b48:	add	x5, x0, #0x238
  409b4c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409b50:	add	x4, x0, #0x238
  409b54:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409b58:	add	x0, x0, #0x78
  409b5c:	bl	413058 <printf@plt+0x11818>
  409b60:	add	x0, sp, #0x50
  409b64:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409b68:	add	x0, sp, #0x40
  409b6c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409b70:	add	x0, sp, #0x30
  409b74:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409b78:	ldr	x0, [sp, #40]
  409b7c:	ldr	w2, [x0, #32]
  409b80:	ldr	x0, [sp, #40]
  409b84:	ldr	w0, [x0, #40]
  409b88:	add	x1, sp, #0x60
  409b8c:	mov	x8, x1
  409b90:	mov	w1, w0
  409b94:	mov	w0, w2
  409b98:	bl	40de6c <printf@plt+0xc62c>
  409b9c:	add	x1, sp, #0x60
  409ba0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409ba4:	add	x5, x0, #0x238
  409ba8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409bac:	add	x4, x0, #0x238
  409bb0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409bb4:	add	x3, x0, #0x238
  409bb8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409bbc:	add	x2, x0, #0x238
  409bc0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409bc4:	add	x0, x0, #0x48
  409bc8:	bl	413058 <printf@plt+0x11818>
  409bcc:	add	x0, sp, #0x60
  409bd0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409bd4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409bd8:	add	x0, x0, #0x50
  409bdc:	bl	4133e4 <printf@plt+0x11ba4>
  409be0:	b	409c2c <printf@plt+0x83ec>
  409be4:	mov	x19, x0
  409be8:	add	x0, sp, #0x50
  409bec:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409bf0:	b	409bf8 <printf@plt+0x83b8>
  409bf4:	mov	x19, x0
  409bf8:	add	x0, sp, #0x40
  409bfc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409c00:	b	409c08 <printf@plt+0x83c8>
  409c04:	mov	x19, x0
  409c08:	add	x0, sp, #0x30
  409c0c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409c10:	mov	x0, x19
  409c14:	bl	4017e0 <_Unwind_Resume@plt>
  409c18:	mov	x19, x0
  409c1c:	add	x0, sp, #0x60
  409c20:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409c24:	mov	x0, x19
  409c28:	bl	4017e0 <_Unwind_Resume@plt>
  409c2c:	ldr	x19, [sp, #16]
  409c30:	ldp	x29, x30, [sp], #112
  409c34:	ret
  409c38:	stp	x29, x30, [sp, #-48]!
  409c3c:	mov	x29, sp
  409c40:	str	x0, [sp, #40]
  409c44:	str	x1, [sp, #32]
  409c48:	str	x2, [sp, #24]
  409c4c:	str	x3, [sp, #16]
  409c50:	ldr	x0, [sp, #40]
  409c54:	ldr	x3, [sp, #16]
  409c58:	ldr	x2, [sp, #24]
  409c5c:	ldr	x1, [sp, #32]
  409c60:	bl	408c14 <printf@plt+0x73d4>
  409c64:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  409c68:	add	x1, x0, #0xbe8
  409c6c:	ldr	x0, [sp, #40]
  409c70:	str	x1, [x0]
  409c74:	nop
  409c78:	ldp	x29, x30, [sp], #48
  409c7c:	ret
  409c80:	stp	x29, x30, [sp, #-48]!
  409c84:	mov	x29, sp
  409c88:	str	x0, [sp, #40]
  409c8c:	str	w1, [sp, #36]
  409c90:	str	x2, [sp, #24]
  409c94:	str	x3, [sp, #16]
  409c98:	str	w4, [sp, #32]
  409c9c:	ldr	x0, [sp, #40]
  409ca0:	ldr	w5, [sp, #32]
  409ca4:	ldr	x4, [sp, #16]
  409ca8:	ldr	x3, [sp, #24]
  409cac:	ldr	w2, [sp, #36]
  409cb0:	mov	w1, #0x1                   	// #1
  409cb4:	bl	408fb4 <printf@plt+0x7774>
  409cb8:	mov	w0, #0x1                   	// #1
  409cbc:	ldp	x29, x30, [sp], #48
  409cc0:	ret
  409cc4:	stp	x29, x30, [sp, #-112]!
  409cc8:	mov	x29, sp
  409ccc:	str	x19, [sp, #16]
  409cd0:	str	x0, [sp, #40]
  409cd4:	ldr	x0, [sp, #40]
  409cd8:	ldr	w0, [x0, #40]
  409cdc:	add	x1, sp, #0x30
  409ce0:	mov	x8, x1
  409ce4:	bl	40e1cc <printf@plt+0xc98c>
  409ce8:	ldr	x0, [sp, #40]
  409cec:	ldr	w2, [x0, #40]
  409cf0:	ldr	x0, [sp, #40]
  409cf4:	ldr	w0, [x0, #44]
  409cf8:	add	x1, sp, #0x40
  409cfc:	mov	x8, x1
  409d00:	mov	w1, w0
  409d04:	mov	w0, w2
  409d08:	bl	40df14 <printf@plt+0xc6d4>
  409d0c:	ldr	x0, [sp, #40]
  409d10:	ldr	w2, [x0, #40]
  409d14:	ldr	x0, [sp, #40]
  409d18:	ldr	w0, [x0, #44]
  409d1c:	add	x1, sp, #0x50
  409d20:	mov	x8, x1
  409d24:	mov	w1, w0
  409d28:	mov	w0, w2
  409d2c:	bl	40e0ac <printf@plt+0xc86c>
  409d30:	add	x3, sp, #0x50
  409d34:	add	x2, sp, #0x40
  409d38:	add	x1, sp, #0x30
  409d3c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409d40:	add	x5, x0, #0x238
  409d44:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409d48:	add	x4, x0, #0x238
  409d4c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409d50:	add	x0, x0, #0x78
  409d54:	bl	413058 <printf@plt+0x11818>
  409d58:	add	x0, sp, #0x50
  409d5c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409d60:	add	x0, sp, #0x40
  409d64:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409d68:	add	x0, sp, #0x30
  409d6c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409d70:	ldr	x0, [sp, #40]
  409d74:	ldr	w2, [x0, #32]
  409d78:	ldr	x0, [sp, #40]
  409d7c:	ldr	w0, [x0, #40]
  409d80:	add	x1, sp, #0x60
  409d84:	mov	x8, x1
  409d88:	mov	w1, w0
  409d8c:	mov	w0, w2
  409d90:	bl	40de6c <printf@plt+0xc62c>
  409d94:	add	x1, sp, #0x60
  409d98:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409d9c:	add	x5, x0, #0x238
  409da0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409da4:	add	x4, x0, #0x238
  409da8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409dac:	add	x3, x0, #0x238
  409db0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409db4:	add	x2, x0, #0x238
  409db8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409dbc:	add	x0, x0, #0x48
  409dc0:	bl	413058 <printf@plt+0x11818>
  409dc4:	add	x0, sp, #0x60
  409dc8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409dcc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409dd0:	add	x0, x0, #0x50
  409dd4:	bl	4133e4 <printf@plt+0x11ba4>
  409dd8:	b	409e24 <printf@plt+0x85e4>
  409ddc:	mov	x19, x0
  409de0:	add	x0, sp, #0x50
  409de4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409de8:	b	409df0 <printf@plt+0x85b0>
  409dec:	mov	x19, x0
  409df0:	add	x0, sp, #0x40
  409df4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409df8:	b	409e00 <printf@plt+0x85c0>
  409dfc:	mov	x19, x0
  409e00:	add	x0, sp, #0x30
  409e04:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409e08:	mov	x0, x19
  409e0c:	bl	4017e0 <_Unwind_Resume@plt>
  409e10:	mov	x19, x0
  409e14:	add	x0, sp, #0x60
  409e18:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409e1c:	mov	x0, x19
  409e20:	bl	4017e0 <_Unwind_Resume@plt>
  409e24:	ldr	x19, [sp, #16]
  409e28:	ldp	x29, x30, [sp], #112
  409e2c:	ret
  409e30:	stp	x29, x30, [sp, #-48]!
  409e34:	mov	x29, sp
  409e38:	str	x0, [sp, #40]
  409e3c:	str	x1, [sp, #32]
  409e40:	str	x2, [sp, #24]
  409e44:	ldr	x0, [sp, #40]
  409e48:	ldr	x2, [sp, #24]
  409e4c:	ldr	x1, [sp, #32]
  409e50:	bl	4079f0 <printf@plt+0x61b0>
  409e54:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  409e58:	add	x1, x0, #0xb60
  409e5c:	ldr	x0, [sp, #40]
  409e60:	str	x1, [x0]
  409e64:	ldr	x0, [sp, #40]
  409e68:	strb	wzr, [x0, #64]
  409e6c:	ldr	x0, [sp, #40]
  409e70:	strb	wzr, [x0, #65]
  409e74:	nop
  409e78:	ldp	x29, x30, [sp], #48
  409e7c:	ret
  409e80:	sub	sp, sp, #0x10
  409e84:	str	x0, [sp, #8]
  409e88:	str	w1, [sp, #4]
  409e8c:	ldr	w0, [sp, #4]
  409e90:	cmp	w0, #0x0
  409e94:	b.eq	409ea0 <printf@plt+0x8660>  // b.none
  409e98:	mov	w0, #0x1                   	// #1
  409e9c:	b	409ea4 <printf@plt+0x8664>
  409ea0:	mov	w0, #0x2                   	// #2
  409ea4:	ldr	x1, [sp, #8]
  409ea8:	strb	w0, [x1, #64]
  409eac:	nop
  409eb0:	add	sp, sp, #0x10
  409eb4:	ret
  409eb8:	sub	sp, sp, #0x10
  409ebc:	str	x0, [sp, #8]
  409ec0:	str	w1, [sp, #4]
  409ec4:	ldr	w0, [sp, #4]
  409ec8:	cmp	w0, #0x0
  409ecc:	b.eq	409ed8 <printf@plt+0x8698>  // b.none
  409ed0:	mov	w0, #0x1                   	// #1
  409ed4:	b	409edc <printf@plt+0x869c>
  409ed8:	mov	w0, #0x2                   	// #2
  409edc:	ldr	x1, [sp, #8]
  409ee0:	strb	w0, [x1, #65]
  409ee4:	nop
  409ee8:	add	sp, sp, #0x10
  409eec:	ret
  409ef0:	stp	x29, x30, [sp, #-48]!
  409ef4:	mov	x29, sp
  409ef8:	str	x0, [sp, #40]
  409efc:	str	x1, [sp, #32]
  409f00:	str	x2, [sp, #24]
  409f04:	ldr	x0, [sp, #40]
  409f08:	ldr	x2, [sp, #24]
  409f0c:	ldr	x1, [sp, #32]
  409f10:	bl	409e30 <printf@plt+0x85f0>
  409f14:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  409f18:	add	x1, x0, #0xad8
  409f1c:	ldr	x0, [sp, #40]
  409f20:	str	x1, [x0]
  409f24:	nop
  409f28:	ldp	x29, x30, [sp], #48
  409f2c:	ret
  409f30:	sub	sp, sp, #0x10
  409f34:	str	x0, [sp, #8]
  409f38:	mov	w0, #0x1                   	// #1
  409f3c:	add	sp, sp, #0x10
  409f40:	ret
  409f44:	stp	x29, x30, [sp, #-80]!
  409f48:	mov	x29, sp
  409f4c:	str	x19, [sp, #16]
  409f50:	str	x0, [sp, #40]
  409f54:	str	w1, [sp, #36]
  409f58:	ldr	x0, [sp, #40]
  409f5c:	ldr	w0, [x0, #40]
  409f60:	add	x1, sp, #0x30
  409f64:	mov	x8, x1
  409f68:	bl	40e264 <printf@plt+0xca24>
  409f6c:	add	x1, sp, #0x30
  409f70:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409f74:	add	x5, x0, #0x238
  409f78:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409f7c:	add	x4, x0, #0x238
  409f80:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409f84:	add	x3, x0, #0x238
  409f88:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  409f8c:	add	x2, x0, #0x238
  409f90:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409f94:	add	x0, x0, #0xa0
  409f98:	bl	413058 <printf@plt+0x11818>
  409f9c:	add	x0, sp, #0x30
  409fa0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  409fa4:	ldr	x0, [sp, #40]
  409fa8:	ldrb	w0, [x0, #65]
  409fac:	cmp	w0, #0x0
  409fb0:	b.eq	409fe8 <printf@plt+0x87a8>  // b.none
  409fb4:	ldr	x0, [sp, #40]
  409fb8:	ldrb	w0, [x0, #65]
  409fbc:	cmp	w0, #0x1
  409fc0:	b.ne	409fd0 <printf@plt+0x8790>  // b.any
  409fc4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409fc8:	add	x0, x0, #0xb0
  409fcc:	b	409fd8 <printf@plt+0x8798>
  409fd0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409fd4:	add	x0, x0, #0xb8
  409fd8:	bl	4133e4 <printf@plt+0x11ba4>
  409fdc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409fe0:	add	x0, x0, #0xc0
  409fe4:	bl	4133e4 <printf@plt+0x11ba4>
  409fe8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  409fec:	add	x0, x0, #0xc8
  409ff0:	bl	4133e4 <printf@plt+0x11ba4>
  409ff4:	ldr	w0, [sp, #36]
  409ff8:	cmp	w0, #0x0
  409ffc:	b.ne	40a00c <printf@plt+0x87cc>  // b.any
  40a000:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a004:	add	x0, x0, #0xd0
  40a008:	bl	4133e4 <printf@plt+0x11ba4>
  40a00c:	ldr	x0, [sp, #40]
  40a010:	ldr	w0, [x0, #44]
  40a014:	add	w0, w0, #0x1
  40a018:	add	x1, sp, #0x40
  40a01c:	mov	x8, x1
  40a020:	bl	40e264 <printf@plt+0xca24>
  40a024:	add	x1, sp, #0x40
  40a028:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a02c:	add	x5, x0, #0x238
  40a030:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a034:	add	x4, x0, #0x238
  40a038:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a03c:	add	x3, x0, #0x238
  40a040:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a044:	add	x2, x0, #0x238
  40a048:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a04c:	add	x0, x0, #0xe0
  40a050:	bl	413058 <printf@plt+0x11818>
  40a054:	add	x0, sp, #0x40
  40a058:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a05c:	ldr	x0, [sp, #40]
  40a060:	ldrb	w0, [x0, #64]
  40a064:	cmp	w0, #0x0
  40a068:	b.eq	40a0a0 <printf@plt+0x8860>  // b.none
  40a06c:	ldr	x0, [sp, #40]
  40a070:	ldrb	w0, [x0, #65]
  40a074:	cmp	w0, #0x1
  40a078:	b.ne	40a088 <printf@plt+0x8848>  // b.any
  40a07c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a080:	add	x0, x0, #0xb8
  40a084:	b	40a090 <printf@plt+0x8850>
  40a088:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a08c:	add	x0, x0, #0xb0
  40a090:	bl	4133e4 <printf@plt+0x11ba4>
  40a094:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a098:	add	x0, x0, #0xc0
  40a09c:	bl	4133e4 <printf@plt+0x11ba4>
  40a0a0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a0a4:	add	x0, x0, #0x100
  40a0a8:	bl	4133e4 <printf@plt+0x11ba4>
  40a0ac:	ldr	w0, [sp, #36]
  40a0b0:	cmp	w0, #0x0
  40a0b4:	b.ne	40a0f0 <printf@plt+0x88b0>  // b.any
  40a0b8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a0bc:	add	x0, x0, #0x108
  40a0c0:	bl	4133e4 <printf@plt+0x11ba4>
  40a0c4:	b	40a0f0 <printf@plt+0x88b0>
  40a0c8:	mov	x19, x0
  40a0cc:	add	x0, sp, #0x30
  40a0d0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a0d4:	mov	x0, x19
  40a0d8:	bl	4017e0 <_Unwind_Resume@plt>
  40a0dc:	mov	x19, x0
  40a0e0:	add	x0, sp, #0x40
  40a0e4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a0e8:	mov	x0, x19
  40a0ec:	bl	4017e0 <_Unwind_Resume@plt>
  40a0f0:	nop
  40a0f4:	ldr	x19, [sp, #16]
  40a0f8:	ldp	x29, x30, [sp], #80
  40a0fc:	ret
  40a100:	sub	sp, sp, #0x10
  40a104:	str	x0, [sp, #8]
  40a108:	ldr	x0, [sp, #8]
  40a10c:	add	sp, sp, #0x10
  40a110:	ret
  40a114:	stp	x29, x30, [sp, #-48]!
  40a118:	mov	x29, sp
  40a11c:	str	x0, [sp, #40]
  40a120:	str	x1, [sp, #32]
  40a124:	str	x2, [sp, #24]
  40a128:	ldr	x0, [sp, #40]
  40a12c:	ldr	x2, [sp, #24]
  40a130:	ldr	x1, [sp, #32]
  40a134:	bl	409e30 <printf@plt+0x85f0>
  40a138:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40a13c:	add	x1, x0, #0xa50
  40a140:	ldr	x0, [sp, #40]
  40a144:	str	x1, [x0]
  40a148:	nop
  40a14c:	ldp	x29, x30, [sp], #48
  40a150:	ret
  40a154:	sub	sp, sp, #0x10
  40a158:	str	x0, [sp, #8]
  40a15c:	mov	w0, #0x2                   	// #2
  40a160:	add	sp, sp, #0x10
  40a164:	ret
  40a168:	stp	x29, x30, [sp, #-96]!
  40a16c:	mov	x29, sp
  40a170:	str	x19, [sp, #16]
  40a174:	str	x0, [sp, #40]
  40a178:	str	w1, [sp, #36]
  40a17c:	ldr	w0, [sp, #36]
  40a180:	cmp	w0, #0x0
  40a184:	b.ne	40a194 <printf@plt+0x8954>  // b.any
  40a188:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a18c:	add	x0, x0, #0xd0
  40a190:	bl	4133e4 <printf@plt+0x11ba4>
  40a194:	ldr	x0, [sp, #40]
  40a198:	ldr	w0, [x0, #40]
  40a19c:	add	x1, sp, #0x30
  40a1a0:	mov	x8, x1
  40a1a4:	bl	40e264 <printf@plt+0xca24>
  40a1a8:	add	x1, sp, #0x30
  40a1ac:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a1b0:	add	x5, x0, #0x238
  40a1b4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a1b8:	add	x4, x0, #0x238
  40a1bc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a1c0:	add	x3, x0, #0x238
  40a1c4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a1c8:	add	x2, x0, #0x238
  40a1cc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a1d0:	add	x0, x0, #0xa0
  40a1d4:	bl	413058 <printf@plt+0x11818>
  40a1d8:	add	x0, sp, #0x30
  40a1dc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a1e0:	ldr	x0, [sp, #40]
  40a1e4:	ldrb	w0, [x0, #65]
  40a1e8:	cmp	w0, #0x0
  40a1ec:	b.eq	40a224 <printf@plt+0x89e4>  // b.none
  40a1f0:	ldr	x0, [sp, #40]
  40a1f4:	ldrb	w0, [x0, #65]
  40a1f8:	cmp	w0, #0x1
  40a1fc:	b.ne	40a20c <printf@plt+0x89cc>  // b.any
  40a200:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a204:	add	x0, x0, #0xb0
  40a208:	b	40a214 <printf@plt+0x89d4>
  40a20c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a210:	add	x0, x0, #0xb8
  40a214:	bl	4133e4 <printf@plt+0x11ba4>
  40a218:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a21c:	add	x0, x0, #0xc0
  40a220:	bl	4133e4 <printf@plt+0x11ba4>
  40a224:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a228:	add	x0, x0, #0xc8
  40a22c:	bl	4133e4 <printf@plt+0x11ba4>
  40a230:	ldr	x0, [sp, #40]
  40a234:	ldr	w0, [x0, #44]
  40a238:	add	w0, w0, #0x1
  40a23c:	add	x1, sp, #0x40
  40a240:	mov	x8, x1
  40a244:	bl	40e264 <printf@plt+0xca24>
  40a248:	add	x1, sp, #0x40
  40a24c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a250:	add	x5, x0, #0x238
  40a254:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a258:	add	x4, x0, #0x238
  40a25c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a260:	add	x3, x0, #0x238
  40a264:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a268:	add	x2, x0, #0x238
  40a26c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a270:	add	x0, x0, #0x118
  40a274:	bl	413058 <printf@plt+0x11818>
  40a278:	add	x0, sp, #0x40
  40a27c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a280:	ldr	x0, [sp, #40]
  40a284:	ldrb	w0, [x0, #64]
  40a288:	cmp	w0, #0x0
  40a28c:	b.eq	40a29c <printf@plt+0x8a5c>  // b.none
  40a290:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a294:	add	x0, x0, #0x140
  40a298:	bl	4133e4 <printf@plt+0x11ba4>
  40a29c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a2a0:	add	x0, x0, #0x148
  40a2a4:	bl	4133e4 <printf@plt+0x11ba4>
  40a2a8:	ldr	x0, [sp, #40]
  40a2ac:	ldr	w0, [x0, #40]
  40a2b0:	add	x1, sp, #0x50
  40a2b4:	mov	x8, x1
  40a2b8:	bl	40e264 <printf@plt+0xca24>
  40a2bc:	add	x1, sp, #0x50
  40a2c0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a2c4:	add	x5, x0, #0x238
  40a2c8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a2cc:	add	x4, x0, #0x238
  40a2d0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a2d4:	add	x3, x0, #0x238
  40a2d8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a2dc:	add	x2, x0, #0x238
  40a2e0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a2e4:	add	x0, x0, #0x150
  40a2e8:	bl	413058 <printf@plt+0x11818>
  40a2ec:	add	x0, sp, #0x50
  40a2f0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a2f4:	ldr	x0, [sp, #40]
  40a2f8:	ldrb	w0, [x0, #64]
  40a2fc:	cmp	w0, #0x0
  40a300:	b.eq	40a338 <printf@plt+0x8af8>  // b.none
  40a304:	ldr	x0, [sp, #40]
  40a308:	ldrb	w0, [x0, #65]
  40a30c:	cmp	w0, #0x1
  40a310:	b.ne	40a320 <printf@plt+0x8ae0>  // b.any
  40a314:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a318:	add	x0, x0, #0xb8
  40a31c:	b	40a328 <printf@plt+0x8ae8>
  40a320:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a324:	add	x0, x0, #0xb0
  40a328:	bl	4133e4 <printf@plt+0x11ba4>
  40a32c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a330:	add	x0, x0, #0xc0
  40a334:	bl	4133e4 <printf@plt+0x11ba4>
  40a338:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a33c:	add	x0, x0, #0x148
  40a340:	bl	4133e4 <printf@plt+0x11ba4>
  40a344:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a348:	add	x0, x0, #0x168
  40a34c:	bl	4133e4 <printf@plt+0x11ba4>
  40a350:	ldr	w0, [sp, #36]
  40a354:	cmp	w0, #0x0
  40a358:	b.ne	40a3a8 <printf@plt+0x8b68>  // b.any
  40a35c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a360:	add	x0, x0, #0x108
  40a364:	bl	4133e4 <printf@plt+0x11ba4>
  40a368:	b	40a3a8 <printf@plt+0x8b68>
  40a36c:	mov	x19, x0
  40a370:	add	x0, sp, #0x30
  40a374:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a378:	mov	x0, x19
  40a37c:	bl	4017e0 <_Unwind_Resume@plt>
  40a380:	mov	x19, x0
  40a384:	add	x0, sp, #0x40
  40a388:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a38c:	mov	x0, x19
  40a390:	bl	4017e0 <_Unwind_Resume@plt>
  40a394:	mov	x19, x0
  40a398:	add	x0, sp, #0x50
  40a39c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a3a0:	mov	x0, x19
  40a3a4:	bl	4017e0 <_Unwind_Resume@plt>
  40a3a8:	nop
  40a3ac:	ldr	x19, [sp, #16]
  40a3b0:	ldp	x29, x30, [sp], #96
  40a3b4:	ret
  40a3b8:	sub	sp, sp, #0x10
  40a3bc:	str	x0, [sp, #8]
  40a3c0:	ldr	x0, [sp, #8]
  40a3c4:	add	sp, sp, #0x10
  40a3c8:	ret
  40a3cc:	stp	x29, x30, [sp, #-48]!
  40a3d0:	mov	x29, sp
  40a3d4:	str	x0, [sp, #40]
  40a3d8:	str	x1, [sp, #32]
  40a3dc:	str	x2, [sp, #24]
  40a3e0:	ldr	x0, [sp, #40]
  40a3e4:	ldr	x2, [sp, #24]
  40a3e8:	ldr	x1, [sp, #32]
  40a3ec:	bl	4079f0 <printf@plt+0x61b0>
  40a3f0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40a3f4:	add	x1, x0, #0x9c8
  40a3f8:	ldr	x0, [sp, #40]
  40a3fc:	str	x1, [x0]
  40a400:	nop
  40a404:	ldp	x29, x30, [sp], #48
  40a408:	ret
  40a40c:	sub	sp, sp, #0x10
  40a410:	str	x0, [sp, #8]
  40a414:	mov	w0, #0x1                   	// #1
  40a418:	add	sp, sp, #0x10
  40a41c:	ret
  40a420:	stp	x29, x30, [sp, #-80]!
  40a424:	mov	x29, sp
  40a428:	str	x19, [sp, #16]
  40a42c:	str	x0, [sp, #40]
  40a430:	str	w1, [sp, #36]
  40a434:	ldr	x0, [sp, #40]
  40a438:	ldr	x0, [x0, #56]
  40a43c:	ldrb	w0, [x0, #45]
  40a440:	cmp	w0, #0x0
  40a444:	b.eq	40a454 <printf@plt+0x8c14>  // b.none
  40a448:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a44c:	add	x0, x0, #0x178
  40a450:	bl	4133e4 <printf@plt+0x11ba4>
  40a454:	ldr	w0, [sp, #36]
  40a458:	cmp	w0, #0x0
  40a45c:	b.ne	40a46c <printf@plt+0x8c2c>  // b.any
  40a460:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a464:	add	x0, x0, #0xd0
  40a468:	bl	4133e4 <printf@plt+0x11ba4>
  40a46c:	ldr	x0, [sp, #40]
  40a470:	ldr	w0, [x0, #40]
  40a474:	add	x1, sp, #0x30
  40a478:	mov	x8, x1
  40a47c:	bl	40e1cc <printf@plt+0xc98c>
  40a480:	add	x1, sp, #0x30
  40a484:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a488:	add	x5, x0, #0x238
  40a48c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a490:	add	x4, x0, #0x238
  40a494:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a498:	add	x3, x0, #0x238
  40a49c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a4a0:	add	x2, x0, #0x238
  40a4a4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40a4a8:	add	x0, x0, #0xd80
  40a4ac:	bl	413058 <printf@plt+0x11818>
  40a4b0:	add	x0, sp, #0x30
  40a4b4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a4b8:	ldr	x0, [sp, #40]
  40a4bc:	ldr	w2, [x0, #40]
  40a4c0:	ldr	x0, [sp, #40]
  40a4c4:	ldr	w0, [x0, #44]
  40a4c8:	add	x1, sp, #0x40
  40a4cc:	mov	x8, x1
  40a4d0:	mov	w1, w0
  40a4d4:	mov	w0, w2
  40a4d8:	bl	40df14 <printf@plt+0xc6d4>
  40a4dc:	add	x1, sp, #0x40
  40a4e0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a4e4:	add	x5, x0, #0x238
  40a4e8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a4ec:	add	x4, x0, #0x238
  40a4f0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a4f4:	add	x3, x0, #0x238
  40a4f8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a4fc:	add	x2, x0, #0x238
  40a500:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a504:	add	x0, x0, #0x188
  40a508:	bl	413058 <printf@plt+0x11818>
  40a50c:	add	x0, sp, #0x40
  40a510:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a514:	ldr	w0, [sp, #36]
  40a518:	cmp	w0, #0x0
  40a51c:	b.ne	40a52c <printf@plt+0x8cec>  // b.any
  40a520:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a524:	add	x0, x0, #0x108
  40a528:	bl	4133e4 <printf@plt+0x11ba4>
  40a52c:	ldr	x0, [sp, #40]
  40a530:	ldr	x0, [x0, #56]
  40a534:	ldrb	w0, [x0, #45]
  40a538:	cmp	w0, #0x0
  40a53c:	b.eq	40a578 <printf@plt+0x8d38>  // b.none
  40a540:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a544:	add	x0, x0, #0x1a8
  40a548:	bl	4133e4 <printf@plt+0x11ba4>
  40a54c:	b	40a578 <printf@plt+0x8d38>
  40a550:	mov	x19, x0
  40a554:	add	x0, sp, #0x30
  40a558:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a55c:	mov	x0, x19
  40a560:	bl	4017e0 <_Unwind_Resume@plt>
  40a564:	mov	x19, x0
  40a568:	add	x0, sp, #0x40
  40a56c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a570:	mov	x0, x19
  40a574:	bl	4017e0 <_Unwind_Resume@plt>
  40a578:	nop
  40a57c:	ldr	x19, [sp, #16]
  40a580:	ldp	x29, x30, [sp], #80
  40a584:	ret
  40a588:	stp	x29, x30, [sp, #-48]!
  40a58c:	mov	x29, sp
  40a590:	str	x0, [sp, #40]
  40a594:	str	x1, [sp, #32]
  40a598:	str	x2, [sp, #24]
  40a59c:	ldr	x0, [sp, #40]
  40a5a0:	ldr	x2, [sp, #24]
  40a5a4:	ldr	x1, [sp, #32]
  40a5a8:	bl	4079f0 <printf@plt+0x61b0>
  40a5ac:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40a5b0:	add	x1, x0, #0x940
  40a5b4:	ldr	x0, [sp, #40]
  40a5b8:	str	x1, [x0]
  40a5bc:	nop
  40a5c0:	ldp	x29, x30, [sp], #48
  40a5c4:	ret
  40a5c8:	sub	sp, sp, #0x10
  40a5cc:	str	x0, [sp, #8]
  40a5d0:	mov	w0, #0x2                   	// #2
  40a5d4:	add	sp, sp, #0x10
  40a5d8:	ret
  40a5dc:	stp	x29, x30, [sp, #-80]!
  40a5e0:	mov	x29, sp
  40a5e4:	str	x19, [sp, #16]
  40a5e8:	str	x0, [sp, #40]
  40a5ec:	str	w1, [sp, #36]
  40a5f0:	ldr	x0, [sp, #40]
  40a5f4:	ldr	x0, [x0, #56]
  40a5f8:	ldrb	w0, [x0, #45]
  40a5fc:	cmp	w0, #0x0
  40a600:	b.eq	40a610 <printf@plt+0x8dd0>  // b.none
  40a604:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a608:	add	x0, x0, #0x178
  40a60c:	bl	4133e4 <printf@plt+0x11ba4>
  40a610:	ldr	w0, [sp, #36]
  40a614:	cmp	w0, #0x0
  40a618:	b.ne	40a628 <printf@plt+0x8de8>  // b.any
  40a61c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a620:	add	x0, x0, #0xd0
  40a624:	bl	4133e4 <printf@plt+0x11ba4>
  40a628:	ldr	x0, [sp, #40]
  40a62c:	ldr	w2, [x0, #40]
  40a630:	ldr	x0, [sp, #40]
  40a634:	ldr	w0, [x0, #44]
  40a638:	add	x1, sp, #0x30
  40a63c:	mov	x8, x1
  40a640:	mov	w1, w0
  40a644:	mov	w0, w2
  40a648:	bl	40df14 <printf@plt+0xc6d4>
  40a64c:	ldr	x0, [sp, #40]
  40a650:	ldr	w0, [x0, #40]
  40a654:	add	x1, sp, #0x40
  40a658:	mov	x8, x1
  40a65c:	bl	40e1cc <printf@plt+0xc98c>
  40a660:	add	x2, sp, #0x40
  40a664:	add	x1, sp, #0x30
  40a668:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a66c:	add	x5, x0, #0x238
  40a670:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a674:	add	x4, x0, #0x238
  40a678:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a67c:	add	x3, x0, #0x238
  40a680:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a684:	add	x0, x0, #0x1b0
  40a688:	bl	413058 <printf@plt+0x11818>
  40a68c:	add	x0, sp, #0x40
  40a690:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a694:	add	x0, sp, #0x30
  40a698:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a69c:	ldr	w0, [sp, #36]
  40a6a0:	cmp	w0, #0x0
  40a6a4:	b.ne	40a6b4 <printf@plt+0x8e74>  // b.any
  40a6a8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a6ac:	add	x0, x0, #0x108
  40a6b0:	bl	4133e4 <printf@plt+0x11ba4>
  40a6b4:	ldr	x0, [sp, #40]
  40a6b8:	ldr	x0, [x0, #56]
  40a6bc:	ldrb	w0, [x0, #45]
  40a6c0:	cmp	w0, #0x0
  40a6c4:	b.eq	40a6fc <printf@plt+0x8ebc>  // b.none
  40a6c8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a6cc:	add	x0, x0, #0x1a8
  40a6d0:	bl	4133e4 <printf@plt+0x11ba4>
  40a6d4:	b	40a6fc <printf@plt+0x8ebc>
  40a6d8:	mov	x19, x0
  40a6dc:	add	x0, sp, #0x40
  40a6e0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a6e4:	b	40a6ec <printf@plt+0x8eac>
  40a6e8:	mov	x19, x0
  40a6ec:	add	x0, sp, #0x30
  40a6f0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a6f4:	mov	x0, x19
  40a6f8:	bl	4017e0 <_Unwind_Resume@plt>
  40a6fc:	nop
  40a700:	ldr	x19, [sp, #16]
  40a704:	ldp	x29, x30, [sp], #80
  40a708:	ret
  40a70c:	stp	x29, x30, [sp, #-80]!
  40a710:	mov	x29, sp
  40a714:	str	x19, [sp, #16]
  40a718:	str	x0, [sp, #40]
  40a71c:	ldr	x0, [sp, #40]
  40a720:	add	x0, x0, #0x8
  40a724:	bl	4074e0 <printf@plt+0x5ca0>
  40a728:	cmp	w0, #0x0
  40a72c:	cset	w0, eq  // eq = none
  40a730:	and	w0, w0, #0xff
  40a734:	cmp	w0, #0x0
  40a738:	b.eq	40a770 <printf@plt+0x8f30>  // b.none
  40a73c:	ldr	x0, [sp, #40]
  40a740:	add	x1, x0, #0x8
  40a744:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a748:	add	x5, x0, #0x238
  40a74c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a750:	add	x4, x0, #0x238
  40a754:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a758:	add	x3, x0, #0x238
  40a75c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a760:	add	x2, x0, #0x238
  40a764:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a768:	add	x0, x0, #0x200
  40a76c:	bl	413058 <printf@plt+0x11818>
  40a770:	ldr	x0, [sp, #40]
  40a774:	ldrsh	w0, [x0, #2]
  40a778:	cmp	w0, #0x0
  40a77c:	b.eq	40a814 <printf@plt+0x8fd4>  // b.none
  40a780:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a784:	add	x0, x0, #0x208
  40a788:	bl	4133e4 <printf@plt+0x11ba4>
  40a78c:	ldr	x0, [sp, #40]
  40a790:	ldrsh	w0, [x0]
  40a794:	cmp	w0, #0x0
  40a798:	b.le	40a7a8 <printf@plt+0x8f68>
  40a79c:	mov	w0, #0x2b                  	// #43
  40a7a0:	bl	4133c4 <printf@plt+0x11b84>
  40a7a4:	b	40a7c0 <printf@plt+0x8f80>
  40a7a8:	ldr	x0, [sp, #40]
  40a7ac:	ldrsh	w0, [x0]
  40a7b0:	cmp	w0, #0x0
  40a7b4:	b.ge	40a7c0 <printf@plt+0x8f80>  // b.tcont
  40a7b8:	mov	w0, #0x2d                  	// #45
  40a7bc:	bl	4133c4 <printf@plt+0x11b84>
  40a7c0:	ldr	x0, [sp, #40]
  40a7c4:	ldrsh	w0, [x0, #2]
  40a7c8:	mov	w1, w0
  40a7cc:	add	x0, sp, #0x30
  40a7d0:	mov	x8, x0
  40a7d4:	mov	w0, w1
  40a7d8:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40a7dc:	add	x1, sp, #0x30
  40a7e0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a7e4:	add	x5, x0, #0x238
  40a7e8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a7ec:	add	x4, x0, #0x238
  40a7f0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a7f4:	add	x3, x0, #0x238
  40a7f8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a7fc:	add	x2, x0, #0x238
  40a800:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a804:	add	x0, x0, #0x210
  40a808:	bl	413058 <printf@plt+0x11818>
  40a80c:	add	x0, sp, #0x30
  40a810:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a814:	ldr	x0, [sp, #40]
  40a818:	ldrsh	w0, [x0, #6]
  40a81c:	cmp	w0, #0x0
  40a820:	b.eq	40a8b8 <printf@plt+0x9078>  // b.none
  40a824:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a828:	add	x0, x0, #0x218
  40a82c:	bl	4133e4 <printf@plt+0x11ba4>
  40a830:	ldr	x0, [sp, #40]
  40a834:	ldrsh	w0, [x0, #4]
  40a838:	cmp	w0, #0x0
  40a83c:	b.le	40a84c <printf@plt+0x900c>
  40a840:	mov	w0, #0x2b                  	// #43
  40a844:	bl	4133c4 <printf@plt+0x11b84>
  40a848:	b	40a864 <printf@plt+0x9024>
  40a84c:	ldr	x0, [sp, #40]
  40a850:	ldrsh	w0, [x0, #4]
  40a854:	cmp	w0, #0x0
  40a858:	b.ge	40a864 <printf@plt+0x9024>  // b.tcont
  40a85c:	mov	w0, #0x2d                  	// #45
  40a860:	bl	4133c4 <printf@plt+0x11b84>
  40a864:	ldr	x0, [sp, #40]
  40a868:	ldrsh	w0, [x0, #6]
  40a86c:	mov	w1, w0
  40a870:	add	x0, sp, #0x40
  40a874:	mov	x8, x0
  40a878:	mov	w0, w1
  40a87c:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40a880:	add	x1, sp, #0x40
  40a884:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a888:	add	x5, x0, #0x238
  40a88c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a890:	add	x4, x0, #0x238
  40a894:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a898:	add	x3, x0, #0x238
  40a89c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a8a0:	add	x2, x0, #0x238
  40a8a4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a8a8:	add	x0, x0, #0x210
  40a8ac:	bl	413058 <printf@plt+0x11818>
  40a8b0:	add	x0, sp, #0x40
  40a8b4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a8b8:	ldr	x0, [sp, #40]
  40a8bc:	add	x0, x0, #0x18
  40a8c0:	bl	4074e0 <printf@plt+0x5ca0>
  40a8c4:	cmp	w0, #0x0
  40a8c8:	cset	w0, eq  // eq = none
  40a8cc:	and	w0, w0, #0xff
  40a8d0:	cmp	w0, #0x0
  40a8d4:	b.eq	40a938 <printf@plt+0x90f8>  // b.none
  40a8d8:	ldr	x0, [sp, #40]
  40a8dc:	add	x1, x0, #0x18
  40a8e0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a8e4:	add	x5, x0, #0x238
  40a8e8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a8ec:	add	x4, x0, #0x238
  40a8f0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a8f4:	add	x3, x0, #0x238
  40a8f8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a8fc:	add	x2, x0, #0x238
  40a900:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a904:	add	x0, x0, #0x48
  40a908:	bl	413058 <printf@plt+0x11818>
  40a90c:	b	40a938 <printf@plt+0x90f8>
  40a910:	mov	x19, x0
  40a914:	add	x0, sp, #0x30
  40a918:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a91c:	mov	x0, x19
  40a920:	bl	4017e0 <_Unwind_Resume@plt>
  40a924:	mov	x19, x0
  40a928:	add	x0, sp, #0x40
  40a92c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40a930:	mov	x0, x19
  40a934:	bl	4017e0 <_Unwind_Resume@plt>
  40a938:	nop
  40a93c:	ldr	x19, [sp, #16]
  40a940:	ldp	x29, x30, [sp], #80
  40a944:	ret
  40a948:	stp	x29, x30, [sp, #-64]!
  40a94c:	mov	x29, sp
  40a950:	str	x19, [sp, #16]
  40a954:	str	x0, [sp, #40]
  40a958:	ldr	x0, [sp, #40]
  40a95c:	add	x0, x0, #0x8
  40a960:	bl	4074e0 <printf@plt+0x5ca0>
  40a964:	cmp	w0, #0x0
  40a968:	cset	w0, eq  // eq = none
  40a96c:	and	w0, w0, #0xff
  40a970:	cmp	w0, #0x0
  40a974:	b.eq	40a9ac <printf@plt+0x916c>  // b.none
  40a978:	ldr	x0, [sp, #40]
  40a97c:	add	x1, x0, #0x8
  40a980:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a984:	add	x5, x0, #0x238
  40a988:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a98c:	add	x4, x0, #0x238
  40a990:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a994:	add	x3, x0, #0x238
  40a998:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40a99c:	add	x2, x0, #0x238
  40a9a0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a9a4:	add	x0, x0, #0x220
  40a9a8:	bl	413058 <printf@plt+0x11818>
  40a9ac:	ldr	x0, [sp, #40]
  40a9b0:	ldrsh	w0, [x0, #2]
  40a9b4:	cmp	w0, #0x0
  40a9b8:	b.eq	40aa50 <printf@plt+0x9210>  // b.none
  40a9bc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40a9c0:	add	x0, x0, #0x228
  40a9c4:	bl	4133e4 <printf@plt+0x11ba4>
  40a9c8:	ldr	x0, [sp, #40]
  40a9cc:	ldrsh	w0, [x0]
  40a9d0:	cmp	w0, #0x0
  40a9d4:	b.le	40a9e4 <printf@plt+0x91a4>
  40a9d8:	mov	w0, #0x2b                  	// #43
  40a9dc:	bl	4133c4 <printf@plt+0x11b84>
  40a9e0:	b	40a9fc <printf@plt+0x91bc>
  40a9e4:	ldr	x0, [sp, #40]
  40a9e8:	ldrsh	w0, [x0]
  40a9ec:	cmp	w0, #0x0
  40a9f0:	b.ge	40a9fc <printf@plt+0x91bc>  // b.tcont
  40a9f4:	mov	w0, #0x2d                  	// #45
  40a9f8:	bl	4133c4 <printf@plt+0x11b84>
  40a9fc:	ldr	x0, [sp, #40]
  40aa00:	ldrsh	w0, [x0, #2]
  40aa04:	mov	w1, w0
  40aa08:	add	x0, sp, #0x30
  40aa0c:	mov	x8, x0
  40aa10:	mov	w0, w1
  40aa14:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40aa18:	add	x1, sp, #0x30
  40aa1c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40aa20:	add	x5, x0, #0x238
  40aa24:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40aa28:	add	x4, x0, #0x238
  40aa2c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40aa30:	add	x3, x0, #0x238
  40aa34:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40aa38:	add	x2, x0, #0x238
  40aa3c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40aa40:	add	x0, x0, #0x230
  40aa44:	bl	413058 <printf@plt+0x11818>
  40aa48:	add	x0, sp, #0x30
  40aa4c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40aa50:	ldr	x0, [sp, #40]
  40aa54:	ldrb	w0, [x0, #45]
  40aa58:	cmp	w0, #0x0
  40aa5c:	b.eq	40aa84 <printf@plt+0x9244>  // b.none
  40aa60:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40aa64:	add	x0, x0, #0x178
  40aa68:	bl	4133e4 <printf@plt+0x11ba4>
  40aa6c:	b	40aa84 <printf@plt+0x9244>
  40aa70:	mov	x19, x0
  40aa74:	add	x0, sp, #0x30
  40aa78:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40aa7c:	mov	x0, x19
  40aa80:	bl	4017e0 <_Unwind_Resume@plt>
  40aa84:	nop
  40aa88:	ldr	x19, [sp, #16]
  40aa8c:	ldp	x29, x30, [sp], #64
  40aa90:	ret
  40aa94:	stp	x29, x30, [sp, #-32]!
  40aa98:	mov	x29, sp
  40aa9c:	str	x0, [sp, #24]
  40aaa0:	ldr	x0, [sp, #24]
  40aaa4:	add	x0, x0, #0x8
  40aaa8:	bl	4074e0 <printf@plt+0x5ca0>
  40aaac:	cmp	w0, #0x0
  40aab0:	cset	w0, eq  // eq = none
  40aab4:	and	w0, w0, #0xff
  40aab8:	cmp	w0, #0x0
  40aabc:	b.eq	40aacc <printf@plt+0x928c>  // b.none
  40aac0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40aac4:	add	x0, x0, #0x238
  40aac8:	bl	4133e4 <printf@plt+0x11ba4>
  40aacc:	ldr	x0, [sp, #24]
  40aad0:	ldrsh	w0, [x0, #2]
  40aad4:	cmp	w0, #0x0
  40aad8:	b.eq	40aae8 <printf@plt+0x92a8>  // b.none
  40aadc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40aae0:	add	x0, x0, #0x248
  40aae4:	bl	4133e4 <printf@plt+0x11ba4>
  40aae8:	ldr	x0, [sp, #24]
  40aaec:	ldrb	w0, [x0, #45]
  40aaf0:	cmp	w0, #0x0
  40aaf4:	b.eq	40ab04 <printf@plt+0x92c4>  // b.none
  40aaf8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40aafc:	add	x0, x0, #0x1a8
  40ab00:	bl	4133e4 <printf@plt+0x11ba4>
  40ab04:	nop
  40ab08:	ldp	x29, x30, [sp], #32
  40ab0c:	ret
  40ab10:	sub	sp, sp, #0x10
  40ab14:	str	x0, [sp, #8]
  40ab18:	str	w1, [sp, #4]
  40ab1c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40ab20:	add	x1, x0, #0x908
  40ab24:	ldr	x0, [sp, #8]
  40ab28:	str	x1, [x0]
  40ab2c:	ldr	x0, [sp, #8]
  40ab30:	str	xzr, [x0, #8]
  40ab34:	ldr	x0, [sp, #8]
  40ab38:	ldr	w1, [sp, #4]
  40ab3c:	str	w1, [x0, #16]
  40ab40:	ldr	x0, [sp, #8]
  40ab44:	strb	wzr, [x0, #20]
  40ab48:	nop
  40ab4c:	add	sp, sp, #0x10
  40ab50:	ret
  40ab54:	sub	sp, sp, #0x10
  40ab58:	str	x0, [sp, #8]
  40ab5c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40ab60:	add	x1, x0, #0x908
  40ab64:	ldr	x0, [sp, #8]
  40ab68:	str	x1, [x0]
  40ab6c:	nop
  40ab70:	add	sp, sp, #0x10
  40ab74:	ret
  40ab78:	stp	x29, x30, [sp, #-32]!
  40ab7c:	mov	x29, sp
  40ab80:	str	x0, [sp, #24]
  40ab84:	ldr	x0, [sp, #24]
  40ab88:	bl	40ab54 <printf@plt+0x9314>
  40ab8c:	mov	x1, #0x18                  	// #24
  40ab90:	ldr	x0, [sp, #24]
  40ab94:	bl	416ab4 <_ZdlPvm@@Base>
  40ab98:	ldp	x29, x30, [sp], #32
  40ab9c:	ret
  40aba0:	stp	x29, x30, [sp, #-64]!
  40aba4:	mov	x29, sp
  40aba8:	str	x19, [sp, #16]
  40abac:	str	x0, [sp, #56]
  40abb0:	str	x1, [sp, #48]
  40abb4:	str	w2, [sp, #44]
  40abb8:	str	x3, [sp, #32]
  40abbc:	str	w4, [sp, #40]
  40abc0:	ldr	x0, [sp, #56]
  40abc4:	ldr	w1, [sp, #44]
  40abc8:	bl	40ab10 <printf@plt+0x92d0>
  40abcc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40abd0:	add	x1, x0, #0x8d0
  40abd4:	ldr	x0, [sp, #56]
  40abd8:	str	x1, [x0]
  40abdc:	ldr	x0, [sp, #56]
  40abe0:	add	x0, x0, #0x18
  40abe4:	ldr	x1, [sp, #48]
  40abe8:	bl	416eb0 <_ZdlPvm@@Base+0x3fc>
  40abec:	ldr	x0, [sp, #56]
  40abf0:	ldr	x1, [sp, #32]
  40abf4:	str	x1, [x0, #40]
  40abf8:	ldr	x0, [sp, #56]
  40abfc:	ldr	w1, [sp, #40]
  40ac00:	str	w1, [x0, #48]
  40ac04:	b	40ac1c <printf@plt+0x93dc>
  40ac08:	mov	x19, x0
  40ac0c:	ldr	x0, [sp, #56]
  40ac10:	bl	40ab54 <printf@plt+0x9314>
  40ac14:	mov	x0, x19
  40ac18:	bl	4017e0 <_Unwind_Resume@plt>
  40ac1c:	ldr	x19, [sp, #16]
  40ac20:	ldp	x29, x30, [sp], #64
  40ac24:	ret
  40ac28:	stp	x29, x30, [sp, #-32]!
  40ac2c:	mov	x29, sp
  40ac30:	str	x0, [sp, #24]
  40ac34:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40ac38:	add	x1, x0, #0x8d0
  40ac3c:	ldr	x0, [sp, #24]
  40ac40:	str	x1, [x0]
  40ac44:	ldr	x0, [sp, #24]
  40ac48:	add	x0, x0, #0x18
  40ac4c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40ac50:	ldr	x0, [sp, #24]
  40ac54:	bl	40ab54 <printf@plt+0x9314>
  40ac58:	nop
  40ac5c:	ldp	x29, x30, [sp], #32
  40ac60:	ret
  40ac64:	stp	x29, x30, [sp, #-32]!
  40ac68:	mov	x29, sp
  40ac6c:	str	x0, [sp, #24]
  40ac70:	ldr	x0, [sp, #24]
  40ac74:	bl	40ac28 <printf@plt+0x93e8>
  40ac78:	mov	x1, #0x38                  	// #56
  40ac7c:	ldr	x0, [sp, #24]
  40ac80:	bl	416ab4 <_ZdlPvm@@Base>
  40ac84:	ldp	x29, x30, [sp], #32
  40ac88:	ret
  40ac8c:	stp	x29, x30, [sp, #-32]!
  40ac90:	mov	x29, sp
  40ac94:	str	x0, [sp, #24]
  40ac98:	str	x1, [sp, #16]
  40ac9c:	ldr	x0, [sp, #24]
  40aca0:	mov	w1, #0x1                   	// #1
  40aca4:	strb	w1, [x0, #20]
  40aca8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40acac:	add	x0, x0, #0xf78
  40acb0:	bl	4133e4 <printf@plt+0x11ba4>
  40acb4:	ldr	x0, [sp, #24]
  40acb8:	ldr	x2, [x0, #40]
  40acbc:	ldr	x0, [sp, #24]
  40acc0:	ldr	w0, [x0, #48]
  40acc4:	mov	w1, w0
  40acc8:	mov	x0, x2
  40accc:	bl	412eb0 <printf@plt+0x11670>
  40acd0:	ldr	x0, [sp, #24]
  40acd4:	add	x0, x0, #0x18
  40acd8:	bl	407764 <printf@plt+0x5f24>
  40acdc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40ace0:	add	x0, x0, #0x258
  40ace4:	bl	4133e4 <printf@plt+0x11ba4>
  40ace8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40acec:	add	x0, x0, #0x248
  40acf0:	mov	w1, #0x1                   	// #1
  40acf4:	str	w1, [x0]
  40acf8:	nop
  40acfc:	ldp	x29, x30, [sp], #32
  40ad00:	ret
  40ad04:	stp	x29, x30, [sp, #-32]!
  40ad08:	mov	x29, sp
  40ad0c:	str	x0, [sp, #24]
  40ad10:	str	w1, [sp, #20]
  40ad14:	ldr	x0, [sp, #24]
  40ad18:	ldr	w1, [sp, #20]
  40ad1c:	bl	40ab10 <printf@plt+0x92d0>
  40ad20:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40ad24:	add	x1, x0, #0x898
  40ad28:	ldr	x0, [sp, #24]
  40ad2c:	str	x1, [x0]
  40ad30:	nop
  40ad34:	ldp	x29, x30, [sp], #32
  40ad38:	ret
  40ad3c:	stp	x29, x30, [sp, #-32]!
  40ad40:	mov	x29, sp
  40ad44:	str	x0, [sp, #24]
  40ad48:	str	x1, [sp, #16]
  40ad4c:	ldr	x0, [sp, #24]
  40ad50:	mov	w1, #0x1                   	// #1
  40ad54:	strb	w1, [x0, #20]
  40ad58:	ldr	x0, [sp, #24]
  40ad5c:	ldr	w0, [x0, #16]
  40ad60:	mov	w1, w0
  40ad64:	ldr	x0, [sp, #16]
  40ad68:	bl	410074 <printf@plt+0xe834>
  40ad6c:	nop
  40ad70:	ldp	x29, x30, [sp], #32
  40ad74:	ret
  40ad78:	sub	sp, sp, #0x10
  40ad7c:	str	x0, [sp, #8]
  40ad80:	mov	w0, #0x1                   	// #1
  40ad84:	add	sp, sp, #0x10
  40ad88:	ret
  40ad8c:	stp	x29, x30, [sp, #-32]!
  40ad90:	mov	x29, sp
  40ad94:	str	x0, [sp, #24]
  40ad98:	str	w1, [sp, #20]
  40ad9c:	ldr	x0, [sp, #24]
  40ada0:	ldr	w1, [sp, #20]
  40ada4:	bl	40ab10 <printf@plt+0x92d0>
  40ada8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40adac:	add	x1, x0, #0x860
  40adb0:	ldr	x0, [sp, #24]
  40adb4:	str	x1, [x0]
  40adb8:	nop
  40adbc:	ldp	x29, x30, [sp], #32
  40adc0:	ret
  40adc4:	stp	x29, x30, [sp, #-32]!
  40adc8:	mov	x29, sp
  40adcc:	str	x0, [sp, #24]
  40add0:	str	x1, [sp, #16]
  40add4:	ldr	x0, [sp, #24]
  40add8:	mov	w1, #0x1                   	// #1
  40addc:	strb	w1, [x0, #20]
  40ade0:	ldr	x0, [sp, #24]
  40ade4:	ldr	w0, [x0, #16]
  40ade8:	mov	w1, w0
  40adec:	ldr	x0, [sp, #16]
  40adf0:	bl	410404 <printf@plt+0xebc4>
  40adf4:	nop
  40adf8:	ldp	x29, x30, [sp], #32
  40adfc:	ret
  40ae00:	sub	sp, sp, #0x10
  40ae04:	str	x0, [sp, #8]
  40ae08:	mov	w0, #0x1                   	// #1
  40ae0c:	add	sp, sp, #0x10
  40ae10:	ret
  40ae14:	stp	x29, x30, [sp, #-64]!
  40ae18:	mov	x29, sp
  40ae1c:	str	x19, [sp, #16]
  40ae20:	str	x0, [sp, #56]
  40ae24:	str	w1, [sp, #52]
  40ae28:	str	w2, [sp, #48]
  40ae2c:	str	w3, [sp, #44]
  40ae30:	str	w4, [sp, #40]
  40ae34:	str	x5, [sp, #32]
  40ae38:	ldr	x0, [sp, #56]
  40ae3c:	ldr	x1, [sp, #32]
  40ae40:	str	x1, [x0]
  40ae44:	ldr	x0, [sp, #56]
  40ae48:	ldr	w1, [sp, #52]
  40ae4c:	str	w1, [x0, #8]
  40ae50:	ldr	x0, [sp, #56]
  40ae54:	ldr	w1, [sp, #48]
  40ae58:	str	w1, [x0, #12]
  40ae5c:	ldr	x0, [sp, #56]
  40ae60:	ldr	w1, [sp, #44]
  40ae64:	str	w1, [x0, #16]
  40ae68:	ldr	w0, [sp, #40]
  40ae6c:	and	w1, w0, #0xff
  40ae70:	ldr	x0, [sp, #56]
  40ae74:	strb	w1, [x0, #20]
  40ae78:	ldr	x0, [sp, #56]
  40ae7c:	add	x0, x0, #0x18
  40ae80:	bl	416ce0 <_ZdlPvm@@Base+0x22c>
  40ae84:	ldr	x0, [sp, #56]
  40ae88:	add	x0, x0, #0x28
  40ae8c:	bl	416ce0 <_ZdlPvm@@Base+0x22c>
  40ae90:	b	40aeac <printf@plt+0x966c>
  40ae94:	mov	x19, x0
  40ae98:	ldr	x0, [sp, #56]
  40ae9c:	add	x0, x0, #0x18
  40aea0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40aea4:	mov	x0, x19
  40aea8:	bl	4017e0 <_Unwind_Resume@plt>
  40aeac:	ldr	x19, [sp, #16]
  40aeb0:	ldp	x29, x30, [sp], #64
  40aeb4:	ret
  40aeb8:	stp	x29, x30, [sp, #-32]!
  40aebc:	mov	x29, sp
  40aec0:	str	x0, [sp, #24]
  40aec4:	ldr	x0, [sp, #24]
  40aec8:	add	x0, x0, #0x28
  40aecc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40aed0:	ldr	x0, [sp, #24]
  40aed4:	add	x0, x0, #0x18
  40aed8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40aedc:	nop
  40aee0:	ldp	x29, x30, [sp], #32
  40aee4:	ret
  40aee8:	stp	x29, x30, [sp, #-208]!
  40aeec:	mov	x29, sp
  40aef0:	str	x19, [sp, #16]
  40aef4:	str	x0, [sp, #40]
  40aef8:	str	x1, [sp, #32]
  40aefc:	ldr	x0, [sp, #40]
  40af00:	ldr	w0, [x0, #8]
  40af04:	add	x1, sp, #0x48
  40af08:	mov	x8, x1
  40af0c:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40af10:	add	x1, sp, #0x48
  40af14:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40af18:	add	x5, x0, #0x238
  40af1c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40af20:	add	x4, x0, #0x238
  40af24:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40af28:	add	x3, x0, #0x238
  40af2c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40af30:	add	x2, x0, #0x238
  40af34:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40af38:	add	x0, x0, #0x260
  40af3c:	bl	413058 <printf@plt+0x11818>
  40af40:	add	x0, sp, #0x48
  40af44:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40af48:	ldr	x0, [sp, #40]
  40af4c:	ldr	w19, [x0, #12]
  40af50:	ldr	x0, [sp, #32]
  40af54:	bl	412e98 <printf@plt+0x11658>
  40af58:	sub	w0, w0, #0x1
  40af5c:	cmp	w19, w0
  40af60:	cset	w0, ne  // ne = any
  40af64:	and	w0, w0, #0xff
  40af68:	cmp	w0, #0x0
  40af6c:	b.eq	40afbc <printf@plt+0x977c>  // b.none
  40af70:	ldr	x0, [sp, #40]
  40af74:	ldr	w0, [x0, #12]
  40af78:	add	x1, sp, #0x58
  40af7c:	mov	x8, x1
  40af80:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40af84:	add	x1, sp, #0x58
  40af88:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40af8c:	add	x5, x0, #0x238
  40af90:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40af94:	add	x4, x0, #0x238
  40af98:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40af9c:	add	x3, x0, #0x238
  40afa0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40afa4:	add	x2, x0, #0x238
  40afa8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40afac:	add	x0, x0, #0x278
  40afb0:	bl	413058 <printf@plt+0x11818>
  40afb4:	add	x0, sp, #0x58
  40afb8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40afbc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40afc0:	add	x0, x0, #0x288
  40afc4:	bl	4133e4 <printf@plt+0x11ba4>
  40afc8:	ldr	x0, [sp, #40]
  40afcc:	ldr	w0, [x0, #8]
  40afd0:	add	x1, sp, #0x68
  40afd4:	mov	x8, x1
  40afd8:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40afdc:	ldr	x0, [sp, #40]
  40afe0:	ldr	w0, [x0, #8]
  40afe4:	add	x1, sp, #0x78
  40afe8:	mov	x8, x1
  40afec:	bl	40e2b0 <printf@plt+0xca70>
  40aff0:	add	x2, sp, #0x78
  40aff4:	add	x1, sp, #0x68
  40aff8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40affc:	add	x5, x0, #0x238
  40b000:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b004:	add	x4, x0, #0x238
  40b008:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b00c:	add	x3, x0, #0x238
  40b010:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b014:	add	x0, x0, #0x290
  40b018:	bl	413058 <printf@plt+0x11818>
  40b01c:	add	x0, sp, #0x78
  40b020:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b024:	add	x0, sp, #0x68
  40b028:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b02c:	ldr	x0, [sp, #40]
  40b030:	ldrb	w0, [x0, #20]
  40b034:	cmp	w0, #0x0
  40b038:	b.eq	40b05c <printf@plt+0x981c>  // b.none
  40b03c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b040:	add	x0, x0, #0x140
  40b044:	str	x0, [sp, #48]
  40b048:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b04c:	add	x0, x0, #0x2b8
  40b050:	str	x0, [sp, #56]
  40b054:	str	xzr, [sp, #64]
  40b058:	b	40b06c <printf@plt+0x982c>
  40b05c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b060:	add	x0, x0, #0x2c0
  40b064:	str	x0, [sp, #48]
  40b068:	str	xzr, [sp, #56]
  40b06c:	add	x0, sp, #0x30
  40b070:	str	x0, [sp, #200]
  40b074:	ldr	x0, [sp, #200]
  40b078:	ldr	x0, [x0]
  40b07c:	cmp	x0, #0x0
  40b080:	b.eq	40b24c <printf@plt+0x9a0c>  // b.none
  40b084:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b088:	add	x0, x0, #0x2c8
  40b08c:	bl	4133e4 <printf@plt+0x11ba4>
  40b090:	ldr	x0, [sp, #40]
  40b094:	add	x0, x0, #0x28
  40b098:	bl	4074e0 <printf@plt+0x5ca0>
  40b09c:	cmp	w0, #0x0
  40b0a0:	cset	w0, eq  // eq = none
  40b0a4:	and	w0, w0, #0xff
  40b0a8:	cmp	w0, #0x0
  40b0ac:	b.eq	40b0e4 <printf@plt+0x98a4>  // b.none
  40b0b0:	ldr	x0, [sp, #40]
  40b0b4:	add	x1, x0, #0x28
  40b0b8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b0bc:	add	x5, x0, #0x238
  40b0c0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b0c4:	add	x4, x0, #0x238
  40b0c8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b0cc:	add	x3, x0, #0x238
  40b0d0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b0d4:	add	x2, x0, #0x238
  40b0d8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b0dc:	add	x0, x0, #0x2d8
  40b0e0:	bl	413058 <printf@plt+0x11818>
  40b0e4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b0e8:	add	x0, x0, #0xc8
  40b0ec:	bl	4133e4 <printf@plt+0x11ba4>
  40b0f0:	ldr	x0, [sp, #40]
  40b0f4:	ldr	w0, [x0, #16]
  40b0f8:	add	x1, sp, #0x88
  40b0fc:	mov	x8, x1
  40b100:	bl	40e264 <printf@plt+0xca24>
  40b104:	ldr	x0, [sp, #40]
  40b108:	ldr	w0, [x0, #8]
  40b10c:	add	x1, sp, #0x98
  40b110:	mov	x8, x1
  40b114:	bl	40e2b0 <printf@plt+0xca70>
  40b118:	ldr	x0, [sp, #200]
  40b11c:	ldr	x1, [x0]
  40b120:	add	x0, sp, #0xa8
  40b124:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40b128:	add	x3, sp, #0xa8
  40b12c:	add	x2, sp, #0x98
  40b130:	add	x1, sp, #0x88
  40b134:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b138:	add	x5, x0, #0x238
  40b13c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b140:	add	x4, x0, #0x238
  40b144:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b148:	add	x0, x0, #0x2e0
  40b14c:	bl	413058 <printf@plt+0x11818>
  40b150:	add	x0, sp, #0xa8
  40b154:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b158:	add	x0, sp, #0x98
  40b15c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b160:	add	x0, sp, #0x88
  40b164:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b168:	ldr	x0, [sp, #40]
  40b16c:	add	x0, x0, #0x28
  40b170:	bl	4074e0 <printf@plt+0x5ca0>
  40b174:	cmp	w0, #0x0
  40b178:	cset	w0, eq  // eq = none
  40b17c:	and	w0, w0, #0xff
  40b180:	cmp	w0, #0x0
  40b184:	b.eq	40b1bc <printf@plt+0x997c>  // b.none
  40b188:	ldr	x0, [sp, #40]
  40b18c:	add	x1, x0, #0x28
  40b190:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b194:	add	x5, x0, #0x238
  40b198:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b19c:	add	x4, x0, #0x238
  40b1a0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b1a4:	add	x3, x0, #0x238
  40b1a8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b1ac:	add	x2, x0, #0x238
  40b1b0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b1b4:	add	x0, x0, #0x310
  40b1b8:	bl	413058 <printf@plt+0x11818>
  40b1bc:	ldr	x0, [sp, #40]
  40b1c0:	add	x0, x0, #0x18
  40b1c4:	bl	4074e0 <printf@plt+0x5ca0>
  40b1c8:	cmp	w0, #0x0
  40b1cc:	cset	w0, eq  // eq = none
  40b1d0:	and	w0, w0, #0xff
  40b1d4:	cmp	w0, #0x0
  40b1d8:	b.eq	40b230 <printf@plt+0x99f0>  // b.none
  40b1dc:	ldr	x0, [sp, #40]
  40b1e0:	add	x19, x0, #0x18
  40b1e4:	ldr	x0, [sp, #40]
  40b1e8:	ldr	w0, [x0, #8]
  40b1ec:	add	x1, sp, #0xb8
  40b1f0:	mov	x8, x1
  40b1f4:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40b1f8:	add	x1, sp, #0xb8
  40b1fc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b200:	add	x5, x0, #0x238
  40b204:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b208:	add	x4, x0, #0x238
  40b20c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b210:	add	x3, x0, #0x238
  40b214:	mov	x2, x1
  40b218:	mov	x1, x19
  40b21c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b220:	add	x0, x0, #0x318
  40b224:	bl	413058 <printf@plt+0x11818>
  40b228:	add	x0, sp, #0xb8
  40b22c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b230:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b234:	add	x0, x0, #0x338
  40b238:	bl	4133e4 <printf@plt+0x11ba4>
  40b23c:	ldr	x0, [sp, #200]
  40b240:	add	x0, x0, #0x8
  40b244:	str	x0, [sp, #200]
  40b248:	b	40b074 <printf@plt+0x9834>
  40b24c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b250:	add	x0, x0, #0x340
  40b254:	bl	4133e4 <printf@plt+0x11ba4>
  40b258:	b	40b2f0 <printf@plt+0x9ab0>
  40b25c:	mov	x19, x0
  40b260:	add	x0, sp, #0x48
  40b264:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b268:	mov	x0, x19
  40b26c:	bl	4017e0 <_Unwind_Resume@plt>
  40b270:	mov	x19, x0
  40b274:	add	x0, sp, #0x58
  40b278:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b27c:	mov	x0, x19
  40b280:	bl	4017e0 <_Unwind_Resume@plt>
  40b284:	mov	x19, x0
  40b288:	add	x0, sp, #0x78
  40b28c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b290:	b	40b298 <printf@plt+0x9a58>
  40b294:	mov	x19, x0
  40b298:	add	x0, sp, #0x68
  40b29c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b2a0:	mov	x0, x19
  40b2a4:	bl	4017e0 <_Unwind_Resume@plt>
  40b2a8:	mov	x19, x0
  40b2ac:	add	x0, sp, #0xa8
  40b2b0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b2b4:	b	40b2bc <printf@plt+0x9a7c>
  40b2b8:	mov	x19, x0
  40b2bc:	add	x0, sp, #0x98
  40b2c0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b2c4:	b	40b2cc <printf@plt+0x9a8c>
  40b2c8:	mov	x19, x0
  40b2cc:	add	x0, sp, #0x88
  40b2d0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b2d4:	mov	x0, x19
  40b2d8:	bl	4017e0 <_Unwind_Resume@plt>
  40b2dc:	mov	x19, x0
  40b2e0:	add	x0, sp, #0xb8
  40b2e4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b2e8:	mov	x0, x19
  40b2ec:	bl	4017e0 <_Unwind_Resume@plt>
  40b2f0:	ldr	x19, [sp, #16]
  40b2f4:	ldp	x29, x30, [sp], #208
  40b2f8:	ret
  40b2fc:	stp	x29, x30, [sp, #-176]!
  40b300:	mov	x29, sp
  40b304:	str	x19, [sp, #16]
  40b308:	str	x0, [sp, #40]
  40b30c:	ldr	x0, [sp, #40]
  40b310:	ldr	w0, [x0, #8]
  40b314:	add	x1, sp, #0x48
  40b318:	mov	x8, x1
  40b31c:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40b320:	ldr	x0, [sp, #40]
  40b324:	ldr	w0, [x0, #8]
  40b328:	add	x1, sp, #0x58
  40b32c:	mov	x8, x1
  40b330:	bl	40e2b0 <printf@plt+0xca70>
  40b334:	add	x2, sp, #0x58
  40b338:	add	x1, sp, #0x48
  40b33c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b340:	add	x5, x0, #0x238
  40b344:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b348:	add	x4, x0, #0x238
  40b34c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b350:	add	x3, x0, #0x238
  40b354:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b358:	add	x0, x0, #0x348
  40b35c:	bl	413058 <printf@plt+0x11818>
  40b360:	add	x0, sp, #0x58
  40b364:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b368:	add	x0, sp, #0x48
  40b36c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b370:	ldr	x0, [sp, #40]
  40b374:	ldrb	w0, [x0, #20]
  40b378:	cmp	w0, #0x0
  40b37c:	b.eq	40b3a0 <printf@plt+0x9b60>  // b.none
  40b380:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b384:	add	x0, x0, #0x140
  40b388:	str	x0, [sp, #48]
  40b38c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b390:	add	x0, x0, #0x2b8
  40b394:	str	x0, [sp, #56]
  40b398:	str	xzr, [sp, #64]
  40b39c:	b	40b3b0 <printf@plt+0x9b70>
  40b3a0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b3a4:	add	x0, x0, #0x2c0
  40b3a8:	str	x0, [sp, #48]
  40b3ac:	str	xzr, [sp, #56]
  40b3b0:	add	x0, sp, #0x30
  40b3b4:	str	x0, [sp, #168]
  40b3b8:	ldr	x0, [sp, #168]
  40b3bc:	ldr	x0, [x0]
  40b3c0:	cmp	x0, #0x0
  40b3c4:	b.eq	40b5fc <printf@plt+0x9dbc>  // b.none
  40b3c8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b3cc:	add	x0, x0, #0x390
  40b3d0:	bl	4133e4 <printf@plt+0x11ba4>
  40b3d4:	ldr	x0, [sp, #40]
  40b3d8:	add	x0, x0, #0x28
  40b3dc:	bl	4074e0 <printf@plt+0x5ca0>
  40b3e0:	cmp	w0, #0x0
  40b3e4:	cset	w0, eq  // eq = none
  40b3e8:	and	w0, w0, #0xff
  40b3ec:	cmp	w0, #0x0
  40b3f0:	b.eq	40b428 <printf@plt+0x9be8>  // b.none
  40b3f4:	ldr	x0, [sp, #40]
  40b3f8:	add	x1, x0, #0x28
  40b3fc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b400:	add	x5, x0, #0x238
  40b404:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b408:	add	x4, x0, #0x238
  40b40c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b410:	add	x3, x0, #0x238
  40b414:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b418:	add	x2, x0, #0x238
  40b41c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b420:	add	x0, x0, #0x2d8
  40b424:	bl	413058 <printf@plt+0x11818>
  40b428:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b42c:	add	x0, x0, #0xc8
  40b430:	bl	4133e4 <printf@plt+0x11ba4>
  40b434:	ldr	x0, [sp, #40]
  40b438:	ldr	w0, [x0, #16]
  40b43c:	add	x1, sp, #0x68
  40b440:	mov	x8, x1
  40b444:	bl	40e264 <printf@plt+0xca24>
  40b448:	ldr	x0, [sp, #40]
  40b44c:	ldr	w0, [x0, #8]
  40b450:	add	x1, sp, #0x78
  40b454:	mov	x8, x1
  40b458:	bl	40e2b0 <printf@plt+0xca70>
  40b45c:	ldr	x0, [sp, #168]
  40b460:	ldr	x1, [x0]
  40b464:	add	x0, sp, #0x88
  40b468:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40b46c:	add	x3, sp, #0x88
  40b470:	add	x2, sp, #0x78
  40b474:	add	x1, sp, #0x68
  40b478:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b47c:	add	x5, x0, #0x238
  40b480:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b484:	add	x4, x0, #0x238
  40b488:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b48c:	add	x0, x0, #0x3b8
  40b490:	bl	413058 <printf@plt+0x11818>
  40b494:	add	x0, sp, #0x88
  40b498:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b49c:	add	x0, sp, #0x78
  40b4a0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b4a4:	add	x0, sp, #0x68
  40b4a8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b4ac:	ldr	x0, [sp, #40]
  40b4b0:	add	x0, x0, #0x28
  40b4b4:	bl	4074e0 <printf@plt+0x5ca0>
  40b4b8:	cmp	w0, #0x0
  40b4bc:	cset	w0, eq  // eq = none
  40b4c0:	and	w0, w0, #0xff
  40b4c4:	cmp	w0, #0x0
  40b4c8:	b.eq	40b500 <printf@plt+0x9cc0>  // b.none
  40b4cc:	ldr	x0, [sp, #40]
  40b4d0:	add	x1, x0, #0x28
  40b4d4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b4d8:	add	x5, x0, #0x238
  40b4dc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b4e0:	add	x4, x0, #0x238
  40b4e4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b4e8:	add	x3, x0, #0x238
  40b4ec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b4f0:	add	x2, x0, #0x238
  40b4f4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b4f8:	add	x0, x0, #0x310
  40b4fc:	bl	413058 <printf@plt+0x11818>
  40b500:	ldr	x0, [sp, #40]
  40b504:	add	x0, x0, #0x18
  40b508:	bl	4074e0 <printf@plt+0x5ca0>
  40b50c:	cmp	w0, #0x0
  40b510:	cset	w0, eq  // eq = none
  40b514:	and	w0, w0, #0xff
  40b518:	cmp	w0, #0x0
  40b51c:	b.eq	40b574 <printf@plt+0x9d34>  // b.none
  40b520:	ldr	x0, [sp, #40]
  40b524:	add	x19, x0, #0x18
  40b528:	ldr	x0, [sp, #40]
  40b52c:	ldr	w0, [x0, #8]
  40b530:	add	x1, sp, #0x98
  40b534:	mov	x8, x1
  40b538:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40b53c:	add	x1, sp, #0x98
  40b540:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b544:	add	x5, x0, #0x238
  40b548:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b54c:	add	x4, x0, #0x238
  40b550:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40b554:	add	x3, x0, #0x238
  40b558:	mov	x2, x1
  40b55c:	mov	x1, x19
  40b560:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b564:	add	x0, x0, #0x3f0
  40b568:	bl	413058 <printf@plt+0x11818>
  40b56c:	add	x0, sp, #0x98
  40b570:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b574:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40b578:	add	x0, x0, #0x338
  40b57c:	bl	4133e4 <printf@plt+0x11ba4>
  40b580:	ldr	x0, [sp, #168]
  40b584:	add	x0, x0, #0x8
  40b588:	str	x0, [sp, #168]
  40b58c:	b	40b3b8 <printf@plt+0x9b78>
  40b590:	mov	x19, x0
  40b594:	add	x0, sp, #0x58
  40b598:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b59c:	b	40b5a4 <printf@plt+0x9d64>
  40b5a0:	mov	x19, x0
  40b5a4:	add	x0, sp, #0x48
  40b5a8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b5ac:	mov	x0, x19
  40b5b0:	bl	4017e0 <_Unwind_Resume@plt>
  40b5b4:	mov	x19, x0
  40b5b8:	add	x0, sp, #0x88
  40b5bc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b5c0:	b	40b5c8 <printf@plt+0x9d88>
  40b5c4:	mov	x19, x0
  40b5c8:	add	x0, sp, #0x78
  40b5cc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b5d0:	b	40b5d8 <printf@plt+0x9d98>
  40b5d4:	mov	x19, x0
  40b5d8:	add	x0, sp, #0x68
  40b5dc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b5e0:	mov	x0, x19
  40b5e4:	bl	4017e0 <_Unwind_Resume@plt>
  40b5e8:	mov	x19, x0
  40b5ec:	add	x0, sp, #0x98
  40b5f0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b5f4:	mov	x0, x19
  40b5f8:	bl	4017e0 <_Unwind_Resume@plt>
  40b5fc:	nop
  40b600:	ldr	x19, [sp, #16]
  40b604:	ldp	x29, x30, [sp], #176
  40b608:	ret
  40b60c:	stp	x29, x30, [sp, #-112]!
  40b610:	mov	x29, sp
  40b614:	stp	x19, x20, [sp, #16]
  40b618:	stp	x21, x22, [sp, #32]
  40b61c:	str	x23, [sp, #48]
  40b620:	str	x0, [sp, #88]
  40b624:	str	w1, [sp, #84]
  40b628:	str	w2, [sp, #80]
  40b62c:	str	w3, [sp, #76]
  40b630:	strb	w4, [sp, #75]
  40b634:	ldr	x0, [sp, #88]
  40b638:	str	wzr, [x0]
  40b63c:	ldr	x0, [sp, #88]
  40b640:	ldr	w1, [sp, #84]
  40b644:	str	w1, [x0, #4]
  40b648:	ldr	x0, [sp, #88]
  40b64c:	ldr	w1, [sp, #76]
  40b650:	str	w1, [x0, #8]
  40b654:	ldr	x0, [sp, #88]
  40b658:	ldrb	w1, [sp, #75]
  40b65c:	strb	w1, [x0, #14]
  40b660:	ldr	x0, [sp, #88]
  40b664:	str	xzr, [x0, #16]
  40b668:	ldr	x0, [sp, #88]
  40b66c:	str	xzr, [x0, #24]
  40b670:	ldr	x0, [sp, #88]
  40b674:	str	xzr, [x0, #32]
  40b678:	ldr	x0, [sp, #88]
  40b67c:	str	xzr, [x0, #40]
  40b680:	ldr	x0, [sp, #88]
  40b684:	add	x1, x0, #0x28
  40b688:	ldr	x0, [sp, #88]
  40b68c:	str	x1, [x0, #48]
  40b690:	ldr	x0, [sp, #88]
  40b694:	str	xzr, [x0, #56]
  40b698:	ldr	x0, [sp, #88]
  40b69c:	str	xzr, [x0, #64]
  40b6a0:	ldr	x0, [sp, #88]
  40b6a4:	str	xzr, [x0, #72]
  40b6a8:	ldr	x0, [sp, #88]
  40b6ac:	str	wzr, [x0, #104]
  40b6b0:	ldr	x0, [sp, #88]
  40b6b4:	str	wzr, [x0, #108]
  40b6b8:	ldr	x0, [sp, #88]
  40b6bc:	str	wzr, [x0, #112]
  40b6c0:	ldr	x0, [sp, #88]
  40b6c4:	str	wzr, [x0, #116]
  40b6c8:	ldr	x0, [sp, #88]
  40b6cc:	ldr	w1, [sp, #80]
  40b6d0:	str	w1, [x0, #120]
  40b6d4:	ldr	x0, [sp, #88]
  40b6d8:	ldr	w0, [x0, #4]
  40b6dc:	sxtw	x19, w0
  40b6e0:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40b6e4:	cmp	x19, x0
  40b6e8:	b.hi	40b6f8 <printf@plt+0x9eb8>  // b.pmore
  40b6ec:	lsl	x0, x19, #4
  40b6f0:	add	x0, x0, #0x8
  40b6f4:	b	40b6fc <printf@plt+0x9ebc>
  40b6f8:	mov	x0, #0xffffffffffffffff    	// #-1
  40b6fc:	bl	4014d0 <_Znam@plt>
  40b700:	mov	x22, x0
  40b704:	str	x19, [x22]
  40b708:	add	x21, x22, #0x8
  40b70c:	sub	x0, x19, #0x1
  40b710:	mov	x20, x0
  40b714:	mov	x23, x21
  40b718:	cmp	x20, #0x0
  40b71c:	b.lt	40b734 <printf@plt+0x9ef4>  // b.tstop
  40b720:	mov	x0, x23
  40b724:	bl	416ce0 <_ZdlPvm@@Base+0x22c>
  40b728:	add	x23, x23, #0x10
  40b72c:	sub	x20, x20, #0x1
  40b730:	b	40b718 <printf@plt+0x9ed8>
  40b734:	add	x1, x22, #0x8
  40b738:	ldr	x0, [sp, #88]
  40b73c:	str	x1, [x0, #80]
  40b740:	ldr	x0, [sp, #88]
  40b744:	ldr	w0, [x0, #4]
  40b748:	cmp	w0, #0x1
  40b74c:	b.le	40b780 <printf@plt+0x9f40>
  40b750:	ldr	x0, [sp, #88]
  40b754:	ldr	w0, [x0, #4]
  40b758:	sub	w0, w0, #0x1
  40b75c:	sxtw	x0, w0
  40b760:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40b764:	cmp	x0, x1
  40b768:	b.hi	40b77c <printf@plt+0x9f3c>  // b.pmore
  40b76c:	lsl	x0, x0, #2
  40b770:	bl	4014d0 <_Znam@plt>
  40b774:	mov	x1, x0
  40b778:	b	40b784 <printf@plt+0x9f44>
  40b77c:	bl	401720 <__cxa_throw_bad_array_new_length@plt>
  40b780:	mov	x1, #0x0                   	// #0
  40b784:	ldr	x0, [sp, #88]
  40b788:	str	x1, [x0, #88]
  40b78c:	ldr	x0, [sp, #88]
  40b790:	ldr	w0, [x0, #4]
  40b794:	sxtw	x0, w0
  40b798:	bl	4014d0 <_Znam@plt>
  40b79c:	mov	x1, x0
  40b7a0:	ldr	x0, [sp, #88]
  40b7a4:	str	x1, [x0, #96]
  40b7a8:	ldr	x0, [sp, #88]
  40b7ac:	ldr	w0, [x0, #4]
  40b7b0:	sxtw	x0, w0
  40b7b4:	bl	4014d0 <_Znam@plt>
  40b7b8:	mov	x1, x0
  40b7bc:	ldr	x0, [sp, #88]
  40b7c0:	str	x1, [x0, #128]
  40b7c4:	str	wzr, [sp, #108]
  40b7c8:	ldr	x0, [sp, #88]
  40b7cc:	ldr	w0, [x0, #4]
  40b7d0:	ldr	w1, [sp, #108]
  40b7d4:	cmp	w1, w0
  40b7d8:	b.ge	40b814 <printf@plt+0x9fd4>  // b.tcont
  40b7dc:	ldr	x0, [sp, #88]
  40b7e0:	ldr	x1, [x0, #96]
  40b7e4:	ldrsw	x0, [sp, #108]
  40b7e8:	add	x0, x1, x0
  40b7ec:	strb	wzr, [x0]
  40b7f0:	ldr	x0, [sp, #88]
  40b7f4:	ldr	x1, [x0, #128]
  40b7f8:	ldrsw	x0, [sp, #108]
  40b7fc:	add	x0, x1, x0
  40b800:	strb	wzr, [x0]
  40b804:	ldr	w0, [sp, #108]
  40b808:	add	w0, w0, #0x1
  40b80c:	str	w0, [sp, #108]
  40b810:	b	40b7c8 <printf@plt+0x9f88>
  40b814:	str	wzr, [sp, #108]
  40b818:	ldr	x0, [sp, #88]
  40b81c:	ldr	w0, [x0, #4]
  40b820:	sub	w0, w0, #0x1
  40b824:	ldr	w1, [sp, #108]
  40b828:	cmp	w1, w0
  40b82c:	b.ge	40b85c <printf@plt+0xa01c>  // b.tcont
  40b830:	ldr	x0, [sp, #88]
  40b834:	ldr	x1, [x0, #88]
  40b838:	ldrsw	x0, [sp, #108]
  40b83c:	lsl	x0, x0, #2
  40b840:	add	x0, x1, x0
  40b844:	mov	w1, #0x3                   	// #3
  40b848:	str	w1, [x0]
  40b84c:	ldr	w0, [sp, #108]
  40b850:	add	w0, w0, #0x1
  40b854:	str	w0, [sp, #108]
  40b858:	b	40b818 <printf@plt+0x9fd8>
  40b85c:	ldr	x0, [sp, #88]
  40b860:	strb	wzr, [x0, #13]
  40b864:	ldr	x0, [sp, #88]
  40b868:	ldrb	w1, [x0, #13]
  40b86c:	ldr	x0, [sp, #88]
  40b870:	strb	w1, [x0, #12]
  40b874:	b	40b8e4 <printf@plt+0xa0a4>
  40b878:	mov	x23, x0
  40b87c:	cmp	x21, #0x0
  40b880:	b.eq	40b8b0 <printf@plt+0xa070>  // b.none
  40b884:	mov	x0, x20
  40b888:	sub	x0, x19, x0
  40b88c:	sub	x0, x0, #0x1
  40b890:	lsl	x0, x0, #4
  40b894:	add	x20, x21, x0
  40b898:	cmp	x20, x21
  40b89c:	b.eq	40b8b0 <printf@plt+0xa070>  // b.none
  40b8a0:	sub	x20, x20, #0x10
  40b8a4:	mov	x0, x20
  40b8a8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40b8ac:	b	40b898 <printf@plt+0xa058>
  40b8b0:	mov	x20, x23
  40b8b4:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40b8b8:	cmp	x19, x0
  40b8bc:	b.hi	40b8cc <printf@plt+0xa08c>  // b.pmore
  40b8c0:	lsl	x0, x19, #4
  40b8c4:	add	x0, x0, #0x8
  40b8c8:	b	40b8d0 <printf@plt+0xa090>
  40b8cc:	mov	x0, #0xffffffffffffffff    	// #-1
  40b8d0:	mov	x1, x0
  40b8d4:	mov	x0, x22
  40b8d8:	bl	401830 <_ZdaPvm@plt>
  40b8dc:	mov	x0, x20
  40b8e0:	bl	4017e0 <_Unwind_Resume@plt>
  40b8e4:	ldp	x19, x20, [sp, #16]
  40b8e8:	ldp	x21, x22, [sp, #32]
  40b8ec:	ldr	x23, [sp, #48]
  40b8f0:	ldp	x29, x30, [sp], #112
  40b8f4:	ret
  40b8f8:	stp	x29, x30, [sp, #-96]!
  40b8fc:	mov	x29, sp
  40b900:	str	x19, [sp, #16]
  40b904:	str	x0, [sp, #40]
  40b908:	str	wzr, [sp, #92]
  40b90c:	ldr	x0, [sp, #40]
  40b910:	ldr	w0, [x0]
  40b914:	ldr	w1, [sp, #92]
  40b918:	cmp	w1, w0
  40b91c:	b.ge	40b9a8 <printf@plt+0xa168>  // b.tcont
  40b920:	ldr	x0, [sp, #40]
  40b924:	ldr	x1, [x0, #56]
  40b928:	ldrsw	x0, [sp, #92]
  40b92c:	lsl	x0, x0, #3
  40b930:	add	x0, x1, x0
  40b934:	ldr	x0, [x0]
  40b938:	cmp	x0, #0x0
  40b93c:	b.eq	40b95c <printf@plt+0xa11c>  // b.none
  40b940:	ldr	x0, [sp, #40]
  40b944:	ldr	x1, [x0, #56]
  40b948:	ldrsw	x0, [sp, #92]
  40b94c:	lsl	x0, x0, #3
  40b950:	add	x0, x1, x0
  40b954:	ldr	x0, [x0]
  40b958:	bl	4016f0 <_ZdaPv@plt>
  40b95c:	ldr	x0, [sp, #40]
  40b960:	ldr	x1, [x0, #64]
  40b964:	ldrsw	x0, [sp, #92]
  40b968:	lsl	x0, x0, #3
  40b96c:	add	x0, x1, x0
  40b970:	ldr	x0, [x0]
  40b974:	cmp	x0, #0x0
  40b978:	b.eq	40b998 <printf@plt+0xa158>  // b.none
  40b97c:	ldr	x0, [sp, #40]
  40b980:	ldr	x1, [x0, #64]
  40b984:	ldrsw	x0, [sp, #92]
  40b988:	lsl	x0, x0, #3
  40b98c:	add	x0, x1, x0
  40b990:	ldr	x0, [x0]
  40b994:	bl	4016f0 <_ZdaPv@plt>
  40b998:	ldr	w0, [sp, #92]
  40b99c:	add	w0, w0, #0x1
  40b9a0:	str	w0, [sp, #92]
  40b9a4:	b	40b90c <printf@plt+0xa0cc>
  40b9a8:	ldr	x0, [sp, #40]
  40b9ac:	ldr	x0, [x0, #56]
  40b9b0:	cmp	x0, #0x0
  40b9b4:	b.eq	40b9c4 <printf@plt+0xa184>  // b.none
  40b9b8:	ldr	x0, [sp, #40]
  40b9bc:	ldr	x0, [x0, #56]
  40b9c0:	bl	4016f0 <_ZdaPv@plt>
  40b9c4:	ldr	x0, [sp, #40]
  40b9c8:	ldr	x0, [x0, #64]
  40b9cc:	cmp	x0, #0x0
  40b9d0:	b.eq	40b9e0 <printf@plt+0xa1a0>  // b.none
  40b9d4:	ldr	x0, [sp, #40]
  40b9d8:	ldr	x0, [x0, #64]
  40b9dc:	bl	4016f0 <_ZdaPv@plt>
  40b9e0:	ldr	x0, [sp, #40]
  40b9e4:	ldr	x0, [x0, #40]
  40b9e8:	cmp	x0, #0x0
  40b9ec:	b.eq	40ba30 <printf@plt+0xa1f0>  // b.none
  40b9f0:	ldr	x0, [sp, #40]
  40b9f4:	ldr	x0, [x0, #40]
  40b9f8:	str	x0, [sp, #80]
  40b9fc:	ldr	x0, [sp, #40]
  40ba00:	ldr	x0, [x0, #40]
  40ba04:	ldr	x1, [x0, #8]
  40ba08:	ldr	x0, [sp, #40]
  40ba0c:	str	x1, [x0, #40]
  40ba10:	ldr	x0, [sp, #80]
  40ba14:	cmp	x0, #0x0
  40ba18:	b.eq	40b9e0 <printf@plt+0xa1a0>  // b.none
  40ba1c:	ldr	x1, [x0]
  40ba20:	add	x1, x1, #0x8
  40ba24:	ldr	x1, [x1]
  40ba28:	blr	x1
  40ba2c:	b	40b9e0 <printf@plt+0xa1a0>
  40ba30:	ldr	x0, [sp, #40]
  40ba34:	ldr	x0, [x0, #80]
  40ba38:	cmp	x0, #0x0
  40ba3c:	b.eq	40bab0 <printf@plt+0xa270>  // b.none
  40ba40:	ldr	x0, [sp, #40]
  40ba44:	ldr	x1, [x0, #80]
  40ba48:	ldr	x0, [sp, #40]
  40ba4c:	ldr	x0, [x0, #80]
  40ba50:	sub	x0, x0, #0x8
  40ba54:	ldr	x0, [x0]
  40ba58:	lsl	x0, x0, #4
  40ba5c:	add	x19, x1, x0
  40ba60:	ldr	x0, [sp, #40]
  40ba64:	ldr	x0, [x0, #80]
  40ba68:	cmp	x19, x0
  40ba6c:	b.eq	40ba80 <printf@plt+0xa240>  // b.none
  40ba70:	sub	x19, x19, #0x10
  40ba74:	mov	x0, x19
  40ba78:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40ba7c:	b	40ba60 <printf@plt+0xa220>
  40ba80:	ldr	x0, [sp, #40]
  40ba84:	ldr	x0, [x0, #80]
  40ba88:	sub	x2, x0, #0x8
  40ba8c:	ldr	x0, [sp, #40]
  40ba90:	ldr	x0, [x0, #80]
  40ba94:	sub	x0, x0, #0x8
  40ba98:	ldr	x0, [x0]
  40ba9c:	lsl	x0, x0, #4
  40baa0:	add	x0, x0, #0x8
  40baa4:	mov	x1, x0
  40baa8:	mov	x0, x2
  40baac:	bl	401830 <_ZdaPvm@plt>
  40bab0:	ldr	x0, [sp, #40]
  40bab4:	ldr	x0, [x0, #88]
  40bab8:	cmp	x0, #0x0
  40babc:	b.eq	40bacc <printf@plt+0xa28c>  // b.none
  40bac0:	ldr	x0, [sp, #40]
  40bac4:	ldr	x0, [x0, #88]
  40bac8:	bl	4016f0 <_ZdaPv@plt>
  40bacc:	ldr	x0, [sp, #40]
  40bad0:	ldr	x0, [x0, #96]
  40bad4:	cmp	x0, #0x0
  40bad8:	b.eq	40bae8 <printf@plt+0xa2a8>  // b.none
  40badc:	ldr	x0, [sp, #40]
  40bae0:	ldr	x0, [x0, #96]
  40bae4:	bl	4016f0 <_ZdaPv@plt>
  40bae8:	ldr	x0, [sp, #40]
  40baec:	ldr	x0, [x0, #128]
  40baf0:	cmp	x0, #0x0
  40baf4:	b.eq	40bb04 <printf@plt+0xa2c4>  // b.none
  40baf8:	ldr	x0, [sp, #40]
  40bafc:	ldr	x0, [x0, #128]
  40bb00:	bl	4016f0 <_ZdaPv@plt>
  40bb04:	ldr	x0, [sp, #40]
  40bb08:	ldr	x0, [x0, #24]
  40bb0c:	cmp	x0, #0x0
  40bb10:	b.eq	40bb54 <printf@plt+0xa314>  // b.none
  40bb14:	ldr	x0, [sp, #40]
  40bb18:	ldr	x0, [x0, #24]
  40bb1c:	str	x0, [sp, #72]
  40bb20:	ldr	x0, [sp, #40]
  40bb24:	ldr	x0, [x0, #24]
  40bb28:	ldr	x1, [x0, #8]
  40bb2c:	ldr	x0, [sp, #40]
  40bb30:	str	x1, [x0, #24]
  40bb34:	ldr	x0, [sp, #72]
  40bb38:	cmp	x0, #0x0
  40bb3c:	b.eq	40bb04 <printf@plt+0xa2c4>  // b.none
  40bb40:	ldr	x1, [x0]
  40bb44:	add	x1, x1, #0x10
  40bb48:	ldr	x1, [x1]
  40bb4c:	blr	x1
  40bb50:	b	40bb04 <printf@plt+0xa2c4>
  40bb54:	ldr	x0, [sp, #40]
  40bb58:	ldr	x0, [x0, #16]
  40bb5c:	cmp	x0, #0x0
  40bb60:	b.eq	40bba8 <printf@plt+0xa368>  // b.none
  40bb64:	ldr	x0, [sp, #40]
  40bb68:	ldr	x0, [x0, #16]
  40bb6c:	str	x0, [sp, #64]
  40bb70:	ldr	x0, [sp, #40]
  40bb74:	ldr	x0, [x0, #16]
  40bb78:	ldr	x1, [x0]
  40bb7c:	ldr	x0, [sp, #40]
  40bb80:	str	x1, [x0, #16]
  40bb84:	ldr	x19, [sp, #64]
  40bb88:	cmp	x19, #0x0
  40bb8c:	b.eq	40bb54 <printf@plt+0xa314>  // b.none
  40bb90:	mov	x0, x19
  40bb94:	bl	40aeb8 <printf@plt+0x9678>
  40bb98:	mov	x1, #0x38                  	// #56
  40bb9c:	mov	x0, x19
  40bba0:	bl	416ab4 <_ZdlPvm@@Base>
  40bba4:	b	40bb54 <printf@plt+0xa314>
  40bba8:	ldr	x0, [sp, #40]
  40bbac:	ldr	x0, [x0, #72]
  40bbb0:	cmp	x0, #0x0
  40bbb4:	b.eq	40bbc4 <printf@plt+0xa384>  // b.none
  40bbb8:	ldr	x0, [sp, #40]
  40bbbc:	ldr	x0, [x0, #72]
  40bbc0:	bl	4016f0 <_ZdaPv@plt>
  40bbc4:	ldr	x0, [sp, #40]
  40bbc8:	ldr	x0, [x0, #32]
  40bbcc:	cmp	x0, #0x0
  40bbd0:	b.eq	40bc0c <printf@plt+0xa3cc>  // b.none
  40bbd4:	ldr	x0, [sp, #40]
  40bbd8:	ldr	x0, [x0, #32]
  40bbdc:	str	x0, [sp, #56]
  40bbe0:	ldr	x0, [sp, #40]
  40bbe4:	ldr	x0, [x0, #32]
  40bbe8:	ldr	x1, [x0]
  40bbec:	ldr	x0, [sp, #40]
  40bbf0:	str	x1, [x0, #32]
  40bbf4:	ldr	x0, [sp, #56]
  40bbf8:	cmp	x0, #0x0
  40bbfc:	b.eq	40bbc4 <printf@plt+0xa384>  // b.none
  40bc00:	mov	x1, #0x10                  	// #16
  40bc04:	bl	416ab4 <_ZdlPvm@@Base>
  40bc08:	b	40bbc4 <printf@plt+0xa384>
  40bc0c:	nop
  40bc10:	ldr	x19, [sp, #16]
  40bc14:	ldp	x29, x30, [sp], #96
  40bc18:	ret
  40bc1c:	sub	sp, sp, #0x10
  40bc20:	str	x0, [sp, #8]
  40bc24:	strb	w1, [sp, #7]
  40bc28:	strb	w2, [sp, #6]
  40bc2c:	ldr	x0, [sp, #8]
  40bc30:	ldrb	w1, [sp, #7]
  40bc34:	strb	w1, [x0, #12]
  40bc38:	ldr	x0, [sp, #8]
  40bc3c:	ldrb	w1, [sp, #6]
  40bc40:	strb	w1, [x0, #13]
  40bc44:	nop
  40bc48:	add	sp, sp, #0x10
  40bc4c:	ret
  40bc50:	stp	x29, x30, [sp, #-48]!
  40bc54:	mov	x29, sp
  40bc58:	str	x0, [sp, #40]
  40bc5c:	str	w1, [sp, #36]
  40bc60:	str	x2, [sp, #24]
  40bc64:	ldr	w0, [sp, #36]
  40bc68:	cmp	w0, #0x0
  40bc6c:	b.lt	40bc8c <printf@plt+0xa44c>  // b.tstop
  40bc70:	ldr	x0, [sp, #40]
  40bc74:	ldr	w0, [x0, #4]
  40bc78:	ldr	w1, [sp, #36]
  40bc7c:	cmp	w1, w0
  40bc80:	b.ge	40bc8c <printf@plt+0xa44c>  // b.tcont
  40bc84:	mov	w0, #0x1                   	// #1
  40bc88:	b	40bc90 <printf@plt+0xa450>
  40bc8c:	mov	w0, #0x0                   	// #0
  40bc90:	mov	w3, w0
  40bc94:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40bc98:	add	x2, x0, #0xd50
  40bc9c:	mov	w1, #0x510                 	// #1296
  40bca0:	mov	w0, w3
  40bca4:	bl	4073dc <printf@plt+0x5b9c>
  40bca8:	ldr	x0, [sp, #40]
  40bcac:	ldr	x1, [x0, #80]
  40bcb0:	ldrsw	x0, [sp, #36]
  40bcb4:	lsl	x0, x0, #4
  40bcb8:	add	x0, x1, x0
  40bcbc:	ldr	x1, [sp, #24]
  40bcc0:	bl	416f70 <_ZdlPvm@@Base+0x4bc>
  40bcc4:	nop
  40bcc8:	ldp	x29, x30, [sp], #48
  40bccc:	ret
  40bcd0:	stp	x29, x30, [sp, #-32]!
  40bcd4:	mov	x29, sp
  40bcd8:	str	x0, [sp, #24]
  40bcdc:	str	w1, [sp, #20]
  40bce0:	str	w2, [sp, #16]
  40bce4:	ldr	w0, [sp, #20]
  40bce8:	cmp	w0, #0x0
  40bcec:	b.lt	40bd10 <printf@plt+0xa4d0>  // b.tstop
  40bcf0:	ldr	x0, [sp, #24]
  40bcf4:	ldr	w0, [x0, #4]
  40bcf8:	sub	w0, w0, #0x1
  40bcfc:	ldr	w1, [sp, #20]
  40bd00:	cmp	w1, w0
  40bd04:	b.ge	40bd10 <printf@plt+0xa4d0>  // b.tcont
  40bd08:	mov	w0, #0x1                   	// #1
  40bd0c:	b	40bd14 <printf@plt+0xa4d4>
  40bd10:	mov	w0, #0x0                   	// #0
  40bd14:	mov	w3, w0
  40bd18:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40bd1c:	add	x2, x0, #0xd50
  40bd20:	mov	w1, #0x516                 	// #1302
  40bd24:	mov	w0, w3
  40bd28:	bl	4073dc <printf@plt+0x5b9c>
  40bd2c:	ldr	x0, [sp, #24]
  40bd30:	ldr	x1, [x0, #88]
  40bd34:	ldrsw	x0, [sp, #20]
  40bd38:	lsl	x0, x0, #2
  40bd3c:	add	x0, x1, x0
  40bd40:	ldr	w1, [sp, #16]
  40bd44:	str	w1, [x0]
  40bd48:	nop
  40bd4c:	ldp	x29, x30, [sp], #32
  40bd50:	ret
  40bd54:	stp	x29, x30, [sp, #-32]!
  40bd58:	mov	x29, sp
  40bd5c:	str	x0, [sp, #24]
  40bd60:	str	w1, [sp, #20]
  40bd64:	ldr	w0, [sp, #20]
  40bd68:	cmp	w0, #0x0
  40bd6c:	b.lt	40bd8c <printf@plt+0xa54c>  // b.tstop
  40bd70:	ldr	x0, [sp, #24]
  40bd74:	ldr	w0, [x0, #4]
  40bd78:	ldr	w1, [sp, #20]
  40bd7c:	cmp	w1, w0
  40bd80:	b.ge	40bd8c <printf@plt+0xa54c>  // b.tcont
  40bd84:	mov	w0, #0x1                   	// #1
  40bd88:	b	40bd90 <printf@plt+0xa550>
  40bd8c:	mov	w0, #0x0                   	// #0
  40bd90:	mov	w3, w0
  40bd94:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40bd98:	add	x2, x0, #0xd50
  40bd9c:	mov	w1, #0x51c                 	// #1308
  40bda0:	mov	w0, w3
  40bda4:	bl	4073dc <printf@plt+0x5b9c>
  40bda8:	ldr	x0, [sp, #24]
  40bdac:	ldr	x1, [x0, #96]
  40bdb0:	ldrsw	x0, [sp, #20]
  40bdb4:	add	x0, x1, x0
  40bdb8:	mov	w1, #0x1                   	// #1
  40bdbc:	strb	w1, [x0]
  40bdc0:	nop
  40bdc4:	ldp	x29, x30, [sp], #32
  40bdc8:	ret
  40bdcc:	stp	x29, x30, [sp, #-32]!
  40bdd0:	mov	x29, sp
  40bdd4:	str	x0, [sp, #24]
  40bdd8:	str	w1, [sp, #20]
  40bddc:	ldr	w0, [sp, #20]
  40bde0:	cmp	w0, #0x0
  40bde4:	b.lt	40be04 <printf@plt+0xa5c4>  // b.tstop
  40bde8:	ldr	x0, [sp, #24]
  40bdec:	ldr	w0, [x0, #4]
  40bdf0:	ldr	w1, [sp, #20]
  40bdf4:	cmp	w1, w0
  40bdf8:	b.ge	40be04 <printf@plt+0xa5c4>  // b.tcont
  40bdfc:	mov	w0, #0x1                   	// #1
  40be00:	b	40be08 <printf@plt+0xa5c8>
  40be04:	mov	w0, #0x0                   	// #0
  40be08:	mov	w3, w0
  40be0c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40be10:	add	x2, x0, #0xd50
  40be14:	mov	w1, #0x522                 	// #1314
  40be18:	mov	w0, w3
  40be1c:	bl	4073dc <printf@plt+0x5b9c>
  40be20:	ldr	x0, [sp, #24]
  40be24:	ldr	x1, [x0, #128]
  40be28:	ldrsw	x0, [sp, #20]
  40be2c:	add	x0, x1, x0
  40be30:	mov	w1, #0x1                   	// #1
  40be34:	strb	w1, [x0]
  40be38:	nop
  40be3c:	ldp	x29, x30, [sp], #32
  40be40:	ret
  40be44:	sub	sp, sp, #0x20
  40be48:	str	x0, [sp, #8]
  40be4c:	str	x1, [sp]
  40be50:	ldr	x0, [sp, #8]
  40be54:	add	x0, x0, #0x18
  40be58:	str	x0, [sp, #24]
  40be5c:	ldr	x0, [sp, #24]
  40be60:	ldr	x0, [x0]
  40be64:	cmp	x0, #0x0
  40be68:	b.eq	40be80 <printf@plt+0xa640>  // b.none
  40be6c:	ldr	x0, [sp, #24]
  40be70:	ldr	x0, [x0]
  40be74:	add	x0, x0, #0x8
  40be78:	str	x0, [sp, #24]
  40be7c:	b	40be5c <printf@plt+0xa61c>
  40be80:	ldr	x0, [sp, #24]
  40be84:	ldr	x1, [sp]
  40be88:	str	x1, [x0]
  40be8c:	nop
  40be90:	add	sp, sp, #0x20
  40be94:	ret
  40be98:	stp	x29, x30, [sp, #-64]!
  40be9c:	mov	x29, sp
  40bea0:	stp	x19, x20, [sp, #16]
  40bea4:	str	x0, [sp, #56]
  40bea8:	str	w1, [sp, #52]
  40beac:	str	x2, [sp, #40]
  40beb0:	str	x3, [sp, #32]
  40beb4:	str	w4, [sp, #48]
  40beb8:	mov	x0, #0x38                  	// #56
  40bebc:	bl	4169f8 <_Znwm@@Base>
  40bec0:	mov	x19, x0
  40bec4:	ldr	w4, [sp, #48]
  40bec8:	ldr	x3, [sp, #32]
  40becc:	ldr	w2, [sp, #52]
  40bed0:	ldr	x1, [sp, #40]
  40bed4:	mov	x0, x19
  40bed8:	bl	40aba0 <printf@plt+0x9360>
  40bedc:	mov	x1, x19
  40bee0:	ldr	x0, [sp, #56]
  40bee4:	bl	40be44 <printf@plt+0xa604>
  40bee8:	b	40bf04 <printf@plt+0xa6c4>
  40beec:	mov	x20, x0
  40bef0:	mov	x1, #0x38                  	// #56
  40bef4:	mov	x0, x19
  40bef8:	bl	416ab4 <_ZdlPvm@@Base>
  40befc:	mov	x0, x20
  40bf00:	bl	4017e0 <_Unwind_Resume@plt>
  40bf04:	ldp	x19, x20, [sp, #16]
  40bf08:	ldp	x29, x30, [sp], #64
  40bf0c:	ret
  40bf10:	stp	x29, x30, [sp, #-48]!
  40bf14:	mov	x29, sp
  40bf18:	str	x19, [sp, #16]
  40bf1c:	str	x0, [sp, #40]
  40bf20:	str	w1, [sp, #36]
  40bf24:	mov	x0, #0x18                  	// #24
  40bf28:	bl	4169f8 <_Znwm@@Base>
  40bf2c:	mov	x19, x0
  40bf30:	ldr	w1, [sp, #36]
  40bf34:	mov	x0, x19
  40bf38:	bl	40ad04 <printf@plt+0x94c4>
  40bf3c:	mov	x1, x19
  40bf40:	ldr	x0, [sp, #40]
  40bf44:	bl	40be44 <printf@plt+0xa604>
  40bf48:	nop
  40bf4c:	ldr	x19, [sp, #16]
  40bf50:	ldp	x29, x30, [sp], #48
  40bf54:	ret
  40bf58:	stp	x29, x30, [sp, #-48]!
  40bf5c:	mov	x29, sp
  40bf60:	str	x19, [sp, #16]
  40bf64:	str	x0, [sp, #40]
  40bf68:	str	w1, [sp, #36]
  40bf6c:	mov	x0, #0x18                  	// #24
  40bf70:	bl	4169f8 <_Znwm@@Base>
  40bf74:	mov	x19, x0
  40bf78:	ldr	w1, [sp, #36]
  40bf7c:	mov	x0, x19
  40bf80:	bl	40ad8c <printf@plt+0x954c>
  40bf84:	mov	x1, x19
  40bf88:	ldr	x0, [sp, #40]
  40bf8c:	bl	40be44 <printf@plt+0xa604>
  40bf90:	nop
  40bf94:	ldr	x19, [sp, #16]
  40bf98:	ldp	x29, x30, [sp], #48
  40bf9c:	ret
  40bfa0:	stp	x29, x30, [sp, #-80]!
  40bfa4:	mov	x29, sp
  40bfa8:	str	x19, [sp, #16]
  40bfac:	str	x0, [sp, #40]
  40bfb0:	str	w1, [sp, #36]
  40bfb4:	ldr	x0, [sp, #40]
  40bfb8:	ldr	w0, [x0]
  40bfbc:	ldr	w1, [sp, #36]
  40bfc0:	cmp	w1, w0
  40bfc4:	b.lt	40c33c <printf@plt+0xaafc>  // b.tstop
  40bfc8:	ldr	x0, [sp, #40]
  40bfcc:	ldr	w0, [x0, #116]
  40bfd0:	ldr	w1, [sp, #36]
  40bfd4:	cmp	w1, w0
  40bfd8:	b.lt	40c1b0 <printf@plt+0xa970>  // b.tstop
  40bfdc:	ldr	x0, [sp, #40]
  40bfe0:	ldr	w0, [x0, #116]
  40bfe4:	cmp	w0, #0x0
  40bfe8:	b.ne	40c084 <printf@plt+0xa844>  // b.any
  40bfec:	ldr	x0, [sp, #40]
  40bff0:	mov	w1, #0x10                  	// #16
  40bff4:	str	w1, [x0, #116]
  40bff8:	ldr	x0, [sp, #40]
  40bffc:	ldr	w0, [x0, #116]
  40c000:	ldr	w1, [sp, #36]
  40c004:	cmp	w1, w0
  40c008:	b.lt	40c01c <printf@plt+0xa7dc>  // b.tstop
  40c00c:	ldr	w0, [sp, #36]
  40c010:	add	w1, w0, #0x1
  40c014:	ldr	x0, [sp, #40]
  40c018:	str	w1, [x0, #116]
  40c01c:	ldr	x0, [sp, #40]
  40c020:	ldr	w0, [x0, #116]
  40c024:	sxtw	x0, w0
  40c028:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40c02c:	cmp	x0, x1
  40c030:	b.hi	40c064 <printf@plt+0xa824>  // b.pmore
  40c034:	lsl	x0, x0, #3
  40c038:	bl	4014d0 <_Znam@plt>
  40c03c:	mov	x1, x0
  40c040:	ldr	x0, [sp, #40]
  40c044:	str	x1, [x0, #56]
  40c048:	ldr	x0, [sp, #40]
  40c04c:	ldr	w0, [x0, #116]
  40c050:	sxtw	x0, w0
  40c054:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40c058:	cmp	x0, x1
  40c05c:	b.hi	40c080 <printf@plt+0xa840>  // b.pmore
  40c060:	b	40c068 <printf@plt+0xa828>
  40c064:	bl	401720 <__cxa_throw_bad_array_new_length@plt>
  40c068:	lsl	x0, x0, #3
  40c06c:	bl	4014d0 <_Znam@plt>
  40c070:	mov	x1, x0
  40c074:	ldr	x0, [sp, #40]
  40c078:	str	x1, [x0, #64]
  40c07c:	b	40c1b0 <printf@plt+0xa970>
  40c080:	bl	401720 <__cxa_throw_bad_array_new_length@plt>
  40c084:	ldr	x0, [sp, #40]
  40c088:	ldr	x0, [x0, #56]
  40c08c:	str	x0, [sp, #64]
  40c090:	ldr	x0, [sp, #40]
  40c094:	ldr	w0, [x0, #116]
  40c098:	str	w0, [sp, #60]
  40c09c:	ldr	x0, [sp, #40]
  40c0a0:	ldr	w0, [x0, #116]
  40c0a4:	lsl	w1, w0, #1
  40c0a8:	ldr	x0, [sp, #40]
  40c0ac:	str	w1, [x0, #116]
  40c0b0:	ldr	x0, [sp, #40]
  40c0b4:	ldr	w0, [x0, #116]
  40c0b8:	ldr	w1, [sp, #36]
  40c0bc:	cmp	w1, w0
  40c0c0:	b.lt	40c0d4 <printf@plt+0xa894>  // b.tstop
  40c0c4:	ldr	w0, [sp, #36]
  40c0c8:	add	w1, w0, #0x1
  40c0cc:	ldr	x0, [sp, #40]
  40c0d0:	str	w1, [x0, #116]
  40c0d4:	ldr	x0, [sp, #40]
  40c0d8:	ldr	w0, [x0, #116]
  40c0dc:	sxtw	x0, w0
  40c0e0:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40c0e4:	cmp	x0, x1
  40c0e8:	b.hi	40c130 <printf@plt+0xa8f0>  // b.pmore
  40c0ec:	lsl	x0, x0, #3
  40c0f0:	bl	4014d0 <_Znam@plt>
  40c0f4:	mov	x1, x0
  40c0f8:	ldr	x0, [sp, #40]
  40c0fc:	str	x1, [x0, #56]
  40c100:	ldr	x0, [sp, #40]
  40c104:	ldr	x3, [x0, #56]
  40c108:	ldrsw	x0, [sp, #60]
  40c10c:	lsl	x0, x0, #3
  40c110:	mov	x2, x0
  40c114:	ldr	x1, [sp, #64]
  40c118:	mov	x0, x3
  40c11c:	bl	4014f0 <memcpy@plt>
  40c120:	ldr	x0, [sp, #64]
  40c124:	cmp	x0, #0x0
  40c128:	b.eq	40c13c <printf@plt+0xa8fc>  // b.none
  40c12c:	b	40c134 <printf@plt+0xa8f4>
  40c130:	bl	401720 <__cxa_throw_bad_array_new_length@plt>
  40c134:	ldr	x0, [sp, #64]
  40c138:	bl	4016f0 <_ZdaPv@plt>
  40c13c:	ldr	x0, [sp, #40]
  40c140:	ldr	x0, [x0, #64]
  40c144:	str	x0, [sp, #48]
  40c148:	ldr	x0, [sp, #40]
  40c14c:	ldr	w0, [x0, #116]
  40c150:	sxtw	x0, w0
  40c154:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40c158:	cmp	x0, x1
  40c15c:	b.hi	40c1a4 <printf@plt+0xa964>  // b.pmore
  40c160:	lsl	x0, x0, #3
  40c164:	bl	4014d0 <_Znam@plt>
  40c168:	mov	x1, x0
  40c16c:	ldr	x0, [sp, #40]
  40c170:	str	x1, [x0, #64]
  40c174:	ldr	x0, [sp, #40]
  40c178:	ldr	x3, [x0, #64]
  40c17c:	ldrsw	x0, [sp, #60]
  40c180:	lsl	x0, x0, #3
  40c184:	mov	x2, x0
  40c188:	ldr	x1, [sp, #48]
  40c18c:	mov	x0, x3
  40c190:	bl	4014f0 <memcpy@plt>
  40c194:	ldr	x0, [sp, #48]
  40c198:	cmp	x0, #0x0
  40c19c:	b.eq	40c1b0 <printf@plt+0xa970>  // b.none
  40c1a0:	b	40c1a8 <printf@plt+0xa968>
  40c1a4:	bl	401720 <__cxa_throw_bad_array_new_length@plt>
  40c1a8:	ldr	x0, [sp, #48]
  40c1ac:	bl	4016f0 <_ZdaPv@plt>
  40c1b0:	ldr	x0, [sp, #40]
  40c1b4:	ldr	w0, [x0, #116]
  40c1b8:	ldr	w1, [sp, #36]
  40c1bc:	cmp	w1, w0
  40c1c0:	cset	w0, lt  // lt = tstop
  40c1c4:	and	w0, w0, #0xff
  40c1c8:	mov	w3, w0
  40c1cc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40c1d0:	add	x2, x0, #0xd50
  40c1d4:	mov	w1, #0x559                 	// #1369
  40c1d8:	mov	w0, w3
  40c1dc:	bl	4073dc <printf@plt+0x5b9c>
  40c1e0:	ldr	x0, [sp, #40]
  40c1e4:	ldr	w0, [x0]
  40c1e8:	ldr	w1, [sp, #36]
  40c1ec:	cmp	w1, w0
  40c1f0:	b.lt	40c33c <printf@plt+0xaafc>  // b.tstop
  40c1f4:	ldr	x0, [sp, #40]
  40c1f8:	ldr	w0, [x0, #4]
  40c1fc:	sxtw	x0, w0
  40c200:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40c204:	cmp	x0, x1
  40c208:	b.hi	40c240 <printf@plt+0xaa00>  // b.pmore
  40c20c:	lsl	x2, x0, #3
  40c210:	ldr	x0, [sp, #40]
  40c214:	ldr	x1, [x0, #56]
  40c218:	ldr	x0, [sp, #40]
  40c21c:	ldr	w0, [x0]
  40c220:	sxtw	x0, w0
  40c224:	lsl	x0, x0, #3
  40c228:	add	x19, x1, x0
  40c22c:	mov	x0, x2
  40c230:	bl	4014d0 <_Znam@plt>
  40c234:	str	x0, [x19]
  40c238:	str	wzr, [sp, #76]
  40c23c:	b	40c244 <printf@plt+0xaa04>
  40c240:	bl	401720 <__cxa_throw_bad_array_new_length@plt>
  40c244:	ldr	x0, [sp, #40]
  40c248:	ldr	w0, [x0, #4]
  40c24c:	ldr	w1, [sp, #76]
  40c250:	cmp	w1, w0
  40c254:	b.ge	40c298 <printf@plt+0xaa58>  // b.tcont
  40c258:	ldr	x0, [sp, #40]
  40c25c:	ldr	x1, [x0, #56]
  40c260:	ldr	x0, [sp, #40]
  40c264:	ldr	w0, [x0]
  40c268:	sxtw	x0, w0
  40c26c:	lsl	x0, x0, #3
  40c270:	add	x0, x1, x0
  40c274:	ldr	x1, [x0]
  40c278:	ldrsw	x0, [sp, #76]
  40c27c:	lsl	x0, x0, #3
  40c280:	add	x0, x1, x0
  40c284:	str	xzr, [x0]
  40c288:	ldr	w0, [sp, #76]
  40c28c:	add	w0, w0, #0x1
  40c290:	str	w0, [sp, #76]
  40c294:	b	40c244 <printf@plt+0xaa04>
  40c298:	ldr	x0, [sp, #40]
  40c29c:	ldr	w0, [x0, #4]
  40c2a0:	add	w0, w0, #0x1
  40c2a4:	sxtw	x2, w0
  40c2a8:	ldr	x0, [sp, #40]
  40c2ac:	ldr	x1, [x0, #64]
  40c2b0:	ldr	x0, [sp, #40]
  40c2b4:	ldr	w0, [x0]
  40c2b8:	sxtw	x0, w0
  40c2bc:	lsl	x0, x0, #3
  40c2c0:	add	x19, x1, x0
  40c2c4:	mov	x0, x2
  40c2c8:	bl	4014d0 <_Znam@plt>
  40c2cc:	str	x0, [x19]
  40c2d0:	str	wzr, [sp, #76]
  40c2d4:	ldr	x0, [sp, #40]
  40c2d8:	ldr	w0, [x0, #4]
  40c2dc:	ldr	w1, [sp, #76]
  40c2e0:	cmp	w1, w0
  40c2e4:	b.gt	40c324 <printf@plt+0xaae4>
  40c2e8:	ldr	x0, [sp, #40]
  40c2ec:	ldr	x1, [x0, #64]
  40c2f0:	ldr	x0, [sp, #40]
  40c2f4:	ldr	w0, [x0]
  40c2f8:	sxtw	x0, w0
  40c2fc:	lsl	x0, x0, #3
  40c300:	add	x0, x1, x0
  40c304:	ldr	x1, [x0]
  40c308:	ldrsw	x0, [sp, #76]
  40c30c:	add	x0, x1, x0
  40c310:	strb	wzr, [x0]
  40c314:	ldr	w0, [sp, #76]
  40c318:	add	w0, w0, #0x1
  40c31c:	str	w0, [sp, #76]
  40c320:	b	40c2d4 <printf@plt+0xaa94>
  40c324:	ldr	x0, [sp, #40]
  40c328:	ldr	w0, [x0]
  40c32c:	add	w1, w0, #0x1
  40c330:	ldr	x0, [sp, #40]
  40c334:	str	w1, [x0]
  40c338:	b	40c1e0 <printf@plt+0xa9a0>
  40c33c:	nop
  40c340:	ldr	x19, [sp, #16]
  40c344:	ldp	x29, x30, [sp], #80
  40c348:	ret
  40c34c:	stp	x29, x30, [sp, #-80]!
  40c350:	mov	x29, sp
  40c354:	str	x0, [sp, #24]
  40c358:	str	w1, [sp, #20]
  40c35c:	str	w2, [sp, #16]
  40c360:	ldr	w0, [sp, #20]
  40c364:	cmp	w0, #0x0
  40c368:	b.lt	40c3a8 <printf@plt+0xab68>  // b.tstop
  40c36c:	ldr	w0, [sp, #16]
  40c370:	cmp	w0, #0x0
  40c374:	b.lt	40c3a8 <printf@plt+0xab68>  // b.tstop
  40c378:	ldr	x0, [sp, #24]
  40c37c:	ldr	w0, [x0]
  40c380:	ldr	w1, [sp, #20]
  40c384:	cmp	w1, w0
  40c388:	b.ge	40c3a8 <printf@plt+0xab68>  // b.tcont
  40c38c:	ldr	x0, [sp, #24]
  40c390:	ldr	w0, [x0, #4]
  40c394:	ldr	w1, [sp, #16]
  40c398:	cmp	w1, w0
  40c39c:	b.ge	40c3a8 <printf@plt+0xab68>  // b.tcont
  40c3a0:	mov	w0, #0x1                   	// #1
  40c3a4:	b	40c3ac <printf@plt+0xab6c>
  40c3a8:	mov	w0, #0x0                   	// #0
  40c3ac:	mov	w3, w0
  40c3b0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40c3b4:	add	x2, x0, #0xd50
  40c3b8:	mov	w1, #0x569                 	// #1385
  40c3bc:	mov	w0, w3
  40c3c0:	bl	4073dc <printf@plt+0x5b9c>
  40c3c4:	ldr	w0, [sp, #16]
  40c3c8:	cmp	w0, #0x0
  40c3cc:	b.ne	40c3f8 <printf@plt+0xabb8>  // b.any
  40c3d0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40c3d4:	add	x3, x0, #0xc0
  40c3d8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40c3dc:	add	x2, x0, #0xc0
  40c3e0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40c3e4:	add	x1, x0, #0xc0
  40c3e8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40c3ec:	add	x0, x0, #0x418
  40c3f0:	bl	414ad4 <printf@plt+0x13294>
  40c3f4:	b	40c5b0 <printf@plt+0xad70>
  40c3f8:	ldr	x0, [sp, #24]
  40c3fc:	ldr	x1, [x0, #56]
  40c400:	ldrsw	x0, [sp, #20]
  40c404:	lsl	x0, x0, #3
  40c408:	add	x0, x1, x0
  40c40c:	ldr	x1, [x0]
  40c410:	ldrsw	x0, [sp, #16]
  40c414:	lsl	x0, x0, #3
  40c418:	add	x0, x1, x0
  40c41c:	ldr	x0, [x0]
  40c420:	str	x0, [sp, #72]
  40c424:	ldr	x0, [sp, #72]
  40c428:	cmp	x0, #0x0
  40c42c:	b.eq	40c4e0 <printf@plt+0xaca0>  // b.none
  40c430:	ldr	x0, [sp, #72]
  40c434:	ldr	w0, [x0, #32]
  40c438:	ldr	w1, [sp, #20]
  40c43c:	cmp	w1, w0
  40c440:	b.lt	40c4c0 <printf@plt+0xac80>  // b.tstop
  40c444:	ldr	x0, [sp, #72]
  40c448:	ldr	w0, [x0, #36]
  40c44c:	ldr	w1, [sp, #20]
  40c450:	cmp	w1, w0
  40c454:	b.gt	40c4c0 <printf@plt+0xac80>
  40c458:	ldr	x0, [sp, #72]
  40c45c:	ldr	w0, [x0, #40]
  40c460:	ldr	w1, [sp, #16]
  40c464:	cmp	w1, w0
  40c468:	b.lt	40c4c0 <printf@plt+0xac80>  // b.tstop
  40c46c:	ldr	x0, [sp, #72]
  40c470:	ldr	w0, [x0, #44]
  40c474:	ldr	w1, [sp, #16]
  40c478:	cmp	w1, w0
  40c47c:	b.gt	40c4c0 <printf@plt+0xac80>
  40c480:	ldr	x0, [sp, #72]
  40c484:	ldr	w1, [x0, #36]
  40c488:	ldr	x0, [sp, #72]
  40c48c:	ldr	w0, [x0, #32]
  40c490:	sub	w0, w1, w0
  40c494:	cmp	w0, #0x0
  40c498:	b.le	40c4c0 <printf@plt+0xac80>
  40c49c:	ldr	x0, [sp, #72]
  40c4a0:	ldr	w1, [x0, #44]
  40c4a4:	ldr	x0, [sp, #72]
  40c4a8:	ldr	w0, [x0, #40]
  40c4ac:	sub	w0, w1, w0
  40c4b0:	cmp	w0, #0x0
  40c4b4:	b.le	40c4c0 <printf@plt+0xac80>
  40c4b8:	mov	w0, #0x1                   	// #1
  40c4bc:	b	40c4c4 <printf@plt+0xac84>
  40c4c0:	mov	w0, #0x0                   	// #0
  40c4c4:	mov	w3, w0
  40c4c8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40c4cc:	add	x2, x0, #0xd50
  40c4d0:	mov	w1, #0x570                 	// #1392
  40c4d4:	mov	w0, w3
  40c4d8:	bl	4073dc <printf@plt+0x5b9c>
  40c4dc:	b	40c5b0 <printf@plt+0xad70>
  40c4e0:	ldr	x0, [sp, #24]
  40c4e4:	ldr	x1, [x0, #56]
  40c4e8:	ldrsw	x0, [sp, #20]
  40c4ec:	lsl	x0, x0, #3
  40c4f0:	add	x0, x1, x0
  40c4f4:	ldr	x1, [x0]
  40c4f8:	ldrsw	x0, [sp, #16]
  40c4fc:	lsl	x0, x0, #3
  40c500:	sub	x0, x0, #0x8
  40c504:	add	x0, x1, x0
  40c508:	ldr	x0, [x0]
  40c50c:	str	x0, [sp, #72]
  40c510:	ldr	x0, [sp, #72]
  40c514:	cmp	x0, #0x0
  40c518:	b.eq	40c5ac <printf@plt+0xad6c>  // b.none
  40c51c:	ldr	x0, [sp, #72]
  40c520:	ldr	w0, [x0, #32]
  40c524:	ldr	w1, [sp, #20]
  40c528:	cmp	w1, w0
  40c52c:	b.eq	40c570 <printf@plt+0xad30>  // b.none
  40c530:	ldr	w0, [sp, #20]
  40c534:	add	w1, w0, #0x1
  40c538:	add	x0, sp, #0x28
  40c53c:	bl	4143a8 <printf@plt+0x12b68>
  40c540:	ldr	w0, [sp, #16]
  40c544:	add	w1, w0, #0x1
  40c548:	add	x0, sp, #0x38
  40c54c:	bl	4143a8 <printf@plt+0x12b68>
  40c550:	add	x2, sp, #0x38
  40c554:	add	x1, sp, #0x28
  40c558:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40c55c:	add	x3, x0, #0xc0
  40c560:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40c564:	add	x0, x0, #0x448
  40c568:	bl	414ad4 <printf@plt+0x13294>
  40c56c:	b	40c5b0 <printf@plt+0xad70>
  40c570:	ldr	x0, [sp, #72]
  40c574:	ldr	w1, [sp, #16]
  40c578:	str	w1, [x0, #44]
  40c57c:	ldr	x0, [sp, #24]
  40c580:	ldr	x1, [x0, #56]
  40c584:	ldrsw	x0, [sp, #20]
  40c588:	lsl	x0, x0, #3
  40c58c:	add	x0, x1, x0
  40c590:	ldr	x1, [x0]
  40c594:	ldrsw	x0, [sp, #16]
  40c598:	lsl	x0, x0, #3
  40c59c:	add	x0, x1, x0
  40c5a0:	ldr	x1, [sp, #72]
  40c5a4:	str	x1, [x0]
  40c5a8:	b	40c5b0 <printf@plt+0xad70>
  40c5ac:	nop
  40c5b0:	ldp	x29, x30, [sp], #80
  40c5b4:	ret
  40c5b8:	stp	x29, x30, [sp, #-80]!
  40c5bc:	mov	x29, sp
  40c5c0:	str	x0, [sp, #24]
  40c5c4:	str	w1, [sp, #20]
  40c5c8:	str	w2, [sp, #16]
  40c5cc:	ldr	w0, [sp, #20]
  40c5d0:	cmp	w0, #0x0
  40c5d4:	b.lt	40c614 <printf@plt+0xadd4>  // b.tstop
  40c5d8:	ldr	w0, [sp, #16]
  40c5dc:	cmp	w0, #0x0
  40c5e0:	b.lt	40c614 <printf@plt+0xadd4>  // b.tstop
  40c5e4:	ldr	x0, [sp, #24]
  40c5e8:	ldr	w0, [x0]
  40c5ec:	ldr	w1, [sp, #20]
  40c5f0:	cmp	w1, w0
  40c5f4:	b.ge	40c614 <printf@plt+0xadd4>  // b.tcont
  40c5f8:	ldr	x0, [sp, #24]
  40c5fc:	ldr	w0, [x0, #4]
  40c600:	ldr	w1, [sp, #16]
  40c604:	cmp	w1, w0
  40c608:	b.ge	40c614 <printf@plt+0xadd4>  // b.tcont
  40c60c:	mov	w0, #0x1                   	// #1
  40c610:	b	40c618 <printf@plt+0xadd8>
  40c614:	mov	w0, #0x0                   	// #0
  40c618:	mov	w3, w0
  40c61c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40c620:	add	x2, x0, #0xd50
  40c624:	mov	w1, #0x588                 	// #1416
  40c628:	mov	w0, w3
  40c62c:	bl	4073dc <printf@plt+0x5b9c>
  40c630:	ldr	w0, [sp, #20]
  40c634:	cmp	w0, #0x0
  40c638:	b.ne	40c664 <printf@plt+0xae24>  // b.any
  40c63c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40c640:	add	x3, x0, #0xc0
  40c644:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40c648:	add	x2, x0, #0xc0
  40c64c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40c650:	add	x1, x0, #0xc0
  40c654:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40c658:	add	x0, x0, #0x478
  40c65c:	bl	414ad4 <printf@plt+0x13294>
  40c660:	b	40c894 <printf@plt+0xb054>
  40c664:	ldr	x0, [sp, #24]
  40c668:	ldr	x1, [x0, #56]
  40c66c:	ldrsw	x0, [sp, #20]
  40c670:	lsl	x0, x0, #3
  40c674:	add	x0, x1, x0
  40c678:	ldr	x1, [x0]
  40c67c:	ldrsw	x0, [sp, #16]
  40c680:	lsl	x0, x0, #3
  40c684:	add	x0, x1, x0
  40c688:	ldr	x0, [x0]
  40c68c:	str	x0, [sp, #64]
  40c690:	ldr	x0, [sp, #64]
  40c694:	cmp	x0, #0x0
  40c698:	b.eq	40c74c <printf@plt+0xaf0c>  // b.none
  40c69c:	ldr	x0, [sp, #64]
  40c6a0:	ldr	w0, [x0, #32]
  40c6a4:	ldr	w1, [sp, #20]
  40c6a8:	cmp	w1, w0
  40c6ac:	b.lt	40c72c <printf@plt+0xaeec>  // b.tstop
  40c6b0:	ldr	x0, [sp, #64]
  40c6b4:	ldr	w0, [x0, #36]
  40c6b8:	ldr	w1, [sp, #20]
  40c6bc:	cmp	w1, w0
  40c6c0:	b.gt	40c72c <printf@plt+0xaeec>
  40c6c4:	ldr	x0, [sp, #64]
  40c6c8:	ldr	w0, [x0, #40]
  40c6cc:	ldr	w1, [sp, #16]
  40c6d0:	cmp	w1, w0
  40c6d4:	b.lt	40c72c <printf@plt+0xaeec>  // b.tstop
  40c6d8:	ldr	x0, [sp, #64]
  40c6dc:	ldr	w0, [x0, #44]
  40c6e0:	ldr	w1, [sp, #16]
  40c6e4:	cmp	w1, w0
  40c6e8:	b.gt	40c72c <printf@plt+0xaeec>
  40c6ec:	ldr	x0, [sp, #64]
  40c6f0:	ldr	w1, [x0, #36]
  40c6f4:	ldr	x0, [sp, #64]
  40c6f8:	ldr	w0, [x0, #32]
  40c6fc:	sub	w0, w1, w0
  40c700:	cmp	w0, #0x0
  40c704:	b.le	40c72c <printf@plt+0xaeec>
  40c708:	ldr	x0, [sp, #64]
  40c70c:	ldr	w1, [x0, #44]
  40c710:	ldr	x0, [sp, #64]
  40c714:	ldr	w0, [x0, #40]
  40c718:	sub	w0, w1, w0
  40c71c:	cmp	w0, #0x0
  40c720:	b.le	40c72c <printf@plt+0xaeec>
  40c724:	mov	w0, #0x1                   	// #1
  40c728:	b	40c730 <printf@plt+0xaef0>
  40c72c:	mov	w0, #0x0                   	// #0
  40c730:	mov	w3, w0
  40c734:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40c738:	add	x2, x0, #0xd50
  40c73c:	mov	w1, #0x58f                 	// #1423
  40c740:	mov	w0, w3
  40c744:	bl	4073dc <printf@plt+0x5b9c>
  40c748:	b	40c894 <printf@plt+0xb054>
  40c74c:	ldr	x0, [sp, #24]
  40c750:	ldr	x1, [x0, #56]
  40c754:	ldrsw	x0, [sp, #20]
  40c758:	lsl	x0, x0, #3
  40c75c:	sub	x0, x0, #0x8
  40c760:	add	x0, x1, x0
  40c764:	ldr	x1, [x0]
  40c768:	ldrsw	x0, [sp, #16]
  40c76c:	lsl	x0, x0, #3
  40c770:	add	x0, x1, x0
  40c774:	ldr	x0, [x0]
  40c778:	str	x0, [sp, #64]
  40c77c:	ldr	x0, [sp, #64]
  40c780:	cmp	x0, #0x0
  40c784:	b.eq	40c890 <printf@plt+0xb050>  // b.none
  40c788:	ldr	x0, [sp, #64]
  40c78c:	ldr	w0, [x0, #40]
  40c790:	ldr	w1, [sp, #16]
  40c794:	cmp	w1, w0
  40c798:	b.eq	40c7dc <printf@plt+0xaf9c>  // b.none
  40c79c:	ldr	w0, [sp, #20]
  40c7a0:	add	w1, w0, #0x1
  40c7a4:	add	x0, sp, #0x20
  40c7a8:	bl	4143a8 <printf@plt+0x12b68>
  40c7ac:	ldr	w0, [sp, #16]
  40c7b0:	add	w1, w0, #0x1
  40c7b4:	add	x0, sp, #0x30
  40c7b8:	bl	4143a8 <printf@plt+0x12b68>
  40c7bc:	add	x2, sp, #0x30
  40c7c0:	add	x1, sp, #0x20
  40c7c4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40c7c8:	add	x3, x0, #0xc0
  40c7cc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40c7d0:	add	x0, x0, #0x4a0
  40c7d4:	bl	414ad4 <printf@plt+0x13294>
  40c7d8:	b	40c894 <printf@plt+0xb054>
  40c7dc:	ldr	w0, [sp, #16]
  40c7e0:	str	w0, [sp, #76]
  40c7e4:	ldr	x0, [sp, #64]
  40c7e8:	ldr	w0, [x0, #44]
  40c7ec:	ldr	w1, [sp, #76]
  40c7f0:	cmp	w1, w0
  40c7f4:	b.gt	40c880 <printf@plt+0xb040>
  40c7f8:	ldr	x0, [sp, #24]
  40c7fc:	ldr	x1, [x0, #56]
  40c800:	ldrsw	x0, [sp, #20]
  40c804:	lsl	x0, x0, #3
  40c808:	add	x0, x1, x0
  40c80c:	ldr	x1, [x0]
  40c810:	ldrsw	x0, [sp, #76]
  40c814:	lsl	x0, x0, #3
  40c818:	add	x0, x1, x0
  40c81c:	ldr	x0, [x0]
  40c820:	cmp	x0, #0x0
  40c824:	cset	w0, eq  // eq = none
  40c828:	and	w0, w0, #0xff
  40c82c:	mov	w3, w0
  40c830:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40c834:	add	x2, x0, #0xd50
  40c838:	mov	w1, #0x5a0                 	// #1440
  40c83c:	mov	w0, w3
  40c840:	bl	4073dc <printf@plt+0x5b9c>
  40c844:	ldr	x0, [sp, #24]
  40c848:	ldr	x1, [x0, #56]
  40c84c:	ldrsw	x0, [sp, #20]
  40c850:	lsl	x0, x0, #3
  40c854:	add	x0, x1, x0
  40c858:	ldr	x1, [x0]
  40c85c:	ldrsw	x0, [sp, #76]
  40c860:	lsl	x0, x0, #3
  40c864:	add	x0, x1, x0
  40c868:	ldr	x1, [sp, #64]
  40c86c:	str	x1, [x0]
  40c870:	ldr	w0, [sp, #76]
  40c874:	add	w0, w0, #0x1
  40c878:	str	w0, [sp, #76]
  40c87c:	b	40c7e4 <printf@plt+0xafa4>
  40c880:	ldr	x0, [sp, #64]
  40c884:	ldr	w1, [sp, #20]
  40c888:	str	w1, [x0, #36]
  40c88c:	b	40c894 <printf@plt+0xb054>
  40c890:	nop
  40c894:	ldp	x29, x30, [sp], #80
  40c898:	ret
  40c89c:	stp	x29, x30, [sp, #-64]!
  40c8a0:	mov	x29, sp
  40c8a4:	str	x0, [sp, #40]
  40c8a8:	strb	w1, [sp, #39]
  40c8ac:	str	x2, [sp, #24]
  40c8b0:	ldr	x0, [sp, #40]
  40c8b4:	cmp	x0, #0x0
  40c8b8:	b.eq	40c8cc <printf@plt+0xb08c>  // b.none
  40c8bc:	ldr	x0, [sp, #40]
  40c8c0:	ldrb	w0, [x0]
  40c8c4:	cmp	w0, #0x0
  40c8c8:	b.ne	40c8d4 <printf@plt+0xb094>  // b.any
  40c8cc:	mov	w0, #0xffffffff            	// #-1
  40c8d0:	b	40cb44 <printf@plt+0xb304>
  40c8d4:	str	wzr, [sp, #52]
  40c8d8:	ldr	x0, [sp, #40]
  40c8dc:	str	x0, [sp, #56]
  40c8e0:	ldr	x0, [sp, #56]
  40c8e4:	ldrb	w0, [x0]
  40c8e8:	cmp	w0, #0x0
  40c8ec:	b.eq	40c988 <printf@plt+0xb148>  // b.none
  40c8f0:	ldr	w0, [sp, #52]
  40c8f4:	cmp	w0, #0x0
  40c8f8:	b.eq	40c920 <printf@plt+0xb0e0>  // b.none
  40c8fc:	ldr	x0, [sp, #56]
  40c900:	ldrb	w1, [x0]
  40c904:	ldr	x0, [sp, #24]
  40c908:	add	x0, x0, #0x1
  40c90c:	ldrb	w0, [x0]
  40c910:	cmp	w1, w0
  40c914:	b.ne	40c978 <printf@plt+0xb138>  // b.any
  40c918:	str	wzr, [sp, #52]
  40c91c:	b	40c978 <printf@plt+0xb138>
  40c920:	ldr	x0, [sp, #56]
  40c924:	ldrb	w1, [x0]
  40c928:	ldr	x0, [sp, #24]
  40c92c:	ldrb	w0, [x0]
  40c930:	cmp	w1, w0
  40c934:	b.ne	40c944 <printf@plt+0xb104>  // b.any
  40c938:	mov	w0, #0x1                   	// #1
  40c93c:	str	w0, [sp, #52]
  40c940:	b	40c978 <printf@plt+0xb138>
  40c944:	ldr	x0, [sp, #56]
  40c948:	ldrb	w0, [x0]
  40c94c:	cmp	w0, #0x5c
  40c950:	b.ne	40c978 <printf@plt+0xb138>  // b.any
  40c954:	ldr	x0, [sp, #56]
  40c958:	add	x0, x0, #0x1
  40c95c:	ldrb	w0, [x0]
  40c960:	cmp	w0, #0x26
  40c964:	b.ne	40c978 <printf@plt+0xb138>  // b.any
  40c968:	ldr	x1, [sp, #56]
  40c96c:	ldr	x0, [sp, #40]
  40c970:	sub	x0, x1, x0
  40c974:	b	40cb44 <printf@plt+0xb304>
  40c978:	ldr	x0, [sp, #56]
  40c97c:	add	x0, x0, #0x1
  40c980:	str	x0, [sp, #56]
  40c984:	b	40c8e0 <printf@plt+0xb0a0>
  40c988:	mov	w0, #0xffffffff            	// #-1
  40c98c:	str	w0, [sp, #48]
  40c990:	str	wzr, [sp, #52]
  40c994:	ldr	x0, [sp, #40]
  40c998:	str	x0, [sp, #56]
  40c99c:	ldr	x0, [sp, #56]
  40c9a0:	ldrb	w0, [x0]
  40c9a4:	cmp	w0, #0x0
  40c9a8:	b.eq	40ca6c <printf@plt+0xb22c>  // b.none
  40c9ac:	ldr	w0, [sp, #52]
  40c9b0:	cmp	w0, #0x0
  40c9b4:	b.eq	40c9dc <printf@plt+0xb19c>  // b.none
  40c9b8:	ldr	x0, [sp, #56]
  40c9bc:	ldrb	w1, [x0]
  40c9c0:	ldr	x0, [sp, #24]
  40c9c4:	add	x0, x0, #0x1
  40c9c8:	ldrb	w0, [x0]
  40c9cc:	cmp	w1, w0
  40c9d0:	b.ne	40ca5c <printf@plt+0xb21c>  // b.any
  40c9d4:	str	wzr, [sp, #52]
  40c9d8:	b	40ca5c <printf@plt+0xb21c>
  40c9dc:	ldr	x0, [sp, #56]
  40c9e0:	ldrb	w1, [x0]
  40c9e4:	ldr	x0, [sp, #24]
  40c9e8:	ldrb	w0, [x0]
  40c9ec:	cmp	w1, w0
  40c9f0:	b.ne	40ca00 <printf@plt+0xb1c0>  // b.any
  40c9f4:	mov	w0, #0x1                   	// #1
  40c9f8:	str	w0, [sp, #52]
  40c9fc:	b	40ca5c <printf@plt+0xb21c>
  40ca00:	ldr	x0, [sp, #56]
  40ca04:	ldrb	w0, [x0]
  40ca08:	ldrb	w1, [sp, #39]
  40ca0c:	cmp	w1, w0
  40ca10:	b.ne	40ca40 <printf@plt+0xb200>  // b.any
  40ca14:	ldr	x0, [sp, #56]
  40ca18:	add	x0, x0, #0x1
  40ca1c:	ldrb	w0, [x0]
  40ca20:	mov	w1, w0
  40ca24:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40ca28:	add	x0, x0, #0x8b0
  40ca2c:	bl	407414 <printf@plt+0x5bd4>
  40ca30:	cmp	w0, #0x0
  40ca34:	b.eq	40ca40 <printf@plt+0xb200>  // b.none
  40ca38:	mov	w0, #0x1                   	// #1
  40ca3c:	b	40ca44 <printf@plt+0xb204>
  40ca40:	mov	w0, #0x0                   	// #0
  40ca44:	cmp	w0, #0x0
  40ca48:	b.eq	40ca5c <printf@plt+0xb21c>  // b.none
  40ca4c:	ldr	x1, [sp, #56]
  40ca50:	ldr	x0, [sp, #40]
  40ca54:	sub	x0, x1, x0
  40ca58:	str	w0, [sp, #48]
  40ca5c:	ldr	x0, [sp, #56]
  40ca60:	add	x0, x0, #0x1
  40ca64:	str	x0, [sp, #56]
  40ca68:	b	40c99c <printf@plt+0xb15c>
  40ca6c:	ldr	w0, [sp, #48]
  40ca70:	cmp	w0, #0x0
  40ca74:	b.lt	40ca80 <printf@plt+0xb240>  // b.tstop
  40ca78:	ldr	w0, [sp, #48]
  40ca7c:	b	40cb44 <printf@plt+0xb304>
  40ca80:	str	wzr, [sp, #52]
  40ca84:	ldr	x0, [sp, #40]
  40ca88:	str	x0, [sp, #56]
  40ca8c:	ldr	x0, [sp, #56]
  40ca90:	ldrb	w0, [x0]
  40ca94:	cmp	w0, #0x0
  40ca98:	b.eq	40cb40 <printf@plt+0xb300>  // b.none
  40ca9c:	ldr	w0, [sp, #52]
  40caa0:	cmp	w0, #0x0
  40caa4:	b.eq	40cacc <printf@plt+0xb28c>  // b.none
  40caa8:	ldr	x0, [sp, #56]
  40caac:	ldrb	w1, [x0]
  40cab0:	ldr	x0, [sp, #24]
  40cab4:	add	x0, x0, #0x1
  40cab8:	ldrb	w0, [x0]
  40cabc:	cmp	w1, w0
  40cac0:	b.ne	40cb30 <printf@plt+0xb2f0>  // b.any
  40cac4:	str	wzr, [sp, #52]
  40cac8:	b	40cb30 <printf@plt+0xb2f0>
  40cacc:	ldr	x0, [sp, #56]
  40cad0:	ldrb	w1, [x0]
  40cad4:	ldr	x0, [sp, #24]
  40cad8:	ldrb	w0, [x0]
  40cadc:	cmp	w1, w0
  40cae0:	b.ne	40caf0 <printf@plt+0xb2b0>  // b.any
  40cae4:	mov	w0, #0x1                   	// #1
  40cae8:	str	w0, [sp, #52]
  40caec:	b	40cb30 <printf@plt+0xb2f0>
  40caf0:	ldr	x0, [sp, #56]
  40caf4:	ldrb	w0, [x0]
  40caf8:	mov	w1, w0
  40cafc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40cb00:	add	x0, x0, #0x8b0
  40cb04:	bl	407414 <printf@plt+0x5bd4>
  40cb08:	cmp	w0, #0x0
  40cb0c:	cset	w0, ne  // ne = any
  40cb10:	and	w0, w0, #0xff
  40cb14:	cmp	w0, #0x0
  40cb18:	b.eq	40cb30 <printf@plt+0xb2f0>  // b.none
  40cb1c:	ldr	x0, [sp, #56]
  40cb20:	add	x1, x0, #0x1
  40cb24:	ldr	x0, [sp, #40]
  40cb28:	sub	x0, x1, x0
  40cb2c:	str	w0, [sp, #48]
  40cb30:	ldr	x0, [sp, #56]
  40cb34:	add	x0, x0, #0x1
  40cb38:	str	x0, [sp, #56]
  40cb3c:	b	40ca8c <printf@plt+0xb24c>
  40cb40:	ldr	w0, [sp, #48]
  40cb44:	ldp	x29, x30, [sp], #64
  40cb48:	ret
  40cb4c:	stp	x29, x30, [sp, #-272]!
  40cb50:	mov	x29, sp
  40cb54:	str	x19, [sp, #16]
  40cb58:	str	x0, [sp, #72]
  40cb5c:	str	w1, [sp, #68]
  40cb60:	str	w2, [sp, #64]
  40cb64:	str	x3, [sp, #56]
  40cb68:	str	x4, [sp, #48]
  40cb6c:	str	x5, [sp, #40]
  40cb70:	str	w6, [sp, #36]
  40cb74:	ldr	w1, [sp, #68]
  40cb78:	ldr	x0, [sp, #72]
  40cb7c:	bl	40bfa0 <printf@plt+0xa760>
  40cb80:	str	xzr, [sp, #264]
  40cb84:	add	x2, sp, #0x50
  40cb88:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40cb8c:	add	x1, x0, #0x4d0
  40cb90:	mov	x0, x2
  40cb94:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40cb98:	add	x0, sp, #0x50
  40cb9c:	mov	x1, x0
  40cba0:	ldr	x0, [sp, #56]
  40cba4:	bl	4132b0 <printf@plt+0x11a70>
  40cba8:	cmp	w0, #0x0
  40cbac:	cset	w0, ne  // ne = any
  40cbb0:	and	w19, w0, #0xff
  40cbb4:	add	x0, sp, #0x50
  40cbb8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40cbbc:	cmp	w19, #0x0
  40cbc0:	b.eq	40cbe8 <printf@plt+0xb3a8>  // b.none
  40cbc4:	mov	x0, #0x40                  	// #64
  40cbc8:	bl	4169f8 <_Znwm@@Base>
  40cbcc:	mov	x19, x0
  40cbd0:	ldr	x2, [sp, #48]
  40cbd4:	ldr	x1, [sp, #72]
  40cbd8:	mov	x0, x19
  40cbdc:	bl	40a3cc <printf@plt+0x8b8c>
  40cbe0:	str	x19, [sp, #264]
  40cbe4:	b	40d68c <printf@plt+0xbe4c>
  40cbe8:	add	x2, sp, #0x60
  40cbec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40cbf0:	add	x1, x0, #0x4d8
  40cbf4:	mov	x0, x2
  40cbf8:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40cbfc:	add	x0, sp, #0x60
  40cc00:	mov	x1, x0
  40cc04:	ldr	x0, [sp, #56]
  40cc08:	bl	4132b0 <printf@plt+0x11a70>
  40cc0c:	cmp	w0, #0x0
  40cc10:	cset	w0, ne  // ne = any
  40cc14:	and	w19, w0, #0xff
  40cc18:	add	x0, sp, #0x60
  40cc1c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40cc20:	cmp	w19, #0x0
  40cc24:	b.eq	40cc4c <printf@plt+0xb40c>  // b.none
  40cc28:	mov	x0, #0x40                  	// #64
  40cc2c:	bl	4169f8 <_Znwm@@Base>
  40cc30:	mov	x19, x0
  40cc34:	ldr	x2, [sp, #48]
  40cc38:	ldr	x1, [sp, #72]
  40cc3c:	mov	x0, x19
  40cc40:	bl	40a588 <printf@plt+0x8d48>
  40cc44:	str	x19, [sp, #264]
  40cc48:	b	40d68c <printf@plt+0xbe4c>
  40cc4c:	add	x2, sp, #0x70
  40cc50:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40cc54:	add	x1, x0, #0x4e0
  40cc58:	mov	x0, x2
  40cc5c:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40cc60:	add	x0, sp, #0x70
  40cc64:	mov	x1, x0
  40cc68:	ldr	x0, [sp, #56]
  40cc6c:	bl	4132b0 <printf@plt+0x11a70>
  40cc70:	cmp	w0, #0x0
  40cc74:	cset	w0, ne  // ne = any
  40cc78:	and	w19, w0, #0xff
  40cc7c:	add	x0, sp, #0x70
  40cc80:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40cc84:	cmp	w19, #0x0
  40cc88:	b.eq	40cdec <printf@plt+0xb5ac>  // b.none
  40cc8c:	ldr	w0, [sp, #64]
  40cc90:	cmp	w0, #0x0
  40cc94:	b.le	40cd80 <printf@plt+0xb540>
  40cc98:	ldr	x0, [sp, #72]
  40cc9c:	ldr	x1, [x0, #56]
  40cca0:	ldrsw	x0, [sp, #68]
  40cca4:	lsl	x0, x0, #3
  40cca8:	add	x0, x1, x0
  40ccac:	ldr	x1, [x0]
  40ccb0:	ldrsw	x0, [sp, #64]
  40ccb4:	lsl	x0, x0, #3
  40ccb8:	sub	x0, x0, #0x8
  40ccbc:	add	x0, x1, x0
  40ccc0:	ldr	x0, [x0]
  40ccc4:	cmp	x0, #0x0
  40ccc8:	b.eq	40cd80 <printf@plt+0xb540>  // b.none
  40cccc:	ldr	x0, [sp, #72]
  40ccd0:	ldr	x1, [x0, #56]
  40ccd4:	ldrsw	x0, [sp, #68]
  40ccd8:	lsl	x0, x0, #3
  40ccdc:	add	x0, x1, x0
  40cce0:	ldr	x1, [x0]
  40cce4:	ldrsw	x0, [sp, #64]
  40cce8:	lsl	x0, x0, #3
  40ccec:	sub	x0, x0, #0x8
  40ccf0:	add	x0, x1, x0
  40ccf4:	ldr	x2, [x0]
  40ccf8:	ldr	x0, [sp, #72]
  40ccfc:	ldr	x1, [x0, #56]
  40cd00:	ldrsw	x0, [sp, #68]
  40cd04:	lsl	x0, x0, #3
  40cd08:	add	x0, x1, x0
  40cd0c:	ldr	x1, [x0]
  40cd10:	ldrsw	x0, [sp, #64]
  40cd14:	lsl	x0, x0, #3
  40cd18:	sub	x0, x0, #0x8
  40cd1c:	add	x0, x1, x0
  40cd20:	ldr	x0, [x0]
  40cd24:	ldr	x0, [x0]
  40cd28:	add	x0, x0, #0x38
  40cd2c:	ldr	x1, [x0]
  40cd30:	mov	x0, x2
  40cd34:	blr	x1
  40cd38:	str	x0, [sp, #256]
  40cd3c:	ldr	x0, [sp, #256]
  40cd40:	cmp	x0, #0x0
  40cd44:	b.eq	40cd80 <printf@plt+0xb540>  // b.none
  40cd48:	ldr	x0, [sp, #256]
  40cd4c:	ldr	w0, [x0, #32]
  40cd50:	ldr	w1, [sp, #68]
  40cd54:	cmp	w1, w0
  40cd58:	b.ne	40cd80 <printf@plt+0xb540>  // b.any
  40cd5c:	ldr	x0, [sp, #256]
  40cd60:	ldr	x0, [x0, #56]
  40cd64:	ldrb	w1, [x0, #45]
  40cd68:	ldr	x0, [sp, #48]
  40cd6c:	ldrb	w0, [x0, #45]
  40cd70:	cmp	w1, w0
  40cd74:	b.ne	40cd80 <printf@plt+0xb540>  // b.any
  40cd78:	mov	w0, #0x1                   	// #1
  40cd7c:	b	40cd84 <printf@plt+0xb544>
  40cd80:	mov	w0, #0x0                   	// #0
  40cd84:	cmp	w0, #0x0
  40cd88:	b.eq	40cdc8 <printf@plt+0xb588>  // b.none
  40cd8c:	ldr	x0, [sp, #256]
  40cd90:	ldr	w1, [sp, #64]
  40cd94:	str	w1, [x0, #44]
  40cd98:	ldr	x0, [sp, #72]
  40cd9c:	ldr	x1, [x0, #56]
  40cda0:	ldrsw	x0, [sp, #68]
  40cda4:	lsl	x0, x0, #3
  40cda8:	add	x0, x1, x0
  40cdac:	ldr	x1, [x0]
  40cdb0:	ldrsw	x0, [sp, #64]
  40cdb4:	lsl	x0, x0, #3
  40cdb8:	add	x0, x1, x0
  40cdbc:	ldr	x1, [sp, #256]
  40cdc0:	str	x1, [x0]
  40cdc4:	b	40d68c <printf@plt+0xbe4c>
  40cdc8:	mov	x0, #0x48                  	// #72
  40cdcc:	bl	4169f8 <_Znwm@@Base>
  40cdd0:	mov	x19, x0
  40cdd4:	ldr	x2, [sp, #48]
  40cdd8:	ldr	x1, [sp, #72]
  40cddc:	mov	x0, x19
  40cde0:	bl	409ef0 <printf@plt+0x86b0>
  40cde4:	str	x19, [sp, #264]
  40cde8:	b	40d68c <printf@plt+0xbe4c>
  40cdec:	add	x2, sp, #0x80
  40cdf0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40cdf4:	add	x1, x0, #0x4e8
  40cdf8:	mov	x0, x2
  40cdfc:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40ce00:	add	x0, sp, #0x80
  40ce04:	mov	x1, x0
  40ce08:	ldr	x0, [sp, #56]
  40ce0c:	bl	4132b0 <printf@plt+0x11a70>
  40ce10:	cmp	w0, #0x0
  40ce14:	cset	w0, ne  // ne = any
  40ce18:	and	w19, w0, #0xff
  40ce1c:	add	x0, sp, #0x80
  40ce20:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40ce24:	cmp	w19, #0x0
  40ce28:	b.eq	40cf8c <printf@plt+0xb74c>  // b.none
  40ce2c:	ldr	w0, [sp, #64]
  40ce30:	cmp	w0, #0x0
  40ce34:	b.le	40cf20 <printf@plt+0xb6e0>
  40ce38:	ldr	x0, [sp, #72]
  40ce3c:	ldr	x1, [x0, #56]
  40ce40:	ldrsw	x0, [sp, #68]
  40ce44:	lsl	x0, x0, #3
  40ce48:	add	x0, x1, x0
  40ce4c:	ldr	x1, [x0]
  40ce50:	ldrsw	x0, [sp, #64]
  40ce54:	lsl	x0, x0, #3
  40ce58:	sub	x0, x0, #0x8
  40ce5c:	add	x0, x1, x0
  40ce60:	ldr	x0, [x0]
  40ce64:	cmp	x0, #0x0
  40ce68:	b.eq	40cf20 <printf@plt+0xb6e0>  // b.none
  40ce6c:	ldr	x0, [sp, #72]
  40ce70:	ldr	x1, [x0, #56]
  40ce74:	ldrsw	x0, [sp, #68]
  40ce78:	lsl	x0, x0, #3
  40ce7c:	add	x0, x1, x0
  40ce80:	ldr	x1, [x0]
  40ce84:	ldrsw	x0, [sp, #64]
  40ce88:	lsl	x0, x0, #3
  40ce8c:	sub	x0, x0, #0x8
  40ce90:	add	x0, x1, x0
  40ce94:	ldr	x2, [x0]
  40ce98:	ldr	x0, [sp, #72]
  40ce9c:	ldr	x1, [x0, #56]
  40cea0:	ldrsw	x0, [sp, #68]
  40cea4:	lsl	x0, x0, #3
  40cea8:	add	x0, x1, x0
  40ceac:	ldr	x1, [x0]
  40ceb0:	ldrsw	x0, [sp, #64]
  40ceb4:	lsl	x0, x0, #3
  40ceb8:	sub	x0, x0, #0x8
  40cebc:	add	x0, x1, x0
  40cec0:	ldr	x0, [x0]
  40cec4:	ldr	x0, [x0]
  40cec8:	add	x0, x0, #0x40
  40cecc:	ldr	x1, [x0]
  40ced0:	mov	x0, x2
  40ced4:	blr	x1
  40ced8:	str	x0, [sp, #248]
  40cedc:	ldr	x0, [sp, #248]
  40cee0:	cmp	x0, #0x0
  40cee4:	b.eq	40cf20 <printf@plt+0xb6e0>  // b.none
  40cee8:	ldr	x0, [sp, #248]
  40ceec:	ldr	w0, [x0, #32]
  40cef0:	ldr	w1, [sp, #68]
  40cef4:	cmp	w1, w0
  40cef8:	b.ne	40cf20 <printf@plt+0xb6e0>  // b.any
  40cefc:	ldr	x0, [sp, #248]
  40cf00:	ldr	x0, [x0, #56]
  40cf04:	ldrb	w1, [x0, #45]
  40cf08:	ldr	x0, [sp, #48]
  40cf0c:	ldrb	w0, [x0, #45]
  40cf10:	cmp	w1, w0
  40cf14:	b.ne	40cf20 <printf@plt+0xb6e0>  // b.any
  40cf18:	mov	w0, #0x1                   	// #1
  40cf1c:	b	40cf24 <printf@plt+0xb6e4>
  40cf20:	mov	w0, #0x0                   	// #0
  40cf24:	cmp	w0, #0x0
  40cf28:	b.eq	40cf68 <printf@plt+0xb728>  // b.none
  40cf2c:	ldr	x0, [sp, #248]
  40cf30:	ldr	w1, [sp, #64]
  40cf34:	str	w1, [x0, #44]
  40cf38:	ldr	x0, [sp, #72]
  40cf3c:	ldr	x1, [x0, #56]
  40cf40:	ldrsw	x0, [sp, #68]
  40cf44:	lsl	x0, x0, #3
  40cf48:	add	x0, x1, x0
  40cf4c:	ldr	x1, [x0]
  40cf50:	ldrsw	x0, [sp, #64]
  40cf54:	lsl	x0, x0, #3
  40cf58:	add	x0, x1, x0
  40cf5c:	ldr	x1, [sp, #248]
  40cf60:	str	x1, [x0]
  40cf64:	b	40d68c <printf@plt+0xbe4c>
  40cf68:	mov	x0, #0x48                  	// #72
  40cf6c:	bl	4169f8 <_Znwm@@Base>
  40cf70:	mov	x19, x0
  40cf74:	ldr	x2, [sp, #48]
  40cf78:	ldr	x1, [sp, #72]
  40cf7c:	mov	x0, x19
  40cf80:	bl	40a114 <printf@plt+0x88d4>
  40cf84:	str	x19, [sp, #264]
  40cf88:	b	40d68c <printf@plt+0xbe4c>
  40cf8c:	add	x2, sp, #0x90
  40cf90:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40cf94:	add	x1, x0, #0x4f0
  40cf98:	mov	x0, x2
  40cf9c:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40cfa0:	add	x0, sp, #0x90
  40cfa4:	mov	x1, x0
  40cfa8:	ldr	x0, [sp, #56]
  40cfac:	bl	4132b0 <printf@plt+0x11a70>
  40cfb0:	cmp	w0, #0x0
  40cfb4:	cset	w0, ne  // ne = any
  40cfb8:	and	w19, w0, #0xff
  40cfbc:	add	x0, sp, #0x90
  40cfc0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40cfc4:	cmp	w19, #0x0
  40cfc8:	b.eq	40cfe0 <printf@plt+0xb7a0>  // b.none
  40cfcc:	ldr	w2, [sp, #64]
  40cfd0:	ldr	w1, [sp, #68]
  40cfd4:	ldr	x0, [sp, #72]
  40cfd8:	bl	40c5b8 <printf@plt+0xad78>
  40cfdc:	b	40d68c <printf@plt+0xbe4c>
  40cfe0:	ldr	x0, [sp, #56]
  40cfe4:	bl	4074c8 <printf@plt+0x5c88>
  40cfe8:	cmp	w0, #0x2
  40cfec:	b.le	40d028 <printf@plt+0xb7e8>
  40cff0:	mov	w1, #0x0                   	// #0
  40cff4:	ldr	x0, [sp, #56]
  40cff8:	bl	413240 <printf@plt+0x11a00>
  40cffc:	and	w0, w0, #0xff
  40d000:	cmp	w0, #0x5c
  40d004:	b.ne	40d028 <printf@plt+0xb7e8>  // b.any
  40d008:	mov	w1, #0x1                   	// #1
  40d00c:	ldr	x0, [sp, #56]
  40d010:	bl	413240 <printf@plt+0x11a00>
  40d014:	and	w0, w0, #0xff
  40d018:	cmp	w0, #0x52
  40d01c:	b.ne	40d028 <printf@plt+0xb7e8>  // b.any
  40d020:	mov	w0, #0x1                   	// #1
  40d024:	b	40d02c <printf@plt+0xb7ec>
  40d028:	mov	w0, #0x0                   	// #0
  40d02c:	cmp	w0, #0x0
  40d030:	b.eq	40d0e4 <printf@plt+0xb8a4>  // b.none
  40d034:	mov	w1, #0xa                   	// #10
  40d038:	ldr	x0, [sp, #56]
  40d03c:	bl	4179b8 <_ZdlPvm@@Base+0xf04>
  40d040:	mvn	w0, w0
  40d044:	lsr	w0, w0, #31
  40d048:	and	w0, w0, #0xff
  40d04c:	cmp	w0, #0x0
  40d050:	b.eq	40d084 <printf@plt+0xb844>  // b.none
  40d054:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40d058:	add	x5, x0, #0xc0
  40d05c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40d060:	add	x4, x0, #0xc0
  40d064:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40d068:	add	x3, x0, #0xc0
  40d06c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40d070:	add	x2, x0, #0x4f8
  40d074:	ldr	w1, [sp, #36]
  40d078:	ldr	x0, [sp, #40]
  40d07c:	bl	414b88 <printf@plt+0x13348>
  40d080:	b	40d68c <printf@plt+0xbe4c>
  40d084:	ldr	x0, [sp, #56]
  40d088:	bl	4074c8 <printf@plt+0x5c88>
  40d08c:	sub	w0, w0, #0x2
  40d090:	add	x1, sp, #0xa0
  40d094:	mov	x8, x1
  40d098:	mov	w2, w0
  40d09c:	mov	w1, #0x2                   	// #2
  40d0a0:	ldr	x0, [sp, #56]
  40d0a4:	bl	41332c <printf@plt+0x11aec>
  40d0a8:	add	x0, sp, #0xa0
  40d0ac:	bl	417a34 <_ZdlPvm@@Base+0xf80>
  40d0b0:	str	x0, [sp, #216]
  40d0b4:	add	x0, sp, #0xa0
  40d0b8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40d0bc:	mov	x0, #0x48                  	// #72
  40d0c0:	bl	4169f8 <_Znwm@@Base>
  40d0c4:	mov	x19, x0
  40d0c8:	ldr	x3, [sp, #216]
  40d0cc:	ldr	x2, [sp, #48]
  40d0d0:	ldr	x1, [sp, #72]
  40d0d4:	mov	x0, x19
  40d0d8:	bl	407e00 <printf@plt+0x65c0>
  40d0dc:	str	x19, [sp, #264]
  40d0e0:	b	40d68c <printf@plt+0xbe4c>
  40d0e4:	mov	w1, #0xa                   	// #10
  40d0e8:	ldr	x0, [sp, #56]
  40d0ec:	bl	4179b8 <_ZdlPvm@@Base+0xf04>
  40d0f0:	mvn	w0, w0
  40d0f4:	lsr	w0, w0, #31
  40d0f8:	and	w0, w0, #0xff
  40d0fc:	str	w0, [sp, #244]
  40d100:	ldr	x0, [sp, #48]
  40d104:	ldr	w0, [x0, #48]
  40d108:	cmp	w0, #0x8
  40d10c:	b.eq	40d60c <printf@plt+0xbdcc>  // b.none
  40d110:	cmp	w0, #0x8
  40d114:	b.gt	40d678 <printf@plt+0xbe38>
  40d118:	cmp	w0, #0x7
  40d11c:	b.eq	40d5a0 <printf@plt+0xbd60>  // b.none
  40d120:	cmp	w0, #0x7
  40d124:	b.gt	40d678 <printf@plt+0xbe38>
  40d128:	cmp	w0, #0x6
  40d12c:	b.eq	40d58c <printf@plt+0xbd4c>  // b.none
  40d130:	cmp	w0, #0x6
  40d134:	b.gt	40d678 <printf@plt+0xbe38>
  40d138:	cmp	w0, #0x5
  40d13c:	b.eq	40d18c <printf@plt+0xb94c>  // b.none
  40d140:	cmp	w0, #0x5
  40d144:	b.gt	40d678 <printf@plt+0xbe38>
  40d148:	cmp	w0, #0x4
  40d14c:	b.eq	40d4e4 <printf@plt+0xbca4>  // b.none
  40d150:	cmp	w0, #0x4
  40d154:	b.gt	40d678 <printf@plt+0xbe38>
  40d158:	cmp	w0, #0x3
  40d15c:	b.eq	40d3b8 <printf@plt+0xbb78>  // b.none
  40d160:	cmp	w0, #0x3
  40d164:	b.gt	40d678 <printf@plt+0xbe38>
  40d168:	cmp	w0, #0x2
  40d16c:	b.eq	40d310 <printf@plt+0xbad0>  // b.none
  40d170:	cmp	w0, #0x2
  40d174:	b.gt	40d678 <printf@plt+0xbe38>
  40d178:	cmp	w0, #0x0
  40d17c:	b.eq	40d1c0 <printf@plt+0xb980>  // b.none
  40d180:	cmp	w0, #0x1
  40d184:	b.eq	40d268 <printf@plt+0xba28>  // b.none
  40d188:	b	40d678 <printf@plt+0xbe38>
  40d18c:	ldr	x0, [sp, #56]
  40d190:	bl	4074e0 <printf@plt+0x5ca0>
  40d194:	mov	w3, w0
  40d198:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40d19c:	add	x2, x0, #0xd50
  40d1a0:	mov	w1, #0x605                 	// #1541
  40d1a4:	mov	w0, w3
  40d1a8:	bl	4073dc <printf@plt+0x5b9c>
  40d1ac:	ldr	w2, [sp, #64]
  40d1b0:	ldr	w1, [sp, #68]
  40d1b4:	ldr	x0, [sp, #72]
  40d1b8:	bl	40c34c <printf@plt+0xab0c>
  40d1bc:	b	40d68c <printf@plt+0xbe4c>
  40d1c0:	ldr	x0, [sp, #56]
  40d1c4:	bl	4074e0 <printf@plt+0x5ca0>
  40d1c8:	cmp	w0, #0x0
  40d1cc:	cset	w0, eq  // eq = none
  40d1d0:	and	w0, w0, #0xff
  40d1d4:	cmp	w0, #0x0
  40d1d8:	b.eq	40d244 <printf@plt+0xba04>  // b.none
  40d1dc:	ldr	x0, [sp, #56]
  40d1e0:	bl	417a34 <_ZdlPvm@@Base+0xf80>
  40d1e4:	str	x0, [sp, #232]
  40d1e8:	ldr	w0, [sp, #244]
  40d1ec:	cmp	w0, #0x0
  40d1f0:	b.eq	40d21c <printf@plt+0xb9dc>  // b.none
  40d1f4:	mov	x0, #0x48                  	// #72
  40d1f8:	bl	4169f8 <_Znwm@@Base>
  40d1fc:	mov	x19, x0
  40d200:	ldr	x3, [sp, #232]
  40d204:	ldr	x2, [sp, #48]
  40d208:	ldr	x1, [sp, #72]
  40d20c:	mov	x0, x19
  40d210:	bl	40978c <printf@plt+0x7f4c>
  40d214:	str	x19, [sp, #264]
  40d218:	b	40d68c <printf@plt+0xbe4c>
  40d21c:	mov	x0, #0x48                  	// #72
  40d220:	bl	4169f8 <_Znwm@@Base>
  40d224:	mov	x19, x0
  40d228:	ldr	x3, [sp, #232]
  40d22c:	ldr	x2, [sp, #48]
  40d230:	ldr	x1, [sp, #72]
  40d234:	mov	x0, x19
  40d238:	bl	408060 <printf@plt+0x6820>
  40d23c:	str	x19, [sp, #264]
  40d240:	b	40d68c <printf@plt+0xbe4c>
  40d244:	mov	x0, #0x40                  	// #64
  40d248:	bl	4169f8 <_Znwm@@Base>
  40d24c:	mov	x19, x0
  40d250:	ldr	x2, [sp, #48]
  40d254:	ldr	x1, [sp, #72]
  40d258:	mov	x0, x19
  40d25c:	bl	407cf8 <printf@plt+0x64b8>
  40d260:	str	x19, [sp, #264]
  40d264:	b	40d68c <printf@plt+0xbe4c>
  40d268:	ldr	x0, [sp, #56]
  40d26c:	bl	4074e0 <printf@plt+0x5ca0>
  40d270:	cmp	w0, #0x0
  40d274:	cset	w0, eq  // eq = none
  40d278:	and	w0, w0, #0xff
  40d27c:	cmp	w0, #0x0
  40d280:	b.eq	40d2ec <printf@plt+0xbaac>  // b.none
  40d284:	ldr	x0, [sp, #56]
  40d288:	bl	417a34 <_ZdlPvm@@Base+0xf80>
  40d28c:	str	x0, [sp, #232]
  40d290:	ldr	w0, [sp, #244]
  40d294:	cmp	w0, #0x0
  40d298:	b.eq	40d2c4 <printf@plt+0xba84>  // b.none
  40d29c:	mov	x0, #0x48                  	// #72
  40d2a0:	bl	4169f8 <_Znwm@@Base>
  40d2a4:	mov	x19, x0
  40d2a8:	ldr	x3, [sp, #232]
  40d2ac:	ldr	x2, [sp, #48]
  40d2b0:	ldr	x1, [sp, #72]
  40d2b4:	mov	x0, x19
  40d2b8:	bl	409a84 <printf@plt+0x8244>
  40d2bc:	str	x19, [sp, #264]
  40d2c0:	b	40d68c <printf@plt+0xbe4c>
  40d2c4:	mov	x0, #0x48                  	// #72
  40d2c8:	bl	4169f8 <_Znwm@@Base>
  40d2cc:	mov	x19, x0
  40d2d0:	ldr	x3, [sp, #232]
  40d2d4:	ldr	x2, [sp, #48]
  40d2d8:	ldr	x1, [sp, #72]
  40d2dc:	mov	x0, x19
  40d2e0:	bl	408320 <printf@plt+0x6ae0>
  40d2e4:	str	x19, [sp, #264]
  40d2e8:	b	40d68c <printf@plt+0xbe4c>
  40d2ec:	mov	x0, #0x40                  	// #64
  40d2f0:	bl	4169f8 <_Znwm@@Base>
  40d2f4:	mov	x19, x0
  40d2f8:	ldr	x2, [sp, #48]
  40d2fc:	ldr	x1, [sp, #72]
  40d300:	mov	x0, x19
  40d304:	bl	407cf8 <printf@plt+0x64b8>
  40d308:	str	x19, [sp, #264]
  40d30c:	b	40d68c <printf@plt+0xbe4c>
  40d310:	ldr	x0, [sp, #56]
  40d314:	bl	4074e0 <printf@plt+0x5ca0>
  40d318:	cmp	w0, #0x0
  40d31c:	cset	w0, eq  // eq = none
  40d320:	and	w0, w0, #0xff
  40d324:	cmp	w0, #0x0
  40d328:	b.eq	40d394 <printf@plt+0xbb54>  // b.none
  40d32c:	ldr	x0, [sp, #56]
  40d330:	bl	417a34 <_ZdlPvm@@Base+0xf80>
  40d334:	str	x0, [sp, #232]
  40d338:	ldr	w0, [sp, #244]
  40d33c:	cmp	w0, #0x0
  40d340:	b.eq	40d36c <printf@plt+0xbb2c>  // b.none
  40d344:	mov	x0, #0x48                  	// #72
  40d348:	bl	4169f8 <_Znwm@@Base>
  40d34c:	mov	x19, x0
  40d350:	ldr	x3, [sp, #232]
  40d354:	ldr	x2, [sp, #48]
  40d358:	ldr	x1, [sp, #72]
  40d35c:	mov	x0, x19
  40d360:	bl	4098d0 <printf@plt+0x8090>
  40d364:	str	x19, [sp, #264]
  40d368:	b	40d68c <printf@plt+0xbe4c>
  40d36c:	mov	x0, #0x48                  	// #72
  40d370:	bl	4169f8 <_Znwm@@Base>
  40d374:	mov	x19, x0
  40d378:	ldr	x3, [sp, #232]
  40d37c:	ldr	x2, [sp, #48]
  40d380:	ldr	x1, [sp, #72]
  40d384:	mov	x0, x19
  40d388:	bl	4081b4 <printf@plt+0x6974>
  40d38c:	str	x19, [sp, #264]
  40d390:	b	40d68c <printf@plt+0xbe4c>
  40d394:	mov	x0, #0x40                  	// #64
  40d398:	bl	4169f8 <_Znwm@@Base>
  40d39c:	mov	x19, x0
  40d3a0:	ldr	x2, [sp, #48]
  40d3a4:	ldr	x1, [sp, #72]
  40d3a8:	mov	x0, x19
  40d3ac:	bl	407cf8 <printf@plt+0x64b8>
  40d3b0:	str	x19, [sp, #264]
  40d3b4:	b	40d68c <printf@plt+0xbe4c>
  40d3b8:	ldr	x0, [sp, #56]
  40d3bc:	bl	4074e0 <printf@plt+0x5ca0>
  40d3c0:	cmp	w0, #0x0
  40d3c4:	cset	w0, eq  // eq = none
  40d3c8:	and	w0, w0, #0xff
  40d3cc:	cmp	w0, #0x0
  40d3d0:	b.eq	40d4c0 <printf@plt+0xbc80>  // b.none
  40d3d4:	ldr	x0, [sp, #56]
  40d3d8:	bl	417a34 <_ZdlPvm@@Base+0xf80>
  40d3dc:	str	x0, [sp, #232]
  40d3e0:	ldr	w0, [sp, #244]
  40d3e4:	cmp	w0, #0x0
  40d3e8:	b.eq	40d440 <printf@plt+0xbc00>  // b.none
  40d3ec:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40d3f0:	add	x5, x0, #0xc0
  40d3f4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40d3f8:	add	x4, x0, #0xc0
  40d3fc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40d400:	add	x3, x0, #0xc0
  40d404:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40d408:	add	x2, x0, #0x510
  40d40c:	ldr	w1, [sp, #36]
  40d410:	ldr	x0, [sp, #40]
  40d414:	bl	414b88 <printf@plt+0x13348>
  40d418:	mov	x0, #0x48                  	// #72
  40d41c:	bl	4169f8 <_Znwm@@Base>
  40d420:	mov	x19, x0
  40d424:	ldr	x3, [sp, #232]
  40d428:	ldr	x2, [sp, #48]
  40d42c:	ldr	x1, [sp, #72]
  40d430:	mov	x0, x19
  40d434:	bl	40978c <printf@plt+0x7f4c>
  40d438:	str	x19, [sp, #264]
  40d43c:	b	40d68c <printf@plt+0xbe4c>
  40d440:	ldr	x0, [sp, #72]
  40d444:	ldrb	w1, [x0, #14]
  40d448:	ldr	x0, [sp, #72]
  40d44c:	add	x0, x0, #0xc
  40d450:	mov	x2, x0
  40d454:	ldr	x0, [sp, #232]
  40d458:	bl	40c89c <printf@plt+0xb05c>
  40d45c:	str	w0, [sp, #228]
  40d460:	ldr	w0, [sp, #228]
  40d464:	cmp	w0, #0x0
  40d468:	b.ge	40d494 <printf@plt+0xbc54>  // b.tcont
  40d46c:	mov	x0, #0x48                  	// #72
  40d470:	bl	4169f8 <_Znwm@@Base>
  40d474:	mov	x19, x0
  40d478:	ldr	x3, [sp, #232]
  40d47c:	ldr	x2, [sp, #48]
  40d480:	ldr	x1, [sp, #72]
  40d484:	mov	x0, x19
  40d488:	bl	408320 <printf@plt+0x6ae0>
  40d48c:	str	x19, [sp, #264]
  40d490:	b	40d68c <printf@plt+0xbe4c>
  40d494:	mov	x0, #0x50                  	// #80
  40d498:	bl	4169f8 <_Znwm@@Base>
  40d49c:	mov	x19, x0
  40d4a0:	ldr	w4, [sp, #228]
  40d4a4:	ldr	x3, [sp, #232]
  40d4a8:	ldr	x2, [sp, #48]
  40d4ac:	ldr	x1, [sp, #72]
  40d4b0:	mov	x0, x19
  40d4b4:	bl	40848c <printf@plt+0x6c4c>
  40d4b8:	str	x19, [sp, #264]
  40d4bc:	b	40d68c <printf@plt+0xbe4c>
  40d4c0:	mov	x0, #0x40                  	// #64
  40d4c4:	bl	4169f8 <_Znwm@@Base>
  40d4c8:	mov	x19, x0
  40d4cc:	ldr	x2, [sp, #48]
  40d4d0:	ldr	x1, [sp, #72]
  40d4d4:	mov	x0, x19
  40d4d8:	bl	407cf8 <printf@plt+0x64b8>
  40d4dc:	str	x19, [sp, #264]
  40d4e0:	b	40d68c <printf@plt+0xbe4c>
  40d4e4:	ldr	x0, [sp, #56]
  40d4e8:	bl	4074e0 <printf@plt+0x5ca0>
  40d4ec:	cmp	w0, #0x0
  40d4f0:	cset	w0, eq  // eq = none
  40d4f4:	and	w0, w0, #0xff
  40d4f8:	cmp	w0, #0x0
  40d4fc:	b.eq	40d568 <printf@plt+0xbd28>  // b.none
  40d500:	ldr	x0, [sp, #56]
  40d504:	bl	417a34 <_ZdlPvm@@Base+0xf80>
  40d508:	str	x0, [sp, #232]
  40d50c:	ldr	w0, [sp, #244]
  40d510:	cmp	w0, #0x0
  40d514:	b.eq	40d540 <printf@plt+0xbd00>  // b.none
  40d518:	mov	x0, #0x48                  	// #72
  40d51c:	bl	4169f8 <_Znwm@@Base>
  40d520:	mov	x19, x0
  40d524:	ldr	x3, [sp, #232]
  40d528:	ldr	x2, [sp, #48]
  40d52c:	ldr	x1, [sp, #72]
  40d530:	mov	x0, x19
  40d534:	bl	409c38 <printf@plt+0x83f8>
  40d538:	str	x19, [sp, #264]
  40d53c:	b	40d68c <printf@plt+0xbe4c>
  40d540:	mov	x0, #0x48                  	// #72
  40d544:	bl	4169f8 <_Znwm@@Base>
  40d548:	mov	x19, x0
  40d54c:	ldr	x3, [sp, #232]
  40d550:	ldr	x2, [sp, #48]
  40d554:	ldr	x1, [sp, #72]
  40d558:	mov	x0, x19
  40d55c:	bl	40896c <printf@plt+0x712c>
  40d560:	str	x19, [sp, #264]
  40d564:	b	40d68c <printf@plt+0xbe4c>
  40d568:	mov	x0, #0x40                  	// #64
  40d56c:	bl	4169f8 <_Znwm@@Base>
  40d570:	mov	x19, x0
  40d574:	ldr	x2, [sp, #48]
  40d578:	ldr	x1, [sp, #72]
  40d57c:	mov	x0, x19
  40d580:	bl	407cf8 <printf@plt+0x64b8>
  40d584:	str	x19, [sp, #264]
  40d588:	b	40d68c <printf@plt+0xbe4c>
  40d58c:	ldr	w2, [sp, #64]
  40d590:	ldr	w1, [sp, #68]
  40d594:	ldr	x0, [sp, #72]
  40d598:	bl	40c5b8 <printf@plt+0xad78>
  40d59c:	b	40d68c <printf@plt+0xbe4c>
  40d5a0:	ldr	x0, [sp, #56]
  40d5a4:	bl	4074c8 <printf@plt+0x5c88>
  40d5a8:	cmp	w0, #0x0
  40d5ac:	cset	w0, ne  // ne = any
  40d5b0:	and	w0, w0, #0xff
  40d5b4:	cmp	w0, #0x0
  40d5b8:	b.eq	40d5e8 <printf@plt+0xbda8>  // b.none
  40d5bc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40d5c0:	add	x5, x0, #0xc0
  40d5c4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40d5c8:	add	x4, x0, #0xc0
  40d5cc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40d5d0:	add	x3, x0, #0xc0
  40d5d4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40d5d8:	add	x2, x0, #0x530
  40d5dc:	ldr	w1, [sp, #36]
  40d5e0:	ldr	x0, [sp, #40]
  40d5e4:	bl	414b88 <printf@plt+0x13348>
  40d5e8:	mov	x0, #0x48                  	// #72
  40d5ec:	bl	4169f8 <_Znwm@@Base>
  40d5f0:	mov	x19, x0
  40d5f4:	ldr	x2, [sp, #48]
  40d5f8:	ldr	x1, [sp, #72]
  40d5fc:	mov	x0, x19
  40d600:	bl	409ef0 <printf@plt+0x86b0>
  40d604:	str	x19, [sp, #264]
  40d608:	b	40d68c <printf@plt+0xbe4c>
  40d60c:	ldr	x0, [sp, #56]
  40d610:	bl	4074c8 <printf@plt+0x5c88>
  40d614:	cmp	w0, #0x0
  40d618:	cset	w0, ne  // ne = any
  40d61c:	and	w0, w0, #0xff
  40d620:	cmp	w0, #0x0
  40d624:	b.eq	40d654 <printf@plt+0xbe14>  // b.none
  40d628:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40d62c:	add	x5, x0, #0xc0
  40d630:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40d634:	add	x4, x0, #0xc0
  40d638:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40d63c:	add	x3, x0, #0xc0
  40d640:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40d644:	add	x2, x0, #0x560
  40d648:	ldr	w1, [sp, #36]
  40d64c:	ldr	x0, [sp, #40]
  40d650:	bl	414b88 <printf@plt+0x13348>
  40d654:	mov	x0, #0x48                  	// #72
  40d658:	bl	4169f8 <_Znwm@@Base>
  40d65c:	mov	x19, x0
  40d660:	ldr	x2, [sp, #48]
  40d664:	ldr	x1, [sp, #72]
  40d668:	mov	x0, x19
  40d66c:	bl	40a114 <printf@plt+0x88d4>
  40d670:	str	x19, [sp, #264]
  40d674:	b	40d68c <printf@plt+0xbe4c>
  40d678:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40d67c:	add	x2, x0, #0xd50
  40d680:	mov	w1, #0x656                 	// #1622
  40d684:	mov	w0, #0x0                   	// #0
  40d688:	bl	4073dc <printf@plt+0x5b9c>
  40d68c:	ldr	x0, [sp, #264]
  40d690:	cmp	x0, #0x0
  40d694:	b.eq	40d7f0 <printf@plt+0xbfb0>  // b.none
  40d698:	ldr	x0, [sp, #72]
  40d69c:	ldr	x1, [x0, #56]
  40d6a0:	ldrsw	x0, [sp, #68]
  40d6a4:	lsl	x0, x0, #3
  40d6a8:	add	x0, x1, x0
  40d6ac:	ldr	x1, [x0]
  40d6b0:	ldrsw	x0, [sp, #64]
  40d6b4:	lsl	x0, x0, #3
  40d6b8:	add	x0, x1, x0
  40d6bc:	ldr	x0, [x0]
  40d6c0:	str	x0, [sp, #208]
  40d6c4:	ldr	x0, [sp, #208]
  40d6c8:	cmp	x0, #0x0
  40d6cc:	b.eq	40d73c <printf@plt+0xbefc>  // b.none
  40d6d0:	ldr	w0, [sp, #68]
  40d6d4:	add	w1, w0, #0x1
  40d6d8:	add	x0, sp, #0xb0
  40d6dc:	bl	4143a8 <printf@plt+0x12b68>
  40d6e0:	ldr	w0, [sp, #64]
  40d6e4:	add	w1, w0, #0x1
  40d6e8:	add	x0, sp, #0xc0
  40d6ec:	bl	4143a8 <printf@plt+0x12b68>
  40d6f0:	add	x2, sp, #0xc0
  40d6f4:	add	x1, sp, #0xb0
  40d6f8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  40d6fc:	add	x5, x0, #0xc0
  40d700:	mov	x4, x2
  40d704:	mov	x3, x1
  40d708:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40d70c:	add	x2, x0, #0x590
  40d710:	ldr	w1, [sp, #36]
  40d714:	ldr	x0, [sp, #40]
  40d718:	bl	414b88 <printf@plt+0x13348>
  40d71c:	ldr	x0, [sp, #264]
  40d720:	cmp	x0, #0x0
  40d724:	b.eq	40d7f0 <printf@plt+0xbfb0>  // b.none
  40d728:	ldr	x1, [x0]
  40d72c:	add	x1, x1, #0x8
  40d730:	ldr	x1, [x1]
  40d734:	blr	x1
  40d738:	b	40d7f0 <printf@plt+0xbfb0>
  40d73c:	ldr	x0, [sp, #264]
  40d740:	ldr	w1, [sp, #36]
  40d744:	str	w1, [x0, #16]
  40d748:	ldr	x0, [sp, #264]
  40d74c:	ldr	x1, [sp, #40]
  40d750:	str	x1, [x0, #24]
  40d754:	ldr	x0, [sp, #264]
  40d758:	ldr	w1, [sp, #68]
  40d75c:	str	w1, [x0, #36]
  40d760:	ldr	x0, [sp, #264]
  40d764:	ldr	w1, [x0, #36]
  40d768:	ldr	x0, [sp, #264]
  40d76c:	str	w1, [x0, #32]
  40d770:	ldr	x0, [sp, #264]
  40d774:	ldr	w1, [sp, #64]
  40d778:	str	w1, [x0, #44]
  40d77c:	ldr	x0, [sp, #264]
  40d780:	ldr	w1, [x0, #44]
  40d784:	ldr	x0, [sp, #264]
  40d788:	str	w1, [x0, #40]
  40d78c:	ldr	x0, [sp, #72]
  40d790:	ldr	x0, [x0, #48]
  40d794:	ldr	x1, [sp, #264]
  40d798:	str	x1, [x0]
  40d79c:	ldr	x0, [sp, #264]
  40d7a0:	add	x1, x0, #0x8
  40d7a4:	ldr	x0, [sp, #72]
  40d7a8:	str	x1, [x0, #48]
  40d7ac:	ldr	x0, [sp, #72]
  40d7b0:	ldr	x1, [x0, #56]
  40d7b4:	ldrsw	x0, [sp, #68]
  40d7b8:	lsl	x0, x0, #3
  40d7bc:	add	x0, x1, x0
  40d7c0:	ldr	x1, [x0]
  40d7c4:	ldrsw	x0, [sp, #64]
  40d7c8:	lsl	x0, x0, #3
  40d7cc:	add	x0, x1, x0
  40d7d0:	ldr	x1, [sp, #264]
  40d7d4:	str	x1, [x0]
  40d7d8:	b	40d7f0 <printf@plt+0xbfb0>
  40d7dc:	mov	x19, x0
  40d7e0:	add	x0, sp, #0xa0
  40d7e4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40d7e8:	mov	x0, x19
  40d7ec:	bl	4017e0 <_Unwind_Resume@plt>
  40d7f0:	nop
  40d7f4:	ldr	x19, [sp, #16]
  40d7f8:	ldp	x29, x30, [sp], #272
  40d7fc:	ret
  40d800:	stp	x29, x30, [sp, #-64]!
  40d804:	mov	x29, sp
  40d808:	str	x0, [sp, #40]
  40d80c:	str	w1, [sp, #36]
  40d810:	str	x2, [sp, #24]
  40d814:	ldr	w1, [sp, #36]
  40d818:	ldr	x0, [sp, #40]
  40d81c:	bl	40bfa0 <printf@plt+0xa760>
  40d820:	str	wzr, [sp, #60]
  40d824:	ldr	x0, [sp, #40]
  40d828:	ldr	w0, [x0, #4]
  40d82c:	ldr	w1, [sp, #60]
  40d830:	cmp	w1, w0
  40d834:	b.gt	40d87c <printf@plt+0xc03c>
  40d838:	ldrsw	x0, [sp, #60]
  40d83c:	ldr	x1, [sp, #24]
  40d840:	add	x1, x1, x0
  40d844:	ldr	x0, [sp, #40]
  40d848:	ldr	x2, [x0, #64]
  40d84c:	ldrsw	x0, [sp, #36]
  40d850:	lsl	x0, x0, #3
  40d854:	add	x0, x2, x0
  40d858:	ldr	x2, [x0]
  40d85c:	ldrsw	x0, [sp, #60]
  40d860:	add	x0, x2, x0
  40d864:	ldrb	w1, [x1]
  40d868:	strb	w1, [x0]
  40d86c:	ldr	w0, [sp, #60]
  40d870:	add	w0, w0, #0x1
  40d874:	str	w0, [sp, #60]
  40d878:	b	40d824 <printf@plt+0xbfe4>
  40d87c:	nop
  40d880:	ldp	x29, x30, [sp], #64
  40d884:	ret
  40d888:	stp	x29, x30, [sp, #-48]!
  40d88c:	mov	x29, sp
  40d890:	str	x0, [sp, #24]
  40d894:	ldr	x0, [sp, #24]
  40d898:	ldr	x0, [x0, #40]
  40d89c:	str	x0, [sp, #40]
  40d8a0:	ldr	x0, [sp, #40]
  40d8a4:	cmp	x0, #0x0
  40d8a8:	b.eq	40d96c <printf@plt+0xc12c>  // b.none
  40d8ac:	ldr	x0, [sp, #40]
  40d8b0:	ldr	w0, [x0, #32]
  40d8b4:	str	w0, [sp, #36]
  40d8b8:	ldr	x0, [sp, #40]
  40d8bc:	ldr	w0, [x0, #36]
  40d8c0:	ldr	w1, [sp, #36]
  40d8c4:	cmp	w1, w0
  40d8c8:	b.gt	40d95c <printf@plt+0xc11c>
  40d8cc:	ldr	x0, [sp, #40]
  40d8d0:	ldr	w0, [x0, #40]
  40d8d4:	str	w0, [sp, #32]
  40d8d8:	ldr	x0, [sp, #40]
  40d8dc:	ldr	w0, [x0, #44]
  40d8e0:	ldr	w1, [sp, #32]
  40d8e4:	cmp	w1, w0
  40d8e8:	b.gt	40d94c <printf@plt+0xc10c>
  40d8ec:	ldr	x0, [sp, #24]
  40d8f0:	ldr	x1, [x0, #56]
  40d8f4:	ldrsw	x0, [sp, #36]
  40d8f8:	lsl	x0, x0, #3
  40d8fc:	add	x0, x1, x0
  40d900:	ldr	x1, [x0]
  40d904:	ldrsw	x0, [sp, #32]
  40d908:	lsl	x0, x0, #3
  40d90c:	add	x0, x1, x0
  40d910:	ldr	x0, [x0]
  40d914:	ldr	x1, [sp, #40]
  40d918:	cmp	x1, x0
  40d91c:	cset	w0, eq  // eq = none
  40d920:	and	w0, w0, #0xff
  40d924:	mov	w3, w0
  40d928:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40d92c:	add	x2, x0, #0xd50
  40d930:	mov	w1, #0x67e                 	// #1662
  40d934:	mov	w0, w3
  40d938:	bl	4073dc <printf@plt+0x5b9c>
  40d93c:	ldr	w0, [sp, #32]
  40d940:	add	w0, w0, #0x1
  40d944:	str	w0, [sp, #32]
  40d948:	b	40d8d8 <printf@plt+0xc098>
  40d94c:	ldr	w0, [sp, #36]
  40d950:	add	w0, w0, #0x1
  40d954:	str	w0, [sp, #36]
  40d958:	b	40d8b8 <printf@plt+0xc078>
  40d95c:	ldr	x0, [sp, #40]
  40d960:	ldr	x0, [x0, #8]
  40d964:	str	x0, [sp, #40]
  40d968:	b	40d8a0 <printf@plt+0xc060>
  40d96c:	nop
  40d970:	ldp	x29, x30, [sp], #48
  40d974:	ret
  40d978:	stp	x29, x30, [sp, #-48]!
  40d97c:	mov	x29, sp
  40d980:	str	x0, [sp, #24]
  40d984:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40d988:	add	x0, x0, #0x248
  40d98c:	mov	w1, #0x1                   	// #1
  40d990:	str	w1, [x0]
  40d994:	ldr	x0, [sp, #24]
  40d998:	bl	40d888 <printf@plt+0xc048>
  40d99c:	ldr	x0, [sp, #24]
  40d9a0:	bl	40dcf4 <printf@plt+0xc4b4>
  40d9a4:	ldr	x0, [sp, #24]
  40d9a8:	bl	40da60 <printf@plt+0xc220>
  40d9ac:	ldr	x0, [sp, #24]
  40d9b0:	bl	40fa9c <printf@plt+0xe25c>
  40d9b4:	ldr	x0, [sp, #24]
  40d9b8:	ldr	w0, [x0, #120]
  40d9bc:	and	w0, w0, #0x1
  40d9c0:	cmp	w0, #0x0
  40d9c4:	b.ne	40d9d4 <printf@plt+0xc194>  // b.any
  40d9c8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40d9cc:	add	x0, x0, #0x5b8
  40d9d0:	bl	4133e4 <printf@plt+0x11ba4>
  40d9d4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40d9d8:	add	x0, x0, #0x5d0
  40d9dc:	bl	4133e4 <printf@plt+0x11ba4>
  40d9e0:	ldr	x0, [sp, #24]
  40d9e4:	ldr	w0, [x0, #120]
  40d9e8:	and	w0, w0, #0x1
  40d9ec:	cmp	w0, #0x0
  40d9f0:	b.ne	40da00 <printf@plt+0xc1c0>  // b.any
  40d9f4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40d9f8:	add	x0, x0, #0x340
  40d9fc:	bl	4133e4 <printf@plt+0x11ba4>
  40da00:	ldr	x0, [sp, #24]
  40da04:	bl	41129c <printf@plt+0xfa5c>
  40da08:	ldr	x0, [sp, #24]
  40da0c:	bl	411978 <printf@plt+0x10138>
  40da10:	ldr	x0, [sp, #24]
  40da14:	bl	412bec <printf@plt+0x113ac>
  40da18:	str	wzr, [sp, #44]
  40da1c:	ldr	x0, [sp, #24]
  40da20:	ldr	w0, [x0]
  40da24:	ldr	w1, [sp, #44]
  40da28:	cmp	w1, w0
  40da2c:	b.ge	40da4c <printf@plt+0xc20c>  // b.tcont
  40da30:	ldr	w1, [sp, #44]
  40da34:	ldr	x0, [sp, #24]
  40da38:	bl	411e28 <printf@plt+0x105e8>
  40da3c:	ldr	w0, [sp, #44]
  40da40:	add	w0, w0, #0x1
  40da44:	str	w0, [sp, #44]
  40da48:	b	40da1c <printf@plt+0xc1dc>
  40da4c:	ldr	x0, [sp, #24]
  40da50:	bl	412d24 <printf@plt+0x114e4>
  40da54:	nop
  40da58:	ldp	x29, x30, [sp], #48
  40da5c:	ret
  40da60:	stp	x29, x30, [sp, #-80]!
  40da64:	mov	x29, sp
  40da68:	str	x0, [sp, #24]
  40da6c:	ldr	x0, [sp, #24]
  40da70:	ldr	w0, [x0]
  40da74:	sxtw	x0, w0
  40da78:	bl	4014d0 <_Znam@plt>
  40da7c:	mov	x1, x0
  40da80:	ldr	x0, [sp, #24]
  40da84:	str	x1, [x0, #72]
  40da88:	str	wzr, [sp, #76]
  40da8c:	ldr	x0, [sp, #24]
  40da90:	ldr	w0, [x0]
  40da94:	ldr	w1, [sp, #76]
  40da98:	cmp	w1, w0
  40da9c:	b.ge	40dc80 <printf@plt+0xc440>  // b.tcont
  40daa0:	str	wzr, [sp, #72]
  40daa4:	str	wzr, [sp, #68]
  40daa8:	str	wzr, [sp, #64]
  40daac:	str	wzr, [sp, #60]
  40dab0:	ldr	x0, [sp, #24]
  40dab4:	ldr	w0, [x0, #4]
  40dab8:	ldr	w1, [sp, #60]
  40dabc:	cmp	w1, w0
  40dac0:	b.ge	40dbe8 <printf@plt+0xc3a8>  // b.tcont
  40dac4:	ldr	x0, [sp, #24]
  40dac8:	ldr	x1, [x0, #56]
  40dacc:	ldrsw	x0, [sp, #76]
  40dad0:	lsl	x0, x0, #3
  40dad4:	add	x0, x1, x0
  40dad8:	ldr	x1, [x0]
  40dadc:	ldrsw	x0, [sp, #60]
  40dae0:	lsl	x0, x0, #3
  40dae4:	add	x0, x1, x0
  40dae8:	ldr	x0, [x0]
  40daec:	str	x0, [sp, #48]
  40daf0:	ldr	x0, [sp, #48]
  40daf4:	cmp	x0, #0x0
  40daf8:	b.eq	40dbd4 <printf@plt+0xc394>  // b.none
  40dafc:	ldr	x0, [sp, #48]
  40db00:	ldr	w1, [x0, #32]
  40db04:	ldr	x0, [sp, #48]
  40db08:	ldr	w0, [x0, #36]
  40db0c:	cmp	w1, w0
  40db10:	b.ne	40dbc8 <printf@plt+0xc388>  // b.any
  40db14:	ldr	x0, [sp, #48]
  40db18:	ldr	x0, [x0]
  40db1c:	add	x0, x0, #0x50
  40db20:	ldr	x1, [x0]
  40db24:	ldr	x0, [sp, #48]
  40db28:	blr	x1
  40db2c:	str	w0, [sp, #44]
  40db30:	ldr	w0, [sp, #44]
  40db34:	cmp	w0, #0x2
  40db38:	b.eq	40db94 <printf@plt+0xc354>  // b.none
  40db3c:	ldr	w0, [sp, #44]
  40db40:	cmp	w0, #0x2
  40db44:	b.gt	40dba0 <printf@plt+0xc360>
  40db48:	ldr	w0, [sp, #44]
  40db4c:	cmp	w0, #0x1
  40db50:	b.eq	40db88 <printf@plt+0xc348>  // b.none
  40db54:	ldr	w0, [sp, #44]
  40db58:	cmp	w0, #0x1
  40db5c:	b.gt	40dba0 <printf@plt+0xc360>
  40db60:	ldr	w0, [sp, #44]
  40db64:	cmn	w0, #0x1
  40db68:	b.eq	40db7c <printf@plt+0xc33c>  // b.none
  40db6c:	ldr	w0, [sp, #44]
  40db70:	cmp	w0, #0x0
  40db74:	b.eq	40dbb8 <printf@plt+0xc378>  // b.none
  40db78:	b	40dba0 <printf@plt+0xc360>
  40db7c:	mov	w0, #0x1                   	// #1
  40db80:	str	w0, [sp, #64]
  40db84:	b	40dbbc <printf@plt+0xc37c>
  40db88:	mov	w0, #0x1                   	// #1
  40db8c:	str	w0, [sp, #72]
  40db90:	b	40dbbc <printf@plt+0xc37c>
  40db94:	mov	w0, #0x1                   	// #1
  40db98:	str	w0, [sp, #68]
  40db9c:	b	40dbbc <printf@plt+0xc37c>
  40dba0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40dba4:	add	x2, x0, #0xd50
  40dba8:	mov	w1, #0x6b2                 	// #1714
  40dbac:	mov	w0, #0x0                   	// #0
  40dbb0:	bl	4073dc <printf@plt+0x5b9c>
  40dbb4:	b	40dbbc <printf@plt+0xc37c>
  40dbb8:	nop
  40dbbc:	ldr	w0, [sp, #64]
  40dbc0:	cmp	w0, #0x0
  40dbc4:	b.ne	40dbe4 <printf@plt+0xc3a4>  // b.any
  40dbc8:	ldr	x0, [sp, #48]
  40dbcc:	ldr	w0, [x0, #44]
  40dbd0:	str	w0, [sp, #60]
  40dbd4:	ldr	w0, [sp, #60]
  40dbd8:	add	w0, w0, #0x1
  40dbdc:	str	w0, [sp, #60]
  40dbe0:	b	40dab0 <printf@plt+0xc270>
  40dbe4:	nop
  40dbe8:	ldr	w0, [sp, #64]
  40dbec:	cmp	w0, #0x0
  40dbf0:	b.eq	40dc0c <printf@plt+0xc3cc>  // b.none
  40dbf4:	ldr	x0, [sp, #24]
  40dbf8:	ldr	x1, [x0, #72]
  40dbfc:	ldrsw	x0, [sp, #76]
  40dc00:	add	x0, x1, x0
  40dc04:	strb	wzr, [x0]
  40dc08:	b	40dc70 <printf@plt+0xc430>
  40dc0c:	ldr	w0, [sp, #68]
  40dc10:	cmp	w0, #0x0
  40dc14:	b.eq	40dc34 <printf@plt+0xc3f4>  // b.none
  40dc18:	ldr	x0, [sp, #24]
  40dc1c:	ldr	x1, [x0, #72]
  40dc20:	ldrsw	x0, [sp, #76]
  40dc24:	add	x0, x1, x0
  40dc28:	mov	w1, #0x2                   	// #2
  40dc2c:	strb	w1, [x0]
  40dc30:	b	40dc70 <printf@plt+0xc430>
  40dc34:	ldr	w0, [sp, #72]
  40dc38:	cmp	w0, #0x0
  40dc3c:	b.eq	40dc5c <printf@plt+0xc41c>  // b.none
  40dc40:	ldr	x0, [sp, #24]
  40dc44:	ldr	x1, [x0, #72]
  40dc48:	ldrsw	x0, [sp, #76]
  40dc4c:	add	x0, x1, x0
  40dc50:	mov	w1, #0x1                   	// #1
  40dc54:	strb	w1, [x0]
  40dc58:	b	40dc70 <printf@plt+0xc430>
  40dc5c:	ldr	x0, [sp, #24]
  40dc60:	ldr	x1, [x0, #72]
  40dc64:	ldrsw	x0, [sp, #76]
  40dc68:	add	x0, x1, x0
  40dc6c:	strb	wzr, [x0]
  40dc70:	ldr	w0, [sp, #76]
  40dc74:	add	w0, w0, #0x1
  40dc78:	str	w0, [sp, #76]
  40dc7c:	b	40da8c <printf@plt+0xc24c>
  40dc80:	nop
  40dc84:	ldp	x29, x30, [sp], #80
  40dc88:	ret
  40dc8c:	sub	sp, sp, #0x20
  40dc90:	str	x0, [sp, #8]
  40dc94:	str	wzr, [sp, #28]
  40dc98:	str	wzr, [sp, #24]
  40dc9c:	ldr	x0, [sp, #8]
  40dca0:	ldr	w0, [x0, #4]
  40dca4:	ldr	w1, [sp, #24]
  40dca8:	cmp	w1, w0
  40dcac:	b.ge	40dce8 <printf@plt+0xc4a8>  // b.tcont
  40dcb0:	ldr	x0, [sp, #8]
  40dcb4:	ldr	x1, [x0, #128]
  40dcb8:	ldrsw	x0, [sp, #24]
  40dcbc:	add	x0, x1, x0
  40dcc0:	ldrb	w0, [x0]
  40dcc4:	cmp	w0, #0x0
  40dcc8:	b.eq	40dcd8 <printf@plt+0xc498>  // b.none
  40dccc:	ldr	w0, [sp, #28]
  40dcd0:	add	w0, w0, #0x1
  40dcd4:	str	w0, [sp, #28]
  40dcd8:	ldr	w0, [sp, #24]
  40dcdc:	add	w0, w0, #0x1
  40dce0:	str	w0, [sp, #24]
  40dce4:	b	40dc9c <printf@plt+0xc45c>
  40dce8:	ldr	w0, [sp, #28]
  40dcec:	add	sp, sp, #0x20
  40dcf0:	ret
  40dcf4:	stp	x29, x30, [sp, #-64]!
  40dcf8:	mov	x29, sp
  40dcfc:	str	x19, [sp, #16]
  40dd00:	str	x0, [sp, #40]
  40dd04:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40dd08:	add	x0, x0, #0x610
  40dd0c:	bl	4133e4 <printf@plt+0x11ba4>
  40dd10:	ldr	x0, [sp, #40]
  40dd14:	ldr	w0, [x0, #8]
  40dd18:	cmp	w0, #0x0
  40dd1c:	b.le	40dd70 <printf@plt+0xc530>
  40dd20:	ldr	x0, [sp, #40]
  40dd24:	ldr	w0, [x0, #8]
  40dd28:	add	x1, sp, #0x30
  40dd2c:	mov	x8, x1
  40dd30:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40dd34:	add	x1, sp, #0x30
  40dd38:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40dd3c:	add	x5, x0, #0x238
  40dd40:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40dd44:	add	x4, x0, #0x238
  40dd48:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40dd4c:	add	x3, x0, #0x238
  40dd50:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40dd54:	add	x2, x0, #0x238
  40dd58:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40dd5c:	add	x0, x0, #0x628
  40dd60:	bl	413058 <printf@plt+0x11818>
  40dd64:	add	x0, sp, #0x30
  40dd68:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40dd6c:	b	40dd7c <printf@plt+0xc53c>
  40dd70:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40dd74:	add	x0, x0, #0x638
  40dd78:	bl	4133e4 <printf@plt+0x11ba4>
  40dd7c:	ldr	x0, [sp, #40]
  40dd80:	ldr	w0, [x0, #120]
  40dd84:	and	w0, w0, #0x1
  40dd88:	cmp	w0, #0x0
  40dd8c:	b.ne	40dd9c <printf@plt+0xc55c>  // b.any
  40dd90:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40dd94:	add	x0, x0, #0x650
  40dd98:	bl	4133e4 <printf@plt+0x11ba4>
  40dd9c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40dda0:	add	x0, x0, #0x220
  40dda4:	ldr	w0, [x0]
  40dda8:	cmp	w0, #0x0
  40ddac:	b.eq	40ddbc <printf@plt+0xc57c>  // b.none
  40ddb0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40ddb4:	add	x0, x0, #0x668
  40ddb8:	bl	4133e4 <printf@plt+0x11ba4>
  40ddbc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40ddc0:	add	x0, x0, #0x678
  40ddc4:	bl	4133e4 <printf@plt+0x11ba4>
  40ddc8:	ldr	x0, [sp, #40]
  40ddcc:	ldr	w0, [x0, #120]
  40ddd0:	and	w0, w0, #0x20
  40ddd4:	cmp	w0, #0x0
  40ddd8:	b.ne	40dde8 <printf@plt+0xc5a8>  // b.any
  40dddc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40dde0:	add	x0, x0, #0x968
  40dde4:	bl	4133e4 <printf@plt+0x11ba4>
  40dde8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40ddec:	add	x0, x0, #0xce0
  40ddf0:	bl	4133e4 <printf@plt+0x11ba4>
  40ddf4:	b	40de0c <printf@plt+0xc5cc>
  40ddf8:	mov	x19, x0
  40ddfc:	add	x0, sp, #0x30
  40de00:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40de04:	mov	x0, x19
  40de08:	bl	4017e0 <_Unwind_Resume@plt>
  40de0c:	ldr	x19, [sp, #16]
  40de10:	ldp	x29, x30, [sp], #64
  40de14:	ret
  40de18:	stp	x29, x30, [sp, #-48]!
  40de1c:	mov	x29, sp
  40de20:	str	x19, [sp, #16]
  40de24:	mov	x19, x8
  40de28:	str	w0, [sp, #44]
  40de2c:	str	w1, [sp, #40]
  40de30:	ldr	w3, [sp, #40]
  40de34:	ldr	w2, [sp, #44]
  40de38:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40de3c:	add	x1, x0, #0xcf0
  40de40:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40de44:	add	x0, x0, #0x268
  40de48:	bl	401600 <sprintf@plt>
  40de4c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40de50:	add	x1, x0, #0x268
  40de54:	mov	x0, x19
  40de58:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40de5c:	mov	x0, x19
  40de60:	ldr	x19, [sp, #16]
  40de64:	ldp	x29, x30, [sp], #48
  40de68:	ret
  40de6c:	stp	x29, x30, [sp, #-48]!
  40de70:	mov	x29, sp
  40de74:	str	x19, [sp, #16]
  40de78:	mov	x19, x8
  40de7c:	str	w0, [sp, #44]
  40de80:	str	w1, [sp, #40]
  40de84:	ldr	w3, [sp, #40]
  40de88:	ldr	w2, [sp, #44]
  40de8c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40de90:	add	x1, x0, #0xd00
  40de94:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40de98:	add	x0, x0, #0x288
  40de9c:	bl	401600 <sprintf@plt>
  40dea0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40dea4:	add	x1, x0, #0x288
  40dea8:	mov	x0, x19
  40deac:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40deb0:	mov	x0, x19
  40deb4:	ldr	x19, [sp, #16]
  40deb8:	ldp	x29, x30, [sp], #48
  40debc:	ret
  40dec0:	stp	x29, x30, [sp, #-48]!
  40dec4:	mov	x29, sp
  40dec8:	str	x19, [sp, #16]
  40decc:	mov	x19, x8
  40ded0:	str	w0, [sp, #44]
  40ded4:	str	w1, [sp, #40]
  40ded8:	ldr	w3, [sp, #40]
  40dedc:	ldr	w2, [sp, #44]
  40dee0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40dee4:	add	x1, x0, #0xd10
  40dee8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40deec:	add	x0, x0, #0x2a8
  40def0:	bl	401600 <sprintf@plt>
  40def4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40def8:	add	x1, x0, #0x2a8
  40defc:	mov	x0, x19
  40df00:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40df04:	mov	x0, x19
  40df08:	ldr	x19, [sp, #16]
  40df0c:	ldp	x29, x30, [sp], #48
  40df10:	ret
  40df14:	stp	x29, x30, [sp, #-48]!
  40df18:	mov	x29, sp
  40df1c:	str	x19, [sp, #16]
  40df20:	mov	x19, x8
  40df24:	str	w0, [sp, #44]
  40df28:	str	w1, [sp, #40]
  40df2c:	ldr	w2, [sp, #44]
  40df30:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40df34:	add	x1, x0, #0xd20
  40df38:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40df3c:	add	x0, x0, #0x2c8
  40df40:	bl	401600 <sprintf@plt>
  40df44:	ldr	w1, [sp, #40]
  40df48:	ldr	w0, [sp, #44]
  40df4c:	cmp	w1, w0
  40df50:	b.eq	40df7c <printf@plt+0xc73c>  // b.none
  40df54:	mov	w1, #0x0                   	// #0
  40df58:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40df5c:	add	x0, x0, #0x2c8
  40df60:	bl	4015c0 <strchr@plt>
  40df64:	mov	x3, x0
  40df68:	ldr	w2, [sp, #40]
  40df6c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40df70:	add	x1, x0, #0xd28
  40df74:	mov	x0, x3
  40df78:	bl	401600 <sprintf@plt>
  40df7c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40df80:	add	x1, x0, #0x2c8
  40df84:	mov	x0, x19
  40df88:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40df8c:	mov	x0, x19
  40df90:	ldr	x19, [sp, #16]
  40df94:	ldp	x29, x30, [sp], #48
  40df98:	ret
  40df9c:	stp	x29, x30, [sp, #-48]!
  40dfa0:	mov	x29, sp
  40dfa4:	str	x19, [sp, #16]
  40dfa8:	mov	x19, x8
  40dfac:	str	w0, [sp, #44]
  40dfb0:	str	w1, [sp, #40]
  40dfb4:	ldr	w2, [sp, #44]
  40dfb8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40dfbc:	add	x1, x0, #0xd30
  40dfc0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40dfc4:	add	x0, x0, #0x2e0
  40dfc8:	bl	401600 <sprintf@plt>
  40dfcc:	ldr	w1, [sp, #40]
  40dfd0:	ldr	w0, [sp, #44]
  40dfd4:	cmp	w1, w0
  40dfd8:	b.eq	40e004 <printf@plt+0xc7c4>  // b.none
  40dfdc:	mov	w1, #0x0                   	// #0
  40dfe0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40dfe4:	add	x0, x0, #0x2e0
  40dfe8:	bl	4015c0 <strchr@plt>
  40dfec:	mov	x3, x0
  40dff0:	ldr	w2, [sp, #40]
  40dff4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40dff8:	add	x1, x0, #0xd28
  40dffc:	mov	x0, x3
  40e000:	bl	401600 <sprintf@plt>
  40e004:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e008:	add	x1, x0, #0x2e0
  40e00c:	mov	x0, x19
  40e010:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40e014:	mov	x0, x19
  40e018:	ldr	x19, [sp, #16]
  40e01c:	ldp	x29, x30, [sp], #48
  40e020:	ret
  40e024:	stp	x29, x30, [sp, #-48]!
  40e028:	mov	x29, sp
  40e02c:	str	x19, [sp, #16]
  40e030:	mov	x19, x8
  40e034:	str	w0, [sp, #44]
  40e038:	str	w1, [sp, #40]
  40e03c:	ldr	w2, [sp, #44]
  40e040:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e044:	add	x1, x0, #0xd38
  40e048:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e04c:	add	x0, x0, #0x300
  40e050:	bl	401600 <sprintf@plt>
  40e054:	ldr	w1, [sp, #40]
  40e058:	ldr	w0, [sp, #44]
  40e05c:	cmp	w1, w0
  40e060:	b.eq	40e08c <printf@plt+0xc84c>  // b.none
  40e064:	mov	w1, #0x0                   	// #0
  40e068:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e06c:	add	x0, x0, #0x300
  40e070:	bl	4015c0 <strchr@plt>
  40e074:	mov	x3, x0
  40e078:	ldr	w2, [sp, #40]
  40e07c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e080:	add	x1, x0, #0xd28
  40e084:	mov	x0, x3
  40e088:	bl	401600 <sprintf@plt>
  40e08c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e090:	add	x1, x0, #0x300
  40e094:	mov	x0, x19
  40e098:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40e09c:	mov	x0, x19
  40e0a0:	ldr	x19, [sp, #16]
  40e0a4:	ldp	x29, x30, [sp], #48
  40e0a8:	ret
  40e0ac:	stp	x29, x30, [sp, #-48]!
  40e0b0:	mov	x29, sp
  40e0b4:	str	x19, [sp, #16]
  40e0b8:	mov	x19, x8
  40e0bc:	str	w0, [sp, #44]
  40e0c0:	str	w1, [sp, #40]
  40e0c4:	ldr	w2, [sp, #44]
  40e0c8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e0cc:	add	x1, x0, #0xd40
  40e0d0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e0d4:	add	x0, x0, #0x320
  40e0d8:	bl	401600 <sprintf@plt>
  40e0dc:	ldr	w1, [sp, #40]
  40e0e0:	ldr	w0, [sp, #44]
  40e0e4:	cmp	w1, w0
  40e0e8:	b.eq	40e114 <printf@plt+0xc8d4>  // b.none
  40e0ec:	mov	w1, #0x0                   	// #0
  40e0f0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e0f4:	add	x0, x0, #0x320
  40e0f8:	bl	4015c0 <strchr@plt>
  40e0fc:	mov	x3, x0
  40e100:	ldr	w2, [sp, #40]
  40e104:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e108:	add	x1, x0, #0xd28
  40e10c:	mov	x0, x3
  40e110:	bl	401600 <sprintf@plt>
  40e114:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e118:	add	x1, x0, #0x320
  40e11c:	mov	x0, x19
  40e120:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40e124:	mov	x0, x19
  40e128:	ldr	x19, [sp, #16]
  40e12c:	ldp	x29, x30, [sp], #48
  40e130:	ret
  40e134:	stp	x29, x30, [sp, #-48]!
  40e138:	mov	x29, sp
  40e13c:	str	x19, [sp, #16]
  40e140:	mov	x19, x8
  40e144:	str	w0, [sp, #44]
  40e148:	ldr	w2, [sp, #44]
  40e14c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e150:	add	x1, x0, #0xd48
  40e154:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e158:	add	x0, x0, #0x340
  40e15c:	bl	401600 <sprintf@plt>
  40e160:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e164:	add	x1, x0, #0x340
  40e168:	mov	x0, x19
  40e16c:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40e170:	mov	x0, x19
  40e174:	ldr	x19, [sp, #16]
  40e178:	ldp	x29, x30, [sp], #48
  40e17c:	ret
  40e180:	stp	x29, x30, [sp, #-48]!
  40e184:	mov	x29, sp
  40e188:	str	x19, [sp, #16]
  40e18c:	mov	x19, x8
  40e190:	str	w0, [sp, #44]
  40e194:	ldr	w2, [sp, #44]
  40e198:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e19c:	add	x1, x0, #0xd50
  40e1a0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e1a4:	add	x0, x0, #0x350
  40e1a8:	bl	401600 <sprintf@plt>
  40e1ac:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e1b0:	add	x1, x0, #0x350
  40e1b4:	mov	x0, x19
  40e1b8:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40e1bc:	mov	x0, x19
  40e1c0:	ldr	x19, [sp, #16]
  40e1c4:	ldp	x29, x30, [sp], #48
  40e1c8:	ret
  40e1cc:	stp	x29, x30, [sp, #-48]!
  40e1d0:	mov	x29, sp
  40e1d4:	str	x19, [sp, #16]
  40e1d8:	mov	x19, x8
  40e1dc:	str	w0, [sp, #44]
  40e1e0:	ldr	w2, [sp, #44]
  40e1e4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e1e8:	add	x1, x0, #0xd58
  40e1ec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e1f0:	add	x0, x0, #0x360
  40e1f4:	bl	401600 <sprintf@plt>
  40e1f8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e1fc:	add	x1, x0, #0x360
  40e200:	mov	x0, x19
  40e204:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40e208:	mov	x0, x19
  40e20c:	ldr	x19, [sp, #16]
  40e210:	ldp	x29, x30, [sp], #48
  40e214:	ret
  40e218:	stp	x29, x30, [sp, #-48]!
  40e21c:	mov	x29, sp
  40e220:	str	x19, [sp, #16]
  40e224:	mov	x19, x8
  40e228:	str	w0, [sp, #44]
  40e22c:	ldr	w2, [sp, #44]
  40e230:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e234:	add	x1, x0, #0xd60
  40e238:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e23c:	add	x0, x0, #0x370
  40e240:	bl	401600 <sprintf@plt>
  40e244:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e248:	add	x1, x0, #0x370
  40e24c:	mov	x0, x19
  40e250:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40e254:	mov	x0, x19
  40e258:	ldr	x19, [sp, #16]
  40e25c:	ldp	x29, x30, [sp], #48
  40e260:	ret
  40e264:	stp	x29, x30, [sp, #-48]!
  40e268:	mov	x29, sp
  40e26c:	str	x19, [sp, #16]
  40e270:	mov	x19, x8
  40e274:	str	w0, [sp, #44]
  40e278:	ldr	w2, [sp, #44]
  40e27c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e280:	add	x1, x0, #0xd68
  40e284:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e288:	add	x0, x0, #0x380
  40e28c:	bl	401600 <sprintf@plt>
  40e290:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e294:	add	x1, x0, #0x380
  40e298:	mov	x0, x19
  40e29c:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40e2a0:	mov	x0, x19
  40e2a4:	ldr	x19, [sp, #16]
  40e2a8:	ldp	x29, x30, [sp], #48
  40e2ac:	ret
  40e2b0:	stp	x29, x30, [sp, #-48]!
  40e2b4:	mov	x29, sp
  40e2b8:	str	x19, [sp, #16]
  40e2bc:	mov	x19, x8
  40e2c0:	str	w0, [sp, #44]
  40e2c4:	ldr	w2, [sp, #44]
  40e2c8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e2cc:	add	x1, x0, #0xd70
  40e2d0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e2d4:	add	x0, x0, #0x390
  40e2d8:	bl	401600 <sprintf@plt>
  40e2dc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e2e0:	add	x1, x0, #0x390
  40e2e4:	mov	x0, x19
  40e2e8:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  40e2ec:	mov	x0, x19
  40e2f0:	ldr	x19, [sp, #16]
  40e2f4:	ldp	x29, x30, [sp], #48
  40e2f8:	ret
  40e2fc:	stp	x29, x30, [sp, #-112]!
  40e300:	mov	x29, sp
  40e304:	str	x19, [sp, #16]
  40e308:	str	w0, [sp, #44]
  40e30c:	str	w1, [sp, #40]
  40e310:	add	x0, sp, #0x30
  40e314:	mov	x8, x0
  40e318:	ldr	w1, [sp, #40]
  40e31c:	ldr	w0, [sp, #44]
  40e320:	bl	40df14 <printf@plt+0xc6d4>
  40e324:	add	x0, sp, #0x40
  40e328:	mov	x8, x0
  40e32c:	ldr	w1, [sp, #40]
  40e330:	ldr	w0, [sp, #44]
  40e334:	bl	40e0ac <printf@plt+0xc86c>
  40e338:	add	x0, sp, #0x50
  40e33c:	mov	x8, x0
  40e340:	ldr	w1, [sp, #40]
  40e344:	ldr	w0, [sp, #44]
  40e348:	bl	40df9c <printf@plt+0xc75c>
  40e34c:	add	x0, sp, #0x60
  40e350:	mov	x8, x0
  40e354:	ldr	w1, [sp, #40]
  40e358:	ldr	w0, [sp, #44]
  40e35c:	bl	40e024 <printf@plt+0xc7e4>
  40e360:	add	x4, sp, #0x60
  40e364:	add	x3, sp, #0x50
  40e368:	add	x2, sp, #0x40
  40e36c:	add	x1, sp, #0x30
  40e370:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e374:	add	x5, x0, #0x238
  40e378:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e37c:	add	x0, x0, #0xd78
  40e380:	bl	413058 <printf@plt+0x11818>
  40e384:	add	x0, sp, #0x60
  40e388:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e38c:	add	x0, sp, #0x50
  40e390:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e394:	add	x0, sp, #0x40
  40e398:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e39c:	add	x0, sp, #0x30
  40e3a0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e3a4:	b	40e3ec <printf@plt+0xcbac>
  40e3a8:	mov	x19, x0
  40e3ac:	add	x0, sp, #0x60
  40e3b0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e3b4:	b	40e3bc <printf@plt+0xcb7c>
  40e3b8:	mov	x19, x0
  40e3bc:	add	x0, sp, #0x50
  40e3c0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e3c4:	b	40e3cc <printf@plt+0xcb8c>
  40e3c8:	mov	x19, x0
  40e3cc:	add	x0, sp, #0x40
  40e3d0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e3d4:	b	40e3dc <printf@plt+0xcb9c>
  40e3d8:	mov	x19, x0
  40e3dc:	add	x0, sp, #0x30
  40e3e0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e3e4:	mov	x0, x19
  40e3e8:	bl	4017e0 <_Unwind_Resume@plt>
  40e3ec:	ldr	x19, [sp, #16]
  40e3f0:	ldp	x29, x30, [sp], #112
  40e3f4:	ret
  40e3f8:	stp	x29, x30, [sp, #-112]!
  40e3fc:	mov	x29, sp
  40e400:	str	x19, [sp, #16]
  40e404:	str	w0, [sp, #44]
  40e408:	str	w1, [sp, #40]
  40e40c:	add	x0, sp, #0x30
  40e410:	mov	x8, x0
  40e414:	ldr	w1, [sp, #40]
  40e418:	ldr	w0, [sp, #44]
  40e41c:	bl	40df14 <printf@plt+0xc6d4>
  40e420:	add	x0, sp, #0x40
  40e424:	mov	x8, x0
  40e428:	ldr	w1, [sp, #40]
  40e42c:	ldr	w0, [sp, #44]
  40e430:	bl	40df9c <printf@plt+0xc75c>
  40e434:	add	x0, sp, #0x50
  40e438:	mov	x8, x0
  40e43c:	ldr	w1, [sp, #40]
  40e440:	ldr	w0, [sp, #44]
  40e444:	bl	40e024 <printf@plt+0xc7e4>
  40e448:	add	x0, sp, #0x60
  40e44c:	mov	x8, x0
  40e450:	ldr	w1, [sp, #40]
  40e454:	ldr	w0, [sp, #44]
  40e458:	bl	40e0ac <printf@plt+0xc86c>
  40e45c:	add	x4, sp, #0x60
  40e460:	add	x3, sp, #0x50
  40e464:	add	x2, sp, #0x40
  40e468:	add	x1, sp, #0x30
  40e46c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e470:	add	x5, x0, #0x238
  40e474:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e478:	add	x0, x0, #0xda8
  40e47c:	bl	413058 <printf@plt+0x11818>
  40e480:	add	x0, sp, #0x60
  40e484:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e488:	add	x0, sp, #0x50
  40e48c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e490:	add	x0, sp, #0x40
  40e494:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e498:	add	x0, sp, #0x30
  40e49c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e4a0:	b	40e4e8 <printf@plt+0xcca8>
  40e4a4:	mov	x19, x0
  40e4a8:	add	x0, sp, #0x60
  40e4ac:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e4b0:	b	40e4b8 <printf@plt+0xcc78>
  40e4b4:	mov	x19, x0
  40e4b8:	add	x0, sp, #0x50
  40e4bc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e4c0:	b	40e4c8 <printf@plt+0xcc88>
  40e4c4:	mov	x19, x0
  40e4c8:	add	x0, sp, #0x40
  40e4cc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e4d0:	b	40e4d8 <printf@plt+0xcc98>
  40e4d4:	mov	x19, x0
  40e4d8:	add	x0, sp, #0x30
  40e4dc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e4e0:	mov	x0, x19
  40e4e4:	bl	4017e0 <_Unwind_Resume@plt>
  40e4e8:	ldr	x19, [sp, #16]
  40e4ec:	ldp	x29, x30, [sp], #112
  40e4f0:	ret
  40e4f4:	stp	x29, x30, [sp, #-176]!
  40e4f8:	mov	x29, sp
  40e4fc:	str	x19, [sp, #16]
  40e500:	str	x0, [sp, #40]
  40e504:	str	w1, [sp, #36]
  40e508:	str	w2, [sp, #32]
  40e50c:	ldr	w1, [sp, #32]
  40e510:	ldr	w0, [sp, #36]
  40e514:	cmp	w1, w0
  40e518:	cset	w0, gt
  40e51c:	and	w0, w0, #0xff
  40e520:	mov	w3, w0
  40e524:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40e528:	add	x2, x0, #0xd50
  40e52c:	mov	w1, #0x7e3                 	// #2019
  40e530:	mov	w0, w3
  40e534:	bl	4073dc <printf@plt+0x5b9c>
  40e538:	add	x0, sp, #0x38
  40e53c:	mov	x8, x0
  40e540:	ldr	w1, [sp, #32]
  40e544:	ldr	w0, [sp, #36]
  40e548:	bl	40df14 <printf@plt+0xc6d4>
  40e54c:	add	x0, sp, #0x48
  40e550:	mov	x8, x0
  40e554:	ldr	w1, [sp, #36]
  40e558:	ldr	w0, [sp, #36]
  40e55c:	bl	40df14 <printf@plt+0xc6d4>
  40e560:	add	x2, sp, #0x48
  40e564:	add	x1, sp, #0x38
  40e568:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e56c:	add	x5, x0, #0x238
  40e570:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e574:	add	x4, x0, #0x238
  40e578:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e57c:	add	x3, x0, #0x238
  40e580:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e584:	add	x0, x0, #0xdf0
  40e588:	bl	413058 <printf@plt+0x11818>
  40e58c:	add	x0, sp, #0x48
  40e590:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e594:	add	x0, sp, #0x38
  40e598:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e59c:	ldr	w0, [sp, #36]
  40e5a0:	add	w0, w0, #0x1
  40e5a4:	str	w0, [sp, #172]
  40e5a8:	ldr	w1, [sp, #172]
  40e5ac:	ldr	w0, [sp, #32]
  40e5b0:	cmp	w1, w0
  40e5b4:	b.gt	40e688 <printf@plt+0xce48>
  40e5b8:	ldr	x0, [sp, #40]
  40e5bc:	ldr	w0, [x0, #120]
  40e5c0:	and	w0, w0, #0x2
  40e5c4:	cmp	w0, #0x0
  40e5c8:	b.ne	40e62c <printf@plt+0xcdec>  // b.any
  40e5cc:	ldr	x0, [sp, #40]
  40e5d0:	ldr	x1, [x0, #88]
  40e5d4:	ldrsw	x0, [sp, #172]
  40e5d8:	lsl	x0, x0, #2
  40e5dc:	sub	x0, x0, #0x4
  40e5e0:	add	x0, x1, x0
  40e5e4:	ldr	w0, [x0]
  40e5e8:	add	x1, sp, #0x58
  40e5ec:	mov	x8, x1
  40e5f0:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40e5f4:	add	x1, sp, #0x58
  40e5f8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e5fc:	add	x5, x0, #0x238
  40e600:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e604:	add	x4, x0, #0x238
  40e608:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e60c:	add	x3, x0, #0x238
  40e610:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e614:	add	x2, x0, #0x238
  40e618:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40e61c:	add	x0, x0, #0xf18
  40e620:	bl	413058 <printf@plt+0x11818>
  40e624:	add	x0, sp, #0x58
  40e628:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e62c:	add	x0, sp, #0x68
  40e630:	mov	x8, x0
  40e634:	ldr	w1, [sp, #172]
  40e638:	ldr	w0, [sp, #172]
  40e63c:	bl	40df14 <printf@plt+0xc6d4>
  40e640:	add	x1, sp, #0x68
  40e644:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e648:	add	x5, x0, #0x238
  40e64c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e650:	add	x4, x0, #0x238
  40e654:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e658:	add	x3, x0, #0x238
  40e65c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e660:	add	x2, x0, #0x238
  40e664:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e668:	add	x0, x0, #0xe10
  40e66c:	bl	413058 <printf@plt+0x11818>
  40e670:	add	x0, sp, #0x68
  40e674:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e678:	ldr	w0, [sp, #172]
  40e67c:	add	w0, w0, #0x1
  40e680:	str	w0, [sp, #172]
  40e684:	b	40e5a8 <printf@plt+0xcd68>
  40e688:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e68c:	add	x0, x0, #0xe18
  40e690:	bl	4133e4 <printf@plt+0x11ba4>
  40e694:	ldr	w1, [sp, #32]
  40e698:	ldr	w0, [sp, #36]
  40e69c:	sub	w0, w1, w0
  40e6a0:	add	w0, w0, #0x1
  40e6a4:	add	x1, sp, #0x78
  40e6a8:	mov	x8, x1
  40e6ac:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40e6b0:	add	x1, sp, #0x78
  40e6b4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e6b8:	add	x5, x0, #0x238
  40e6bc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e6c0:	add	x4, x0, #0x238
  40e6c4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e6c8:	add	x3, x0, #0x238
  40e6cc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e6d0:	add	x2, x0, #0x238
  40e6d4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e6d8:	add	x0, x0, #0xe20
  40e6dc:	bl	413058 <printf@plt+0x11818>
  40e6e0:	add	x0, sp, #0x78
  40e6e4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e6e8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e6ec:	add	x0, x0, #0xe40
  40e6f0:	bl	4133e4 <printf@plt+0x11ba4>
  40e6f4:	ldr	w0, [sp, #36]
  40e6f8:	str	w0, [sp, #172]
  40e6fc:	ldr	w1, [sp, #172]
  40e700:	ldr	w0, [sp, #32]
  40e704:	cmp	w1, w0
  40e708:	b.gt	40e768 <printf@plt+0xcf28>
  40e70c:	add	x0, sp, #0x88
  40e710:	mov	x8, x0
  40e714:	ldr	w1, [sp, #172]
  40e718:	ldr	w0, [sp, #172]
  40e71c:	bl	40df14 <printf@plt+0xc6d4>
  40e720:	add	x1, sp, #0x88
  40e724:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e728:	add	x5, x0, #0x238
  40e72c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e730:	add	x4, x0, #0x238
  40e734:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e738:	add	x3, x0, #0x238
  40e73c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e740:	add	x2, x0, #0x238
  40e744:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e748:	add	x0, x0, #0xe58
  40e74c:	bl	413058 <printf@plt+0x11818>
  40e750:	add	x0, sp, #0x88
  40e754:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e758:	ldr	w0, [sp, #172]
  40e75c:	add	w0, w0, #0x1
  40e760:	str	w0, [sp, #172]
  40e764:	b	40e6fc <printf@plt+0xcebc>
  40e768:	str	wzr, [sp, #168]
  40e76c:	ldr	w0, [sp, #36]
  40e770:	str	w0, [sp, #172]
  40e774:	ldr	w1, [sp, #172]
  40e778:	ldr	w0, [sp, #32]
  40e77c:	cmp	w1, w0
  40e780:	b.gt	40e7e0 <printf@plt+0xcfa0>
  40e784:	ldr	w0, [sp, #168]
  40e788:	cmp	w0, #0x0
  40e78c:	b.ne	40e7e0 <printf@plt+0xcfa0>  // b.any
  40e790:	ldr	x0, [sp, #40]
  40e794:	ldr	x1, [x0, #96]
  40e798:	ldrsw	x0, [sp, #172]
  40e79c:	add	x0, x1, x0
  40e7a0:	ldrb	w0, [x0]
  40e7a4:	cmp	w0, #0x0
  40e7a8:	b.ne	40e7c8 <printf@plt+0xcf88>  // b.any
  40e7ac:	ldr	x0, [sp, #40]
  40e7b0:	ldr	x1, [x0, #128]
  40e7b4:	ldrsw	x0, [sp, #172]
  40e7b8:	add	x0, x1, x0
  40e7bc:	ldrb	w0, [x0]
  40e7c0:	cmp	w0, #0x0
  40e7c4:	b.eq	40e7d0 <printf@plt+0xcf90>  // b.none
  40e7c8:	mov	w0, #0x1                   	// #1
  40e7cc:	str	w0, [sp, #168]
  40e7d0:	ldr	w0, [sp, #172]
  40e7d4:	add	w0, w0, #0x1
  40e7d8:	str	w0, [sp, #172]
  40e7dc:	b	40e774 <printf@plt+0xcf34>
  40e7e0:	ldr	w0, [sp, #168]
  40e7e4:	cmp	w0, #0x0
  40e7e8:	b.eq	40e880 <printf@plt+0xd040>  // b.none
  40e7ec:	str	wzr, [sp, #172]
  40e7f0:	ldr	x0, [sp, #40]
  40e7f4:	ldr	w0, [x0, #4]
  40e7f8:	ldr	w1, [sp, #172]
  40e7fc:	cmp	w1, w0
  40e800:	b.ge	40e880 <printf@plt+0xd040>  // b.tcont
  40e804:	ldr	w1, [sp, #172]
  40e808:	ldr	w0, [sp, #36]
  40e80c:	cmp	w1, w0
  40e810:	b.lt	40e824 <printf@plt+0xcfe4>  // b.tstop
  40e814:	ldr	w1, [sp, #172]
  40e818:	ldr	w0, [sp, #32]
  40e81c:	cmp	w1, w0
  40e820:	b.le	40e870 <printf@plt+0xd030>
  40e824:	add	x0, sp, #0x98
  40e828:	mov	x8, x0
  40e82c:	ldr	w1, [sp, #172]
  40e830:	ldr	w0, [sp, #172]
  40e834:	bl	40df14 <printf@plt+0xc6d4>
  40e838:	add	x1, sp, #0x98
  40e83c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e840:	add	x5, x0, #0x238
  40e844:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e848:	add	x4, x0, #0x238
  40e84c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e850:	add	x3, x0, #0x238
  40e854:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40e858:	add	x2, x0, #0x238
  40e85c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e860:	add	x0, x0, #0xe58
  40e864:	bl	413058 <printf@plt+0x11818>
  40e868:	add	x0, sp, #0x98
  40e86c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e870:	ldr	w0, [sp, #172]
  40e874:	add	w0, w0, #0x1
  40e878:	str	w0, [sp, #172]
  40e87c:	b	40e7f0 <printf@plt+0xcfb0>
  40e880:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40e884:	add	x0, x0, #0x340
  40e888:	bl	4133e4 <printf@plt+0x11ba4>
  40e88c:	b	40e918 <printf@plt+0xd0d8>
  40e890:	mov	x19, x0
  40e894:	add	x0, sp, #0x48
  40e898:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e89c:	b	40e8a4 <printf@plt+0xd064>
  40e8a0:	mov	x19, x0
  40e8a4:	add	x0, sp, #0x38
  40e8a8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e8ac:	mov	x0, x19
  40e8b0:	bl	4017e0 <_Unwind_Resume@plt>
  40e8b4:	mov	x19, x0
  40e8b8:	add	x0, sp, #0x58
  40e8bc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e8c0:	mov	x0, x19
  40e8c4:	bl	4017e0 <_Unwind_Resume@plt>
  40e8c8:	mov	x19, x0
  40e8cc:	add	x0, sp, #0x68
  40e8d0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e8d4:	mov	x0, x19
  40e8d8:	bl	4017e0 <_Unwind_Resume@plt>
  40e8dc:	mov	x19, x0
  40e8e0:	add	x0, sp, #0x78
  40e8e4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e8e8:	mov	x0, x19
  40e8ec:	bl	4017e0 <_Unwind_Resume@plt>
  40e8f0:	mov	x19, x0
  40e8f4:	add	x0, sp, #0x88
  40e8f8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e8fc:	mov	x0, x19
  40e900:	bl	4017e0 <_Unwind_Resume@plt>
  40e904:	mov	x19, x0
  40e908:	add	x0, sp, #0x98
  40e90c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40e910:	mov	x0, x19
  40e914:	bl	4017e0 <_Unwind_Resume@plt>
  40e918:	ldr	x19, [sp, #16]
  40e91c:	ldp	x29, x30, [sp], #176
  40e920:	ret
  40e924:	stp	x29, x30, [sp, #-144]!
  40e928:	mov	x29, sp
  40e92c:	str	x19, [sp, #16]
  40e930:	str	x0, [sp, #56]
  40e934:	str	w1, [sp, #52]
  40e938:	str	w2, [sp, #48]
  40e93c:	str	w3, [sp, #44]
  40e940:	ldr	w1, [sp, #48]
  40e944:	ldr	w0, [sp, #52]
  40e948:	cmp	w1, w0
  40e94c:	cset	w0, gt
  40e950:	and	w0, w0, #0xff
  40e954:	mov	w3, w0
  40e958:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40e95c:	add	x2, x0, #0xd50
  40e960:	mov	w1, #0x804                 	// #2052
  40e964:	mov	w0, w3
  40e968:	bl	4073dc <printf@plt+0x5b9c>
  40e96c:	ldr	w0, [sp, #52]
  40e970:	str	w0, [sp, #140]
  40e974:	ldr	w1, [sp, #140]
  40e978:	ldr	w0, [sp, #48]
  40e97c:	cmp	w1, w0
  40e980:	b.gt	40e9b4 <printf@plt+0xd174>
  40e984:	ldr	x0, [sp, #56]
  40e988:	ldr	x1, [x0, #128]
  40e98c:	ldrsw	x0, [sp, #140]
  40e990:	add	x0, x1, x0
  40e994:	ldrb	w0, [x0]
  40e998:	cmp	w0, #0x0
  40e99c:	b.ne	40e9b0 <printf@plt+0xd170>  // b.any
  40e9a0:	ldr	w0, [sp, #140]
  40e9a4:	add	w0, w0, #0x1
  40e9a8:	str	w0, [sp, #140]
  40e9ac:	b	40e974 <printf@plt+0xd134>
  40e9b0:	nop
  40e9b4:	ldr	w1, [sp, #140]
  40e9b8:	ldr	w0, [sp, #48]
  40e9bc:	cmp	w1, w0
  40e9c0:	b.le	40e9d4 <printf@plt+0xd194>
  40e9c4:	ldr	w0, [sp, #44]
  40e9c8:	cmp	w0, #0x0
  40e9cc:	b.eq	40e9e0 <printf@plt+0xd1a0>  // b.none
  40e9d0:	b	40eb40 <printf@plt+0xd300>
  40e9d4:	ldr	w0, [sp, #44]
  40e9d8:	cmp	w0, #0x0
  40e9dc:	b.eq	40eb3c <printf@plt+0xd2fc>  // b.none
  40e9e0:	add	x0, sp, #0x48
  40e9e4:	mov	x8, x0
  40e9e8:	ldr	w1, [sp, #48]
  40e9ec:	ldr	w0, [sp, #52]
  40e9f0:	bl	40df14 <printf@plt+0xc6d4>
  40e9f4:	add	x0, sp, #0x58
  40e9f8:	mov	x8, x0
  40e9fc:	ldr	w1, [sp, #52]
  40ea00:	ldr	w0, [sp, #52]
  40ea04:	bl	40df14 <printf@plt+0xc6d4>
  40ea08:	add	x2, sp, #0x58
  40ea0c:	add	x1, sp, #0x48
  40ea10:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40ea14:	add	x5, x0, #0x238
  40ea18:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40ea1c:	add	x4, x0, #0x238
  40ea20:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40ea24:	add	x3, x0, #0x238
  40ea28:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40ea2c:	add	x0, x0, #0xe70
  40ea30:	bl	413058 <printf@plt+0x11818>
  40ea34:	add	x0, sp, #0x58
  40ea38:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40ea3c:	add	x0, sp, #0x48
  40ea40:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40ea44:	ldr	w0, [sp, #52]
  40ea48:	add	w0, w0, #0x1
  40ea4c:	str	w0, [sp, #140]
  40ea50:	ldr	w1, [sp, #140]
  40ea54:	ldr	w0, [sp, #48]
  40ea58:	cmp	w1, w0
  40ea5c:	b.gt	40eae8 <printf@plt+0xd2a8>
  40ea60:	ldr	x0, [sp, #56]
  40ea64:	ldr	x1, [x0, #88]
  40ea68:	ldrsw	x0, [sp, #140]
  40ea6c:	lsl	x0, x0, #2
  40ea70:	sub	x0, x0, #0x4
  40ea74:	add	x0, x1, x0
  40ea78:	ldr	w0, [x0]
  40ea7c:	add	x1, sp, #0x68
  40ea80:	mov	x8, x1
  40ea84:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40ea88:	add	x0, sp, #0x78
  40ea8c:	mov	x8, x0
  40ea90:	ldr	w1, [sp, #140]
  40ea94:	ldr	w0, [sp, #140]
  40ea98:	bl	40df14 <printf@plt+0xc6d4>
  40ea9c:	add	x2, sp, #0x78
  40eaa0:	add	x1, sp, #0x68
  40eaa4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40eaa8:	add	x5, x0, #0x238
  40eaac:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40eab0:	add	x4, x0, #0x238
  40eab4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40eab8:	add	x3, x0, #0x238
  40eabc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40eac0:	add	x0, x0, #0xe80
  40eac4:	bl	413058 <printf@plt+0x11818>
  40eac8:	add	x0, sp, #0x78
  40eacc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40ead0:	add	x0, sp, #0x68
  40ead4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40ead8:	ldr	w0, [sp, #140]
  40eadc:	add	w0, w0, #0x1
  40eae0:	str	w0, [sp, #140]
  40eae4:	b	40ea50 <printf@plt+0xd210>
  40eae8:	mov	w0, #0xa                   	// #10
  40eaec:	bl	4133c4 <printf@plt+0x11b84>
  40eaf0:	b	40eb40 <printf@plt+0xd300>
  40eaf4:	mov	x19, x0
  40eaf8:	add	x0, sp, #0x58
  40eafc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40eb00:	b	40eb08 <printf@plt+0xd2c8>
  40eb04:	mov	x19, x0
  40eb08:	add	x0, sp, #0x48
  40eb0c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40eb10:	mov	x0, x19
  40eb14:	bl	4017e0 <_Unwind_Resume@plt>
  40eb18:	mov	x19, x0
  40eb1c:	add	x0, sp, #0x78
  40eb20:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40eb24:	b	40eb2c <printf@plt+0xd2ec>
  40eb28:	mov	x19, x0
  40eb2c:	add	x0, sp, #0x68
  40eb30:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40eb34:	mov	x0, x19
  40eb38:	bl	4017e0 <_Unwind_Resume@plt>
  40eb3c:	nop
  40eb40:	ldr	x19, [sp, #16]
  40eb44:	ldp	x29, x30, [sp], #144
  40eb48:	ret
  40eb4c:	sub	sp, sp, #0x20
  40eb50:	str	x0, [sp, #24]
  40eb54:	str	w1, [sp, #20]
  40eb58:	str	w2, [sp, #16]
  40eb5c:	str	x3, [sp, #8]
  40eb60:	ldr	x0, [sp, #24]
  40eb64:	ldr	x1, [sp, #8]
  40eb68:	str	x1, [x0]
  40eb6c:	ldr	x0, [sp, #24]
  40eb70:	ldr	w1, [sp, #20]
  40eb74:	str	w1, [x0, #8]
  40eb78:	ldr	x0, [sp, #24]
  40eb7c:	ldr	w1, [sp, #16]
  40eb80:	str	w1, [x0, #12]
  40eb84:	nop
  40eb88:	add	sp, sp, #0x20
  40eb8c:	ret
  40eb90:	stp	x29, x30, [sp, #-96]!
  40eb94:	mov	x29, sp
  40eb98:	str	x19, [sp, #16]
  40eb9c:	str	x0, [sp, #40]
  40eba0:	ldr	x0, [sp, #40]
  40eba4:	str	xzr, [x0, #32]
  40eba8:	ldr	x0, [sp, #40]
  40ebac:	ldr	x0, [x0, #40]
  40ebb0:	str	x0, [sp, #88]
  40ebb4:	ldr	x0, [sp, #88]
  40ebb8:	cmp	x0, #0x0
  40ebbc:	b.eq	40ec88 <printf@plt+0xd448>  // b.none
  40ebc0:	ldr	x0, [sp, #88]
  40ebc4:	ldr	w1, [x0, #44]
  40ebc8:	ldr	x0, [sp, #88]
  40ebcc:	ldr	w0, [x0, #40]
  40ebd0:	cmp	w1, w0
  40ebd4:	b.eq	40ec78 <printf@plt+0xd438>  // b.none
  40ebd8:	ldr	x0, [sp, #40]
  40ebdc:	ldr	x0, [x0, #32]
  40ebe0:	str	x0, [sp, #80]
  40ebe4:	ldr	x0, [sp, #80]
  40ebe8:	cmp	x0, #0x0
  40ebec:	b.eq	40ec34 <printf@plt+0xd3f4>  // b.none
  40ebf0:	ldr	x0, [sp, #80]
  40ebf4:	ldr	w1, [x0, #8]
  40ebf8:	ldr	x0, [sp, #88]
  40ebfc:	ldr	w0, [x0, #40]
  40ec00:	cmp	w1, w0
  40ec04:	b.ne	40ec20 <printf@plt+0xd3e0>  // b.any
  40ec08:	ldr	x0, [sp, #80]
  40ec0c:	ldr	w1, [x0, #12]
  40ec10:	ldr	x0, [sp, #88]
  40ec14:	ldr	w0, [x0, #44]
  40ec18:	cmp	w1, w0
  40ec1c:	b.eq	40ec30 <printf@plt+0xd3f0>  // b.none
  40ec20:	ldr	x0, [sp, #80]
  40ec24:	ldr	x0, [x0]
  40ec28:	str	x0, [sp, #80]
  40ec2c:	b	40ebe4 <printf@plt+0xd3a4>
  40ec30:	nop
  40ec34:	ldr	x0, [sp, #80]
  40ec38:	cmp	x0, #0x0
  40ec3c:	b.ne	40ec78 <printf@plt+0xd438>  // b.any
  40ec40:	mov	x0, #0x10                  	// #16
  40ec44:	bl	4169f8 <_Znwm@@Base>
  40ec48:	mov	x19, x0
  40ec4c:	ldr	x0, [sp, #88]
  40ec50:	ldr	w1, [x0, #40]
  40ec54:	ldr	x0, [sp, #88]
  40ec58:	ldr	w2, [x0, #44]
  40ec5c:	ldr	x0, [sp, #40]
  40ec60:	ldr	x0, [x0, #32]
  40ec64:	mov	x3, x0
  40ec68:	mov	x0, x19
  40ec6c:	bl	40eb4c <printf@plt+0xd30c>
  40ec70:	ldr	x0, [sp, #40]
  40ec74:	str	x19, [x0, #32]
  40ec78:	ldr	x0, [sp, #88]
  40ec7c:	ldr	x0, [x0, #8]
  40ec80:	str	x0, [sp, #88]
  40ec84:	b	40ebb4 <printf@plt+0xd374>
  40ec88:	ldr	x0, [sp, #40]
  40ec8c:	ldr	x0, [x0, #32]
  40ec90:	str	x0, [sp, #72]
  40ec94:	ldr	x0, [sp, #40]
  40ec98:	str	xzr, [x0, #32]
  40ec9c:	ldr	x0, [sp, #72]
  40eca0:	cmp	x0, #0x0
  40eca4:	b.eq	40ed5c <printf@plt+0xd51c>  // b.none
  40eca8:	ldr	x0, [sp, #40]
  40ecac:	add	x0, x0, #0x20
  40ecb0:	str	x0, [sp, #64]
  40ecb4:	ldr	x0, [sp, #64]
  40ecb8:	ldr	x0, [x0]
  40ecbc:	cmp	x0, #0x0
  40ecc0:	b.eq	40ed28 <printf@plt+0xd4e8>  // b.none
  40ecc4:	ldr	x0, [sp, #72]
  40ecc8:	ldr	w1, [x0, #12]
  40eccc:	ldr	x0, [sp, #64]
  40ecd0:	ldr	x0, [x0]
  40ecd4:	ldr	w0, [x0, #12]
  40ecd8:	cmp	w1, w0
  40ecdc:	b.lt	40ed28 <printf@plt+0xd4e8>  // b.tstop
  40ece0:	ldr	x0, [sp, #72]
  40ece4:	ldr	w1, [x0, #12]
  40ece8:	ldr	x0, [sp, #64]
  40ecec:	ldr	x0, [x0]
  40ecf0:	ldr	w0, [x0, #12]
  40ecf4:	cmp	w1, w0
  40ecf8:	b.ne	40ed18 <printf@plt+0xd4d8>  // b.any
  40ecfc:	ldr	x0, [sp, #72]
  40ed00:	ldr	w1, [x0, #8]
  40ed04:	ldr	x0, [sp, #64]
  40ed08:	ldr	x0, [x0]
  40ed0c:	ldr	w0, [x0, #8]
  40ed10:	cmp	w1, w0
  40ed14:	b.gt	40ed28 <printf@plt+0xd4e8>
  40ed18:	ldr	x0, [sp, #64]
  40ed1c:	ldr	x0, [x0]
  40ed20:	str	x0, [sp, #64]
  40ed24:	b	40ecb4 <printf@plt+0xd474>
  40ed28:	ldr	x0, [sp, #72]
  40ed2c:	ldr	x0, [x0]
  40ed30:	str	x0, [sp, #56]
  40ed34:	ldr	x0, [sp, #64]
  40ed38:	ldr	x1, [x0]
  40ed3c:	ldr	x0, [sp, #72]
  40ed40:	str	x1, [x0]
  40ed44:	ldr	x0, [sp, #64]
  40ed48:	ldr	x1, [sp, #72]
  40ed4c:	str	x1, [x0]
  40ed50:	ldr	x0, [sp, #56]
  40ed54:	str	x0, [sp, #72]
  40ed58:	b	40ec9c <printf@plt+0xd45c>
  40ed5c:	nop
  40ed60:	ldr	x19, [sp, #16]
  40ed64:	ldp	x29, x30, [sp], #96
  40ed68:	ret
  40ed6c:	stp	x29, x30, [sp, #-128]!
  40ed70:	mov	x29, sp
  40ed74:	str	x19, [sp, #16]
  40ed78:	str	x0, [sp, #40]
  40ed7c:	ldr	x0, [sp, #40]
  40ed80:	bl	40dc8c <printf@plt+0xc44c>
  40ed84:	str	w0, [sp, #120]
  40ed88:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40ed8c:	add	x0, x0, #0xe98
  40ed90:	bl	4133e4 <printf@plt+0x11ba4>
  40ed94:	str	wzr, [sp, #124]
  40ed98:	ldr	x0, [sp, #40]
  40ed9c:	ldr	w0, [x0, #4]
  40eda0:	ldr	w1, [sp, #124]
  40eda4:	cmp	w1, w0
  40eda8:	b.ge	40ee24 <printf@plt+0xd5e4>  // b.tcont
  40edac:	ldr	x0, [sp, #40]
  40edb0:	ldr	x1, [x0, #128]
  40edb4:	ldrsw	x0, [sp, #124]
  40edb8:	add	x0, x1, x0
  40edbc:	ldrb	w0, [x0]
  40edc0:	cmp	w0, #0x0
  40edc4:	b.ne	40ee14 <printf@plt+0xd5d4>  // b.any
  40edc8:	add	x0, sp, #0x38
  40edcc:	mov	x8, x0
  40edd0:	ldr	w1, [sp, #124]
  40edd4:	ldr	w0, [sp, #124]
  40edd8:	bl	40df14 <printf@plt+0xc6d4>
  40eddc:	add	x1, sp, #0x38
  40ede0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40ede4:	add	x5, x0, #0x238
  40ede8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40edec:	add	x4, x0, #0x238
  40edf0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40edf4:	add	x3, x0, #0x238
  40edf8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40edfc:	add	x2, x0, #0x238
  40ee00:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40ee04:	add	x0, x0, #0xeb8
  40ee08:	bl	413058 <printf@plt+0x11818>
  40ee0c:	add	x0, sp, #0x38
  40ee10:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40ee14:	ldr	w0, [sp, #124]
  40ee18:	add	w0, w0, #0x1
  40ee1c:	str	w0, [sp, #124]
  40ee20:	b	40ed98 <printf@plt+0xd558>
  40ee24:	ldr	x0, [sp, #40]
  40ee28:	ldr	w0, [x0, #112]
  40ee2c:	cmp	w0, #0x0
  40ee30:	b.eq	40ee80 <printf@plt+0xd640>  // b.none
  40ee34:	ldr	x0, [sp, #40]
  40ee38:	ldr	w0, [x0, #112]
  40ee3c:	add	x1, sp, #0x48
  40ee40:	mov	x8, x1
  40ee44:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40ee48:	add	x1, sp, #0x48
  40ee4c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40ee50:	add	x5, x0, #0x238
  40ee54:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40ee58:	add	x4, x0, #0x238
  40ee5c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40ee60:	add	x3, x0, #0x238
  40ee64:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40ee68:	add	x2, x0, #0x238
  40ee6c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40ee70:	add	x0, x0, #0xec0
  40ee74:	bl	413058 <printf@plt+0x11818>
  40ee78:	add	x0, sp, #0x48
  40ee7c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40ee80:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40ee84:	add	x0, x0, #0xf70
  40ee88:	bl	4133e4 <printf@plt+0x11ba4>
  40ee8c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40ee90:	add	x0, x0, #0xec8
  40ee94:	bl	4133e4 <printf@plt+0x11ba4>
  40ee98:	ldr	x0, [sp, #40]
  40ee9c:	ldr	x0, [x0, #40]
  40eea0:	bl	407978 <printf@plt+0x6138>
  40eea4:	ldr	x0, [sp, #40]
  40eea8:	ldr	w0, [x0, #120]
  40eeac:	and	w0, w0, #0x80
  40eeb0:	cmp	w0, #0x0
  40eeb4:	b.ne	40eee8 <printf@plt+0xd6a8>  // b.any
  40eeb8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40eebc:	add	x0, x0, #0xee0
  40eec0:	bl	4133e4 <printf@plt+0x11ba4>
  40eec4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40eec8:	add	x0, x0, #0xf00
  40eecc:	bl	4133e4 <printf@plt+0x11ba4>
  40eed0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40eed4:	add	x0, x0, #0xf58
  40eed8:	bl	4133e4 <printf@plt+0x11ba4>
  40eedc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40eee0:	add	x0, x0, #0xf78
  40eee4:	bl	4133e4 <printf@plt+0x11ba4>
  40eee8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40eeec:	add	x0, x0, #0x340
  40eef0:	bl	4133e4 <printf@plt+0x11ba4>
  40eef4:	ldr	w0, [sp, #120]
  40eef8:	cmp	w0, #0x1
  40eefc:	b.le	40ef48 <printf@plt+0xd708>
  40ef00:	add	x0, sp, #0x58
  40ef04:	mov	x8, x0
  40ef08:	ldr	w0, [sp, #120]
  40ef0c:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40ef10:	add	x1, sp, #0x58
  40ef14:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40ef18:	add	x5, x0, #0x238
  40ef1c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40ef20:	add	x4, x0, #0x238
  40ef24:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40ef28:	add	x3, x0, #0x238
  40ef2c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40ef30:	add	x2, x0, #0x238
  40ef34:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40ef38:	add	x0, x0, #0xf88
  40ef3c:	bl	413058 <printf@plt+0x11818>
  40ef40:	add	x0, sp, #0x58
  40ef44:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40ef48:	str	wzr, [sp, #124]
  40ef4c:	ldr	x0, [sp, #40]
  40ef50:	ldr	w0, [x0, #4]
  40ef54:	ldr	w1, [sp, #124]
  40ef58:	cmp	w1, w0
  40ef5c:	b.ge	40f028 <printf@plt+0xd7e8>  // b.tcont
  40ef60:	ldr	x0, [sp, #40]
  40ef64:	ldr	x1, [x0, #128]
  40ef68:	ldrsw	x0, [sp, #124]
  40ef6c:	add	x0, x1, x0
  40ef70:	ldrb	w0, [x0]
  40ef74:	cmp	w0, #0x0
  40ef78:	b.eq	40efc8 <printf@plt+0xd788>  // b.none
  40ef7c:	add	x0, sp, #0x68
  40ef80:	mov	x8, x0
  40ef84:	ldr	w1, [sp, #124]
  40ef88:	ldr	w0, [sp, #124]
  40ef8c:	bl	40df14 <printf@plt+0xc6d4>
  40ef90:	add	x1, sp, #0x68
  40ef94:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40ef98:	add	x5, x0, #0x238
  40ef9c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40efa0:	add	x4, x0, #0x238
  40efa4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40efa8:	add	x3, x0, #0x238
  40efac:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40efb0:	add	x2, x0, #0x238
  40efb4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40efb8:	add	x0, x0, #0xfa8
  40efbc:	bl	413058 <printf@plt+0x11818>
  40efc0:	add	x0, sp, #0x68
  40efc4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40efc8:	ldr	w0, [sp, #124]
  40efcc:	add	w0, w0, #0x1
  40efd0:	str	w0, [sp, #124]
  40efd4:	b	40ef4c <printf@plt+0xd70c>
  40efd8:	mov	x19, x0
  40efdc:	add	x0, sp, #0x38
  40efe0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40efe4:	mov	x0, x19
  40efe8:	bl	4017e0 <_Unwind_Resume@plt>
  40efec:	mov	x19, x0
  40eff0:	add	x0, sp, #0x48
  40eff4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40eff8:	mov	x0, x19
  40effc:	bl	4017e0 <_Unwind_Resume@plt>
  40f000:	mov	x19, x0
  40f004:	add	x0, sp, #0x58
  40f008:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f00c:	mov	x0, x19
  40f010:	bl	4017e0 <_Unwind_Resume@plt>
  40f014:	mov	x19, x0
  40f018:	add	x0, sp, #0x68
  40f01c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f020:	mov	x0, x19
  40f024:	bl	4017e0 <_Unwind_Resume@plt>
  40f028:	nop
  40f02c:	ldr	x19, [sp, #16]
  40f030:	ldp	x29, x30, [sp], #128
  40f034:	ret
  40f038:	sub	sp, sp, #0x20
  40f03c:	str	x0, [sp, #8]
  40f040:	ldr	x0, [sp, #8]
  40f044:	ldr	w0, [x0, #120]
  40f048:	and	w0, w0, #0x1c
  40f04c:	cmp	w0, #0x0
  40f050:	b.eq	40f074 <printf@plt+0xd834>  // b.none
  40f054:	ldr	x0, [sp, #8]
  40f058:	mov	w1, #0x1                   	// #1
  40f05c:	str	w1, [x0, #108]
  40f060:	ldr	x0, [sp, #8]
  40f064:	ldr	w1, [x0, #108]
  40f068:	ldr	x0, [sp, #8]
  40f06c:	str	w1, [x0, #104]
  40f070:	b	40f10c <printf@plt+0xd8cc>
  40f074:	str	wzr, [sp, #28]
  40f078:	ldr	x0, [sp, #8]
  40f07c:	ldr	w0, [x0]
  40f080:	ldr	w1, [sp, #28]
  40f084:	cmp	w1, w0
  40f088:	b.ge	40f10c <printf@plt+0xd8cc>  // b.tcont
  40f08c:	ldr	x0, [sp, #8]
  40f090:	ldr	x1, [x0, #64]
  40f094:	ldrsw	x0, [sp, #28]
  40f098:	lsl	x0, x0, #3
  40f09c:	add	x0, x1, x0
  40f0a0:	ldr	x0, [x0]
  40f0a4:	ldrb	w0, [x0]
  40f0a8:	cmp	w0, #0x0
  40f0ac:	b.eq	40f0bc <printf@plt+0xd87c>  // b.none
  40f0b0:	ldr	x0, [sp, #8]
  40f0b4:	mov	w1, #0x1                   	// #1
  40f0b8:	str	w1, [x0, #104]
  40f0bc:	ldr	x0, [sp, #8]
  40f0c0:	ldr	x1, [x0, #64]
  40f0c4:	ldrsw	x0, [sp, #28]
  40f0c8:	lsl	x0, x0, #3
  40f0cc:	add	x0, x1, x0
  40f0d0:	ldr	x1, [x0]
  40f0d4:	ldr	x0, [sp, #8]
  40f0d8:	ldr	w0, [x0, #4]
  40f0dc:	sxtw	x0, w0
  40f0e0:	add	x0, x1, x0
  40f0e4:	ldrb	w0, [x0]
  40f0e8:	cmp	w0, #0x0
  40f0ec:	b.eq	40f0fc <printf@plt+0xd8bc>  // b.none
  40f0f0:	ldr	x0, [sp, #8]
  40f0f4:	mov	w1, #0x1                   	// #1
  40f0f8:	str	w1, [x0, #108]
  40f0fc:	ldr	w0, [sp, #28]
  40f100:	add	w0, w0, #0x1
  40f104:	str	w0, [sp, #28]
  40f108:	b	40f078 <printf@plt+0xd838>
  40f10c:	ldr	x0, [sp, #8]
  40f110:	ldr	w1, [x0, #104]
  40f114:	ldr	x0, [sp, #8]
  40f118:	ldr	w0, [x0, #108]
  40f11c:	add	w1, w1, w0
  40f120:	ldr	x0, [sp, #8]
  40f124:	str	w1, [x0, #112]
  40f128:	str	wzr, [sp, #24]
  40f12c:	ldr	x0, [sp, #8]
  40f130:	ldr	w0, [x0, #4]
  40f134:	sub	w0, w0, #0x1
  40f138:	ldr	w1, [sp, #24]
  40f13c:	cmp	w1, w0
  40f140:	b.ge	40f180 <printf@plt+0xd940>  // b.tcont
  40f144:	ldr	x0, [sp, #8]
  40f148:	ldr	w1, [x0, #112]
  40f14c:	ldr	x0, [sp, #8]
  40f150:	ldr	x2, [x0, #88]
  40f154:	ldrsw	x0, [sp, #24]
  40f158:	lsl	x0, x0, #2
  40f15c:	add	x0, x2, x0
  40f160:	ldr	w0, [x0]
  40f164:	add	w1, w1, w0
  40f168:	ldr	x0, [sp, #8]
  40f16c:	str	w1, [x0, #112]
  40f170:	ldr	w0, [sp, #24]
  40f174:	add	w0, w0, #0x1
  40f178:	str	w0, [sp, #24]
  40f17c:	b	40f12c <printf@plt+0xd8ec>
  40f180:	nop
  40f184:	add	sp, sp, #0x20
  40f188:	ret
  40f18c:	stp	x29, x30, [sp, #-96]!
  40f190:	mov	x29, sp
  40f194:	str	x19, [sp, #16]
  40f198:	str	x0, [sp, #40]
  40f19c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40f1a0:	add	x0, x0, #0xfc8
  40f1a4:	bl	4133e4 <printf@plt+0x11ba4>
  40f1a8:	str	wzr, [sp, #92]
  40f1ac:	ldr	x0, [sp, #40]
  40f1b0:	ldr	w0, [x0, #4]
  40f1b4:	ldr	w1, [sp, #92]
  40f1b8:	cmp	w1, w0
  40f1bc:	b.ge	40f21c <printf@plt+0xd9dc>  // b.tcont
  40f1c0:	add	x0, sp, #0x38
  40f1c4:	mov	x8, x0
  40f1c8:	ldr	w1, [sp, #92]
  40f1cc:	ldr	w0, [sp, #92]
  40f1d0:	bl	40df14 <printf@plt+0xc6d4>
  40f1d4:	add	x1, sp, #0x38
  40f1d8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f1dc:	add	x5, x0, #0x238
  40f1e0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f1e4:	add	x4, x0, #0x238
  40f1e8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f1ec:	add	x3, x0, #0x238
  40f1f0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f1f4:	add	x2, x0, #0x238
  40f1f8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40f1fc:	add	x0, x0, #0xeb8
  40f200:	bl	413058 <printf@plt+0x11818>
  40f204:	add	x0, sp, #0x38
  40f208:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f20c:	ldr	w0, [sp, #92]
  40f210:	add	w0, w0, #0x1
  40f214:	str	w0, [sp, #92]
  40f218:	b	40f1ac <printf@plt+0xd96c>
  40f21c:	ldr	x0, [sp, #40]
  40f220:	ldr	w0, [x0, #112]
  40f224:	add	x1, sp, #0x48
  40f228:	mov	x8, x1
  40f22c:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40f230:	add	x1, sp, #0x48
  40f234:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f238:	add	x5, x0, #0x238
  40f23c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f240:	add	x4, x0, #0x238
  40f244:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f248:	add	x3, x0, #0x238
  40f24c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f250:	add	x2, x0, #0x238
  40f254:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40f258:	add	x0, x0, #0xfe0
  40f25c:	bl	413058 <printf@plt+0x11818>
  40f260:	add	x0, sp, #0x48
  40f264:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f268:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40f26c:	add	x0, x0, #0xfe8
  40f270:	bl	4133e4 <printf@plt+0x11ba4>
  40f274:	ldr	x0, [sp, #40]
  40f278:	ldr	x0, [x0, #40]
  40f27c:	bl	407978 <printf@plt+0x6138>
  40f280:	ldr	x0, [sp, #40]
  40f284:	ldr	w0, [x0, #120]
  40f288:	and	w0, w0, #0x80
  40f28c:	cmp	w0, #0x0
  40f290:	b.ne	40f2ac <printf@plt+0xda6c>  // b.any
  40f294:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40f298:	add	x0, x0, #0xee0
  40f29c:	bl	4133e4 <printf@plt+0x11ba4>
  40f2a0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40f2a4:	add	x0, x0, #0x0
  40f2a8:	bl	4133e4 <printf@plt+0x11ba4>
  40f2ac:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40f2b0:	add	x0, x0, #0x68
  40f2b4:	bl	4133e4 <printf@plt+0x11ba4>
  40f2b8:	ldr	x0, [sp, #40]
  40f2bc:	ldr	x0, [x0, #40]
  40f2c0:	bl	407978 <printf@plt+0x6138>
  40f2c4:	ldr	x0, [sp, #40]
  40f2c8:	ldr	w0, [x0, #120]
  40f2cc:	and	w0, w0, #0x80
  40f2d0:	cmp	w0, #0x0
  40f2d4:	b.ne	40f2f0 <printf@plt+0xdab0>  // b.any
  40f2d8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40f2dc:	add	x0, x0, #0x88
  40f2e0:	bl	4133e4 <printf@plt+0x11ba4>
  40f2e4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40f2e8:	add	x0, x0, #0xf58
  40f2ec:	bl	4133e4 <printf@plt+0x11ba4>
  40f2f0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  40f2f4:	add	x0, x0, #0x340
  40f2f8:	bl	4133e4 <printf@plt+0x11ba4>
  40f2fc:	b	40f328 <printf@plt+0xdae8>
  40f300:	mov	x19, x0
  40f304:	add	x0, sp, #0x38
  40f308:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f30c:	mov	x0, x19
  40f310:	bl	4017e0 <_Unwind_Resume@plt>
  40f314:	mov	x19, x0
  40f318:	add	x0, sp, #0x48
  40f31c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f320:	mov	x0, x19
  40f324:	bl	4017e0 <_Unwind_Resume@plt>
  40f328:	ldr	x19, [sp, #16]
  40f32c:	ldp	x29, x30, [sp], #96
  40f330:	ret
  40f334:	stp	x29, x30, [sp, #-352]!
  40f338:	mov	x29, sp
  40f33c:	str	x19, [sp, #16]
  40f340:	str	x0, [sp, #40]
  40f344:	add	x0, sp, #0x38
  40f348:	mov	x8, x0
  40f34c:	mov	w0, #0x0                   	// #0
  40f350:	bl	40e264 <printf@plt+0xca24>
  40f354:	add	x1, sp, #0x38
  40f358:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f35c:	add	x5, x0, #0x238
  40f360:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f364:	add	x4, x0, #0x238
  40f368:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f36c:	add	x3, x0, #0x238
  40f370:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f374:	add	x2, x0, #0x238
  40f378:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  40f37c:	add	x0, x0, #0xe28
  40f380:	bl	413058 <printf@plt+0x11818>
  40f384:	add	x0, sp, #0x38
  40f388:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f38c:	add	x0, sp, #0x48
  40f390:	mov	x8, x0
  40f394:	mov	w0, #0x0                   	// #0
  40f398:	bl	40e1cc <printf@plt+0xc98c>
  40f39c:	ldr	x0, [sp, #40]
  40f3a0:	ldr	w0, [x0, #104]
  40f3a4:	add	x1, sp, #0x58
  40f3a8:	mov	x8, x1
  40f3ac:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40f3b0:	add	x2, sp, #0x58
  40f3b4:	add	x1, sp, #0x48
  40f3b8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f3bc:	add	x5, x0, #0x238
  40f3c0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f3c4:	add	x4, x0, #0x238
  40f3c8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f3cc:	add	x3, x0, #0x238
  40f3d0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40f3d4:	add	x0, x0, #0xf8
  40f3d8:	bl	413058 <printf@plt+0x11818>
  40f3dc:	add	x0, sp, #0x58
  40f3e0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f3e4:	add	x0, sp, #0x48
  40f3e8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f3ec:	mov	w0, #0x1                   	// #1
  40f3f0:	str	w0, [sp, #348]
  40f3f4:	ldr	w0, [sp, #348]
  40f3f8:	sub	w0, w0, #0x1
  40f3fc:	add	x1, sp, #0x68
  40f400:	mov	x8, x1
  40f404:	bl	40e218 <printf@plt+0xc9d8>
  40f408:	ldr	w0, [sp, #348]
  40f40c:	sub	w0, w0, #0x1
  40f410:	add	x1, sp, #0x78
  40f414:	mov	x8, x1
  40f418:	bl	40e1cc <printf@plt+0xc98c>
  40f41c:	ldr	w0, [sp, #348]
  40f420:	sub	w2, w0, #0x1
  40f424:	ldr	w0, [sp, #348]
  40f428:	sub	w0, w0, #0x1
  40f42c:	add	x1, sp, #0x88
  40f430:	mov	x8, x1
  40f434:	mov	w1, w0
  40f438:	mov	w0, w2
  40f43c:	bl	40df14 <printf@plt+0xc6d4>
  40f440:	add	x3, sp, #0x88
  40f444:	add	x2, sp, #0x78
  40f448:	add	x1, sp, #0x68
  40f44c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f450:	add	x5, x0, #0x238
  40f454:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f458:	add	x4, x0, #0x238
  40f45c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40f460:	add	x0, x0, #0x110
  40f464:	bl	413058 <printf@plt+0x11818>
  40f468:	add	x0, sp, #0x88
  40f46c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f470:	add	x0, sp, #0x78
  40f474:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f478:	add	x0, sp, #0x68
  40f47c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f480:	ldr	x0, [sp, #40]
  40f484:	ldr	w0, [x0, #4]
  40f488:	ldr	w1, [sp, #348]
  40f48c:	cmp	w1, w0
  40f490:	b.ge	40f5a4 <printf@plt+0xdd64>  // b.tcont
  40f494:	add	x0, sp, #0x98
  40f498:	mov	x8, x0
  40f49c:	ldr	w0, [sp, #348]
  40f4a0:	bl	40e1cc <printf@plt+0xc98c>
  40f4a4:	ldr	w0, [sp, #348]
  40f4a8:	sub	w0, w0, #0x1
  40f4ac:	add	x1, sp, #0xa8
  40f4b0:	mov	x8, x1
  40f4b4:	bl	40e218 <printf@plt+0xc9d8>
  40f4b8:	ldr	x0, [sp, #40]
  40f4bc:	ldr	x1, [x0, #88]
  40f4c0:	ldrsw	x0, [sp, #348]
  40f4c4:	lsl	x0, x0, #2
  40f4c8:	sub	x0, x0, #0x4
  40f4cc:	add	x0, x1, x0
  40f4d0:	ldr	w0, [x0]
  40f4d4:	add	x1, sp, #0xb8
  40f4d8:	mov	x8, x1
  40f4dc:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40f4e0:	add	x3, sp, #0xb8
  40f4e4:	add	x2, sp, #0xa8
  40f4e8:	add	x1, sp, #0x98
  40f4ec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f4f0:	add	x5, x0, #0x238
  40f4f4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f4f8:	add	x4, x0, #0x238
  40f4fc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40f500:	add	x0, x0, #0x128
  40f504:	bl	413058 <printf@plt+0x11818>
  40f508:	add	x0, sp, #0xb8
  40f50c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f510:	add	x0, sp, #0xa8
  40f514:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f518:	add	x0, sp, #0x98
  40f51c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f520:	add	x0, sp, #0xc8
  40f524:	mov	x8, x0
  40f528:	ldr	w0, [sp, #348]
  40f52c:	bl	40e264 <printf@plt+0xca24>
  40f530:	ldr	w0, [sp, #348]
  40f534:	sub	w0, w0, #0x1
  40f538:	add	x1, sp, #0xd8
  40f53c:	mov	x8, x1
  40f540:	bl	40e218 <printf@plt+0xc9d8>
  40f544:	add	x0, sp, #0xe8
  40f548:	mov	x8, x0
  40f54c:	ldr	w0, [sp, #348]
  40f550:	bl	40e1cc <printf@plt+0xc98c>
  40f554:	add	x3, sp, #0xe8
  40f558:	add	x2, sp, #0xd8
  40f55c:	add	x1, sp, #0xc8
  40f560:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f564:	add	x5, x0, #0x238
  40f568:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f56c:	add	x4, x0, #0x238
  40f570:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40f574:	add	x0, x0, #0x148
  40f578:	bl	413058 <printf@plt+0x11818>
  40f57c:	add	x0, sp, #0xe8
  40f580:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f584:	add	x0, sp, #0xd8
  40f588:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f58c:	add	x0, sp, #0xc8
  40f590:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f594:	ldr	w0, [sp, #348]
  40f598:	add	w0, w0, #0x1
  40f59c:	str	w0, [sp, #348]
  40f5a0:	b	40f3f4 <printf@plt+0xdbb4>
  40f5a4:	nop
  40f5a8:	ldr	x0, [sp, #40]
  40f5ac:	ldr	w0, [x0, #4]
  40f5b0:	add	x1, sp, #0xf8
  40f5b4:	mov	x8, x1
  40f5b8:	bl	40e264 <printf@plt+0xca24>
  40f5bc:	ldr	w0, [sp, #348]
  40f5c0:	sub	w0, w0, #0x1
  40f5c4:	add	x1, sp, #0x108
  40f5c8:	mov	x8, x1
  40f5cc:	bl	40e218 <printf@plt+0xc9d8>
  40f5d0:	ldr	x0, [sp, #40]
  40f5d4:	ldr	w0, [x0, #108]
  40f5d8:	add	x1, sp, #0x118
  40f5dc:	mov	x8, x1
  40f5e0:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  40f5e4:	add	x3, sp, #0x118
  40f5e8:	add	x2, sp, #0x108
  40f5ec:	add	x1, sp, #0xf8
  40f5f0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f5f4:	add	x5, x0, #0x238
  40f5f8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f5fc:	add	x4, x0, #0x238
  40f600:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40f604:	add	x0, x0, #0x128
  40f608:	bl	413058 <printf@plt+0x11818>
  40f60c:	add	x0, sp, #0x118
  40f610:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f614:	add	x0, sp, #0x108
  40f618:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f61c:	add	x0, sp, #0xf8
  40f620:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f624:	ldr	x0, [sp, #40]
  40f628:	ldr	w0, [x0, #4]
  40f62c:	add	x1, sp, #0x128
  40f630:	mov	x8, x1
  40f634:	bl	40e264 <printf@plt+0xca24>
  40f638:	add	x1, sp, #0x128
  40f63c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f640:	add	x5, x0, #0x238
  40f644:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f648:	add	x4, x0, #0x238
  40f64c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f650:	add	x3, x0, #0x238
  40f654:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f658:	add	x2, x0, #0x238
  40f65c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40f660:	add	x0, x0, #0x160
  40f664:	bl	413058 <printf@plt+0x11818>
  40f668:	add	x0, sp, #0x128
  40f66c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f670:	ldr	x0, [sp, #40]
  40f674:	ldr	w0, [x0, #120]
  40f678:	and	w0, w0, #0x10
  40f67c:	cmp	w0, #0x0
  40f680:	b.eq	40f860 <printf@plt+0xe020>  // b.none
  40f684:	add	x0, sp, #0x138
  40f688:	mov	x8, x0
  40f68c:	mov	w0, #0x0                   	// #0
  40f690:	bl	40e264 <printf@plt+0xca24>
  40f694:	add	x1, sp, #0x138
  40f698:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f69c:	add	x5, x0, #0x238
  40f6a0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f6a4:	add	x4, x0, #0x238
  40f6a8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f6ac:	add	x3, x0, #0x238
  40f6b0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f6b4:	add	x2, x0, #0x238
  40f6b8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40f6bc:	add	x0, x0, #0x170
  40f6c0:	bl	413058 <printf@plt+0x11818>
  40f6c4:	add	x0, sp, #0x138
  40f6c8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f6cc:	ldr	x0, [sp, #40]
  40f6d0:	ldr	w0, [x0, #4]
  40f6d4:	add	x1, sp, #0x148
  40f6d8:	mov	x8, x1
  40f6dc:	bl	40e264 <printf@plt+0xca24>
  40f6e0:	add	x1, sp, #0x148
  40f6e4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f6e8:	add	x5, x0, #0x238
  40f6ec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f6f0:	add	x4, x0, #0x238
  40f6f4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f6f8:	add	x3, x0, #0x238
  40f6fc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f700:	add	x2, x0, #0x238
  40f704:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40f708:	add	x0, x0, #0x180
  40f70c:	bl	413058 <printf@plt+0x11818>
  40f710:	add	x0, sp, #0x148
  40f714:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f718:	b	40f860 <printf@plt+0xe020>
  40f71c:	mov	x19, x0
  40f720:	add	x0, sp, #0x38
  40f724:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f728:	mov	x0, x19
  40f72c:	bl	4017e0 <_Unwind_Resume@plt>
  40f730:	mov	x19, x0
  40f734:	add	x0, sp, #0x58
  40f738:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f73c:	b	40f744 <printf@plt+0xdf04>
  40f740:	mov	x19, x0
  40f744:	add	x0, sp, #0x48
  40f748:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f74c:	mov	x0, x19
  40f750:	bl	4017e0 <_Unwind_Resume@plt>
  40f754:	mov	x19, x0
  40f758:	add	x0, sp, #0x88
  40f75c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f760:	b	40f768 <printf@plt+0xdf28>
  40f764:	mov	x19, x0
  40f768:	add	x0, sp, #0x78
  40f76c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f770:	b	40f778 <printf@plt+0xdf38>
  40f774:	mov	x19, x0
  40f778:	add	x0, sp, #0x68
  40f77c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f780:	mov	x0, x19
  40f784:	bl	4017e0 <_Unwind_Resume@plt>
  40f788:	mov	x19, x0
  40f78c:	add	x0, sp, #0xb8
  40f790:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f794:	b	40f79c <printf@plt+0xdf5c>
  40f798:	mov	x19, x0
  40f79c:	add	x0, sp, #0xa8
  40f7a0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f7a4:	b	40f7ac <printf@plt+0xdf6c>
  40f7a8:	mov	x19, x0
  40f7ac:	add	x0, sp, #0x98
  40f7b0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f7b4:	mov	x0, x19
  40f7b8:	bl	4017e0 <_Unwind_Resume@plt>
  40f7bc:	mov	x19, x0
  40f7c0:	add	x0, sp, #0xe8
  40f7c4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f7c8:	b	40f7d0 <printf@plt+0xdf90>
  40f7cc:	mov	x19, x0
  40f7d0:	add	x0, sp, #0xd8
  40f7d4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f7d8:	b	40f7e0 <printf@plt+0xdfa0>
  40f7dc:	mov	x19, x0
  40f7e0:	add	x0, sp, #0xc8
  40f7e4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f7e8:	mov	x0, x19
  40f7ec:	bl	4017e0 <_Unwind_Resume@plt>
  40f7f0:	mov	x19, x0
  40f7f4:	add	x0, sp, #0x118
  40f7f8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f7fc:	b	40f804 <printf@plt+0xdfc4>
  40f800:	mov	x19, x0
  40f804:	add	x0, sp, #0x108
  40f808:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f80c:	b	40f814 <printf@plt+0xdfd4>
  40f810:	mov	x19, x0
  40f814:	add	x0, sp, #0xf8
  40f818:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f81c:	mov	x0, x19
  40f820:	bl	4017e0 <_Unwind_Resume@plt>
  40f824:	mov	x19, x0
  40f828:	add	x0, sp, #0x128
  40f82c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f830:	mov	x0, x19
  40f834:	bl	4017e0 <_Unwind_Resume@plt>
  40f838:	mov	x19, x0
  40f83c:	add	x0, sp, #0x138
  40f840:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f844:	mov	x0, x19
  40f848:	bl	4017e0 <_Unwind_Resume@plt>
  40f84c:	mov	x19, x0
  40f850:	add	x0, sp, #0x148
  40f854:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f858:	mov	x0, x19
  40f85c:	bl	4017e0 <_Unwind_Resume@plt>
  40f860:	nop
  40f864:	ldr	x19, [sp, #16]
  40f868:	ldp	x29, x30, [sp], #352
  40f86c:	ret
  40f870:	stp	x29, x30, [sp, #-128]!
  40f874:	mov	x29, sp
  40f878:	str	x19, [sp, #16]
  40f87c:	str	x0, [sp, #40]
  40f880:	mov	w0, #0xffffffff            	// #-1
  40f884:	str	w0, [sp, #124]
  40f888:	str	wzr, [sp, #120]
  40f88c:	ldr	x0, [sp, #40]
  40f890:	ldr	w0, [x0, #4]
  40f894:	ldr	w1, [sp, #120]
  40f898:	cmp	w1, w0
  40f89c:	b.ge	40f97c <printf@plt+0xe13c>  // b.tcont
  40f8a0:	ldr	x0, [sp, #40]
  40f8a4:	ldr	x1, [x0, #96]
  40f8a8:	ldrsw	x0, [sp, #120]
  40f8ac:	add	x0, x1, x0
  40f8b0:	ldrb	w0, [x0]
  40f8b4:	cmp	w0, #0x0
  40f8b8:	b.eq	40f96c <printf@plt+0xe12c>  // b.none
  40f8bc:	ldr	w0, [sp, #124]
  40f8c0:	cmp	w0, #0x0
  40f8c4:	b.ge	40f920 <printf@plt+0xe0e0>  // b.tcont
  40f8c8:	add	x0, sp, #0x38
  40f8cc:	mov	x8, x0
  40f8d0:	ldr	w1, [sp, #120]
  40f8d4:	ldr	w0, [sp, #120]
  40f8d8:	bl	40df14 <printf@plt+0xc6d4>
  40f8dc:	add	x1, sp, #0x38
  40f8e0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f8e4:	add	x5, x0, #0x238
  40f8e8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f8ec:	add	x4, x0, #0x238
  40f8f0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f8f4:	add	x3, x0, #0x238
  40f8f8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f8fc:	add	x2, x0, #0x238
  40f900:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40f904:	add	x0, x0, #0x190
  40f908:	bl	413058 <printf@plt+0x11818>
  40f90c:	add	x0, sp, #0x38
  40f910:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f914:	ldr	w0, [sp, #120]
  40f918:	str	w0, [sp, #124]
  40f91c:	b	40f96c <printf@plt+0xe12c>
  40f920:	add	x0, sp, #0x48
  40f924:	mov	x8, x0
  40f928:	ldr	w1, [sp, #120]
  40f92c:	ldr	w0, [sp, #120]
  40f930:	bl	40df14 <printf@plt+0xc6d4>
  40f934:	add	x1, sp, #0x48
  40f938:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f93c:	add	x5, x0, #0x238
  40f940:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f944:	add	x4, x0, #0x238
  40f948:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f94c:	add	x3, x0, #0x238
  40f950:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40f954:	add	x2, x0, #0x238
  40f958:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40f95c:	add	x0, x0, #0x1a0
  40f960:	bl	413058 <printf@plt+0x11818>
  40f964:	add	x0, sp, #0x48
  40f968:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40f96c:	ldr	w0, [sp, #120]
  40f970:	add	w0, w0, #0x1
  40f974:	str	w0, [sp, #120]
  40f978:	b	40f88c <printf@plt+0xe04c>
  40f97c:	ldr	w0, [sp, #124]
  40f980:	cmp	w0, #0x0
  40f984:	b.lt	40fa8c <printf@plt+0xe24c>  // b.tstop
  40f988:	mov	w0, #0xa                   	// #10
  40f98c:	bl	4133c4 <printf@plt+0x11b84>
  40f990:	ldr	w0, [sp, #124]
  40f994:	add	w0, w0, #0x1
  40f998:	str	w0, [sp, #120]
  40f99c:	ldr	x0, [sp, #40]
  40f9a0:	ldr	w0, [x0, #4]
  40f9a4:	ldr	w1, [sp, #120]
  40f9a8:	cmp	w1, w0
  40f9ac:	b.ge	40fa8c <printf@plt+0xe24c>  // b.tcont
  40f9b0:	ldr	x0, [sp, #40]
  40f9b4:	ldr	x1, [x0, #96]
  40f9b8:	ldrsw	x0, [sp, #120]
  40f9bc:	add	x0, x1, x0
  40f9c0:	ldrb	w0, [x0]
  40f9c4:	cmp	w0, #0x0
  40f9c8:	b.eq	40fa30 <printf@plt+0xe1f0>  // b.none
  40f9cc:	add	x0, sp, #0x58
  40f9d0:	mov	x8, x0
  40f9d4:	ldr	w1, [sp, #120]
  40f9d8:	ldr	w0, [sp, #120]
  40f9dc:	bl	40df14 <printf@plt+0xc6d4>
  40f9e0:	add	x0, sp, #0x68
  40f9e4:	mov	x8, x0
  40f9e8:	ldr	w1, [sp, #124]
  40f9ec:	ldr	w0, [sp, #124]
  40f9f0:	bl	40df14 <printf@plt+0xc6d4>
  40f9f4:	add	x2, sp, #0x68
  40f9f8:	add	x1, sp, #0x58
  40f9fc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40fa00:	add	x5, x0, #0x238
  40fa04:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40fa08:	add	x4, x0, #0x238
  40fa0c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40fa10:	add	x3, x0, #0x238
  40fa14:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40fa18:	add	x0, x0, #0x1b0
  40fa1c:	bl	413058 <printf@plt+0x11818>
  40fa20:	add	x0, sp, #0x68
  40fa24:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40fa28:	add	x0, sp, #0x58
  40fa2c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40fa30:	ldr	w0, [sp, #120]
  40fa34:	add	w0, w0, #0x1
  40fa38:	str	w0, [sp, #120]
  40fa3c:	b	40f99c <printf@plt+0xe15c>
  40fa40:	mov	x19, x0
  40fa44:	add	x0, sp, #0x38
  40fa48:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40fa4c:	mov	x0, x19
  40fa50:	bl	4017e0 <_Unwind_Resume@plt>
  40fa54:	mov	x19, x0
  40fa58:	add	x0, sp, #0x48
  40fa5c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40fa60:	mov	x0, x19
  40fa64:	bl	4017e0 <_Unwind_Resume@plt>
  40fa68:	mov	x19, x0
  40fa6c:	add	x0, sp, #0x68
  40fa70:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40fa74:	b	40fa7c <printf@plt+0xe23c>
  40fa78:	mov	x19, x0
  40fa7c:	add	x0, sp, #0x58
  40fa80:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40fa84:	mov	x0, x19
  40fa88:	bl	4017e0 <_Unwind_Resume@plt>
  40fa8c:	nop
  40fa90:	ldr	x19, [sp, #16]
  40fa94:	ldp	x29, x30, [sp], #128
  40fa98:	ret
  40fa9c:	stp	x29, x30, [sp, #-96]!
  40faa0:	mov	x29, sp
  40faa4:	str	x19, [sp, #16]
  40faa8:	str	x0, [sp, #40]
  40faac:	ldr	x0, [sp, #40]
  40fab0:	bl	40eb90 <printf@plt+0xd350>
  40fab4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40fab8:	add	x0, x0, #0x1c0
  40fabc:	bl	4133e4 <printf@plt+0x11ba4>
  40fac0:	str	wzr, [sp, #92]
  40fac4:	ldr	x0, [sp, #40]
  40fac8:	ldr	w0, [x0, #4]
  40facc:	ldr	w1, [sp, #92]
  40fad0:	cmp	w1, w0
  40fad4:	b.ge	40fb78 <printf@plt+0xe338>  // b.tcont
  40fad8:	ldr	w1, [sp, #92]
  40fadc:	ldr	w0, [sp, #92]
  40fae0:	bl	40e2fc <printf@plt+0xcabc>
  40fae4:	ldr	x0, [sp, #40]
  40fae8:	ldr	x1, [x0, #80]
  40faec:	ldrsw	x0, [sp, #92]
  40faf0:	lsl	x0, x0, #4
  40faf4:	add	x0, x1, x0
  40faf8:	bl	4074e0 <printf@plt+0x5ca0>
  40fafc:	cmp	w0, #0x0
  40fb00:	cset	w0, eq  // eq = none
  40fb04:	and	w0, w0, #0xff
  40fb08:	cmp	w0, #0x0
  40fb0c:	b.eq	40fb68 <printf@plt+0xe328>  // b.none
  40fb10:	add	x0, sp, #0x30
  40fb14:	mov	x8, x0
  40fb18:	ldr	w1, [sp, #92]
  40fb1c:	ldr	w0, [sp, #92]
  40fb20:	bl	40df14 <printf@plt+0xc6d4>
  40fb24:	ldr	x0, [sp, #40]
  40fb28:	ldr	x1, [x0, #80]
  40fb2c:	ldrsw	x0, [sp, #92]
  40fb30:	lsl	x0, x0, #4
  40fb34:	add	x2, x1, x0
  40fb38:	add	x1, sp, #0x30
  40fb3c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40fb40:	add	x5, x0, #0x238
  40fb44:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40fb48:	add	x4, x0, #0x238
  40fb4c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  40fb50:	add	x3, x0, #0x238
  40fb54:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  40fb58:	add	x0, x0, #0x1d0
  40fb5c:	bl	413058 <printf@plt+0x11818>
  40fb60:	add	x0, sp, #0x30
  40fb64:	bl	416f3c <_ZdlPvm@@Base+0x488>
  40fb68:	ldr	w0, [sp, #92]
  40fb6c:	add	w0, w0, #0x1
  40fb70:	str	w0, [sp, #92]
  40fb74:	b	40fac4 <printf@plt+0xe284>
  40fb78:	ldr	x0, [sp, #40]
  40fb7c:	ldr	x0, [x0, #32]
  40fb80:	str	x0, [sp, #80]
  40fb84:	ldr	x0, [sp, #80]
  40fb88:	cmp	x0, #0x0
  40fb8c:	b.eq	40fbbc <printf@plt+0xe37c>  // b.none
  40fb90:	ldr	x0, [sp, #80]
  40fb94:	ldr	w2, [x0, #8]
  40fb98:	ldr	x0, [sp, #80]
  40fb9c:	ldr	w0, [x0, #12]
  40fba0:	mov	w1, w0
  40fba4:	mov	w0, w2
  40fba8:	bl	40e2fc <printf@plt+0xcabc>
  40fbac:	ldr	x0, [sp, #80]
  40fbb0:	ldr	x0, [x0]
  40fbb4:	str	x0, [sp, #80]
  40fbb8:	b	40fb84 <printf@plt+0xe344>
  40fbbc:	ldr	x0, [sp, #40]
  40fbc0:	ldr	x0, [x0, #40]
  40fbc4:	str	x0, [sp, #72]
  40fbc8:	ldr	x0, [sp, #72]
  40fbcc:	cmp	x0, #0x0
  40fbd0:	b.eq	40fc10 <printf@plt+0xe3d0>  // b.none
  40fbd4:	ldr	x0, [sp, #72]
  40fbd8:	ldr	x0, [x0, #56]
  40fbdc:	ldrb	w0, [x0, #44]
  40fbe0:	cmp	w0, #0x0
  40fbe4:	b.ne	40fc00 <printf@plt+0xe3c0>  // b.any
  40fbe8:	ldr	x0, [sp, #72]
  40fbec:	ldr	x0, [x0]
  40fbf0:	add	x0, x0, #0x18
  40fbf4:	ldr	x1, [x0]
  40fbf8:	ldr	x0, [sp, #72]
  40fbfc:	blr	x1
  40fc00:	ldr	x0, [sp, #72]
  40fc04:	ldr	x0, [x0, #8]
  40fc08:	str	x0, [sp, #72]
  40fc0c:	b	40fbc8 <printf@plt+0xe388>
  40fc10:	str	wzr, [sp, #92]
  40fc14:	ldr	x0, [sp, #40]
  40fc18:	ldr	w0, [x0, #4]
  40fc1c:	ldr	w1, [sp, #92]
  40fc20:	cmp	w1, w0
  40fc24:	b.ge	40fc44 <printf@plt+0xe404>  // b.tcont
  40fc28:	ldr	w1, [sp, #92]
  40fc2c:	ldr	w0, [sp, #92]
  40fc30:	bl	40e3f8 <printf@plt+0xcbb8>
  40fc34:	ldr	w0, [sp, #92]
  40fc38:	add	w0, w0, #0x1
  40fc3c:	str	w0, [sp, #92]
  40fc40:	b	40fc14 <printf@plt+0xe3d4>
  40fc44:	ldr	x0, [sp, #40]
  40fc48:	ldr	x0, [x0, #32]
  40fc4c:	str	x0, [sp, #80]
  40fc50:	ldr	x0, [sp, #80]
  40fc54:	cmp	x0, #0x0
  40fc58:	b.eq	40fc88 <printf@plt+0xe448>  // b.none
  40fc5c:	ldr	x0, [sp, #80]
  40fc60:	ldr	w2, [x0, #8]
  40fc64:	ldr	x0, [sp, #80]
  40fc68:	ldr	w0, [x0, #12]
  40fc6c:	mov	w1, w0
  40fc70:	mov	w0, w2
  40fc74:	bl	40e3f8 <printf@plt+0xcbb8>
  40fc78:	ldr	x0, [sp, #80]
  40fc7c:	ldr	x0, [x0]
  40fc80:	str	x0, [sp, #80]
  40fc84:	b	40fc50 <printf@plt+0xe410>
  40fc88:	ldr	x0, [sp, #40]
  40fc8c:	bl	40f870 <printf@plt+0xe030>
  40fc90:	ldr	x0, [sp, #40]
  40fc94:	ldr	x0, [x0, #32]
  40fc98:	str	x0, [sp, #80]
  40fc9c:	ldr	x0, [sp, #80]
  40fca0:	cmp	x0, #0x0
  40fca4:	b.eq	40fcd4 <printf@plt+0xe494>  // b.none
  40fca8:	ldr	x0, [sp, #80]
  40fcac:	ldr	w1, [x0, #8]
  40fcb0:	ldr	x0, [sp, #80]
  40fcb4:	ldr	w0, [x0, #12]
  40fcb8:	mov	w2, w0
  40fcbc:	ldr	x0, [sp, #40]
  40fcc0:	bl	40e4f4 <printf@plt+0xccb4>
  40fcc4:	ldr	x0, [sp, #80]
  40fcc8:	ldr	x0, [x0]
  40fccc:	str	x0, [sp, #80]
  40fcd0:	b	40fc9c <printf@plt+0xe45c>
  40fcd4:	ldr	x0, [sp, #40]
  40fcd8:	bl	40f038 <printf@plt+0xd7f8>
  40fcdc:	ldr	x0, [sp, #40]
  40fce0:	ldr	x0, [x0, #32]
  40fce4:	str	x0, [sp, #80]
  40fce8:	ldr	x0, [sp, #80]
  40fcec:	cmp	x0, #0x0
  40fcf0:	b.eq	40fd24 <printf@plt+0xe4e4>  // b.none
  40fcf4:	ldr	x0, [sp, #80]
  40fcf8:	ldr	w1, [x0, #8]
  40fcfc:	ldr	x0, [sp, #80]
  40fd00:	ldr	w0, [x0, #12]
  40fd04:	mov	w3, #0x0                   	// #0
  40fd08:	mov	w2, w0
  40fd0c:	ldr	x0, [sp, #40]
  40fd10:	bl	40e924 <printf@plt+0xd0e4>
  40fd14:	ldr	x0, [sp, #80]
  40fd18:	ldr	x0, [x0]
  40fd1c:	str	x0, [sp, #80]
  40fd20:	b	40fce8 <printf@plt+0xe4a8>
  40fd24:	str	wzr, [sp, #68]
  40fd28:	str	wzr, [sp, #64]
  40fd2c:	ldr	x0, [sp, #40]
  40fd30:	ldr	x0, [x0, #40]
  40fd34:	str	x0, [sp, #72]
  40fd38:	ldr	x0, [sp, #72]
  40fd3c:	cmp	x0, #0x0
  40fd40:	b.eq	40fe3c <printf@plt+0xe5fc>  // b.none
  40fd44:	ldr	x0, [sp, #72]
  40fd48:	ldr	x0, [x0]
  40fd4c:	add	x0, x0, #0x10
  40fd50:	ldr	x5, [x0]
  40fd54:	ldr	x0, [sp, #40]
  40fd58:	ldr	w1, [x0, #4]
  40fd5c:	ldr	x0, [sp, #40]
  40fd60:	ldr	x2, [x0, #80]
  40fd64:	ldr	x0, [sp, #40]
  40fd68:	ldr	w0, [x0, #120]
  40fd6c:	and	w0, w0, #0x2
  40fd70:	cmp	w0, #0x0
  40fd74:	b.eq	40fd84 <printf@plt+0xe544>  // b.none
  40fd78:	ldr	x0, [sp, #40]
  40fd7c:	ldr	x0, [x0, #88]
  40fd80:	b	40fd88 <printf@plt+0xe548>
  40fd84:	mov	x0, #0x0                   	// #0
  40fd88:	mov	w4, #0x0                   	// #0
  40fd8c:	mov	x3, x0
  40fd90:	ldr	x0, [sp, #72]
  40fd94:	blr	x5
  40fd98:	cmp	w0, #0x0
  40fd9c:	cset	w0, ne  // ne = any
  40fda0:	and	w0, w0, #0xff
  40fda4:	cmp	w0, #0x0
  40fda8:	b.eq	40fe2c <printf@plt+0xe5ec>  // b.none
  40fdac:	ldr	x0, [sp, #72]
  40fdb0:	ldr	w1, [x0, #44]
  40fdb4:	ldr	x0, [sp, #72]
  40fdb8:	ldr	w0, [x0, #40]
  40fdbc:	cmp	w1, w0
  40fdc0:	b.le	40fdcc <printf@plt+0xe58c>
  40fdc4:	mov	w0, #0x1                   	// #1
  40fdc8:	str	w0, [sp, #68]
  40fdcc:	ldr	x0, [sp, #72]
  40fdd0:	ldr	w0, [x0, #40]
  40fdd4:	str	w0, [sp, #92]
  40fdd8:	ldr	x0, [sp, #72]
  40fddc:	ldr	w0, [x0, #44]
  40fde0:	ldr	w1, [sp, #92]
  40fde4:	cmp	w1, w0
  40fde8:	b.gt	40fe2c <printf@plt+0xe5ec>
  40fdec:	ldr	w0, [sp, #64]
  40fdf0:	cmp	w0, #0x0
  40fdf4:	b.ne	40fe2c <printf@plt+0xe5ec>  // b.any
  40fdf8:	ldr	x0, [sp, #40]
  40fdfc:	ldr	x1, [x0, #96]
  40fe00:	ldrsw	x0, [sp, #92]
  40fe04:	add	x0, x1, x0
  40fe08:	ldrb	w0, [x0]
  40fe0c:	cmp	w0, #0x0
  40fe10:	b.eq	40fe1c <printf@plt+0xe5dc>  // b.none
  40fe14:	mov	w0, #0x1                   	// #1
  40fe18:	str	w0, [sp, #64]
  40fe1c:	ldr	w0, [sp, #92]
  40fe20:	add	w0, w0, #0x1
  40fe24:	str	w0, [sp, #92]
  40fe28:	b	40fdd8 <printf@plt+0xe598>
  40fe2c:	ldr	x0, [sp, #72]
  40fe30:	ldr	x0, [x0, #8]
  40fe34:	str	x0, [sp, #72]
  40fe38:	b	40fd38 <printf@plt+0xe4f8>
  40fe3c:	ldr	w0, [sp, #64]
  40fe40:	cmp	w0, #0x0
  40fe44:	b.eq	40fe50 <printf@plt+0xe610>  // b.none
  40fe48:	ldr	x0, [sp, #40]
  40fe4c:	bl	40f870 <printf@plt+0xe030>
  40fe50:	ldr	w0, [sp, #68]
  40fe54:	cmp	w0, #0x0
  40fe58:	b.eq	40fea0 <printf@plt+0xe660>  // b.none
  40fe5c:	ldr	x0, [sp, #40]
  40fe60:	ldr	x0, [x0, #32]
  40fe64:	str	x0, [sp, #80]
  40fe68:	ldr	x0, [sp, #80]
  40fe6c:	cmp	x0, #0x0
  40fe70:	b.eq	40fea0 <printf@plt+0xe660>  // b.none
  40fe74:	ldr	x0, [sp, #80]
  40fe78:	ldr	w1, [x0, #8]
  40fe7c:	ldr	x0, [sp, #80]
  40fe80:	ldr	w0, [x0, #12]
  40fe84:	mov	w2, w0
  40fe88:	ldr	x0, [sp, #40]
  40fe8c:	bl	40e4f4 <printf@plt+0xccb4>
  40fe90:	ldr	x0, [sp, #80]
  40fe94:	ldr	x0, [x0]
  40fe98:	str	x0, [sp, #80]
  40fe9c:	b	40fe68 <printf@plt+0xe628>
  40fea0:	ldr	x0, [sp, #40]
  40fea4:	bl	40ed6c <printf@plt+0xd52c>
  40fea8:	ldr	x0, [sp, #40]
  40feac:	ldr	w0, [x0, #120]
  40feb0:	and	w0, w0, #0x2
  40feb4:	cmp	w0, #0x0
  40feb8:	b.eq	40ff1c <printf@plt+0xe6dc>  // b.none
  40febc:	ldr	x0, [sp, #40]
  40fec0:	ldr	w0, [x0, #112]
  40fec4:	cmp	w0, #0x0
  40fec8:	b.eq	40ff1c <printf@plt+0xe6dc>  // b.none
  40fecc:	ldr	x0, [sp, #40]
  40fed0:	bl	40f18c <printf@plt+0xd94c>
  40fed4:	ldr	x0, [sp, #40]
  40fed8:	ldr	x0, [x0, #32]
  40fedc:	str	x0, [sp, #80]
  40fee0:	ldr	x0, [sp, #80]
  40fee4:	cmp	x0, #0x0
  40fee8:	b.eq	410044 <printf@plt+0xe804>  // b.none
  40feec:	ldr	x0, [sp, #80]
  40fef0:	ldr	w1, [x0, #8]
  40fef4:	ldr	x0, [sp, #80]
  40fef8:	ldr	w0, [x0, #12]
  40fefc:	mov	w3, #0x0                   	// #0
  40ff00:	mov	w2, w0
  40ff04:	ldr	x0, [sp, #40]
  40ff08:	bl	40e924 <printf@plt+0xd0e4>
  40ff0c:	ldr	x0, [sp, #80]
  40ff10:	ldr	x0, [x0]
  40ff14:	str	x0, [sp, #80]
  40ff18:	b	40fee0 <printf@plt+0xe6a0>
  40ff1c:	ldr	x0, [sp, #40]
  40ff20:	ldr	x0, [x0, #32]
  40ff24:	str	x0, [sp, #80]
  40ff28:	ldr	x0, [sp, #80]
  40ff2c:	cmp	x0, #0x0
  40ff30:	b.eq	40ff64 <printf@plt+0xe724>  // b.none
  40ff34:	ldr	x0, [sp, #80]
  40ff38:	ldr	w1, [x0, #8]
  40ff3c:	ldr	x0, [sp, #80]
  40ff40:	ldr	w0, [x0, #12]
  40ff44:	mov	w3, #0x1                   	// #1
  40ff48:	mov	w2, w0
  40ff4c:	ldr	x0, [sp, #40]
  40ff50:	bl	40e924 <printf@plt+0xd0e4>
  40ff54:	ldr	x0, [sp, #80]
  40ff58:	ldr	x0, [x0]
  40ff5c:	str	x0, [sp, #80]
  40ff60:	b	40ff28 <printf@plt+0xe6e8>
  40ff64:	ldr	x0, [sp, #40]
  40ff68:	ldr	x0, [x0, #40]
  40ff6c:	str	x0, [sp, #72]
  40ff70:	ldr	x0, [sp, #72]
  40ff74:	cmp	x0, #0x0
  40ff78:	b.eq	40fff4 <printf@plt+0xe7b4>  // b.none
  40ff7c:	ldr	x0, [sp, #72]
  40ff80:	ldr	x0, [x0]
  40ff84:	add	x0, x0, #0x10
  40ff88:	ldr	x5, [x0]
  40ff8c:	ldr	x0, [sp, #40]
  40ff90:	ldr	w1, [x0, #4]
  40ff94:	ldr	x0, [sp, #40]
  40ff98:	ldr	x0, [x0, #80]
  40ff9c:	mov	w4, #0x1                   	// #1
  40ffa0:	mov	x3, #0x0                   	// #0
  40ffa4:	mov	x2, x0
  40ffa8:	ldr	x0, [sp, #72]
  40ffac:	blr	x5
  40ffb0:	cmp	w0, #0x0
  40ffb4:	cset	w0, ne  // ne = any
  40ffb8:	and	w0, w0, #0xff
  40ffbc:	cmp	w0, #0x0
  40ffc0:	b.eq	40ffe4 <printf@plt+0xe7a4>  // b.none
  40ffc4:	ldr	x0, [sp, #72]
  40ffc8:	ldr	w1, [x0, #44]
  40ffcc:	ldr	x0, [sp, #72]
  40ffd0:	ldr	w0, [x0, #40]
  40ffd4:	cmp	w1, w0
  40ffd8:	b.le	40ffe4 <printf@plt+0xe7a4>
  40ffdc:	mov	w0, #0x1                   	// #1
  40ffe0:	str	w0, [sp, #68]
  40ffe4:	ldr	x0, [sp, #72]
  40ffe8:	ldr	x0, [x0, #8]
  40ffec:	str	x0, [sp, #72]
  40fff0:	b	40ff70 <printf@plt+0xe730>
  40fff4:	ldr	w0, [sp, #68]
  40fff8:	cmp	w0, #0x0
  40fffc:	b.eq	410048 <printf@plt+0xe808>  // b.none
  410000:	ldr	x0, [sp, #40]
  410004:	ldr	x0, [x0, #32]
  410008:	str	x0, [sp, #80]
  41000c:	ldr	x0, [sp, #80]
  410010:	cmp	x0, #0x0
  410014:	b.eq	410048 <printf@plt+0xe808>  // b.none
  410018:	ldr	x0, [sp, #80]
  41001c:	ldr	w1, [x0, #8]
  410020:	ldr	x0, [sp, #80]
  410024:	ldr	w0, [x0, #12]
  410028:	mov	w2, w0
  41002c:	ldr	x0, [sp, #40]
  410030:	bl	40e4f4 <printf@plt+0xccb4>
  410034:	ldr	x0, [sp, #80]
  410038:	ldr	x0, [x0]
  41003c:	str	x0, [sp, #80]
  410040:	b	41000c <printf@plt+0xe7cc>
  410044:	nop
  410048:	ldr	x0, [sp, #40]
  41004c:	bl	40f334 <printf@plt+0xdaf4>
  410050:	b	410068 <printf@plt+0xe828>
  410054:	mov	x19, x0
  410058:	add	x0, sp, #0x30
  41005c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  410060:	mov	x0, x19
  410064:	bl	4017e0 <_Unwind_Resume@plt>
  410068:	ldr	x19, [sp, #16]
  41006c:	ldp	x29, x30, [sp], #96
  410070:	ret
  410074:	stp	x29, x30, [sp, #-96]!
  410078:	mov	x29, sp
  41007c:	str	x19, [sp, #16]
  410080:	str	x0, [sp, #40]
  410084:	str	w1, [sp, #36]
  410088:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  41008c:	add	x0, x0, #0x1e0
  410090:	bl	4133e4 <printf@plt+0x11ba4>
  410094:	ldr	x0, [sp, #40]
  410098:	ldr	w0, [x0]
  41009c:	ldr	w1, [sp, #36]
  4100a0:	cmp	w1, w0
  4100a4:	b.lt	4100b8 <printf@plt+0xe878>  // b.tstop
  4100a8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4100ac:	add	x0, x0, #0x218
  4100b0:	bl	4133e4 <printf@plt+0x11ba4>
  4100b4:	b	4103b4 <printf@plt+0xeb74>
  4100b8:	str	wzr, [sp, #92]
  4100bc:	ldr	x0, [sp, #40]
  4100c0:	ldr	w0, [x0, #4]
  4100c4:	ldr	w1, [sp, #92]
  4100c8:	cmp	w1, w0
  4100cc:	b.ge	410148 <printf@plt+0xe908>  // b.tcont
  4100d0:	ldr	x0, [sp, #40]
  4100d4:	ldr	x1, [x0, #56]
  4100d8:	ldrsw	x0, [sp, #36]
  4100dc:	lsl	x0, x0, #3
  4100e0:	add	x0, x1, x0
  4100e4:	ldr	x1, [x0]
  4100e8:	ldrsw	x0, [sp, #92]
  4100ec:	lsl	x0, x0, #3
  4100f0:	add	x0, x1, x0
  4100f4:	ldr	x0, [x0]
  4100f8:	cmp	x0, #0x0
  4100fc:	b.eq	410148 <printf@plt+0xe908>  // b.none
  410100:	ldr	x0, [sp, #40]
  410104:	ldr	x1, [x0, #56]
  410108:	ldrsw	x0, [sp, #36]
  41010c:	lsl	x0, x0, #3
  410110:	add	x0, x1, x0
  410114:	ldr	x1, [x0]
  410118:	ldrsw	x0, [sp, #92]
  41011c:	lsl	x0, x0, #3
  410120:	add	x0, x1, x0
  410124:	ldr	x0, [x0]
  410128:	ldr	w0, [x0, #32]
  41012c:	ldr	w1, [sp, #36]
  410130:	cmp	w1, w0
  410134:	b.eq	410148 <printf@plt+0xe908>  // b.none
  410138:	ldr	w0, [sp, #92]
  41013c:	add	w0, w0, #0x1
  410140:	str	w0, [sp, #92]
  410144:	b	4100bc <printf@plt+0xe87c>
  410148:	ldr	w0, [sp, #92]
  41014c:	str	w0, [sp, #88]
  410150:	ldr	x0, [sp, #40]
  410154:	ldr	w0, [x0, #4]
  410158:	ldr	w1, [sp, #88]
  41015c:	cmp	w1, w0
  410160:	b.ge	4101dc <printf@plt+0xe99c>  // b.tcont
  410164:	ldr	x0, [sp, #40]
  410168:	ldr	x1, [x0, #56]
  41016c:	ldrsw	x0, [sp, #36]
  410170:	lsl	x0, x0, #3
  410174:	add	x0, x1, x0
  410178:	ldr	x1, [x0]
  41017c:	ldrsw	x0, [sp, #88]
  410180:	lsl	x0, x0, #3
  410184:	add	x0, x1, x0
  410188:	ldr	x0, [x0]
  41018c:	cmp	x0, #0x0
  410190:	b.eq	4101cc <printf@plt+0xe98c>  // b.none
  410194:	ldr	x0, [sp, #40]
  410198:	ldr	x1, [x0, #56]
  41019c:	ldrsw	x0, [sp, #36]
  4101a0:	lsl	x0, x0, #3
  4101a4:	add	x0, x1, x0
  4101a8:	ldr	x1, [x0]
  4101ac:	ldrsw	x0, [sp, #88]
  4101b0:	lsl	x0, x0, #3
  4101b4:	add	x0, x1, x0
  4101b8:	ldr	x0, [x0]
  4101bc:	ldr	w0, [x0, #32]
  4101c0:	ldr	w1, [sp, #36]
  4101c4:	cmp	w1, w0
  4101c8:	b.ne	4101dc <printf@plt+0xe99c>  // b.any
  4101cc:	ldr	w0, [sp, #88]
  4101d0:	add	w0, w0, #0x1
  4101d4:	str	w0, [sp, #88]
  4101d8:	b	410150 <printf@plt+0xe910>
  4101dc:	ldr	w1, [sp, #88]
  4101e0:	ldr	w0, [sp, #92]
  4101e4:	cmp	w1, w0
  4101e8:	b.le	4103b0 <printf@plt+0xeb70>
  4101ec:	add	x0, sp, #0x38
  4101f0:	mov	x8, x0
  4101f4:	ldr	w0, [sp, #92]
  4101f8:	bl	40e264 <printf@plt+0xca24>
  4101fc:	add	x1, sp, #0x38
  410200:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  410204:	add	x5, x0, #0x238
  410208:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  41020c:	add	x4, x0, #0x238
  410210:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  410214:	add	x3, x0, #0x238
  410218:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  41021c:	add	x2, x0, #0x238
  410220:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  410224:	add	x0, x0, #0xa0
  410228:	bl	413058 <printf@plt+0x11818>
  41022c:	add	x0, sp, #0x38
  410230:	bl	416f3c <_ZdlPvm@@Base+0x488>
  410234:	ldr	w0, [sp, #36]
  410238:	cmp	w0, #0x0
  41023c:	b.le	410270 <printf@plt+0xea30>
  410240:	ldr	x0, [sp, #40]
  410244:	ldr	x1, [x0, #64]
  410248:	ldrsw	x0, [sp, #36]
  41024c:	lsl	x0, x0, #3
  410250:	sub	x0, x0, #0x8
  410254:	add	x0, x1, x0
  410258:	ldr	x1, [x0]
  41025c:	ldrsw	x0, [sp, #92]
  410260:	add	x0, x1, x0
  410264:	ldrb	w0, [x0]
  410268:	cmp	w0, #0x2
  41026c:	b.eq	4102b0 <printf@plt+0xea70>  // b.none
  410270:	ldr	x0, [sp, #40]
  410274:	ldr	w0, [x0]
  410278:	ldr	w1, [sp, #36]
  41027c:	cmp	w1, w0
  410280:	b.ge	4102bc <printf@plt+0xea7c>  // b.tcont
  410284:	ldr	x0, [sp, #40]
  410288:	ldr	x1, [x0, #64]
  41028c:	ldrsw	x0, [sp, #36]
  410290:	lsl	x0, x0, #3
  410294:	add	x0, x1, x0
  410298:	ldr	x1, [x0]
  41029c:	ldrsw	x0, [sp, #92]
  4102a0:	add	x0, x1, x0
  4102a4:	ldrb	w0, [x0]
  4102a8:	cmp	w0, #0x2
  4102ac:	b.ne	4102bc <printf@plt+0xea7c>  // b.any
  4102b0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  4102b4:	add	x0, x0, #0x140
  4102b8:	bl	4133e4 <printf@plt+0x11ba4>
  4102bc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  4102c0:	add	x0, x0, #0xc8
  4102c4:	bl	4133e4 <printf@plt+0x11ba4>
  4102c8:	add	x0, sp, #0x48
  4102cc:	mov	x8, x0
  4102d0:	ldr	w0, [sp, #88]
  4102d4:	bl	40e264 <printf@plt+0xca24>
  4102d8:	add	x1, sp, #0x48
  4102dc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4102e0:	add	x5, x0, #0x238
  4102e4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4102e8:	add	x4, x0, #0x238
  4102ec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4102f0:	add	x3, x0, #0x238
  4102f4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4102f8:	add	x2, x0, #0x238
  4102fc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  410300:	add	x0, x0, #0x230
  410304:	bl	413058 <printf@plt+0x11818>
  410308:	add	x0, sp, #0x48
  41030c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  410310:	ldr	w0, [sp, #36]
  410314:	cmp	w0, #0x0
  410318:	b.le	41034c <printf@plt+0xeb0c>
  41031c:	ldr	x0, [sp, #40]
  410320:	ldr	x1, [x0, #64]
  410324:	ldrsw	x0, [sp, #36]
  410328:	lsl	x0, x0, #3
  41032c:	sub	x0, x0, #0x8
  410330:	add	x0, x1, x0
  410334:	ldr	x1, [x0]
  410338:	ldrsw	x0, [sp, #88]
  41033c:	add	x0, x1, x0
  410340:	ldrb	w0, [x0]
  410344:	cmp	w0, #0x2
  410348:	b.eq	41038c <printf@plt+0xeb4c>  // b.none
  41034c:	ldr	x0, [sp, #40]
  410350:	ldr	w0, [x0]
  410354:	ldr	w1, [sp, #36]
  410358:	cmp	w1, w0
  41035c:	b.ge	410398 <printf@plt+0xeb58>  // b.tcont
  410360:	ldr	x0, [sp, #40]
  410364:	ldr	x1, [x0, #64]
  410368:	ldrsw	x0, [sp, #36]
  41036c:	lsl	x0, x0, #3
  410370:	add	x0, x1, x0
  410374:	ldr	x1, [x0]
  410378:	ldrsw	x0, [sp, #88]
  41037c:	add	x0, x1, x0
  410380:	ldrb	w0, [x0]
  410384:	cmp	w0, #0x2
  410388:	b.ne	410398 <printf@plt+0xeb58>  // b.any
  41038c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  410390:	add	x0, x0, #0x2b8
  410394:	bl	4133e4 <printf@plt+0x11ba4>
  410398:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  41039c:	add	x0, x0, #0x148
  4103a0:	bl	4133e4 <printf@plt+0x11ba4>
  4103a4:	ldr	w0, [sp, #88]
  4103a8:	str	w0, [sp, #92]
  4103ac:	b	4100bc <printf@plt+0xe87c>
  4103b0:	nop
  4103b4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4103b8:	add	x0, x0, #0x240
  4103bc:	bl	4133e4 <printf@plt+0x11ba4>
  4103c0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4103c4:	add	x0, x0, #0x248
  4103c8:	bl	4133e4 <printf@plt+0x11ba4>
  4103cc:	b	4103f8 <printf@plt+0xebb8>
  4103d0:	mov	x19, x0
  4103d4:	add	x0, sp, #0x38
  4103d8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4103dc:	mov	x0, x19
  4103e0:	bl	4017e0 <_Unwind_Resume@plt>
  4103e4:	mov	x19, x0
  4103e8:	add	x0, sp, #0x48
  4103ec:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4103f0:	mov	x0, x19
  4103f4:	bl	4017e0 <_Unwind_Resume@plt>
  4103f8:	ldr	x19, [sp, #16]
  4103fc:	ldp	x29, x30, [sp], #96
  410400:	ret
  410404:	stp	x29, x30, [sp, #-144]!
  410408:	mov	x29, sp
  41040c:	str	x19, [sp, #16]
  410410:	str	x0, [sp, #40]
  410414:	str	w1, [sp, #36]
  410418:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  41041c:	add	x0, x0, #0x260
  410420:	bl	4133e4 <printf@plt+0x11ba4>
  410424:	ldr	x0, [sp, #40]
  410428:	ldr	w0, [x0]
  41042c:	ldr	w1, [sp, #36]
  410430:	cmp	w1, w0
  410434:	b.lt	410448 <printf@plt+0xec08>  // b.tstop
  410438:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  41043c:	add	x0, x0, #0x298
  410440:	bl	4133e4 <printf@plt+0x11ba4>
  410444:	b	410844 <printf@plt+0xf004>
  410448:	str	wzr, [sp, #140]
  41044c:	ldr	x0, [sp, #40]
  410450:	ldr	w0, [x0, #4]
  410454:	ldr	w1, [sp, #140]
  410458:	cmp	w1, w0
  41045c:	b.ge	4104d8 <printf@plt+0xec98>  // b.tcont
  410460:	ldr	x0, [sp, #40]
  410464:	ldr	x1, [x0, #56]
  410468:	ldrsw	x0, [sp, #36]
  41046c:	lsl	x0, x0, #3
  410470:	add	x0, x1, x0
  410474:	ldr	x1, [x0]
  410478:	ldrsw	x0, [sp, #140]
  41047c:	lsl	x0, x0, #3
  410480:	add	x0, x1, x0
  410484:	ldr	x0, [x0]
  410488:	cmp	x0, #0x0
  41048c:	b.eq	4104d8 <printf@plt+0xec98>  // b.none
  410490:	ldr	x0, [sp, #40]
  410494:	ldr	x1, [x0, #56]
  410498:	ldrsw	x0, [sp, #36]
  41049c:	lsl	x0, x0, #3
  4104a0:	add	x0, x1, x0
  4104a4:	ldr	x1, [x0]
  4104a8:	ldrsw	x0, [sp, #140]
  4104ac:	lsl	x0, x0, #3
  4104b0:	add	x0, x1, x0
  4104b4:	ldr	x0, [x0]
  4104b8:	ldr	w0, [x0, #32]
  4104bc:	ldr	w1, [sp, #36]
  4104c0:	cmp	w1, w0
  4104c4:	b.eq	4104d8 <printf@plt+0xec98>  // b.none
  4104c8:	ldr	w0, [sp, #140]
  4104cc:	add	w0, w0, #0x1
  4104d0:	str	w0, [sp, #140]
  4104d4:	b	41044c <printf@plt+0xec0c>
  4104d8:	ldr	w0, [sp, #140]
  4104dc:	str	w0, [sp, #136]
  4104e0:	ldr	x0, [sp, #40]
  4104e4:	ldr	w0, [x0, #4]
  4104e8:	ldr	w1, [sp, #136]
  4104ec:	cmp	w1, w0
  4104f0:	b.ge	41056c <printf@plt+0xed2c>  // b.tcont
  4104f4:	ldr	x0, [sp, #40]
  4104f8:	ldr	x1, [x0, #56]
  4104fc:	ldrsw	x0, [sp, #36]
  410500:	lsl	x0, x0, #3
  410504:	add	x0, x1, x0
  410508:	ldr	x1, [x0]
  41050c:	ldrsw	x0, [sp, #136]
  410510:	lsl	x0, x0, #3
  410514:	add	x0, x1, x0
  410518:	ldr	x0, [x0]
  41051c:	cmp	x0, #0x0
  410520:	b.eq	41055c <printf@plt+0xed1c>  // b.none
  410524:	ldr	x0, [sp, #40]
  410528:	ldr	x1, [x0, #56]
  41052c:	ldrsw	x0, [sp, #36]
  410530:	lsl	x0, x0, #3
  410534:	add	x0, x1, x0
  410538:	ldr	x1, [x0]
  41053c:	ldrsw	x0, [sp, #136]
  410540:	lsl	x0, x0, #3
  410544:	add	x0, x1, x0
  410548:	ldr	x0, [x0]
  41054c:	ldr	w0, [x0, #32]
  410550:	ldr	w1, [sp, #36]
  410554:	cmp	w1, w0
  410558:	b.ne	41056c <printf@plt+0xed2c>  // b.any
  41055c:	ldr	w0, [sp, #136]
  410560:	add	w0, w0, #0x1
  410564:	str	w0, [sp, #136]
  410568:	b	4104e0 <printf@plt+0xeca0>
  41056c:	ldr	w1, [sp, #136]
  410570:	ldr	w0, [sp, #140]
  410574:	cmp	w1, w0
  410578:	b.le	410840 <printf@plt+0xf000>
  41057c:	str	xzr, [sp, #128]
  410580:	ldr	w0, [sp, #36]
  410584:	cmp	w0, #0x0
  410588:	b.le	4105bc <printf@plt+0xed7c>
  41058c:	ldr	x0, [sp, #40]
  410590:	ldr	x1, [x0, #64]
  410594:	ldrsw	x0, [sp, #36]
  410598:	lsl	x0, x0, #3
  41059c:	sub	x0, x0, #0x8
  4105a0:	add	x0, x1, x0
  4105a4:	ldr	x1, [x0]
  4105a8:	ldrsw	x0, [sp, #140]
  4105ac:	add	x0, x1, x0
  4105b0:	ldrb	w0, [x0]
  4105b4:	cmp	w0, #0x2
  4105b8:	b.eq	4105fc <printf@plt+0xedbc>  // b.none
  4105bc:	ldr	x0, [sp, #40]
  4105c0:	ldr	w0, [x0]
  4105c4:	ldr	w1, [sp, #36]
  4105c8:	cmp	w1, w0
  4105cc:	b.ge	410608 <printf@plt+0xedc8>  // b.tcont
  4105d0:	ldr	x0, [sp, #40]
  4105d4:	ldr	x1, [x0, #64]
  4105d8:	ldrsw	x0, [sp, #36]
  4105dc:	lsl	x0, x0, #3
  4105e0:	add	x0, x1, x0
  4105e4:	ldr	x1, [x0]
  4105e8:	ldrsw	x0, [sp, #140]
  4105ec:	add	x0, x1, x0
  4105f0:	ldrb	w0, [x0]
  4105f4:	cmp	w0, #0x2
  4105f8:	b.ne	410608 <printf@plt+0xedc8>  // b.any
  4105fc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  410600:	add	x0, x0, #0x140
  410604:	str	x0, [sp, #128]
  410608:	str	xzr, [sp, #120]
  41060c:	ldr	w0, [sp, #36]
  410610:	cmp	w0, #0x0
  410614:	b.le	410648 <printf@plt+0xee08>
  410618:	ldr	x0, [sp, #40]
  41061c:	ldr	x1, [x0, #64]
  410620:	ldrsw	x0, [sp, #36]
  410624:	lsl	x0, x0, #3
  410628:	sub	x0, x0, #0x8
  41062c:	add	x0, x1, x0
  410630:	ldr	x1, [x0]
  410634:	ldrsw	x0, [sp, #136]
  410638:	add	x0, x1, x0
  41063c:	ldrb	w0, [x0]
  410640:	cmp	w0, #0x2
  410644:	b.eq	410688 <printf@plt+0xee48>  // b.none
  410648:	ldr	x0, [sp, #40]
  41064c:	ldr	w0, [x0]
  410650:	ldr	w1, [sp, #36]
  410654:	cmp	w1, w0
  410658:	b.ge	410694 <printf@plt+0xee54>  // b.tcont
  41065c:	ldr	x0, [sp, #40]
  410660:	ldr	x1, [x0, #64]
  410664:	ldrsw	x0, [sp, #36]
  410668:	lsl	x0, x0, #3
  41066c:	add	x0, x1, x0
  410670:	ldr	x1, [x0]
  410674:	ldrsw	x0, [sp, #136]
  410678:	add	x0, x1, x0
  41067c:	ldrb	w0, [x0]
  410680:	cmp	w0, #0x2
  410684:	b.ne	410694 <printf@plt+0xee54>  // b.any
  410688:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  41068c:	add	x0, x0, #0x2b8
  410690:	str	x0, [sp, #120]
  410694:	add	x0, sp, #0x38
  410698:	mov	x8, x0
  41069c:	ldr	w0, [sp, #140]
  4106a0:	bl	40e264 <printf@plt+0xca24>
  4106a4:	add	x1, sp, #0x38
  4106a8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4106ac:	add	x5, x0, #0x238
  4106b0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4106b4:	add	x4, x0, #0x238
  4106b8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4106bc:	add	x3, x0, #0x238
  4106c0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4106c4:	add	x2, x0, #0x238
  4106c8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4106cc:	add	x0, x0, #0x2d0
  4106d0:	bl	413058 <printf@plt+0x11818>
  4106d4:	add	x0, sp, #0x38
  4106d8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4106dc:	ldr	x0, [sp, #128]
  4106e0:	cmp	x0, #0x0
  4106e4:	b.eq	4106f0 <printf@plt+0xeeb0>  // b.none
  4106e8:	ldr	x0, [sp, #128]
  4106ec:	bl	4133e4 <printf@plt+0x11ba4>
  4106f0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  4106f4:	add	x0, x0, #0xc8
  4106f8:	bl	4133e4 <printf@plt+0x11ba4>
  4106fc:	add	x0, sp, #0x48
  410700:	mov	x8, x0
  410704:	ldr	w0, [sp, #136]
  410708:	bl	40e264 <printf@plt+0xca24>
  41070c:	add	x1, sp, #0x48
  410710:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  410714:	add	x5, x0, #0x238
  410718:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  41071c:	add	x4, x0, #0x238
  410720:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  410724:	add	x3, x0, #0x238
  410728:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  41072c:	add	x2, x0, #0x238
  410730:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  410734:	add	x0, x0, #0x230
  410738:	bl	413058 <printf@plt+0x11818>
  41073c:	add	x0, sp, #0x48
  410740:	bl	416f3c <_ZdlPvm@@Base+0x488>
  410744:	ldr	x0, [sp, #120]
  410748:	cmp	x0, #0x0
  41074c:	b.eq	410758 <printf@plt+0xef18>  // b.none
  410750:	ldr	x0, [sp, #120]
  410754:	bl	4133e4 <printf@plt+0x11ba4>
  410758:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  41075c:	add	x0, x0, #0x148
  410760:	bl	4133e4 <printf@plt+0x11ba4>
  410764:	add	x0, sp, #0x58
  410768:	mov	x8, x0
  41076c:	ldr	w0, [sp, #140]
  410770:	bl	40e264 <printf@plt+0xca24>
  410774:	add	x1, sp, #0x58
  410778:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  41077c:	add	x5, x0, #0x238
  410780:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  410784:	add	x4, x0, #0x238
  410788:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  41078c:	add	x3, x0, #0x238
  410790:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  410794:	add	x2, x0, #0x238
  410798:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  41079c:	add	x0, x0, #0x2e8
  4107a0:	bl	413058 <printf@plt+0x11818>
  4107a4:	add	x0, sp, #0x58
  4107a8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4107ac:	ldr	x0, [sp, #128]
  4107b0:	cmp	x0, #0x0
  4107b4:	b.eq	4107c0 <printf@plt+0xef80>  // b.none
  4107b8:	ldr	x0, [sp, #128]
  4107bc:	bl	4133e4 <printf@plt+0x11ba4>
  4107c0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  4107c4:	add	x0, x0, #0xc8
  4107c8:	bl	4133e4 <printf@plt+0x11ba4>
  4107cc:	add	x0, sp, #0x68
  4107d0:	mov	x8, x0
  4107d4:	ldr	w0, [sp, #136]
  4107d8:	bl	40e264 <printf@plt+0xca24>
  4107dc:	add	x1, sp, #0x68
  4107e0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4107e4:	add	x5, x0, #0x238
  4107e8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4107ec:	add	x4, x0, #0x238
  4107f0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4107f4:	add	x3, x0, #0x238
  4107f8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4107fc:	add	x2, x0, #0x238
  410800:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  410804:	add	x0, x0, #0x230
  410808:	bl	413058 <printf@plt+0x11818>
  41080c:	add	x0, sp, #0x68
  410810:	bl	416f3c <_ZdlPvm@@Base+0x488>
  410814:	ldr	x0, [sp, #120]
  410818:	cmp	x0, #0x0
  41081c:	b.eq	410828 <printf@plt+0xefe8>  // b.none
  410820:	ldr	x0, [sp, #120]
  410824:	bl	4133e4 <printf@plt+0x11ba4>
  410828:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  41082c:	add	x0, x0, #0x148
  410830:	bl	4133e4 <printf@plt+0x11ba4>
  410834:	ldr	w0, [sp, #136]
  410838:	str	w0, [sp, #140]
  41083c:	b	41044c <printf@plt+0xec0c>
  410840:	nop
  410844:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  410848:	add	x0, x0, #0x300
  41084c:	bl	4133e4 <printf@plt+0x11ba4>
  410850:	b	4108a4 <printf@plt+0xf064>
  410854:	mov	x19, x0
  410858:	add	x0, sp, #0x38
  41085c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  410860:	mov	x0, x19
  410864:	bl	4017e0 <_Unwind_Resume@plt>
  410868:	mov	x19, x0
  41086c:	add	x0, sp, #0x48
  410870:	bl	416f3c <_ZdlPvm@@Base+0x488>
  410874:	mov	x0, x19
  410878:	bl	4017e0 <_Unwind_Resume@plt>
  41087c:	mov	x19, x0
  410880:	add	x0, sp, #0x58
  410884:	bl	416f3c <_ZdlPvm@@Base+0x488>
  410888:	mov	x0, x19
  41088c:	bl	4017e0 <_Unwind_Resume@plt>
  410890:	mov	x19, x0
  410894:	add	x0, sp, #0x68
  410898:	bl	416f3c <_ZdlPvm@@Base+0x488>
  41089c:	mov	x0, x19
  4108a0:	bl	4017e0 <_Unwind_Resume@plt>
  4108a4:	ldr	x19, [sp, #16]
  4108a8:	ldp	x29, x30, [sp], #144
  4108ac:	ret
  4108b0:	stp	x29, x30, [sp, #-80]!
  4108b4:	mov	x29, sp
  4108b8:	str	x0, [sp, #40]
  4108bc:	str	w1, [sp, #36]
  4108c0:	str	w2, [sp, #32]
  4108c4:	str	x3, [sp, #24]
  4108c8:	ldr	x0, [sp, #40]
  4108cc:	ldr	x1, [x0, #72]
  4108d0:	ldrsw	x0, [sp, #36]
  4108d4:	add	x0, x1, x0
  4108d8:	ldrb	w0, [x0]
  4108dc:	cmp	w0, #0x0
  4108e0:	b.eq	41094c <printf@plt+0xf10c>  // b.none
  4108e4:	ldr	x0, [sp, #40]
  4108e8:	ldr	w0, [x0]
  4108ec:	sub	w0, w0, #0x1
  4108f0:	ldr	w1, [sp, #36]
  4108f4:	cmp	w1, w0
  4108f8:	b.ge	41094c <printf@plt+0xf10c>  // b.tcont
  4108fc:	ldr	x0, [sp, #40]
  410900:	ldr	x1, [x0, #72]
  410904:	ldrsw	x0, [sp, #36]
  410908:	add	x0, x1, x0
  41090c:	ldrb	w0, [x0]
  410910:	cmp	w0, #0x2
  410914:	b.ne	41092c <printf@plt+0xf0ec>  // b.any
  410918:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  41091c:	add	x1, x0, #0x318
  410920:	ldr	x0, [sp, #24]
  410924:	bl	41700c <_ZdlPvm@@Base+0x558>
  410928:	b	41093c <printf@plt+0xf0fc>
  41092c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  410930:	add	x1, x0, #0x328
  410934:	ldr	x0, [sp, #24]
  410938:	bl	41700c <_ZdlPvm@@Base+0x558>
  41093c:	ldr	w0, [sp, #36]
  410940:	add	w0, w0, #0x1
  410944:	str	w0, [sp, #36]
  410948:	b	410a0c <printf@plt+0xf1cc>
  41094c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  410950:	add	x1, x0, #0x2c0
  410954:	ldr	x0, [sp, #24]
  410958:	bl	41700c <_ZdlPvm@@Base+0x558>
  41095c:	ldr	w0, [sp, #36]
  410960:	cmp	w0, #0x0
  410964:	b.eq	410d00 <printf@plt+0xf4c0>  // b.none
  410968:	ldr	x0, [sp, #40]
  41096c:	ldr	x0, [x0, #24]
  410970:	str	x0, [sp, #72]
  410974:	ldr	x0, [sp, #72]
  410978:	cmp	x0, #0x0
  41097c:	b.eq	410a0c <printf@plt+0xf1cc>  // b.none
  410980:	ldr	x0, [sp, #72]
  410984:	ldr	w0, [x0, #16]
  410988:	ldr	w1, [sp, #36]
  41098c:	cmp	w1, w0
  410990:	b.lt	410a0c <printf@plt+0xf1cc>  // b.tstop
  410994:	ldr	x0, [sp, #72]
  410998:	ldr	w0, [x0, #16]
  41099c:	ldr	w1, [sp, #36]
  4109a0:	cmp	w1, w0
  4109a4:	b.ne	4109f0 <printf@plt+0xf1b0>  // b.any
  4109a8:	ldr	x0, [sp, #72]
  4109ac:	ldr	x0, [x0]
  4109b0:	add	x0, x0, #0x18
  4109b4:	ldr	x1, [x0]
  4109b8:	ldr	x0, [sp, #72]
  4109bc:	blr	x1
  4109c0:	cmp	w0, #0x0
  4109c4:	b.ne	4109e8 <printf@plt+0xf1a8>  // b.any
  4109c8:	ldr	x0, [sp, #72]
  4109cc:	ldr	x0, [x0]
  4109d0:	add	x0, x0, #0x20
  4109d4:	ldr	x1, [x0]
  4109d8:	ldr	x0, [sp, #72]
  4109dc:	blr	x1
  4109e0:	cmp	w0, #0x0
  4109e4:	b.eq	4109f0 <printf@plt+0xf1b0>  // b.none
  4109e8:	mov	w0, #0x1                   	// #1
  4109ec:	b	4109f4 <printf@plt+0xf1b4>
  4109f0:	mov	w0, #0x0                   	// #0
  4109f4:	cmp	w0, #0x0
  4109f8:	b.ne	410d08 <printf@plt+0xf4c8>  // b.any
  4109fc:	ldr	x0, [sp, #72]
  410a00:	ldr	x0, [x0, #8]
  410a04:	str	x0, [sp, #72]
  410a08:	b	410974 <printf@plt+0xf134>
  410a0c:	str	wzr, [sp, #68]
  410a10:	ldr	w0, [sp, #32]
  410a14:	cmp	w0, #0x0
  410a18:	b.le	410ae0 <printf@plt+0xf2a0>
  410a1c:	ldr	x0, [sp, #40]
  410a20:	ldr	x1, [x0, #56]
  410a24:	ldrsw	x0, [sp, #36]
  410a28:	lsl	x0, x0, #3
  410a2c:	sub	x0, x0, #0x8
  410a30:	add	x0, x1, x0
  410a34:	ldr	x1, [x0]
  410a38:	ldrsw	x0, [sp, #32]
  410a3c:	lsl	x0, x0, #3
  410a40:	sub	x0, x0, #0x8
  410a44:	add	x0, x1, x0
  410a48:	ldr	x0, [x0]
  410a4c:	str	x0, [sp, #56]
  410a50:	ldr	x0, [sp, #56]
  410a54:	cmp	x0, #0x0
  410a58:	b.eq	410ae0 <printf@plt+0xf2a0>  // b.none
  410a5c:	ldr	x0, [sp, #56]
  410a60:	ldr	w1, [x0, #32]
  410a64:	ldr	x0, [sp, #56]
  410a68:	ldr	w0, [x0, #36]
  410a6c:	cmp	w1, w0
  410a70:	b.ne	410ae0 <printf@plt+0xf2a0>  // b.any
  410a74:	ldr	x0, [sp, #56]
  410a78:	ldr	x0, [x0]
  410a7c:	add	x0, x0, #0x40
  410a80:	ldr	x1, [x0]
  410a84:	ldr	x0, [sp, #56]
  410a88:	blr	x1
  410a8c:	cmp	x0, #0x0
  410a90:	cset	w0, ne  // ne = any
  410a94:	and	w0, w0, #0xff
  410a98:	cmp	w0, #0x0
  410a9c:	b.eq	410aac <printf@plt+0xf26c>  // b.none
  410aa0:	mov	w0, #0x2                   	// #2
  410aa4:	str	w0, [sp, #68]
  410aa8:	b	410ae0 <printf@plt+0xf2a0>
  410aac:	ldr	x0, [sp, #56]
  410ab0:	ldr	x0, [x0]
  410ab4:	add	x0, x0, #0x38
  410ab8:	ldr	x1, [x0]
  410abc:	ldr	x0, [sp, #56]
  410ac0:	blr	x1
  410ac4:	cmp	x0, #0x0
  410ac8:	cset	w0, ne  // ne = any
  410acc:	and	w0, w0, #0xff
  410ad0:	cmp	w0, #0x0
  410ad4:	b.eq	410ae0 <printf@plt+0xf2a0>  // b.none
  410ad8:	mov	w0, #0x1                   	// #1
  410adc:	str	w0, [sp, #68]
  410ae0:	str	wzr, [sp, #64]
  410ae4:	ldr	x0, [sp, #40]
  410ae8:	ldr	w0, [x0, #4]
  410aec:	ldr	w1, [sp, #32]
  410af0:	cmp	w1, w0
  410af4:	b.ge	410bb8 <printf@plt+0xf378>  // b.tcont
  410af8:	ldr	x0, [sp, #40]
  410afc:	ldr	x1, [x0, #56]
  410b00:	ldrsw	x0, [sp, #36]
  410b04:	lsl	x0, x0, #3
  410b08:	sub	x0, x0, #0x8
  410b0c:	add	x0, x1, x0
  410b10:	ldr	x1, [x0]
  410b14:	ldrsw	x0, [sp, #32]
  410b18:	lsl	x0, x0, #3
  410b1c:	add	x0, x1, x0
  410b20:	ldr	x0, [x0]
  410b24:	str	x0, [sp, #48]
  410b28:	ldr	x0, [sp, #48]
  410b2c:	cmp	x0, #0x0
  410b30:	b.eq	410bb8 <printf@plt+0xf378>  // b.none
  410b34:	ldr	x0, [sp, #48]
  410b38:	ldr	w1, [x0, #32]
  410b3c:	ldr	x0, [sp, #48]
  410b40:	ldr	w0, [x0, #36]
  410b44:	cmp	w1, w0
  410b48:	b.ne	410bb8 <printf@plt+0xf378>  // b.any
  410b4c:	ldr	x0, [sp, #48]
  410b50:	ldr	x0, [x0]
  410b54:	add	x0, x0, #0x40
  410b58:	ldr	x1, [x0]
  410b5c:	ldr	x0, [sp, #48]
  410b60:	blr	x1
  410b64:	cmp	x0, #0x0
  410b68:	cset	w0, ne  // ne = any
  410b6c:	and	w0, w0, #0xff
  410b70:	cmp	w0, #0x0
  410b74:	b.eq	410b84 <printf@plt+0xf344>  // b.none
  410b78:	mov	w0, #0x2                   	// #2
  410b7c:	str	w0, [sp, #64]
  410b80:	b	410bb8 <printf@plt+0xf378>
  410b84:	ldr	x0, [sp, #48]
  410b88:	ldr	x0, [x0]
  410b8c:	add	x0, x0, #0x38
  410b90:	ldr	x1, [x0]
  410b94:	ldr	x0, [sp, #48]
  410b98:	blr	x1
  410b9c:	cmp	x0, #0x0
  410ba0:	cset	w0, ne  // ne = any
  410ba4:	and	w0, w0, #0xff
  410ba8:	cmp	w0, #0x0
  410bac:	b.eq	410bb8 <printf@plt+0xf378>  // b.none
  410bb0:	mov	w0, #0x1                   	// #1
  410bb4:	str	w0, [sp, #64]
  410bb8:	ldr	x0, [sp, #40]
  410bbc:	ldr	x1, [x0, #72]
  410bc0:	ldrsw	x0, [sp, #36]
  410bc4:	sub	x0, x0, #0x1
  410bc8:	add	x0, x1, x0
  410bcc:	ldrb	w0, [x0]
  410bd0:	cmp	w0, #0x0
  410bd4:	b.ne	410c70 <printf@plt+0xf430>  // b.any
  410bd8:	ldr	w0, [sp, #68]
  410bdc:	cmp	w0, #0x0
  410be0:	b.gt	410bf0 <printf@plt+0xf3b0>
  410be4:	ldr	w0, [sp, #64]
  410be8:	cmp	w0, #0x0
  410bec:	b.le	410d0c <printf@plt+0xf4cc>
  410bf0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  410bf4:	add	x1, x0, #0x338
  410bf8:	ldr	x0, [sp, #24]
  410bfc:	bl	417234 <_ZdlPvm@@Base+0x780>
  410c00:	ldr	w0, [sp, #68]
  410c04:	cmp	w0, #0x2
  410c08:	b.ne	410c18 <printf@plt+0xf3d8>  // b.any
  410c0c:	ldr	w0, [sp, #64]
  410c10:	cmp	w0, #0x2
  410c14:	b.ne	410c30 <printf@plt+0xf3f0>  // b.any
  410c18:	ldr	w0, [sp, #64]
  410c1c:	cmp	w0, #0x2
  410c20:	b.ne	410c44 <printf@plt+0xf404>  // b.any
  410c24:	ldr	w0, [sp, #68]
  410c28:	cmp	w0, #0x2
  410c2c:	b.eq	410c44 <printf@plt+0xf404>  // b.none
  410c30:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  410c34:	add	x1, x0, #0x140
  410c38:	ldr	x0, [sp, #24]
  410c3c:	bl	417234 <_ZdlPvm@@Base+0x780>
  410c40:	b	410d0c <printf@plt+0xf4cc>
  410c44:	ldr	w0, [sp, #68]
  410c48:	cmp	w0, #0x2
  410c4c:	b.ne	410d0c <printf@plt+0xf4cc>  // b.any
  410c50:	ldr	w0, [sp, #64]
  410c54:	cmp	w0, #0x2
  410c58:	b.ne	410d0c <printf@plt+0xf4cc>  // b.any
  410c5c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  410c60:	add	x1, x0, #0x2b8
  410c64:	ldr	x0, [sp, #24]
  410c68:	bl	417234 <_ZdlPvm@@Base+0x780>
  410c6c:	b	410d0c <printf@plt+0xf4cc>
  410c70:	ldr	x0, [sp, #40]
  410c74:	ldr	x1, [x0, #72]
  410c78:	ldrsw	x0, [sp, #36]
  410c7c:	sub	x0, x0, #0x1
  410c80:	add	x0, x1, x0
  410c84:	ldrb	w0, [x0]
  410c88:	cmp	w0, #0x2
  410c8c:	b.ne	410d0c <printf@plt+0xf4cc>  // b.any
  410c90:	ldr	w0, [sp, #68]
  410c94:	cmp	w0, #0x2
  410c98:	b.ne	410ca8 <printf@plt+0xf468>  // b.any
  410c9c:	ldr	w0, [sp, #64]
  410ca0:	cmp	w0, #0x2
  410ca4:	b.ne	410cc0 <printf@plt+0xf480>  // b.any
  410ca8:	ldr	w0, [sp, #64]
  410cac:	cmp	w0, #0x2
  410cb0:	b.ne	410cd4 <printf@plt+0xf494>  // b.any
  410cb4:	ldr	w0, [sp, #68]
  410cb8:	cmp	w0, #0x2
  410cbc:	b.eq	410cd4 <printf@plt+0xf494>  // b.none
  410cc0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  410cc4:	add	x1, x0, #0x348
  410cc8:	ldr	x0, [sp, #24]
  410ccc:	bl	417234 <_ZdlPvm@@Base+0x780>
  410cd0:	b	410d0c <printf@plt+0xf4cc>
  410cd4:	ldr	w0, [sp, #68]
  410cd8:	cmp	w0, #0x1
  410cdc:	b.eq	410cec <printf@plt+0xf4ac>  // b.none
  410ce0:	ldr	w0, [sp, #64]
  410ce4:	cmp	w0, #0x1
  410ce8:	b.ne	410d0c <printf@plt+0xf4cc>  // b.any
  410cec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  410cf0:	add	x1, x0, #0x140
  410cf4:	ldr	x0, [sp, #24]
  410cf8:	bl	417234 <_ZdlPvm@@Base+0x780>
  410cfc:	b	410d0c <printf@plt+0xf4cc>
  410d00:	nop
  410d04:	b	410d0c <printf@plt+0xf4cc>
  410d08:	nop
  410d0c:	ldp	x29, x30, [sp], #80
  410d10:	ret
  410d14:	stp	x29, x30, [sp, #-80]!
  410d18:	mov	x29, sp
  410d1c:	str	x0, [sp, #40]
  410d20:	str	w1, [sp, #36]
  410d24:	str	w2, [sp, #32]
  410d28:	str	x3, [sp, #24]
  410d2c:	ldr	x0, [sp, #40]
  410d30:	ldr	x1, [x0, #72]
  410d34:	ldrsw	x0, [sp, #36]
  410d38:	add	x0, x1, x0
  410d3c:	ldrb	w0, [x0]
  410d40:	cmp	w0, #0x0
  410d44:	b.eq	410d74 <printf@plt+0xf534>  // b.none
  410d48:	ldr	w0, [sp, #36]
  410d4c:	cmp	w0, #0x0
  410d50:	b.le	410d74 <printf@plt+0xf534>
  410d54:	ldr	w0, [sp, #36]
  410d58:	sub	w0, w0, #0x1
  410d5c:	str	w0, [sp, #36]
  410d60:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  410d64:	add	x1, x0, #0x2c0
  410d68:	ldr	x0, [sp, #24]
  410d6c:	bl	41700c <_ZdlPvm@@Base+0x558>
  410d70:	b	410ee4 <printf@plt+0xf6a4>
  410d74:	ldr	x0, [sp, #40]
  410d78:	ldr	x0, [x0, #24]
  410d7c:	str	x0, [sp, #72]
  410d80:	ldr	x0, [sp, #72]
  410d84:	cmp	x0, #0x0
  410d88:	b.eq	410db0 <printf@plt+0xf570>  // b.none
  410d8c:	ldr	x0, [sp, #72]
  410d90:	ldr	w0, [x0, #16]
  410d94:	ldr	w1, [sp, #36]
  410d98:	cmp	w1, w0
  410d9c:	b.lt	410db0 <printf@plt+0xf570>  // b.tstop
  410da0:	ldr	x0, [sp, #72]
  410da4:	ldr	x0, [x0, #8]
  410da8:	str	x0, [sp, #72]
  410dac:	b	410d80 <printf@plt+0xf540>
  410db0:	ldr	x0, [sp, #72]
  410db4:	cmp	x0, #0x0
  410db8:	b.eq	410dfc <printf@plt+0xf5bc>  // b.none
  410dbc:	ldr	x0, [sp, #72]
  410dc0:	ldr	w1, [x0, #16]
  410dc4:	ldr	w0, [sp, #36]
  410dc8:	add	w0, w0, #0x1
  410dcc:	cmp	w1, w0
  410dd0:	b.ne	410dfc <printf@plt+0xf5bc>  // b.any
  410dd4:	ldr	x0, [sp, #72]
  410dd8:	ldr	x0, [x0]
  410ddc:	add	x0, x0, #0x20
  410de0:	ldr	x1, [x0]
  410de4:	ldr	x0, [sp, #72]
  410de8:	blr	x1
  410dec:	cmp	w0, #0x0
  410df0:	b.eq	410dfc <printf@plt+0xf5bc>  // b.none
  410df4:	mov	w0, #0x1                   	// #1
  410df8:	b	410e00 <printf@plt+0xf5c0>
  410dfc:	mov	w0, #0x0                   	// #0
  410e00:	cmp	w0, #0x0
  410e04:	b.eq	410e1c <printf@plt+0xf5dc>  // b.none
  410e08:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  410e0c:	add	x1, x0, #0x348
  410e10:	ldr	x0, [sp, #24]
  410e14:	bl	41700c <_ZdlPvm@@Base+0x558>
  410e18:	b	4111d4 <printf@plt+0xf994>
  410e1c:	ldr	x0, [sp, #72]
  410e20:	cmp	x0, #0x0
  410e24:	b.eq	410e40 <printf@plt+0xf600>  // b.none
  410e28:	ldr	x0, [sp, #72]
  410e2c:	ldr	w1, [x0, #16]
  410e30:	ldr	w0, [sp, #36]
  410e34:	add	w0, w0, #0x1
  410e38:	cmp	w1, w0
  410e3c:	b.eq	410e58 <printf@plt+0xf618>  // b.none
  410e40:	ldr	x0, [sp, #40]
  410e44:	ldr	w0, [x0]
  410e48:	sub	w0, w0, #0x1
  410e4c:	ldr	w1, [sp, #36]
  410e50:	cmp	w1, w0
  410e54:	b.ne	410e6c <printf@plt+0xf62c>  // b.any
  410e58:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  410e5c:	add	x1, x0, #0x2c0
  410e60:	ldr	x0, [sp, #24]
  410e64:	bl	41700c <_ZdlPvm@@Base+0x558>
  410e68:	b	4111d4 <printf@plt+0xf994>
  410e6c:	ldr	x0, [sp, #40]
  410e70:	ldr	x1, [x0, #72]
  410e74:	ldrsw	x0, [sp, #36]
  410e78:	add	x0, x0, #0x1
  410e7c:	add	x0, x1, x0
  410e80:	ldrb	w0, [x0]
  410e84:	cmp	w0, #0x1
  410e88:	b.ne	410ea0 <printf@plt+0xf660>  // b.any
  410e8c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  410e90:	add	x1, x0, #0x350
  410e94:	ldr	x0, [sp, #24]
  410e98:	bl	41700c <_ZdlPvm@@Base+0x558>
  410e9c:	b	410ee4 <printf@plt+0xf6a4>
  410ea0:	ldr	x0, [sp, #40]
  410ea4:	ldr	x1, [x0, #72]
  410ea8:	ldrsw	x0, [sp, #36]
  410eac:	add	x0, x0, #0x1
  410eb0:	add	x0, x1, x0
  410eb4:	ldrb	w0, [x0]
  410eb8:	cmp	w0, #0x2
  410ebc:	b.ne	410ed4 <printf@plt+0xf694>  // b.any
  410ec0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  410ec4:	add	x1, x0, #0x358
  410ec8:	ldr	x0, [sp, #24]
  410ecc:	bl	41700c <_ZdlPvm@@Base+0x558>
  410ed0:	b	410ee4 <printf@plt+0xf6a4>
  410ed4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  410ed8:	add	x1, x0, #0x2c0
  410edc:	ldr	x0, [sp, #24]
  410ee0:	bl	41700c <_ZdlPvm@@Base+0x558>
  410ee4:	str	wzr, [sp, #68]
  410ee8:	ldr	w0, [sp, #32]
  410eec:	cmp	w0, #0x0
  410ef0:	b.le	410fb8 <printf@plt+0xf778>
  410ef4:	ldr	x0, [sp, #40]
  410ef8:	ldr	x1, [x0, #56]
  410efc:	ldrsw	x0, [sp, #36]
  410f00:	add	x0, x0, #0x1
  410f04:	lsl	x0, x0, #3
  410f08:	add	x0, x1, x0
  410f0c:	ldr	x1, [x0]
  410f10:	ldrsw	x0, [sp, #32]
  410f14:	lsl	x0, x0, #3
  410f18:	sub	x0, x0, #0x8
  410f1c:	add	x0, x1, x0
  410f20:	ldr	x0, [x0]
  410f24:	str	x0, [sp, #56]
  410f28:	ldr	x0, [sp, #56]
  410f2c:	cmp	x0, #0x0
  410f30:	b.eq	410fb8 <printf@plt+0xf778>  // b.none
  410f34:	ldr	x0, [sp, #56]
  410f38:	ldr	w1, [x0, #32]
  410f3c:	ldr	x0, [sp, #56]
  410f40:	ldr	w0, [x0, #36]
  410f44:	cmp	w1, w0
  410f48:	b.ne	410fb8 <printf@plt+0xf778>  // b.any
  410f4c:	ldr	x0, [sp, #56]
  410f50:	ldr	x0, [x0]
  410f54:	add	x0, x0, #0x40
  410f58:	ldr	x1, [x0]
  410f5c:	ldr	x0, [sp, #56]
  410f60:	blr	x1
  410f64:	cmp	x0, #0x0
  410f68:	cset	w0, ne  // ne = any
  410f6c:	and	w0, w0, #0xff
  410f70:	cmp	w0, #0x0
  410f74:	b.eq	410f84 <printf@plt+0xf744>  // b.none
  410f78:	mov	w0, #0x2                   	// #2
  410f7c:	str	w0, [sp, #68]
  410f80:	b	410fb8 <printf@plt+0xf778>
  410f84:	ldr	x0, [sp, #56]
  410f88:	ldr	x0, [x0]
  410f8c:	add	x0, x0, #0x38
  410f90:	ldr	x1, [x0]
  410f94:	ldr	x0, [sp, #56]
  410f98:	blr	x1
  410f9c:	cmp	x0, #0x0
  410fa0:	cset	w0, ne  // ne = any
  410fa4:	and	w0, w0, #0xff
  410fa8:	cmp	w0, #0x0
  410fac:	b.eq	410fb8 <printf@plt+0xf778>  // b.none
  410fb0:	mov	w0, #0x1                   	// #1
  410fb4:	str	w0, [sp, #68]
  410fb8:	str	wzr, [sp, #64]
  410fbc:	ldr	x0, [sp, #40]
  410fc0:	ldr	w0, [x0, #4]
  410fc4:	ldr	w1, [sp, #32]
  410fc8:	cmp	w1, w0
  410fcc:	b.ge	411090 <printf@plt+0xf850>  // b.tcont
  410fd0:	ldr	x0, [sp, #40]
  410fd4:	ldr	x1, [x0, #56]
  410fd8:	ldrsw	x0, [sp, #36]
  410fdc:	add	x0, x0, #0x1
  410fe0:	lsl	x0, x0, #3
  410fe4:	add	x0, x1, x0
  410fe8:	ldr	x1, [x0]
  410fec:	ldrsw	x0, [sp, #32]
  410ff0:	lsl	x0, x0, #3
  410ff4:	add	x0, x1, x0
  410ff8:	ldr	x0, [x0]
  410ffc:	str	x0, [sp, #48]
  411000:	ldr	x0, [sp, #48]
  411004:	cmp	x0, #0x0
  411008:	b.eq	411090 <printf@plt+0xf850>  // b.none
  41100c:	ldr	x0, [sp, #48]
  411010:	ldr	w1, [x0, #32]
  411014:	ldr	x0, [sp, #48]
  411018:	ldr	w0, [x0, #36]
  41101c:	cmp	w1, w0
  411020:	b.ne	411090 <printf@plt+0xf850>  // b.any
  411024:	ldr	x0, [sp, #48]
  411028:	ldr	x0, [x0]
  41102c:	add	x0, x0, #0x40
  411030:	ldr	x1, [x0]
  411034:	ldr	x0, [sp, #48]
  411038:	blr	x1
  41103c:	cmp	x0, #0x0
  411040:	cset	w0, ne  // ne = any
  411044:	and	w0, w0, #0xff
  411048:	cmp	w0, #0x0
  41104c:	b.eq	41105c <printf@plt+0xf81c>  // b.none
  411050:	mov	w0, #0x2                   	// #2
  411054:	str	w0, [sp, #64]
  411058:	b	411090 <printf@plt+0xf850>
  41105c:	ldr	x0, [sp, #48]
  411060:	ldr	x0, [x0]
  411064:	add	x0, x0, #0x38
  411068:	ldr	x1, [x0]
  41106c:	ldr	x0, [sp, #48]
  411070:	blr	x1
  411074:	cmp	x0, #0x0
  411078:	cset	w0, ne  // ne = any
  41107c:	and	w0, w0, #0xff
  411080:	cmp	w0, #0x0
  411084:	b.eq	411090 <printf@plt+0xf850>  // b.none
  411088:	mov	w0, #0x1                   	// #1
  41108c:	str	w0, [sp, #64]
  411090:	ldr	x0, [sp, #40]
  411094:	ldr	x1, [x0, #72]
  411098:	ldrsw	x0, [sp, #36]
  41109c:	add	x0, x0, #0x1
  4110a0:	add	x0, x1, x0
  4110a4:	ldrb	w0, [x0]
  4110a8:	cmp	w0, #0x0
  4110ac:	b.ne	411148 <printf@plt+0xf908>  // b.any
  4110b0:	ldr	w0, [sp, #68]
  4110b4:	cmp	w0, #0x0
  4110b8:	b.gt	4110c8 <printf@plt+0xf888>
  4110bc:	ldr	w0, [sp, #64]
  4110c0:	cmp	w0, #0x0
  4110c4:	b.le	4111d4 <printf@plt+0xf994>
  4110c8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4110cc:	add	x1, x0, #0x360
  4110d0:	ldr	x0, [sp, #24]
  4110d4:	bl	41700c <_ZdlPvm@@Base+0x558>
  4110d8:	ldr	w0, [sp, #68]
  4110dc:	cmp	w0, #0x2
  4110e0:	b.ne	4110f0 <printf@plt+0xf8b0>  // b.any
  4110e4:	ldr	w0, [sp, #64]
  4110e8:	cmp	w0, #0x2
  4110ec:	b.ne	411108 <printf@plt+0xf8c8>  // b.any
  4110f0:	ldr	w0, [sp, #64]
  4110f4:	cmp	w0, #0x2
  4110f8:	b.ne	41111c <printf@plt+0xf8dc>  // b.any
  4110fc:	ldr	w0, [sp, #68]
  411100:	cmp	w0, #0x2
  411104:	b.eq	41111c <printf@plt+0xf8dc>  // b.none
  411108:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  41110c:	add	x1, x0, #0x2b8
  411110:	ldr	x0, [sp, #24]
  411114:	bl	417234 <_ZdlPvm@@Base+0x780>
  411118:	b	4111d4 <printf@plt+0xf994>
  41111c:	ldr	w0, [sp, #68]
  411120:	cmp	w0, #0x2
  411124:	b.ne	4111d4 <printf@plt+0xf994>  // b.any
  411128:	ldr	w0, [sp, #64]
  41112c:	cmp	w0, #0x2
  411130:	b.ne	4111d4 <printf@plt+0xf994>  // b.any
  411134:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  411138:	add	x1, x0, #0x140
  41113c:	ldr	x0, [sp, #24]
  411140:	bl	417234 <_ZdlPvm@@Base+0x780>
  411144:	b	4111d4 <printf@plt+0xf994>
  411148:	ldr	x0, [sp, #40]
  41114c:	ldr	x1, [x0, #72]
  411150:	ldrsw	x0, [sp, #36]
  411154:	add	x0, x0, #0x1
  411158:	add	x0, x1, x0
  41115c:	ldrb	w0, [x0]
  411160:	cmp	w0, #0x2
  411164:	b.ne	4111d4 <printf@plt+0xf994>  // b.any
  411168:	ldr	w0, [sp, #68]
  41116c:	cmp	w0, #0x2
  411170:	b.ne	411194 <printf@plt+0xf954>  // b.any
  411174:	ldr	w0, [sp, #64]
  411178:	cmp	w0, #0x2
  41117c:	b.ne	411194 <printf@plt+0xf954>  // b.any
  411180:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  411184:	add	x1, x0, #0x348
  411188:	ldr	x0, [sp, #24]
  41118c:	bl	417234 <_ZdlPvm@@Base+0x780>
  411190:	b	4111d4 <printf@plt+0xf994>
  411194:	ldr	w0, [sp, #68]
  411198:	cmp	w0, #0x2
  41119c:	b.eq	4111d4 <printf@plt+0xf994>  // b.none
  4111a0:	ldr	w0, [sp, #64]
  4111a4:	cmp	w0, #0x2
  4111a8:	b.eq	4111d4 <printf@plt+0xf994>  // b.none
  4111ac:	ldr	w0, [sp, #68]
  4111b0:	cmp	w0, #0x1
  4111b4:	b.eq	4111c4 <printf@plt+0xf984>  // b.none
  4111b8:	ldr	w0, [sp, #64]
  4111bc:	cmp	w0, #0x1
  4111c0:	b.ne	4111d4 <printf@plt+0xf994>  // b.any
  4111c4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  4111c8:	add	x1, x0, #0x140
  4111cc:	ldr	x0, [sp, #24]
  4111d0:	bl	417234 <_ZdlPvm@@Base+0x780>
  4111d4:	ldp	x29, x30, [sp], #80
  4111d8:	ret
  4111dc:	stp	x29, x30, [sp, #-64]!
  4111e0:	mov	x29, sp
  4111e4:	stp	x19, x20, [sp, #16]
  4111e8:	str	x0, [sp, #56]
  4111ec:	str	w1, [sp, #52]
  4111f0:	str	w2, [sp, #48]
  4111f4:	str	w3, [sp, #44]
  4111f8:	str	w4, [sp, #40]
  4111fc:	mov	x0, #0x38                  	// #56
  411200:	bl	4169f8 <_Znwm@@Base>
  411204:	mov	x19, x0
  411208:	ldr	x0, [sp, #56]
  41120c:	ldr	x0, [x0, #16]
  411210:	mov	x5, x0
  411214:	ldr	w4, [sp, #40]
  411218:	ldr	w3, [sp, #44]
  41121c:	ldr	w2, [sp, #48]
  411220:	ldr	w1, [sp, #52]
  411224:	mov	x0, x19
  411228:	bl	40ae14 <printf@plt+0x95d4>
  41122c:	ldr	x0, [sp, #56]
  411230:	str	x19, [x0, #16]
  411234:	ldr	x0, [sp, #56]
  411238:	ldr	x0, [x0, #16]
  41123c:	add	x0, x0, #0x18
  411240:	mov	x3, x0
  411244:	ldr	w2, [sp, #44]
  411248:	ldr	w1, [sp, #52]
  41124c:	ldr	x0, [sp, #56]
  411250:	bl	4108b0 <printf@plt+0xf070>
  411254:	ldr	x0, [sp, #56]
  411258:	ldr	x0, [x0, #16]
  41125c:	add	x0, x0, #0x28
  411260:	mov	x3, x0
  411264:	ldr	w2, [sp, #44]
  411268:	ldr	w1, [sp, #48]
  41126c:	ldr	x0, [sp, #56]
  411270:	bl	410d14 <printf@plt+0xf4d4>
  411274:	b	411290 <printf@plt+0xfa50>
  411278:	mov	x20, x0
  41127c:	mov	x1, #0x38                  	// #56
  411280:	mov	x0, x19
  411284:	bl	416ab4 <_ZdlPvm@@Base>
  411288:	mov	x0, x20
  41128c:	bl	4017e0 <_Unwind_Resume@plt>
  411290:	ldp	x19, x20, [sp, #16]
  411294:	ldp	x29, x30, [sp], #64
  411298:	ret
  41129c:	stp	x29, x30, [sp, #-80]!
  4112a0:	mov	x29, sp
  4112a4:	str	x0, [sp, #24]
  4112a8:	ldr	x0, [sp, #24]
  4112ac:	ldr	w0, [x0, #120]
  4112b0:	and	w0, w0, #0x8
  4112b4:	cmp	w0, #0x0
  4112b8:	b.eq	4113e0 <printf@plt+0xfba0>  // b.none
  4112bc:	mov	w0, #0x1                   	// #1
  4112c0:	str	w0, [sp, #76]
  4112c4:	ldr	x0, [sp, #24]
  4112c8:	ldr	w0, [x0, #4]
  4112cc:	ldr	w1, [sp, #76]
  4112d0:	cmp	w1, w0
  4112d4:	b.ge	4113e0 <printf@plt+0xfba0>  // b.tcont
  4112d8:	str	wzr, [sp, #72]
  4112dc:	ldr	x0, [sp, #24]
  4112e0:	ldr	w0, [x0]
  4112e4:	ldr	w1, [sp, #72]
  4112e8:	cmp	w1, w0
  4112ec:	b.ge	411310 <printf@plt+0xfad0>  // b.tcont
  4112f0:	ldr	w2, [sp, #76]
  4112f4:	ldr	w1, [sp, #72]
  4112f8:	ldr	x0, [sp, #24]
  4112fc:	bl	411a4c <printf@plt+0x1020c>
  411300:	cmp	w0, #0x0
  411304:	b.eq	411310 <printf@plt+0xfad0>  // b.none
  411308:	mov	w0, #0x1                   	// #1
  41130c:	b	411314 <printf@plt+0xfad4>
  411310:	mov	w0, #0x0                   	// #0
  411314:	cmp	w0, #0x0
  411318:	b.eq	41132c <printf@plt+0xfaec>  // b.none
  41131c:	ldr	w0, [sp, #72]
  411320:	add	w0, w0, #0x1
  411324:	str	w0, [sp, #72]
  411328:	b	4112dc <printf@plt+0xfa9c>
  41132c:	ldr	x0, [sp, #24]
  411330:	ldr	w0, [x0]
  411334:	ldr	w1, [sp, #72]
  411338:	cmp	w1, w0
  41133c:	b.ge	4113cc <printf@plt+0xfb8c>  // b.tcont
  411340:	ldr	w0, [sp, #72]
  411344:	str	w0, [sp, #68]
  411348:	ldr	x0, [sp, #24]
  41134c:	ldr	w0, [x0]
  411350:	ldr	w1, [sp, #68]
  411354:	cmp	w1, w0
  411358:	b.ge	41137c <printf@plt+0xfb3c>  // b.tcont
  41135c:	ldr	w2, [sp, #76]
  411360:	ldr	w1, [sp, #68]
  411364:	ldr	x0, [sp, #24]
  411368:	bl	411a4c <printf@plt+0x1020c>
  41136c:	cmp	w0, #0x0
  411370:	b.ne	41137c <printf@plt+0xfb3c>  // b.any
  411374:	mov	w0, #0x1                   	// #1
  411378:	b	411380 <printf@plt+0xfb40>
  41137c:	mov	w0, #0x0                   	// #0
  411380:	cmp	w0, #0x0
  411384:	b.eq	411398 <printf@plt+0xfb58>  // b.none
  411388:	ldr	w0, [sp, #68]
  41138c:	add	w0, w0, #0x1
  411390:	str	w0, [sp, #68]
  411394:	b	411348 <printf@plt+0xfb08>
  411398:	ldr	w0, [sp, #68]
  41139c:	sub	w0, w0, #0x1
  4113a0:	str	w0, [sp, #68]
  4113a4:	mov	w4, #0x0                   	// #0
  4113a8:	ldr	w3, [sp, #76]
  4113ac:	ldr	w2, [sp, #68]
  4113b0:	ldr	w1, [sp, #72]
  4113b4:	ldr	x0, [sp, #24]
  4113b8:	bl	4111dc <printf@plt+0xf99c>
  4113bc:	ldr	w0, [sp, #68]
  4113c0:	add	w0, w0, #0x1
  4113c4:	str	w0, [sp, #72]
  4113c8:	b	4112dc <printf@plt+0xfa9c>
  4113cc:	nop
  4113d0:	ldr	w0, [sp, #76]
  4113d4:	add	w0, w0, #0x1
  4113d8:	str	w0, [sp, #76]
  4113dc:	b	4112c4 <printf@plt+0xfa84>
  4113e0:	ldr	x0, [sp, #24]
  4113e4:	ldr	w0, [x0, #120]
  4113e8:	and	w0, w0, #0x1c
  4113ec:	cmp	w0, #0x0
  4113f0:	b.eq	411444 <printf@plt+0xfc04>  // b.none
  4113f4:	ldr	x0, [sp, #24]
  4113f8:	ldr	w0, [x0]
  4113fc:	sub	w0, w0, #0x1
  411400:	mov	w4, #0x0                   	// #0
  411404:	mov	w3, #0x0                   	// #0
  411408:	mov	w2, w0
  41140c:	mov	w1, #0x0                   	// #0
  411410:	ldr	x0, [sp, #24]
  411414:	bl	4111dc <printf@plt+0xf99c>
  411418:	ldr	x0, [sp, #24]
  41141c:	ldr	w0, [x0]
  411420:	sub	w1, w0, #0x1
  411424:	ldr	x0, [sp, #24]
  411428:	ldr	w0, [x0, #4]
  41142c:	mov	w4, #0x0                   	// #0
  411430:	mov	w3, w0
  411434:	mov	w2, w1
  411438:	mov	w1, #0x0                   	// #0
  41143c:	ldr	x0, [sp, #24]
  411440:	bl	4111dc <printf@plt+0xf99c>
  411444:	str	wzr, [sp, #64]
  411448:	ldr	x0, [sp, #24]
  41144c:	ldr	w0, [x0]
  411450:	ldr	w1, [sp, #64]
  411454:	cmp	w1, w0
  411458:	b.ge	411670 <printf@plt+0xfe30>  // b.tcont
  41145c:	str	wzr, [sp, #76]
  411460:	ldr	x0, [sp, #24]
  411464:	ldr	w0, [x0, #4]
  411468:	ldr	w1, [sp, #76]
  41146c:	cmp	w1, w0
  411470:	b.gt	411660 <printf@plt+0xfe20>
  411474:	ldr	x0, [sp, #24]
  411478:	ldr	x1, [x0, #64]
  41147c:	ldrsw	x0, [sp, #64]
  411480:	lsl	x0, x0, #3
  411484:	add	x0, x1, x0
  411488:	ldr	x1, [x0]
  41148c:	ldrsw	x0, [sp, #76]
  411490:	add	x0, x1, x0
  411494:	ldrb	w0, [x0]
  411498:	cmp	w0, #0x0
  41149c:	b.eq	41154c <printf@plt+0xfd0c>  // b.none
  4114a0:	ldr	w2, [sp, #76]
  4114a4:	ldr	w1, [sp, #64]
  4114a8:	ldr	x0, [sp, #24]
  4114ac:	bl	411a4c <printf@plt+0x1020c>
  4114b0:	cmp	w0, #0x0
  4114b4:	b.ne	41154c <printf@plt+0xfd0c>  // b.any
  4114b8:	ldr	x0, [sp, #24]
  4114bc:	ldr	w0, [x0]
  4114c0:	sub	w0, w0, #0x1
  4114c4:	ldr	w1, [sp, #64]
  4114c8:	cmp	w1, w0
  4114cc:	b.eq	411544 <printf@plt+0xfd04>  // b.none
  4114d0:	ldr	x0, [sp, #24]
  4114d4:	ldr	x1, [x0, #64]
  4114d8:	ldrsw	x0, [sp, #64]
  4114dc:	add	x0, x0, #0x1
  4114e0:	lsl	x0, x0, #3
  4114e4:	add	x0, x1, x0
  4114e8:	ldr	x1, [x0]
  4114ec:	ldrsw	x0, [sp, #76]
  4114f0:	add	x0, x1, x0
  4114f4:	ldrb	w1, [x0]
  4114f8:	ldr	x0, [sp, #24]
  4114fc:	ldr	x2, [x0, #64]
  411500:	ldrsw	x0, [sp, #64]
  411504:	lsl	x0, x0, #3
  411508:	add	x0, x2, x0
  41150c:	ldr	x2, [x0]
  411510:	ldrsw	x0, [sp, #76]
  411514:	add	x0, x2, x0
  411518:	ldrb	w0, [x0]
  41151c:	cmp	w1, w0
  411520:	b.ne	411544 <printf@plt+0xfd04>  // b.any
  411524:	ldr	w0, [sp, #64]
  411528:	add	w0, w0, #0x1
  41152c:	ldr	w2, [sp, #76]
  411530:	mov	w1, w0
  411534:	ldr	x0, [sp, #24]
  411538:	bl	411a4c <printf@plt+0x1020c>
  41153c:	cmp	w0, #0x0
  411540:	b.eq	41154c <printf@plt+0xfd0c>  // b.none
  411544:	mov	w0, #0x1                   	// #1
  411548:	b	411550 <printf@plt+0xfd10>
  41154c:	mov	w0, #0x0                   	// #0
  411550:	cmp	w0, #0x0
  411554:	b.eq	411650 <printf@plt+0xfe10>  // b.none
  411558:	ldr	w0, [sp, #64]
  41155c:	sub	w0, w0, #0x1
  411560:	str	w0, [sp, #60]
  411564:	ldr	w0, [sp, #60]
  411568:	cmp	w0, #0x0
  41156c:	b.lt	4115e0 <printf@plt+0xfda0>  // b.tstop
  411570:	ldr	x0, [sp, #24]
  411574:	ldr	x1, [x0, #64]
  411578:	ldrsw	x0, [sp, #60]
  41157c:	lsl	x0, x0, #3
  411580:	add	x0, x1, x0
  411584:	ldr	x1, [x0]
  411588:	ldrsw	x0, [sp, #76]
  41158c:	add	x0, x1, x0
  411590:	ldrb	w1, [x0]
  411594:	ldr	x0, [sp, #24]
  411598:	ldr	x2, [x0, #64]
  41159c:	ldrsw	x0, [sp, #64]
  4115a0:	lsl	x0, x0, #3
  4115a4:	add	x0, x2, x0
  4115a8:	ldr	x2, [x0]
  4115ac:	ldrsw	x0, [sp, #76]
  4115b0:	add	x0, x2, x0
  4115b4:	ldrb	w0, [x0]
  4115b8:	cmp	w1, w0
  4115bc:	b.ne	4115e0 <printf@plt+0xfda0>  // b.any
  4115c0:	ldr	w2, [sp, #76]
  4115c4:	ldr	w1, [sp, #60]
  4115c8:	ldr	x0, [sp, #24]
  4115cc:	bl	411a4c <printf@plt+0x1020c>
  4115d0:	cmp	w0, #0x0
  4115d4:	b.ne	4115e0 <printf@plt+0xfda0>  // b.any
  4115d8:	mov	w0, #0x1                   	// #1
  4115dc:	b	4115e4 <printf@plt+0xfda4>
  4115e0:	mov	w0, #0x0                   	// #0
  4115e4:	cmp	w0, #0x0
  4115e8:	b.eq	4115fc <printf@plt+0xfdbc>  // b.none
  4115ec:	ldr	w0, [sp, #60]
  4115f0:	sub	w0, w0, #0x1
  4115f4:	str	w0, [sp, #60]
  4115f8:	b	411564 <printf@plt+0xfd24>
  4115fc:	ldr	w0, [sp, #60]
  411600:	add	w0, w0, #0x1
  411604:	str	w0, [sp, #60]
  411608:	ldr	x0, [sp, #24]
  41160c:	ldr	x1, [x0, #64]
  411610:	ldrsw	x0, [sp, #64]
  411614:	lsl	x0, x0, #3
  411618:	add	x0, x1, x0
  41161c:	ldr	x1, [x0]
  411620:	ldrsw	x0, [sp, #76]
  411624:	add	x0, x1, x0
  411628:	ldrb	w0, [x0]
  41162c:	cmp	w0, #0x1
  411630:	cset	w0, hi  // hi = pmore
  411634:	and	w0, w0, #0xff
  411638:	mov	w4, w0
  41163c:	ldr	w3, [sp, #76]
  411640:	ldr	w2, [sp, #64]
  411644:	ldr	w1, [sp, #60]
  411648:	ldr	x0, [sp, #24]
  41164c:	bl	4111dc <printf@plt+0xf99c>
  411650:	ldr	w0, [sp, #76]
  411654:	add	w0, w0, #0x1
  411658:	str	w0, [sp, #76]
  41165c:	b	411460 <printf@plt+0xfc20>
  411660:	ldr	w0, [sp, #64]
  411664:	add	w0, w0, #0x1
  411668:	str	w0, [sp, #64]
  41166c:	b	411448 <printf@plt+0xfc08>
  411670:	ldr	x0, [sp, #24]
  411674:	ldr	x0, [x0, #16]
  411678:	str	x0, [sp, #48]
  41167c:	ldr	x0, [sp, #48]
  411680:	cmp	x0, #0x0
  411684:	b.eq	41196c <printf@plt+0x1012c>  // b.none
  411688:	ldr	x0, [sp, #48]
  41168c:	ldrb	w0, [x0, #20]
  411690:	cmp	w0, #0x0
  411694:	b.eq	41195c <printf@plt+0x1011c>  // b.none
  411698:	ldr	x0, [sp, #48]
  41169c:	ldr	w0, [x0, #8]
  4116a0:	str	w0, [sp, #44]
  4116a4:	ldr	x0, [sp, #48]
  4116a8:	ldr	w0, [x0, #12]
  4116ac:	ldr	w1, [sp, #44]
  4116b0:	cmp	w1, w0
  4116b4:	b.gt	41195c <printf@plt+0x1011c>
  4116b8:	ldr	x0, [sp, #48]
  4116bc:	ldr	w0, [x0, #16]
  4116c0:	cmp	w0, #0x0
  4116c4:	b.le	411808 <printf@plt+0xffc8>
  4116c8:	ldr	x0, [sp, #24]
  4116cc:	ldr	x1, [x0, #56]
  4116d0:	ldrsw	x0, [sp, #44]
  4116d4:	lsl	x0, x0, #3
  4116d8:	add	x0, x1, x0
  4116dc:	ldr	x1, [x0]
  4116e0:	ldr	x0, [sp, #48]
  4116e4:	ldr	w0, [x0, #16]
  4116e8:	sxtw	x0, w0
  4116ec:	lsl	x0, x0, #3
  4116f0:	sub	x0, x0, #0x8
  4116f4:	add	x0, x1, x0
  4116f8:	ldr	x0, [x0]
  4116fc:	cmp	x0, #0x0
  411700:	b.eq	411808 <printf@plt+0xffc8>  // b.none
  411704:	ldr	x0, [sp, #24]
  411708:	ldr	x1, [x0, #56]
  41170c:	ldrsw	x0, [sp, #44]
  411710:	lsl	x0, x0, #3
  411714:	add	x0, x1, x0
  411718:	ldr	x1, [x0]
  41171c:	ldr	x0, [sp, #48]
  411720:	ldr	w0, [x0, #16]
  411724:	sxtw	x0, w0
  411728:	lsl	x0, x0, #3
  41172c:	sub	x0, x0, #0x8
  411730:	add	x0, x1, x0
  411734:	ldr	x0, [x0]
  411738:	ldr	w1, [x0, #44]
  41173c:	ldr	x0, [sp, #48]
  411740:	ldr	w0, [x0, #16]
  411744:	sub	w0, w0, #0x1
  411748:	cmp	w1, w0
  41174c:	b.ne	411808 <printf@plt+0xffc8>  // b.any
  411750:	ldr	x0, [sp, #48]
  411754:	ldr	w0, [x0, #8]
  411758:	ldr	w1, [sp, #44]
  41175c:	cmp	w1, w0
  411760:	b.eq	411778 <printf@plt+0xff38>  // b.none
  411764:	ldr	x0, [sp, #48]
  411768:	ldr	w0, [x0, #12]
  41176c:	ldr	w1, [sp, #44]
  411770:	cmp	w1, w0
  411774:	b.ne	411780 <printf@plt+0xff40>  // b.any
  411778:	mov	w0, #0x1                   	// #1
  41177c:	b	411784 <printf@plt+0xff44>
  411780:	mov	w0, #0x0                   	// #0
  411784:	str	w0, [sp, #40]
  411788:	ldr	x0, [sp, #24]
  41178c:	ldr	x1, [x0, #56]
  411790:	ldrsw	x0, [sp, #44]
  411794:	lsl	x0, x0, #3
  411798:	add	x0, x1, x0
  41179c:	ldr	x1, [x0]
  4117a0:	ldr	x0, [sp, #48]
  4117a4:	ldr	w0, [x0, #16]
  4117a8:	sxtw	x0, w0
  4117ac:	lsl	x0, x0, #3
  4117b0:	sub	x0, x0, #0x8
  4117b4:	add	x0, x1, x0
  4117b8:	ldr	x3, [x0]
  4117bc:	ldr	x0, [sp, #24]
  4117c0:	ldr	x1, [x0, #56]
  4117c4:	ldrsw	x0, [sp, #44]
  4117c8:	lsl	x0, x0, #3
  4117cc:	add	x0, x1, x0
  4117d0:	ldr	x1, [x0]
  4117d4:	ldr	x0, [sp, #48]
  4117d8:	ldr	w0, [x0, #16]
  4117dc:	sxtw	x0, w0
  4117e0:	lsl	x0, x0, #3
  4117e4:	sub	x0, x0, #0x8
  4117e8:	add	x0, x1, x0
  4117ec:	ldr	x0, [x0]
  4117f0:	ldr	x0, [x0]
  4117f4:	add	x0, x0, #0x58
  4117f8:	ldr	x2, [x0]
  4117fc:	ldr	w1, [sp, #40]
  411800:	mov	x0, x3
  411804:	blr	x2
  411808:	ldr	x0, [sp, #48]
  41180c:	ldr	w1, [x0, #16]
  411810:	ldr	x0, [sp, #24]
  411814:	ldr	w0, [x0, #4]
  411818:	cmp	w1, w0
  41181c:	b.ge	41194c <printf@plt+0x1010c>  // b.tcont
  411820:	ldr	x0, [sp, #24]
  411824:	ldr	x1, [x0, #56]
  411828:	ldrsw	x0, [sp, #44]
  41182c:	lsl	x0, x0, #3
  411830:	add	x0, x1, x0
  411834:	ldr	x1, [x0]
  411838:	ldr	x0, [sp, #48]
  41183c:	ldr	w0, [x0, #16]
  411840:	sxtw	x0, w0
  411844:	lsl	x0, x0, #3
  411848:	add	x0, x1, x0
  41184c:	ldr	x0, [x0]
  411850:	cmp	x0, #0x0
  411854:	b.eq	41194c <printf@plt+0x1010c>  // b.none
  411858:	ldr	x0, [sp, #24]
  41185c:	ldr	x1, [x0, #56]
  411860:	ldrsw	x0, [sp, #44]
  411864:	lsl	x0, x0, #3
  411868:	add	x0, x1, x0
  41186c:	ldr	x1, [x0]
  411870:	ldr	x0, [sp, #48]
  411874:	ldr	w0, [x0, #16]
  411878:	sxtw	x0, w0
  41187c:	lsl	x0, x0, #3
  411880:	add	x0, x1, x0
  411884:	ldr	x0, [x0]
  411888:	ldr	w1, [x0, #40]
  41188c:	ldr	x0, [sp, #48]
  411890:	ldr	w0, [x0, #16]
  411894:	cmp	w1, w0
  411898:	b.ne	41194c <printf@plt+0x1010c>  // b.any
  41189c:	ldr	x0, [sp, #48]
  4118a0:	ldr	w0, [x0, #8]
  4118a4:	ldr	w1, [sp, #44]
  4118a8:	cmp	w1, w0
  4118ac:	b.eq	4118c4 <printf@plt+0x10084>  // b.none
  4118b0:	ldr	x0, [sp, #48]
  4118b4:	ldr	w0, [x0, #12]
  4118b8:	ldr	w1, [sp, #44]
  4118bc:	cmp	w1, w0
  4118c0:	b.ne	4118cc <printf@plt+0x1008c>  // b.any
  4118c4:	mov	w0, #0x1                   	// #1
  4118c8:	b	4118d0 <printf@plt+0x10090>
  4118cc:	mov	w0, #0x0                   	// #0
  4118d0:	str	w0, [sp, #36]
  4118d4:	ldr	x0, [sp, #24]
  4118d8:	ldr	x1, [x0, #56]
  4118dc:	ldrsw	x0, [sp, #44]
  4118e0:	lsl	x0, x0, #3
  4118e4:	add	x0, x1, x0
  4118e8:	ldr	x1, [x0]
  4118ec:	ldr	x0, [sp, #48]
  4118f0:	ldr	w0, [x0, #16]
  4118f4:	sxtw	x0, w0
  4118f8:	lsl	x0, x0, #3
  4118fc:	add	x0, x1, x0
  411900:	ldr	x3, [x0]
  411904:	ldr	x0, [sp, #24]
  411908:	ldr	x1, [x0, #56]
  41190c:	ldrsw	x0, [sp, #44]
  411910:	lsl	x0, x0, #3
  411914:	add	x0, x1, x0
  411918:	ldr	x1, [x0]
  41191c:	ldr	x0, [sp, #48]
  411920:	ldr	w0, [x0, #16]
  411924:	sxtw	x0, w0
  411928:	lsl	x0, x0, #3
  41192c:	add	x0, x1, x0
  411930:	ldr	x0, [x0]
  411934:	ldr	x0, [x0]
  411938:	add	x0, x0, #0x60
  41193c:	ldr	x2, [x0]
  411940:	ldr	w1, [sp, #36]
  411944:	mov	x0, x3
  411948:	blr	x2
  41194c:	ldr	w0, [sp, #44]
  411950:	add	w0, w0, #0x1
  411954:	str	w0, [sp, #44]
  411958:	b	4116a4 <printf@plt+0xfe64>
  41195c:	ldr	x0, [sp, #48]
  411960:	ldr	x0, [x0]
  411964:	str	x0, [sp, #48]
  411968:	b	41167c <printf@plt+0xfe3c>
  41196c:	nop
  411970:	ldp	x29, x30, [sp], #80
  411974:	ret
  411978:	stp	x29, x30, [sp, #-48]!
  41197c:	mov	x29, sp
  411980:	str	x0, [sp, #24]
  411984:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  411988:	add	x0, x0, #0x370
  41198c:	bl	4133e4 <printf@plt+0x11ba4>
  411990:	ldr	x0, [sp, #24]
  411994:	ldr	w0, [x0, #120]
  411998:	and	w0, w0, #0x1c
  41199c:	cmp	w0, #0x0
  4119a0:	b.eq	4119c8 <printf@plt+0x10188>  // b.none
  4119a4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4119a8:	add	x0, x0, #0x3c0
  4119ac:	bl	4133e4 <printf@plt+0x11ba4>
  4119b0:	mov	w1, #0x0                   	// #0
  4119b4:	ldr	x0, [sp, #24]
  4119b8:	bl	410074 <printf@plt+0xe834>
  4119bc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  4119c0:	add	x0, x0, #0x340
  4119c4:	bl	4133e4 <printf@plt+0x11ba4>
  4119c8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4119cc:	add	x0, x0, #0x3e0
  4119d0:	bl	4133e4 <printf@plt+0x11ba4>
  4119d4:	ldr	x0, [sp, #24]
  4119d8:	ldr	x0, [x0, #16]
  4119dc:	str	x0, [sp, #40]
  4119e0:	ldr	x0, [sp, #40]
  4119e4:	cmp	x0, #0x0
  4119e8:	b.eq	411a08 <printf@plt+0x101c8>  // b.none
  4119ec:	ldr	x1, [sp, #24]
  4119f0:	ldr	x0, [sp, #40]
  4119f4:	bl	40aee8 <printf@plt+0x96a8>
  4119f8:	ldr	x0, [sp, #40]
  4119fc:	ldr	x0, [x0]
  411a00:	str	x0, [sp, #40]
  411a04:	b	4119e0 <printf@plt+0x101a0>
  411a08:	ldr	x0, [sp, #24]
  411a0c:	ldr	w0, [x0, #120]
  411a10:	and	w0, w0, #0x10
  411a14:	cmp	w0, #0x0
  411a18:	b.eq	411a28 <printf@plt+0x101e8>  // b.none
  411a1c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  411a20:	add	x0, x0, #0x3f0
  411a24:	bl	4133e4 <printf@plt+0x11ba4>
  411a28:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  411a2c:	add	x0, x0, #0x4d8
  411a30:	bl	4133e4 <printf@plt+0x11ba4>
  411a34:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  411a38:	add	x0, x0, #0x4e8
  411a3c:	bl	4133e4 <printf@plt+0x11ba4>
  411a40:	nop
  411a44:	ldp	x29, x30, [sp], #48
  411a48:	ret
  411a4c:	stp	x29, x30, [sp, #-32]!
  411a50:	mov	x29, sp
  411a54:	str	x0, [sp, #24]
  411a58:	str	w1, [sp, #20]
  411a5c:	str	w2, [sp, #16]
  411a60:	ldr	w0, [sp, #20]
  411a64:	cmp	w0, #0x0
  411a68:	b.lt	411aa8 <printf@plt+0x10268>  // b.tstop
  411a6c:	ldr	x0, [sp, #24]
  411a70:	ldr	w0, [x0]
  411a74:	ldr	w1, [sp, #20]
  411a78:	cmp	w1, w0
  411a7c:	b.ge	411aa8 <printf@plt+0x10268>  // b.tcont
  411a80:	ldr	w0, [sp, #16]
  411a84:	cmp	w0, #0x0
  411a88:	b.lt	411aa8 <printf@plt+0x10268>  // b.tstop
  411a8c:	ldr	x0, [sp, #24]
  411a90:	ldr	w0, [x0, #4]
  411a94:	ldr	w1, [sp, #16]
  411a98:	cmp	w1, w0
  411a9c:	b.gt	411aa8 <printf@plt+0x10268>
  411aa0:	mov	w0, #0x1                   	// #1
  411aa4:	b	411aac <printf@plt+0x1026c>
  411aa8:	mov	w0, #0x0                   	// #0
  411aac:	mov	w3, w0
  411ab0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  411ab4:	add	x2, x0, #0xd50
  411ab8:	mov	w1, #0xa84                 	// #2692
  411abc:	mov	w0, w3
  411ac0:	bl	4073dc <printf@plt+0x5b9c>
  411ac4:	ldr	w0, [sp, #16]
  411ac8:	cmp	w0, #0x0
  411acc:	b.eq	411c2c <printf@plt+0x103ec>  // b.none
  411ad0:	ldr	x0, [sp, #24]
  411ad4:	ldr	w0, [x0, #4]
  411ad8:	ldr	w1, [sp, #16]
  411adc:	cmp	w1, w0
  411ae0:	b.eq	411c2c <printf@plt+0x103ec>  // b.none
  411ae4:	ldr	x0, [sp, #24]
  411ae8:	ldr	x1, [x0, #56]
  411aec:	ldrsw	x0, [sp, #20]
  411af0:	lsl	x0, x0, #3
  411af4:	add	x0, x1, x0
  411af8:	ldr	x1, [x0]
  411afc:	ldrsw	x0, [sp, #16]
  411b00:	lsl	x0, x0, #3
  411b04:	add	x0, x1, x0
  411b08:	ldr	x0, [x0]
  411b0c:	cmp	x0, #0x0
  411b10:	b.eq	411c2c <printf@plt+0x103ec>  // b.none
  411b14:	ldr	x0, [sp, #24]
  411b18:	ldr	x1, [x0, #56]
  411b1c:	ldrsw	x0, [sp, #20]
  411b20:	lsl	x0, x0, #3
  411b24:	add	x0, x1, x0
  411b28:	ldr	x1, [x0]
  411b2c:	ldrsw	x0, [sp, #16]
  411b30:	lsl	x0, x0, #3
  411b34:	add	x0, x1, x0
  411b38:	ldr	x0, [x0]
  411b3c:	ldr	w0, [x0, #40]
  411b40:	ldr	w1, [sp, #16]
  411b44:	cmp	w1, w0
  411b48:	b.eq	411c2c <printf@plt+0x103ec>  // b.none
  411b4c:	ldr	x0, [sp, #24]
  411b50:	ldr	x1, [x0, #56]
  411b54:	ldrsw	x0, [sp, #20]
  411b58:	lsl	x0, x0, #3
  411b5c:	add	x0, x1, x0
  411b60:	ldr	x1, [x0]
  411b64:	ldrsw	x0, [sp, #16]
  411b68:	lsl	x0, x0, #3
  411b6c:	add	x0, x1, x0
  411b70:	ldr	x2, [x0]
  411b74:	ldr	x0, [sp, #24]
  411b78:	ldr	x1, [x0, #56]
  411b7c:	ldrsw	x0, [sp, #20]
  411b80:	lsl	x0, x0, #3
  411b84:	add	x0, x1, x0
  411b88:	ldr	x1, [x0]
  411b8c:	ldrsw	x0, [sp, #16]
  411b90:	lsl	x0, x0, #3
  411b94:	add	x0, x1, x0
  411b98:	ldr	x0, [x0]
  411b9c:	ldr	x0, [x0]
  411ba0:	add	x0, x0, #0x40
  411ba4:	ldr	x1, [x0]
  411ba8:	mov	x0, x2
  411bac:	blr	x1
  411bb0:	cmp	x0, #0x0
  411bb4:	b.ne	411c2c <printf@plt+0x103ec>  // b.any
  411bb8:	ldr	x0, [sp, #24]
  411bbc:	ldr	x1, [x0, #56]
  411bc0:	ldrsw	x0, [sp, #20]
  411bc4:	lsl	x0, x0, #3
  411bc8:	add	x0, x1, x0
  411bcc:	ldr	x1, [x0]
  411bd0:	ldrsw	x0, [sp, #16]
  411bd4:	lsl	x0, x0, #3
  411bd8:	add	x0, x1, x0
  411bdc:	ldr	x2, [x0]
  411be0:	ldr	x0, [sp, #24]
  411be4:	ldr	x1, [x0, #56]
  411be8:	ldrsw	x0, [sp, #20]
  411bec:	lsl	x0, x0, #3
  411bf0:	add	x0, x1, x0
  411bf4:	ldr	x1, [x0]
  411bf8:	ldrsw	x0, [sp, #16]
  411bfc:	lsl	x0, x0, #3
  411c00:	add	x0, x1, x0
  411c04:	ldr	x0, [x0]
  411c08:	ldr	x0, [x0]
  411c0c:	add	x0, x0, #0x38
  411c10:	ldr	x1, [x0]
  411c14:	mov	x0, x2
  411c18:	blr	x1
  411c1c:	cmp	x0, #0x0
  411c20:	b.ne	411c2c <printf@plt+0x103ec>  // b.any
  411c24:	mov	w0, #0x1                   	// #1
  411c28:	b	411c30 <printf@plt+0x103f0>
  411c2c:	mov	w0, #0x0                   	// #0
  411c30:	ldp	x29, x30, [sp], #32
  411c34:	ret
  411c38:	stp	x29, x30, [sp, #-48]!
  411c3c:	mov	x29, sp
  411c40:	str	x0, [sp, #24]
  411c44:	str	w1, [sp, #20]
  411c48:	ldr	w0, [sp, #20]
  411c4c:	cmp	w0, #0x0
  411c50:	b.lt	411c70 <printf@plt+0x10430>  // b.tstop
  411c54:	ldr	x0, [sp, #24]
  411c58:	ldr	w0, [x0]
  411c5c:	ldr	w1, [sp, #20]
  411c60:	cmp	w1, w0
  411c64:	b.ge	411c70 <printf@plt+0x10430>  // b.tcont
  411c68:	mov	w0, #0x1                   	// #1
  411c6c:	b	411c74 <printf@plt+0x10434>
  411c70:	mov	w0, #0x0                   	// #0
  411c74:	mov	w3, w0
  411c78:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  411c7c:	add	x2, x0, #0xd50
  411c80:	mov	w1, #0xa8e                 	// #2702
  411c84:	mov	w0, w3
  411c88:	bl	4073dc <printf@plt+0x5b9c>
  411c8c:	str	wzr, [sp, #44]
  411c90:	ldr	x0, [sp, #24]
  411c94:	ldr	w0, [x0, #4]
  411c98:	ldr	w1, [sp, #44]
  411c9c:	cmp	w1, w0
  411ca0:	b.ge	411d24 <printf@plt+0x104e4>  // b.tcont
  411ca4:	ldr	x0, [sp, #24]
  411ca8:	ldr	x1, [x0, #56]
  411cac:	ldrsw	x0, [sp, #20]
  411cb0:	lsl	x0, x0, #3
  411cb4:	add	x0, x1, x0
  411cb8:	ldr	x1, [x0]
  411cbc:	ldrsw	x0, [sp, #44]
  411cc0:	lsl	x0, x0, #3
  411cc4:	add	x0, x1, x0
  411cc8:	ldr	x0, [x0]
  411ccc:	cmp	x0, #0x0
  411cd0:	b.eq	411d14 <printf@plt+0x104d4>  // b.none
  411cd4:	ldr	x0, [sp, #24]
  411cd8:	ldr	x1, [x0, #56]
  411cdc:	ldrsw	x0, [sp, #20]
  411ce0:	lsl	x0, x0, #3
  411ce4:	add	x0, x1, x0
  411ce8:	ldr	x1, [x0]
  411cec:	ldrsw	x0, [sp, #44]
  411cf0:	lsl	x0, x0, #3
  411cf4:	add	x0, x1, x0
  411cf8:	ldr	x0, [x0]
  411cfc:	ldr	w0, [x0, #32]
  411d00:	ldr	w1, [sp, #20]
  411d04:	cmp	w1, w0
  411d08:	b.eq	411d14 <printf@plt+0x104d4>  // b.none
  411d0c:	mov	w0, #0x0                   	// #0
  411d10:	b	411d28 <printf@plt+0x104e8>
  411d14:	ldr	w0, [sp, #44]
  411d18:	add	w0, w0, #0x1
  411d1c:	str	w0, [sp, #44]
  411d20:	b	411c90 <printf@plt+0x10450>
  411d24:	mov	w0, #0x1                   	// #1
  411d28:	ldp	x29, x30, [sp], #48
  411d2c:	ret
  411d30:	stp	x29, x30, [sp, #-48]!
  411d34:	mov	x29, sp
  411d38:	str	x0, [sp, #24]
  411d3c:	str	w1, [sp, #20]
  411d40:	ldr	w0, [sp, #20]
  411d44:	cmp	w0, #0x0
  411d48:	b.lt	411d68 <printf@plt+0x10528>  // b.tstop
  411d4c:	ldr	x0, [sp, #24]
  411d50:	ldr	w0, [x0]
  411d54:	ldr	w1, [sp, #20]
  411d58:	cmp	w1, w0
  411d5c:	b.ge	411d68 <printf@plt+0x10528>  // b.tcont
  411d60:	mov	w0, #0x1                   	// #1
  411d64:	b	411d6c <printf@plt+0x1052c>
  411d68:	mov	w0, #0x0                   	// #0
  411d6c:	mov	w3, w0
  411d70:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  411d74:	add	x2, x0, #0xd50
  411d78:	mov	w1, #0xa97                 	// #2711
  411d7c:	mov	w0, w3
  411d80:	bl	4073dc <printf@plt+0x5b9c>
  411d84:	str	wzr, [sp, #44]
  411d88:	ldr	x0, [sp, #24]
  411d8c:	ldr	w0, [x0, #4]
  411d90:	ldr	w1, [sp, #44]
  411d94:	cmp	w1, w0
  411d98:	b.ge	411e1c <printf@plt+0x105dc>  // b.tcont
  411d9c:	ldr	x0, [sp, #24]
  411da0:	ldr	x1, [x0, #56]
  411da4:	ldrsw	x0, [sp, #20]
  411da8:	lsl	x0, x0, #3
  411dac:	add	x0, x1, x0
  411db0:	ldr	x1, [x0]
  411db4:	ldrsw	x0, [sp, #44]
  411db8:	lsl	x0, x0, #3
  411dbc:	add	x0, x1, x0
  411dc0:	ldr	x0, [x0]
  411dc4:	cmp	x0, #0x0
  411dc8:	b.eq	411e0c <printf@plt+0x105cc>  // b.none
  411dcc:	ldr	x0, [sp, #24]
  411dd0:	ldr	x1, [x0, #56]
  411dd4:	ldrsw	x0, [sp, #20]
  411dd8:	lsl	x0, x0, #3
  411ddc:	add	x0, x1, x0
  411de0:	ldr	x1, [x0]
  411de4:	ldrsw	x0, [sp, #44]
  411de8:	lsl	x0, x0, #3
  411dec:	add	x0, x1, x0
  411df0:	ldr	x0, [x0]
  411df4:	ldr	w0, [x0, #36]
  411df8:	ldr	w1, [sp, #20]
  411dfc:	cmp	w1, w0
  411e00:	b.eq	411e0c <printf@plt+0x105cc>  // b.none
  411e04:	mov	w0, #0x0                   	// #0
  411e08:	b	411e20 <printf@plt+0x105e0>
  411e0c:	ldr	w0, [sp, #44]
  411e10:	add	w0, w0, #0x1
  411e14:	str	w0, [sp, #44]
  411e18:	b	411d88 <printf@plt+0x10548>
  411e1c:	mov	w0, #0x1                   	// #1
  411e20:	ldp	x29, x30, [sp], #48
  411e24:	ret
  411e28:	stp	x29, x30, [sp, #-304]!
  411e2c:	mov	x29, sp
  411e30:	str	x19, [sp, #16]
  411e34:	str	x0, [sp, #40]
  411e38:	str	w1, [sp, #36]
  411e3c:	ldr	x0, [sp, #40]
  411e40:	ldr	w0, [x0, #120]
  411e44:	and	w0, w0, #0x20
  411e48:	cmp	w0, #0x0
  411e4c:	b.ne	411e6c <printf@plt+0x1062c>  // b.any
  411e50:	ldr	w1, [sp, #36]
  411e54:	ldr	x0, [sp, #40]
  411e58:	bl	411c38 <printf@plt+0x103f8>
  411e5c:	cmp	w0, #0x0
  411e60:	b.eq	411e6c <printf@plt+0x1062c>  // b.none
  411e64:	mov	w0, #0x1                   	// #1
  411e68:	b	411e70 <printf@plt+0x10630>
  411e6c:	mov	w0, #0x0                   	// #0
  411e70:	cmp	w0, #0x0
  411e74:	b.eq	411e84 <printf@plt+0x10644>  // b.none
  411e78:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  411e7c:	add	x0, x0, #0x540
  411e80:	bl	4133e4 <printf@plt+0x11ba4>
  411e84:	str	wzr, [sp, #300]
  411e88:	ldr	x0, [sp, #40]
  411e8c:	ldr	x0, [x0, #24]
  411e90:	str	x0, [sp, #288]
  411e94:	ldr	x0, [sp, #288]
  411e98:	cmp	x0, #0x0
  411e9c:	b.eq	411ec4 <printf@plt+0x10684>  // b.none
  411ea0:	ldr	x0, [sp, #288]
  411ea4:	ldr	w0, [x0, #16]
  411ea8:	ldr	w1, [sp, #36]
  411eac:	cmp	w1, w0
  411eb0:	b.le	411ec4 <printf@plt+0x10684>
  411eb4:	ldr	x0, [sp, #288]
  411eb8:	ldr	x0, [x0, #8]
  411ebc:	str	x0, [sp, #288]
  411ec0:	b	411e94 <printf@plt+0x10654>
  411ec4:	ldr	x0, [sp, #288]
  411ec8:	str	x0, [sp, #280]
  411ecc:	ldr	x0, [sp, #280]
  411ed0:	cmp	x0, #0x0
  411ed4:	b.eq	411f6c <printf@plt+0x1072c>  // b.none
  411ed8:	ldr	x0, [sp, #280]
  411edc:	ldr	w0, [x0, #16]
  411ee0:	ldr	w1, [sp, #36]
  411ee4:	cmp	w1, w0
  411ee8:	b.ne	411f6c <printf@plt+0x1072c>  // b.any
  411eec:	ldr	x0, [sp, #280]
  411ef0:	ldrb	w0, [x0, #20]
  411ef4:	cmp	w0, #0x0
  411ef8:	b.ne	411f44 <printf@plt+0x10704>  // b.any
  411efc:	ldr	x0, [sp, #280]
  411f00:	ldr	x0, [x0]
  411f04:	add	x0, x0, #0x18
  411f08:	ldr	x1, [x0]
  411f0c:	ldr	x0, [sp, #280]
  411f10:	blr	x1
  411f14:	cmp	w0, #0x0
  411f18:	b.ne	411f3c <printf@plt+0x106fc>  // b.any
  411f1c:	ldr	x0, [sp, #280]
  411f20:	ldr	x0, [x0]
  411f24:	add	x0, x0, #0x20
  411f28:	ldr	x1, [x0]
  411f2c:	ldr	x0, [sp, #280]
  411f30:	blr	x1
  411f34:	cmp	w0, #0x0
  411f38:	b.eq	411f44 <printf@plt+0x10704>  // b.none
  411f3c:	mov	w0, #0x1                   	// #1
  411f40:	b	411f48 <printf@plt+0x10708>
  411f44:	mov	w0, #0x0                   	// #0
  411f48:	cmp	w0, #0x0
  411f4c:	b.eq	411f5c <printf@plt+0x1071c>  // b.none
  411f50:	mov	w0, #0x1                   	// #1
  411f54:	str	w0, [sp, #300]
  411f58:	b	411f6c <printf@plt+0x1072c>
  411f5c:	ldr	x0, [sp, #280]
  411f60:	ldr	x0, [x0, #8]
  411f64:	str	x0, [sp, #280]
  411f68:	b	411ecc <printf@plt+0x1068c>
  411f6c:	ldr	w0, [sp, #300]
  411f70:	cmp	w0, #0x0
  411f74:	b.ne	411fdc <printf@plt+0x1079c>  // b.any
  411f78:	ldr	x0, [sp, #40]
  411f7c:	ldr	x1, [x0, #72]
  411f80:	ldrsw	x0, [sp, #36]
  411f84:	add	x0, x1, x0
  411f88:	ldrb	w0, [x0]
  411f8c:	cmp	w0, #0x0
  411f90:	b.ne	411fdc <printf@plt+0x1079c>  // b.any
  411f94:	add	x0, sp, #0x38
  411f98:	mov	x8, x0
  411f9c:	ldr	w0, [sp, #36]
  411fa0:	bl	40e2b0 <printf@plt+0xca70>
  411fa4:	add	x1, sp, #0x38
  411fa8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  411fac:	add	x5, x0, #0x238
  411fb0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  411fb4:	add	x4, x0, #0x238
  411fb8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  411fbc:	add	x3, x0, #0x238
  411fc0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  411fc4:	add	x2, x0, #0x238
  411fc8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  411fcc:	add	x0, x0, #0x548
  411fd0:	bl	413058 <printf@plt+0x11818>
  411fd4:	add	x0, sp, #0x38
  411fd8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  411fdc:	str	wzr, [sp, #300]
  411fe0:	ldr	x0, [sp, #288]
  411fe4:	cmp	x0, #0x0
  411fe8:	b.eq	4120e8 <printf@plt+0x108a8>  // b.none
  411fec:	ldr	x0, [sp, #288]
  411ff0:	ldr	w0, [x0, #16]
  411ff4:	ldr	w1, [sp, #36]
  411ff8:	cmp	w1, w0
  411ffc:	b.ne	4120e8 <printf@plt+0x108a8>  // b.any
  412000:	ldr	x0, [sp, #288]
  412004:	ldrb	w0, [x0, #20]
  412008:	cmp	w0, #0x0
  41200c:	b.ne	4120d8 <printf@plt+0x10898>  // b.any
  412010:	ldr	x0, [sp, #288]
  412014:	ldr	x0, [x0]
  412018:	ldr	x2, [x0]
  41201c:	ldr	x1, [sp, #40]
  412020:	ldr	x0, [sp, #288]
  412024:	blr	x2
  412028:	ldr	w0, [sp, #300]
  41202c:	cmp	w0, #0x0
  412030:	b.ne	41207c <printf@plt+0x1083c>  // b.any
  412034:	ldr	x0, [sp, #288]
  412038:	ldr	x0, [x0]
  41203c:	add	x0, x0, #0x18
  412040:	ldr	x1, [x0]
  412044:	ldr	x0, [sp, #288]
  412048:	blr	x1
  41204c:	cmp	w0, #0x0
  412050:	b.ne	412074 <printf@plt+0x10834>  // b.any
  412054:	ldr	x0, [sp, #288]
  412058:	ldr	x0, [x0]
  41205c:	add	x0, x0, #0x20
  412060:	ldr	x1, [x0]
  412064:	ldr	x0, [sp, #288]
  412068:	blr	x1
  41206c:	cmp	w0, #0x0
  412070:	b.eq	41207c <printf@plt+0x1083c>  // b.none
  412074:	mov	w0, #0x1                   	// #1
  412078:	b	412080 <printf@plt+0x10840>
  41207c:	mov	w0, #0x0                   	// #0
  412080:	cmp	w0, #0x0
  412084:	b.eq	4120d8 <printf@plt+0x10898>  // b.none
  412088:	add	x0, sp, #0x48
  41208c:	mov	x8, x0
  412090:	ldr	w0, [sp, #36]
  412094:	bl	40e2b0 <printf@plt+0xca70>
  412098:	add	x1, sp, #0x48
  41209c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4120a0:	add	x5, x0, #0x238
  4120a4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4120a8:	add	x4, x0, #0x238
  4120ac:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4120b0:	add	x3, x0, #0x238
  4120b4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4120b8:	add	x2, x0, #0x238
  4120bc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4120c0:	add	x0, x0, #0x548
  4120c4:	bl	413058 <printf@plt+0x11818>
  4120c8:	add	x0, sp, #0x48
  4120cc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4120d0:	mov	w0, #0x1                   	// #1
  4120d4:	str	w0, [sp, #300]
  4120d8:	ldr	x0, [sp, #288]
  4120dc:	ldr	x0, [x0, #8]
  4120e0:	str	x0, [sp, #288]
  4120e4:	b	411fe0 <printf@plt+0x107a0>
  4120e8:	add	x0, sp, #0x58
  4120ec:	mov	x8, x0
  4120f0:	ldr	w0, [sp, #36]
  4120f4:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  4120f8:	add	x1, sp, #0x58
  4120fc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412100:	add	x5, x0, #0x238
  412104:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412108:	add	x4, x0, #0x238
  41210c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412110:	add	x3, x0, #0x238
  412114:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412118:	add	x2, x0, #0x238
  41211c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412120:	add	x0, x0, #0x558
  412124:	bl	413058 <printf@plt+0x11818>
  412128:	add	x0, sp, #0x58
  41212c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412130:	ldr	w0, [sp, #300]
  412134:	cmp	w0, #0x0
  412138:	b.ne	4121a0 <printf@plt+0x10960>  // b.any
  41213c:	ldr	x0, [sp, #40]
  412140:	ldr	x1, [x0, #72]
  412144:	ldrsw	x0, [sp, #36]
  412148:	add	x0, x1, x0
  41214c:	ldrb	w0, [x0]
  412150:	cmp	w0, #0x0
  412154:	b.eq	4121a0 <printf@plt+0x10960>  // b.none
  412158:	add	x0, sp, #0x68
  41215c:	mov	x8, x0
  412160:	ldr	w0, [sp, #36]
  412164:	bl	40e2b0 <printf@plt+0xca70>
  412168:	add	x1, sp, #0x68
  41216c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412170:	add	x5, x0, #0x238
  412174:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412178:	add	x4, x0, #0x238
  41217c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412180:	add	x3, x0, #0x238
  412184:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412188:	add	x2, x0, #0x238
  41218c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412190:	add	x0, x0, #0x548
  412194:	bl	413058 <printf@plt+0x11818>
  412198:	add	x0, sp, #0x68
  41219c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4121a0:	ldr	x0, [sp, #40]
  4121a4:	ldr	w0, [x0, #120]
  4121a8:	and	w0, w0, #0x20
  4121ac:	cmp	w0, #0x0
  4121b0:	b.ne	4121d0 <printf@plt+0x10990>  // b.any
  4121b4:	ldr	w1, [sp, #36]
  4121b8:	ldr	x0, [sp, #40]
  4121bc:	bl	411c38 <printf@plt+0x103f8>
  4121c0:	cmp	w0, #0x0
  4121c4:	b.eq	4121d0 <printf@plt+0x10990>  // b.none
  4121c8:	mov	w0, #0x1                   	// #1
  4121cc:	b	4121d4 <printf@plt+0x10994>
  4121d0:	mov	w0, #0x0                   	// #0
  4121d4:	cmp	w0, #0x0
  4121d8:	b.eq	4121e8 <printf@plt+0x109a8>  // b.none
  4121dc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4121e0:	add	x0, x0, #0x540
  4121e4:	bl	4133e4 <printf@plt+0x11ba4>
  4121e8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4121ec:	add	x0, x0, #0x570
  4121f0:	bl	4133e4 <printf@plt+0x11ba4>
  4121f4:	add	x0, sp, #0x78
  4121f8:	mov	x8, x0
  4121fc:	ldr	w0, [sp, #36]
  412200:	bl	40e180 <printf@plt+0xc940>
  412204:	add	x1, sp, #0x78
  412208:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  41220c:	add	x5, x0, #0x238
  412210:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412214:	add	x4, x0, #0x238
  412218:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  41221c:	add	x3, x0, #0x238
  412220:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412224:	add	x2, x0, #0x238
  412228:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  41222c:	add	x0, x0, #0x590
  412230:	bl	413058 <printf@plt+0x11818>
  412234:	add	x0, sp, #0x78
  412238:	bl	416f3c <_ZdlPvm@@Base+0x488>
  41223c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412240:	add	x0, x0, #0x598
  412244:	bl	4133e4 <printf@plt+0x11ba4>
  412248:	mov	w0, #0x1                   	// #1
  41224c:	str	w0, [sp, #272]
  412250:	ldr	w0, [sp, #36]
  412254:	str	w0, [sp, #268]
  412258:	str	wzr, [sp, #276]
  41225c:	ldr	x0, [sp, #40]
  412260:	ldr	w0, [x0, #4]
  412264:	ldr	w1, [sp, #276]
  412268:	cmp	w1, w0
  41226c:	b.ge	412314 <printf@plt+0x10ad4>  // b.tcont
  412270:	ldr	x0, [sp, #40]
  412274:	ldr	x1, [x0, #56]
  412278:	ldrsw	x0, [sp, #36]
  41227c:	lsl	x0, x0, #3
  412280:	add	x0, x1, x0
  412284:	ldr	x1, [x0]
  412288:	ldrsw	x0, [sp, #276]
  41228c:	lsl	x0, x0, #3
  412290:	add	x0, x1, x0
  412294:	ldr	x0, [x0]
  412298:	str	x0, [sp, #232]
  41229c:	ldr	x0, [sp, #232]
  4122a0:	cmp	x0, #0x0
  4122a4:	b.eq	412304 <printf@plt+0x10ac4>  // b.none
  4122a8:	ldr	x0, [sp, #232]
  4122ac:	ldr	w0, [x0, #36]
  4122b0:	ldr	w1, [sp, #36]
  4122b4:	cmp	w1, w0
  4122b8:	b.ne	4122f8 <printf@plt+0x10ab8>  // b.any
  4122bc:	ldr	x0, [sp, #232]
  4122c0:	ldr	x0, [x0]
  4122c4:	add	x0, x0, #0x20
  4122c8:	ldr	x1, [x0]
  4122cc:	ldr	x0, [sp, #232]
  4122d0:	blr	x1
  4122d4:	ldr	x0, [sp, #232]
  4122d8:	ldr	w0, [x0, #32]
  4122dc:	ldr	w1, [sp, #268]
  4122e0:	cmp	w1, w0
  4122e4:	b.le	4122f4 <printf@plt+0x10ab4>
  4122e8:	ldr	x0, [sp, #232]
  4122ec:	ldr	w0, [x0, #32]
  4122f0:	str	w0, [sp, #268]
  4122f4:	str	wzr, [sp, #272]
  4122f8:	ldr	x0, [sp, #232]
  4122fc:	ldr	w0, [x0, #44]
  412300:	str	w0, [sp, #276]
  412304:	ldr	w0, [sp, #276]
  412308:	add	w0, w0, #0x1
  41230c:	str	w0, [sp, #276]
  412310:	b	41225c <printf@plt+0x10a1c>
  412314:	ldr	w0, [sp, #272]
  412318:	cmp	w0, #0x0
  41231c:	b.eq	41232c <printf@plt+0x10aec>  // b.none
  412320:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412324:	add	x0, x0, #0x5b0
  412328:	bl	4133e4 <printf@plt+0x11ba4>
  41232c:	ldr	x0, [sp, #40]
  412330:	ldr	x1, [x0, #72]
  412334:	ldrsw	x0, [sp, #36]
  412338:	add	x0, x1, x0
  41233c:	ldrb	w0, [x0]
  412340:	cmp	w0, #0x0
  412344:	b.eq	4124f0 <printf@plt+0x10cb0>  // b.none
  412348:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  41234c:	add	x0, x0, #0x5c0
  412350:	bl	4133e4 <printf@plt+0x11ba4>
  412354:	ldr	x0, [sp, #40]
  412358:	ldr	x1, [x0, #72]
  41235c:	ldrsw	x0, [sp, #36]
  412360:	add	x0, x1, x0
  412364:	ldrb	w0, [x0]
  412368:	cmp	w0, #0x2
  41236c:	b.ne	41237c <printf@plt+0x10b3c>  // b.any
  412370:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412374:	add	x0, x0, #0x5c8
  412378:	bl	4133e4 <printf@plt+0x11ba4>
  41237c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412380:	add	x0, x0, #0x5d0
  412384:	bl	4133e4 <printf@plt+0x11ba4>
  412388:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  41238c:	add	x0, x0, #0xd78
  412390:	bl	4133e4 <printf@plt+0x11ba4>
  412394:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412398:	add	x0, x0, #0x5e8
  41239c:	bl	4133e4 <printf@plt+0x11ba4>
  4123a0:	ldr	x0, [sp, #40]
  4123a4:	ldr	x1, [x0, #72]
  4123a8:	ldrsw	x0, [sp, #36]
  4123ac:	add	x0, x1, x0
  4123b0:	ldrb	w0, [x0]
  4123b4:	cmp	w0, #0x2
  4123b8:	b.ne	4123c8 <printf@plt+0x10b88>  // b.any
  4123bc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  4123c0:	add	x0, x0, #0x140
  4123c4:	bl	4133e4 <printf@plt+0x11ba4>
  4123c8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x254c>
  4123cc:	add	x0, x0, #0xc8
  4123d0:	bl	4133e4 <printf@plt+0x11ba4>
  4123d4:	str	wzr, [sp, #276]
  4123d8:	ldr	x0, [sp, #40]
  4123dc:	ldr	w0, [x0, #4]
  4123e0:	ldr	w1, [sp, #276]
  4123e4:	cmp	w1, w0
  4123e8:	b.ge	412484 <printf@plt+0x10c44>  // b.tcont
  4123ec:	ldr	x0, [sp, #40]
  4123f0:	ldr	x1, [x0, #56]
  4123f4:	ldrsw	x0, [sp, #36]
  4123f8:	lsl	x0, x0, #3
  4123fc:	add	x0, x1, x0
  412400:	ldr	x1, [x0]
  412404:	ldrsw	x0, [sp, #276]
  412408:	lsl	x0, x0, #3
  41240c:	add	x0, x1, x0
  412410:	ldr	x0, [x0]
  412414:	str	x0, [sp, #224]
  412418:	ldr	x0, [sp, #224]
  41241c:	cmp	x0, #0x0
  412420:	b.eq	412474 <printf@plt+0x10c34>  // b.none
  412424:	ldr	x0, [sp, #224]
  412428:	ldr	w1, [x0, #36]
  41242c:	ldr	x0, [sp, #224]
  412430:	ldr	w0, [x0, #32]
  412434:	cmp	w1, w0
  412438:	b.ne	412468 <printf@plt+0x10c28>  // b.any
  41243c:	ldr	x0, [sp, #224]
  412440:	ldr	x0, [x0]
  412444:	add	x0, x0, #0x48
  412448:	ldr	x1, [x0]
  41244c:	ldr	x0, [sp, #224]
  412450:	blr	x1
  412454:	ldr	x1, [x0]
  412458:	add	x1, x1, #0x70
  41245c:	ldr	x2, [x1]
  412460:	mov	w1, #0x1                   	// #1
  412464:	blr	x2
  412468:	ldr	x0, [sp, #224]
  41246c:	ldr	w0, [x0, #44]
  412470:	str	w0, [sp, #276]
  412474:	ldr	w0, [sp, #276]
  412478:	add	w0, w0, #0x1
  41247c:	str	w0, [sp, #276]
  412480:	b	4123d8 <printf@plt+0x10b98>
  412484:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  412488:	add	x0, x0, #0xf70
  41248c:	bl	4133e4 <printf@plt+0x11ba4>
  412490:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412494:	add	x0, x0, #0x5f0
  412498:	bl	4133e4 <printf@plt+0x11ba4>
  41249c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4124a0:	add	x0, x0, #0x600
  4124a4:	bl	4133e4 <printf@plt+0x11ba4>
  4124a8:	add	x0, sp, #0x88
  4124ac:	mov	x8, x0
  4124b0:	ldr	w0, [sp, #36]
  4124b4:	bl	40e180 <printf@plt+0xc940>
  4124b8:	add	x1, sp, #0x88
  4124bc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4124c0:	add	x5, x0, #0x238
  4124c4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4124c8:	add	x4, x0, #0x238
  4124cc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4124d0:	add	x3, x0, #0x238
  4124d4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4124d8:	add	x2, x0, #0x238
  4124dc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4124e0:	add	x0, x0, #0xcf8
  4124e4:	bl	413058 <printf@plt+0x11818>
  4124e8:	add	x0, sp, #0x88
  4124ec:	bl	416f3c <_ZdlPvm@@Base+0x488>
  4124f0:	ldr	x0, [sp, #40]
  4124f4:	ldr	x1, [x0, #72]
  4124f8:	ldrsw	x0, [sp, #36]
  4124fc:	add	x0, x1, x0
  412500:	ldrb	w0, [x0]
  412504:	cmp	w0, #0x0
  412508:	b.eq	412518 <printf@plt+0x10cd8>  // b.none
  41250c:	ldr	w0, [sp, #36]
  412510:	sub	w0, w0, #0x1
  412514:	b	41251c <printf@plt+0x10cdc>
  412518:	ldr	w0, [sp, #36]
  41251c:	str	w0, [sp, #264]
  412520:	ldr	w1, [sp, #264]
  412524:	ldr	w0, [sp, #268]
  412528:	cmp	w1, w0
  41252c:	b.lt	412818 <printf@plt+0x10fd8>  // b.tstop
  412530:	str	xzr, [sp, #256]
  412534:	str	wzr, [sp, #276]
  412538:	ldr	x0, [sp, #40]
  41253c:	ldr	w0, [x0, #4]
  412540:	ldr	w1, [sp, #276]
  412544:	cmp	w1, w0
  412548:	b.ge	412628 <printf@plt+0x10de8>  // b.tcont
  41254c:	ldr	x0, [sp, #40]
  412550:	ldr	x1, [x0, #56]
  412554:	ldrsw	x0, [sp, #36]
  412558:	lsl	x0, x0, #3
  41255c:	add	x0, x1, x0
  412560:	ldr	x1, [x0]
  412564:	ldrsw	x0, [sp, #276]
  412568:	lsl	x0, x0, #3
  41256c:	add	x0, x1, x0
  412570:	ldr	x0, [x0]
  412574:	str	x0, [sp, #216]
  412578:	ldr	x0, [sp, #216]
  41257c:	cmp	x0, #0x0
  412580:	b.eq	412618 <printf@plt+0x10dd8>  // b.none
  412584:	ldr	x0, [sp, #216]
  412588:	ldr	w0, [x0, #36]
  41258c:	ldr	w1, [sp, #36]
  412590:	cmp	w1, w0
  412594:	b.ne	41260c <printf@plt+0x10dcc>  // b.any
  412598:	ldr	x0, [sp, #216]
  41259c:	ldr	w0, [x0, #32]
  4125a0:	ldr	w1, [sp, #264]
  4125a4:	cmp	w1, w0
  4125a8:	b.ne	41260c <printf@plt+0x10dcc>  // b.any
  4125ac:	ldr	x0, [sp, #216]
  4125b0:	ldr	x0, [x0]
  4125b4:	add	x0, x0, #0x48
  4125b8:	ldr	x1, [x0]
  4125bc:	ldr	x0, [sp, #216]
  4125c0:	blr	x1
  4125c4:	str	x0, [sp, #208]
  4125c8:	ldr	x0, [sp, #208]
  4125cc:	cmp	x0, #0x0
  4125d0:	b.eq	41260c <printf@plt+0x10dcc>  // b.none
  4125d4:	ldr	x0, [sp, #256]
  4125d8:	cmp	x0, #0x0
  4125dc:	b.ne	4125f4 <printf@plt+0x10db4>  // b.any
  4125e0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4125e4:	add	x0, x0, #0xd70
  4125e8:	bl	4133e4 <printf@plt+0x11ba4>
  4125ec:	ldr	x0, [sp, #208]
  4125f0:	str	x0, [sp, #256]
  4125f4:	ldr	x0, [sp, #208]
  4125f8:	ldr	x0, [x0]
  4125fc:	add	x0, x0, #0x68
  412600:	ldr	x1, [x0]
  412604:	ldr	x0, [sp, #208]
  412608:	blr	x1
  41260c:	ldr	x0, [sp, #216]
  412610:	ldr	w0, [x0, #44]
  412614:	str	w0, [sp, #276]
  412618:	ldr	w0, [sp, #276]
  41261c:	add	w0, w0, #0x1
  412620:	str	w0, [sp, #276]
  412624:	b	412538 <printf@plt+0x10cf8>
  412628:	ldr	x0, [sp, #256]
  41262c:	cmp	x0, #0x0
  412630:	b.eq	412808 <printf@plt+0x10fc8>  // b.none
  412634:	mov	w0, #0xa                   	// #10
  412638:	bl	4133c4 <printf@plt+0x11b84>
  41263c:	ldr	x0, [sp, #256]
  412640:	ldr	x0, [x0]
  412644:	add	x0, x0, #0x30
  412648:	ldr	x1, [x0]
  41264c:	ldr	x0, [sp, #256]
  412650:	blr	x1
  412654:	ldr	x0, [sp, #256]
  412658:	bl	407978 <printf@plt+0x6138>
  41265c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  412660:	add	x0, x0, #0xd78
  412664:	bl	4133e4 <printf@plt+0x11ba4>
  412668:	ldr	x0, [sp, #256]
  41266c:	ldr	x0, [x0]
  412670:	add	x0, x0, #0x70
  412674:	ldr	x2, [x0]
  412678:	mov	w1, #0x0                   	// #0
  41267c:	ldr	x0, [sp, #256]
  412680:	blr	x2
  412684:	ldr	x0, [sp, #256]
  412688:	ldr	w0, [x0, #44]
  41268c:	add	w0, w0, #0x1
  412690:	str	w0, [sp, #276]
  412694:	ldr	x0, [sp, #40]
  412698:	ldr	w0, [x0, #4]
  41269c:	ldr	w1, [sp, #276]
  4126a0:	cmp	w1, w0
  4126a4:	b.ge	4127ac <printf@plt+0x10f6c>  // b.tcont
  4126a8:	ldr	x0, [sp, #40]
  4126ac:	ldr	x1, [x0, #56]
  4126b0:	ldrsw	x0, [sp, #36]
  4126b4:	lsl	x0, x0, #3
  4126b8:	add	x0, x1, x0
  4126bc:	ldr	x1, [x0]
  4126c0:	ldrsw	x0, [sp, #276]
  4126c4:	lsl	x0, x0, #3
  4126c8:	add	x0, x1, x0
  4126cc:	ldr	x0, [x0]
  4126d0:	str	x0, [sp, #200]
  4126d4:	ldr	x0, [sp, #200]
  4126d8:	cmp	x0, #0x0
  4126dc:	b.eq	41279c <printf@plt+0x10f5c>  // b.none
  4126e0:	ldr	x0, [sp, #200]
  4126e4:	ldr	w0, [x0, #36]
  4126e8:	ldr	w1, [sp, #36]
  4126ec:	cmp	w1, w0
  4126f0:	b.ne	412790 <printf@plt+0x10f50>  // b.any
  4126f4:	ldr	x0, [sp, #200]
  4126f8:	ldr	w0, [x0, #32]
  4126fc:	ldr	w1, [sp, #264]
  412700:	cmp	w1, w0
  412704:	b.ne	412790 <printf@plt+0x10f50>  // b.any
  412708:	ldr	x0, [sp, #200]
  41270c:	ldr	x0, [x0]
  412710:	add	x0, x0, #0x48
  412714:	ldr	x1, [x0]
  412718:	ldr	x0, [sp, #200]
  41271c:	blr	x1
  412720:	str	x0, [sp, #192]
  412724:	ldr	x0, [sp, #192]
  412728:	cmp	x0, #0x0
  41272c:	b.eq	412790 <printf@plt+0x10f50>  // b.none
  412730:	ldr	x0, [sp, #200]
  412734:	ldr	w1, [x0, #36]
  412738:	ldr	x0, [sp, #200]
  41273c:	ldr	w0, [x0, #32]
  412740:	cmp	w1, w0
  412744:	b.eq	412774 <printf@plt+0x10f34>  // b.none
  412748:	mov	w0, #0xa                   	// #10
  41274c:	bl	4133c4 <printf@plt+0x11b84>
  412750:	ldr	x0, [sp, #192]
  412754:	ldr	x0, [x0]
  412758:	add	x0, x0, #0x30
  41275c:	ldr	x1, [x0]
  412760:	ldr	x0, [sp, #192]
  412764:	blr	x1
  412768:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  41276c:	add	x0, x0, #0xd78
  412770:	bl	4133e4 <printf@plt+0x11ba4>
  412774:	ldr	x0, [sp, #192]
  412778:	ldr	x0, [x0]
  41277c:	add	x0, x0, #0x70
  412780:	ldr	x2, [x0]
  412784:	mov	w1, #0x0                   	// #0
  412788:	ldr	x0, [sp, #192]
  41278c:	blr	x2
  412790:	ldr	x0, [sp, #200]
  412794:	ldr	w0, [x0, #44]
  412798:	str	w0, [sp, #276]
  41279c:	ldr	w0, [sp, #276]
  4127a0:	add	w0, w0, #0x1
  4127a4:	str	w0, [sp, #276]
  4127a8:	b	412694 <printf@plt+0x10e54>
  4127ac:	mov	w0, #0xa                   	// #10
  4127b0:	bl	4133c4 <printf@plt+0x11b84>
  4127b4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4127b8:	add	x0, x0, #0x600
  4127bc:	bl	4133e4 <printf@plt+0x11ba4>
  4127c0:	add	x0, sp, #0x98
  4127c4:	mov	x8, x0
  4127c8:	ldr	w0, [sp, #36]
  4127cc:	bl	40e180 <printf@plt+0xc940>
  4127d0:	add	x1, sp, #0x98
  4127d4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4127d8:	add	x5, x0, #0x238
  4127dc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4127e0:	add	x4, x0, #0x238
  4127e4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4127e8:	add	x3, x0, #0x238
  4127ec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4127f0:	add	x2, x0, #0x238
  4127f4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  4127f8:	add	x0, x0, #0xcf8
  4127fc:	bl	413058 <printf@plt+0x11818>
  412800:	add	x0, sp, #0x98
  412804:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412808:	ldr	w0, [sp, #264]
  41280c:	sub	w0, w0, #0x1
  412810:	str	w0, [sp, #264]
  412814:	b	412520 <printf@plt+0x10ce0>
  412818:	str	wzr, [sp, #276]
  41281c:	ldr	x0, [sp, #40]
  412820:	ldr	w0, [x0, #4]
  412824:	ldr	w1, [sp, #276]
  412828:	cmp	w1, w0
  41282c:	b.ge	41295c <printf@plt+0x1111c>  // b.tcont
  412830:	ldr	x0, [sp, #40]
  412834:	ldr	x1, [x0, #56]
  412838:	ldrsw	x0, [sp, #36]
  41283c:	lsl	x0, x0, #3
  412840:	add	x0, x1, x0
  412844:	ldr	x1, [x0]
  412848:	ldrsw	x0, [sp, #276]
  41284c:	lsl	x0, x0, #3
  412850:	add	x0, x1, x0
  412854:	ldr	x0, [x0]
  412858:	str	x0, [sp, #184]
  41285c:	ldr	x0, [sp, #184]
  412860:	cmp	x0, #0x0
  412864:	b.eq	41294c <printf@plt+0x1110c>  // b.none
  412868:	ldr	x0, [sp, #184]
  41286c:	ldr	w0, [x0, #36]
  412870:	ldr	w1, [sp, #36]
  412874:	cmp	w1, w0
  412878:	b.ne	4128a4 <printf@plt+0x11064>  // b.any
  41287c:	ldr	x0, [sp, #184]
  412880:	ldr	x0, [x0]
  412884:	add	x0, x0, #0x48
  412888:	ldr	x1, [x0]
  41288c:	ldr	x0, [sp, #184]
  412890:	blr	x1
  412894:	cmp	x0, #0x0
  412898:	b.ne	4128a4 <printf@plt+0x11064>  // b.any
  41289c:	mov	w0, #0x1                   	// #1
  4128a0:	b	4128a8 <printf@plt+0x11068>
  4128a4:	mov	w0, #0x0                   	// #0
  4128a8:	cmp	w0, #0x0
  4128ac:	b.eq	412940 <printf@plt+0x11100>  // b.none
  4128b0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4128b4:	add	x0, x0, #0x620
  4128b8:	bl	4133e4 <printf@plt+0x11ba4>
  4128bc:	ldr	x0, [sp, #184]
  4128c0:	ldr	x0, [x0]
  4128c4:	add	x0, x0, #0x30
  4128c8:	ldr	x1, [x0]
  4128cc:	ldr	x0, [sp, #184]
  4128d0:	blr	x1
  4128d4:	ldr	x0, [sp, #184]
  4128d8:	ldr	x0, [x0]
  4128dc:	add	x0, x0, #0x28
  4128e0:	ldr	x1, [x0]
  4128e4:	ldr	x0, [sp, #184]
  4128e8:	blr	x1
  4128ec:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4128f0:	add	x0, x0, #0x600
  4128f4:	bl	4133e4 <printf@plt+0x11ba4>
  4128f8:	add	x0, sp, #0xa8
  4128fc:	mov	x8, x0
  412900:	ldr	w0, [sp, #36]
  412904:	bl	40e180 <printf@plt+0xc940>
  412908:	add	x1, sp, #0xa8
  41290c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412910:	add	x5, x0, #0x238
  412914:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412918:	add	x4, x0, #0x238
  41291c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412920:	add	x3, x0, #0x238
  412924:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412928:	add	x2, x0, #0x238
  41292c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  412930:	add	x0, x0, #0xcf8
  412934:	bl	413058 <printf@plt+0x11818>
  412938:	add	x0, sp, #0xa8
  41293c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412940:	ldr	x0, [sp, #184]
  412944:	ldr	w0, [x0, #44]
  412948:	str	w0, [sp, #276]
  41294c:	ldr	w0, [sp, #276]
  412950:	add	w0, w0, #0x1
  412954:	str	w0, [sp, #276]
  412958:	b	41281c <printf@plt+0x10fdc>
  41295c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412960:	add	x0, x0, #0x630
  412964:	bl	4133e4 <printf@plt+0x11ba4>
  412968:	ldr	x0, [sp, #40]
  41296c:	ldr	w0, [x0]
  412970:	sub	w0, w0, #0x1
  412974:	ldr	w1, [sp, #36]
  412978:	cmp	w1, w0
  41297c:	b.eq	4129b4 <printf@plt+0x11174>  // b.none
  412980:	ldr	x0, [sp, #40]
  412984:	ldr	w0, [x0, #120]
  412988:	and	w0, w0, #0x8
  41298c:	cmp	w0, #0x0
  412990:	b.eq	4129b4 <printf@plt+0x11174>  // b.none
  412994:	ldr	w0, [sp, #36]
  412998:	add	w0, w0, #0x1
  41299c:	mov	w1, w0
  4129a0:	ldr	x0, [sp, #40]
  4129a4:	bl	410074 <printf@plt+0xe834>
  4129a8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4129ac:	add	x0, x0, #0x670
  4129b0:	bl	4133e4 <printf@plt+0x11ba4>
  4129b4:	ldr	x0, [sp, #40]
  4129b8:	ldr	w0, [x0]
  4129bc:	sub	w0, w0, #0x1
  4129c0:	ldr	w1, [sp, #36]
  4129c4:	cmp	w1, w0
  4129c8:	b.eq	412b30 <printf@plt+0x112f0>  // b.none
  4129cc:	ldr	x0, [sp, #288]
  4129d0:	cmp	x0, #0x0
  4129d4:	b.eq	412a38 <printf@plt+0x111f8>  // b.none
  4129d8:	ldr	x0, [sp, #288]
  4129dc:	ldr	w1, [x0, #16]
  4129e0:	ldr	w0, [sp, #36]
  4129e4:	add	w0, w0, #0x1
  4129e8:	cmp	w1, w0
  4129ec:	b.ne	412a38 <printf@plt+0x111f8>  // b.any
  4129f0:	ldr	x0, [sp, #288]
  4129f4:	ldr	x0, [x0]
  4129f8:	add	x0, x0, #0x18
  4129fc:	ldr	x1, [x0]
  412a00:	ldr	x0, [sp, #288]
  412a04:	blr	x1
  412a08:	cmp	w0, #0x0
  412a0c:	b.ne	412a30 <printf@plt+0x111f0>  // b.any
  412a10:	ldr	x0, [sp, #288]
  412a14:	ldr	x0, [x0]
  412a18:	add	x0, x0, #0x20
  412a1c:	ldr	x1, [x0]
  412a20:	ldr	x0, [sp, #288]
  412a24:	blr	x1
  412a28:	cmp	w0, #0x0
  412a2c:	b.eq	412a38 <printf@plt+0x111f8>  // b.none
  412a30:	mov	w0, #0x1                   	// #1
  412a34:	b	412a3c <printf@plt+0x111fc>
  412a38:	mov	w0, #0x0                   	// #0
  412a3c:	cmp	w0, #0x0
  412a40:	b.eq	412a68 <printf@plt+0x11228>  // b.none
  412a44:	ldr	x0, [sp, #288]
  412a48:	ldr	x0, [x0]
  412a4c:	ldr	x2, [x0]
  412a50:	ldr	x1, [sp, #40]
  412a54:	ldr	x0, [sp, #288]
  412a58:	blr	x2
  412a5c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412a60:	add	x0, x0, #0x670
  412a64:	bl	4133e4 <printf@plt+0x11ba4>
  412a68:	str	wzr, [sp, #252]
  412a6c:	ldr	x0, [sp, #40]
  412a70:	ldr	x0, [x0, #16]
  412a74:	str	x0, [sp, #240]
  412a78:	ldr	x0, [sp, #240]
  412a7c:	cmp	x0, #0x0
  412a80:	b.eq	412ad0 <printf@plt+0x11290>  // b.none
  412a84:	ldr	x0, [sp, #240]
  412a88:	ldr	w0, [x0, #12]
  412a8c:	ldr	w1, [sp, #36]
  412a90:	cmp	w1, w0
  412a94:	b.ne	412ac0 <printf@plt+0x11280>  // b.any
  412a98:	ldr	w0, [sp, #252]
  412a9c:	cmp	w0, #0x0
  412aa0:	b.ne	412ab8 <printf@plt+0x11278>  // b.any
  412aa4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412aa8:	add	x0, x0, #0x688
  412aac:	bl	4133e4 <printf@plt+0x11ba4>
  412ab0:	mov	w0, #0x1                   	// #1
  412ab4:	str	w0, [sp, #252]
  412ab8:	ldr	x0, [sp, #240]
  412abc:	bl	40b2fc <printf@plt+0x9abc>
  412ac0:	ldr	x0, [sp, #240]
  412ac4:	ldr	x0, [x0]
  412ac8:	str	x0, [sp, #240]
  412acc:	b	412a78 <printf@plt+0x11238>
  412ad0:	ldr	w0, [sp, #252]
  412ad4:	cmp	w0, #0x0
  412ad8:	b.eq	412ae8 <printf@plt+0x112a8>  // b.none
  412adc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412ae0:	add	x0, x0, #0x698
  412ae4:	bl	4133e4 <printf@plt+0x11ba4>
  412ae8:	ldr	x0, [sp, #40]
  412aec:	ldr	w0, [x0, #120]
  412af0:	and	w0, w0, #0x20
  412af4:	cmp	w0, #0x0
  412af8:	b.ne	412b18 <printf@plt+0x112d8>  // b.any
  412afc:	ldr	w1, [sp, #36]
  412b00:	ldr	x0, [sp, #40]
  412b04:	bl	411d30 <printf@plt+0x104f0>
  412b08:	cmp	w0, #0x0
  412b0c:	b.eq	412b18 <printf@plt+0x112d8>  // b.none
  412b10:	mov	w0, #0x1                   	// #1
  412b14:	b	412b1c <printf@plt+0x112dc>
  412b18:	mov	w0, #0x0                   	// #0
  412b1c:	cmp	w0, #0x0
  412b20:	b.eq	412b30 <printf@plt+0x112f0>  // b.none
  412b24:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412b28:	add	x0, x0, #0x6a8
  412b2c:	bl	4133e4 <printf@plt+0x11ba4>
  412b30:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412b34:	add	x0, x0, #0x6b8
  412b38:	bl	4133e4 <printf@plt+0x11ba4>
  412b3c:	b	412be0 <printf@plt+0x113a0>
  412b40:	mov	x19, x0
  412b44:	add	x0, sp, #0x38
  412b48:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412b4c:	mov	x0, x19
  412b50:	bl	4017e0 <_Unwind_Resume@plt>
  412b54:	mov	x19, x0
  412b58:	add	x0, sp, #0x48
  412b5c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412b60:	mov	x0, x19
  412b64:	bl	4017e0 <_Unwind_Resume@plt>
  412b68:	mov	x19, x0
  412b6c:	add	x0, sp, #0x58
  412b70:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412b74:	mov	x0, x19
  412b78:	bl	4017e0 <_Unwind_Resume@plt>
  412b7c:	mov	x19, x0
  412b80:	add	x0, sp, #0x68
  412b84:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412b88:	mov	x0, x19
  412b8c:	bl	4017e0 <_Unwind_Resume@plt>
  412b90:	mov	x19, x0
  412b94:	add	x0, sp, #0x78
  412b98:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412b9c:	mov	x0, x19
  412ba0:	bl	4017e0 <_Unwind_Resume@plt>
  412ba4:	mov	x19, x0
  412ba8:	add	x0, sp, #0x88
  412bac:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412bb0:	mov	x0, x19
  412bb4:	bl	4017e0 <_Unwind_Resume@plt>
  412bb8:	mov	x19, x0
  412bbc:	add	x0, sp, #0x98
  412bc0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412bc4:	mov	x0, x19
  412bc8:	bl	4017e0 <_Unwind_Resume@plt>
  412bcc:	mov	x19, x0
  412bd0:	add	x0, sp, #0xa8
  412bd4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412bd8:	mov	x0, x19
  412bdc:	bl	4017e0 <_Unwind_Resume@plt>
  412be0:	ldr	x19, [sp, #16]
  412be4:	ldp	x29, x30, [sp], #304
  412be8:	ret
  412bec:	stp	x29, x30, [sp, #-80]!
  412bf0:	mov	x29, sp
  412bf4:	str	x19, [sp, #16]
  412bf8:	str	x0, [sp, #40]
  412bfc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412c00:	add	x0, x0, #0x6d8
  412c04:	bl	4133e4 <printf@plt+0x11ba4>
  412c08:	ldr	x0, [sp, #40]
  412c0c:	ldr	w0, [x0, #120]
  412c10:	and	w0, w0, #0x20
  412c14:	cmp	w0, #0x0
  412c18:	b.ne	412c3c <printf@plt+0x113fc>  // b.any
  412c1c:	ldr	x0, [sp, #40]
  412c20:	ldr	w0, [x0, #120]
  412c24:	and	w0, w0, #0x1c
  412c28:	cmp	w0, #0x0
  412c2c:	b.eq	412c3c <printf@plt+0x113fc>  // b.none
  412c30:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412c34:	add	x0, x0, #0x6e0
  412c38:	bl	4133e4 <printf@plt+0x11ba4>
  412c3c:	ldr	x0, [sp, #40]
  412c40:	ldr	w0, [x0, #120]
  412c44:	and	w0, w0, #0x10
  412c48:	cmp	w0, #0x0
  412c4c:	b.eq	412ccc <printf@plt+0x1148c>  // b.none
  412c50:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412c54:	add	x0, x0, #0x6f0
  412c58:	bl	4133e4 <printf@plt+0x11ba4>
  412c5c:	add	x0, sp, #0x30
  412c60:	mov	x8, x0
  412c64:	mov	w0, #0x0                   	// #0
  412c68:	bl	40e264 <printf@plt+0xca24>
  412c6c:	ldr	x0, [sp, #40]
  412c70:	ldr	w0, [x0, #4]
  412c74:	add	x1, sp, #0x40
  412c78:	mov	x8, x1
  412c7c:	bl	40e264 <printf@plt+0xca24>
  412c80:	add	x2, sp, #0x40
  412c84:	add	x1, sp, #0x30
  412c88:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412c8c:	add	x5, x0, #0x238
  412c90:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412c94:	add	x4, x0, #0x238
  412c98:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412c9c:	add	x3, x0, #0x238
  412ca0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412ca4:	add	x0, x0, #0x758
  412ca8:	bl	413058 <printf@plt+0x11818>
  412cac:	add	x0, sp, #0x40
  412cb0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412cb4:	add	x0, sp, #0x30
  412cb8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412cbc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412cc0:	add	x0, x0, #0x248
  412cc4:	bl	4133e4 <printf@plt+0x11ba4>
  412cc8:	b	412d14 <printf@plt+0x114d4>
  412ccc:	ldr	x0, [sp, #40]
  412cd0:	ldr	w0, [x0, #120]
  412cd4:	and	w0, w0, #0xc
  412cd8:	cmp	w0, #0x0
  412cdc:	b.eq	412d14 <printf@plt+0x114d4>  // b.none
  412ce0:	mov	w1, #0x0                   	// #0
  412ce4:	ldr	x0, [sp, #40]
  412ce8:	bl	410074 <printf@plt+0xe834>
  412cec:	b	412d14 <printf@plt+0x114d4>
  412cf0:	mov	x19, x0
  412cf4:	add	x0, sp, #0x40
  412cf8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412cfc:	b	412d04 <printf@plt+0x114c4>
  412d00:	mov	x19, x0
  412d04:	add	x0, sp, #0x30
  412d08:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412d0c:	mov	x0, x19
  412d10:	bl	4017e0 <_Unwind_Resume@plt>
  412d14:	nop
  412d18:	ldr	x19, [sp, #16]
  412d1c:	ldp	x29, x30, [sp], #80
  412d20:	ret
  412d24:	stp	x29, x30, [sp, #-80]!
  412d28:	mov	x29, sp
  412d2c:	str	x19, [sp, #16]
  412d30:	str	x0, [sp, #40]
  412d34:	ldr	x0, [sp, #40]
  412d38:	ldr	x0, [x0, #24]
  412d3c:	str	x0, [sp, #72]
  412d40:	ldr	x0, [sp, #72]
  412d44:	cmp	x0, #0x0
  412d48:	b.eq	412d8c <printf@plt+0x1154c>  // b.none
  412d4c:	ldr	x0, [sp, #40]
  412d50:	ldr	w1, [x0]
  412d54:	ldr	x0, [sp, #72]
  412d58:	ldr	w0, [x0, #16]
  412d5c:	cmp	w1, w0
  412d60:	b.gt	412d7c <printf@plt+0x1153c>
  412d64:	ldr	x0, [sp, #72]
  412d68:	ldr	x0, [x0]
  412d6c:	ldr	x2, [x0]
  412d70:	ldr	x1, [sp, #40]
  412d74:	ldr	x0, [sp, #72]
  412d78:	blr	x2
  412d7c:	ldr	x0, [sp, #72]
  412d80:	ldr	x0, [x0, #8]
  412d84:	str	x0, [sp, #72]
  412d88:	b	412d40 <printf@plt+0x11500>
  412d8c:	ldr	x0, [sp, #40]
  412d90:	ldr	w0, [x0, #120]
  412d94:	and	w0, w0, #0x20
  412d98:	cmp	w0, #0x0
  412d9c:	b.ne	412dac <printf@plt+0x1156c>  // b.any
  412da0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412da4:	add	x0, x0, #0x6a8
  412da8:	bl	4133e4 <printf@plt+0x11ba4>
  412dac:	ldr	x0, [sp, #40]
  412db0:	ldr	w0, [x0]
  412db4:	add	x1, sp, #0x38
  412db8:	mov	x8, x1
  412dbc:	bl	40e2b0 <printf@plt+0xca70>
  412dc0:	add	x1, sp, #0x38
  412dc4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412dc8:	add	x5, x0, #0x238
  412dcc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412dd0:	add	x4, x0, #0x238
  412dd4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412dd8:	add	x3, x0, #0x238
  412ddc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412de0:	add	x2, x0, #0x238
  412de4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412de8:	add	x0, x0, #0x590
  412dec:	bl	413058 <printf@plt+0x11818>
  412df0:	add	x0, sp, #0x38
  412df4:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412df8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412dfc:	add	x0, x0, #0x790
  412e00:	bl	4133e4 <printf@plt+0x11ba4>
  412e04:	ldr	x0, [sp, #40]
  412e08:	ldr	w0, [x0, #120]
  412e0c:	and	w0, w0, #0x20
  412e10:	cmp	w0, #0x0
  412e14:	b.ne	412e3c <printf@plt+0x115fc>  // b.any
  412e18:	ldr	x0, [sp, #40]
  412e1c:	ldr	w0, [x0, #120]
  412e20:	and	w0, w0, #0x1c
  412e24:	cmp	w0, #0x0
  412e28:	b.eq	412e3c <printf@plt+0x115fc>  // b.none
  412e2c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412e30:	add	x0, x0, #0x7e0
  412e34:	bl	4133e4 <printf@plt+0x11ba4>
  412e38:	b	412e48 <printf@plt+0x11608>
  412e3c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412e40:	add	x0, x0, #0x7f0
  412e44:	bl	4133e4 <printf@plt+0x11ba4>
  412e48:	ldr	x0, [sp, #40]
  412e4c:	ldr	w0, [x0, #120]
  412e50:	and	w0, w0, #0x10
  412e54:	cmp	w0, #0x0
  412e58:	b.eq	412e68 <printf@plt+0x11628>  // b.none
  412e5c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412e60:	add	x0, x0, #0x818
  412e64:	bl	4133e4 <printf@plt+0x11ba4>
  412e68:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412e6c:	add	x0, x0, #0x820
  412e70:	bl	4133e4 <printf@plt+0x11ba4>
  412e74:	b	412e8c <printf@plt+0x1164c>
  412e78:	mov	x19, x0
  412e7c:	add	x0, sp, #0x38
  412e80:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412e84:	mov	x0, x19
  412e88:	bl	4017e0 <_Unwind_Resume@plt>
  412e8c:	ldr	x19, [sp, #16]
  412e90:	ldp	x29, x30, [sp], #80
  412e94:	ret
  412e98:	sub	sp, sp, #0x10
  412e9c:	str	x0, [sp, #8]
  412ea0:	ldr	x0, [sp, #8]
  412ea4:	ldr	w0, [x0]
  412ea8:	add	sp, sp, #0x10
  412eac:	ret
  412eb0:	stp	x29, x30, [sp, #-112]!
  412eb4:	mov	x29, sp
  412eb8:	str	x19, [sp, #16]
  412ebc:	str	x0, [sp, #40]
  412ec0:	str	w1, [sp, #36]
  412ec4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412ec8:	add	x0, x0, #0x248
  412ecc:	ldr	w0, [x0]
  412ed0:	cmp	w0, #0x0
  412ed4:	b.ne	412f5c <printf@plt+0x1171c>  // b.any
  412ed8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412edc:	add	x0, x0, #0x250
  412ee0:	ldr	x0, [x0]
  412ee4:	cmp	x0, #0x0
  412ee8:	b.eq	412f5c <printf@plt+0x1171c>  // b.none
  412eec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412ef0:	add	x0, x0, #0x250
  412ef4:	ldr	x0, [x0]
  412ef8:	mov	x1, x0
  412efc:	ldr	x0, [sp, #40]
  412f00:	bl	401730 <strcmp@plt>
  412f04:	cmp	w0, #0x0
  412f08:	b.ne	412f5c <printf@plt+0x1171c>  // b.any
  412f0c:	add	x0, sp, #0x40
  412f10:	mov	x8, x0
  412f14:	ldr	w0, [sp, #36]
  412f18:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  412f1c:	add	x1, sp, #0x40
  412f20:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412f24:	add	x5, x0, #0x238
  412f28:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412f2c:	add	x4, x0, #0x238
  412f30:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412f34:	add	x3, x0, #0x238
  412f38:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412f3c:	add	x2, x0, #0x238
  412f40:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412f44:	add	x0, x0, #0x838
  412f48:	bl	413058 <printf@plt+0x11818>
  412f4c:	add	x0, sp, #0x40
  412f50:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412f54:	nop
  412f58:	b	41304c <printf@plt+0x1180c>
  412f5c:	add	x0, sp, #0x30
  412f60:	ldr	x1, [sp, #40]
  412f64:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  412f68:	add	x0, sp, #0x30
  412f6c:	mov	w1, #0x0                   	// #0
  412f70:	bl	407598 <printf@plt+0x5d58>
  412f74:	add	x0, sp, #0x30
  412f78:	bl	416954 <printf@plt+0x15114>
  412f7c:	add	x0, sp, #0x50
  412f80:	mov	x8, x0
  412f84:	ldr	w0, [sp, #36]
  412f88:	bl	417d20 <_ZdlPvm@@Base+0x126c>
  412f8c:	add	x0, sp, #0x30
  412f90:	bl	407504 <printf@plt+0x5cc4>
  412f94:	mov	x1, x0
  412f98:	add	x0, sp, #0x60
  412f9c:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  412fa0:	add	x2, sp, #0x60
  412fa4:	add	x1, sp, #0x50
  412fa8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412fac:	add	x5, x0, #0x238
  412fb0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412fb4:	add	x4, x0, #0x238
  412fb8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412fbc:	add	x3, x0, #0x238
  412fc0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  412fc4:	add	x0, x0, #0x840
  412fc8:	bl	413058 <printf@plt+0x11818>
  412fcc:	add	x0, sp, #0x60
  412fd0:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412fd4:	add	x0, sp, #0x50
  412fd8:	bl	416f3c <_ZdlPvm@@Base+0x488>
  412fdc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412fe0:	add	x0, x0, #0x250
  412fe4:	ldr	x1, [sp, #40]
  412fe8:	str	x1, [x0]
  412fec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  412ff0:	add	x0, x0, #0x248
  412ff4:	str	wzr, [x0]
  412ff8:	add	x0, sp, #0x30
  412ffc:	bl	416f3c <_ZdlPvm@@Base+0x488>
  413000:	b	41304c <printf@plt+0x1180c>
  413004:	mov	x19, x0
  413008:	add	x0, sp, #0x40
  41300c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  413010:	mov	x0, x19
  413014:	bl	4017e0 <_Unwind_Resume@plt>
  413018:	mov	x19, x0
  41301c:	add	x0, sp, #0x60
  413020:	bl	416f3c <_ZdlPvm@@Base+0x488>
  413024:	b	41302c <printf@plt+0x117ec>
  413028:	mov	x19, x0
  41302c:	add	x0, sp, #0x50
  413030:	bl	416f3c <_ZdlPvm@@Base+0x488>
  413034:	b	41303c <printf@plt+0x117fc>
  413038:	mov	x19, x0
  41303c:	add	x0, sp, #0x30
  413040:	bl	416f3c <_ZdlPvm@@Base+0x488>
  413044:	mov	x0, x19
  413048:	bl	4017e0 <_Unwind_Resume@plt>
  41304c:	ldr	x19, [sp, #16]
  413050:	ldp	x29, x30, [sp], #112
  413054:	ret
  413058:	stp	x29, x30, [sp, #-80]!
  41305c:	mov	x29, sp
  413060:	str	x0, [sp, #56]
  413064:	str	x1, [sp, #48]
  413068:	str	x2, [sp, #40]
  41306c:	str	x3, [sp, #32]
  413070:	str	x4, [sp, #24]
  413074:	str	x5, [sp, #16]
  413078:	ldr	x0, [sp, #56]
  41307c:	cmp	x0, #0x0
  413080:	b.eq	4131a0 <printf@plt+0x11960>  // b.none
  413084:	ldr	x0, [sp, #56]
  413088:	add	x1, x0, #0x1
  41308c:	str	x1, [sp, #56]
  413090:	ldrb	w0, [x0]
  413094:	strb	w0, [sp, #79]
  413098:	ldrb	w0, [sp, #79]
  41309c:	cmp	w0, #0x0
  4130a0:	cset	w0, ne  // ne = any
  4130a4:	and	w0, w0, #0xff
  4130a8:	cmp	w0, #0x0
  4130ac:	b.eq	4131a0 <printf@plt+0x11960>  // b.none
  4130b0:	ldrb	w0, [sp, #79]
  4130b4:	cmp	w0, #0x25
  4130b8:	b.ne	41318c <printf@plt+0x1194c>  // b.any
  4130bc:	ldr	x0, [sp, #56]
  4130c0:	add	x1, x0, #0x1
  4130c4:	str	x1, [sp, #56]
  4130c8:	ldrb	w0, [x0]
  4130cc:	cmp	w0, #0x39
  4130d0:	b.gt	413174 <printf@plt+0x11934>
  4130d4:	cmp	w0, #0x36
  4130d8:	b.ge	413198 <printf@plt+0x11958>  // b.tcont
  4130dc:	cmp	w0, #0x35
  4130e0:	b.eq	41315c <printf@plt+0x1191c>  // b.none
  4130e4:	cmp	w0, #0x35
  4130e8:	b.gt	413174 <printf@plt+0x11934>
  4130ec:	cmp	w0, #0x34
  4130f0:	b.eq	413150 <printf@plt+0x11910>  // b.none
  4130f4:	cmp	w0, #0x34
  4130f8:	b.gt	413174 <printf@plt+0x11934>
  4130fc:	cmp	w0, #0x33
  413100:	b.eq	413144 <printf@plt+0x11904>  // b.none
  413104:	cmp	w0, #0x33
  413108:	b.gt	413174 <printf@plt+0x11934>
  41310c:	cmp	w0, #0x32
  413110:	b.eq	413138 <printf@plt+0x118f8>  // b.none
  413114:	cmp	w0, #0x32
  413118:	b.gt	413174 <printf@plt+0x11934>
  41311c:	cmp	w0, #0x25
  413120:	b.eq	413168 <printf@plt+0x11928>  // b.none
  413124:	cmp	w0, #0x31
  413128:	b.ne	413174 <printf@plt+0x11934>  // b.any
  41312c:	ldr	x0, [sp, #48]
  413130:	bl	407764 <printf@plt+0x5f24>
  413134:	b	41319c <printf@plt+0x1195c>
  413138:	ldr	x0, [sp, #40]
  41313c:	bl	407764 <printf@plt+0x5f24>
  413140:	b	41319c <printf@plt+0x1195c>
  413144:	ldr	x0, [sp, #32]
  413148:	bl	407764 <printf@plt+0x5f24>
  41314c:	b	41319c <printf@plt+0x1195c>
  413150:	ldr	x0, [sp, #24]
  413154:	bl	407764 <printf@plt+0x5f24>
  413158:	b	41319c <printf@plt+0x1195c>
  41315c:	ldr	x0, [sp, #16]
  413160:	bl	407764 <printf@plt+0x5f24>
  413164:	b	41319c <printf@plt+0x1195c>
  413168:	mov	w0, #0x25                  	// #37
  41316c:	bl	4133c4 <printf@plt+0x11b84>
  413170:	b	41319c <printf@plt+0x1195c>
  413174:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  413178:	add	x2, x0, #0xd50
  41317c:	mov	w1, #0xbc2                 	// #3010
  413180:	mov	w0, #0x0                   	// #0
  413184:	bl	4073dc <printf@plt+0x5b9c>
  413188:	b	413084 <printf@plt+0x11844>
  41318c:	ldrb	w0, [sp, #79]
  413190:	bl	4133c4 <printf@plt+0x11b84>
  413194:	b	413084 <printf@plt+0x11844>
  413198:	nop
  41319c:	b	413084 <printf@plt+0x11844>
  4131a0:	nop
  4131a4:	ldp	x29, x30, [sp], #80
  4131a8:	ret
  4131ac:	stp	x29, x30, [sp, #-32]!
  4131b0:	mov	x29, sp
  4131b4:	str	w0, [sp, #28]
  4131b8:	str	w1, [sp, #24]
  4131bc:	ldr	w0, [sp, #28]
  4131c0:	cmp	w0, #0x1
  4131c4:	b.ne	413218 <printf@plt+0x119d8>  // b.any
  4131c8:	ldr	w1, [sp, #24]
  4131cc:	mov	w0, #0xffff                	// #65535
  4131d0:	cmp	w1, w0
  4131d4:	b.ne	413218 <printf@plt+0x119d8>  // b.any
  4131d8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4131dc:	add	x0, x0, #0x258
  4131e0:	bl	413f0c <printf@plt+0x126cc>
  4131e4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4131e8:	add	x0, x0, #0x260
  4131ec:	bl	413c10 <printf@plt+0x123d0>
  4131f0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4131f4:	add	x0, x0, #0x238
  4131f8:	bl	416ce0 <_ZdlPvm@@Base+0x22c>
  4131fc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  413200:	add	x2, x0, #0x1c8
  413204:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  413208:	add	x1, x0, #0x238
  41320c:	adrp	x0, 416000 <printf@plt+0x147c0>
  413210:	add	x0, x0, #0xf3c
  413214:	bl	4016c0 <__cxa_atexit@plt>
  413218:	nop
  41321c:	ldp	x29, x30, [sp], #32
  413220:	ret
  413224:	stp	x29, x30, [sp, #-16]!
  413228:	mov	x29, sp
  41322c:	mov	w1, #0xffff                	// #65535
  413230:	mov	w0, #0x1                   	// #1
  413234:	bl	4131ac <printf@plt+0x1196c>
  413238:	ldp	x29, x30, [sp], #16
  41323c:	ret
  413240:	stp	x29, x30, [sp, #-32]!
  413244:	mov	x29, sp
  413248:	str	x0, [sp, #24]
  41324c:	str	w1, [sp, #20]
  413250:	ldr	w0, [sp, #20]
  413254:	cmp	w0, #0x0
  413258:	b.lt	413278 <printf@plt+0x11a38>  // b.tstop
  41325c:	ldr	x0, [sp, #24]
  413260:	ldr	w0, [x0, #8]
  413264:	ldr	w1, [sp, #20]
  413268:	cmp	w1, w0
  41326c:	b.ge	413278 <printf@plt+0x11a38>  // b.tcont
  413270:	mov	w0, #0x1                   	// #1
  413274:	b	41327c <printf@plt+0x11a3c>
  413278:	mov	w0, #0x0                   	// #0
  41327c:	mov	w3, w0
  413280:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  413284:	add	x2, x0, #0xcd8
  413288:	mov	w1, #0x68                  	// #104
  41328c:	mov	w0, w3
  413290:	bl	4073dc <printf@plt+0x5b9c>
  413294:	ldr	x0, [sp, #24]
  413298:	ldr	x1, [x0]
  41329c:	ldrsw	x0, [sp, #20]
  4132a0:	add	x0, x1, x0
  4132a4:	ldrb	w0, [x0]
  4132a8:	ldp	x29, x30, [sp], #32
  4132ac:	ret
  4132b0:	stp	x29, x30, [sp, #-32]!
  4132b4:	mov	x29, sp
  4132b8:	str	x0, [sp, #24]
  4132bc:	str	x1, [sp, #16]
  4132c0:	ldr	x0, [sp, #24]
  4132c4:	ldr	w1, [x0, #8]
  4132c8:	ldr	x0, [sp, #16]
  4132cc:	ldr	w0, [x0, #8]
  4132d0:	cmp	w1, w0
  4132d4:	b.ne	413320 <printf@plt+0x11ae0>  // b.any
  4132d8:	ldr	x0, [sp, #24]
  4132dc:	ldr	w0, [x0, #8]
  4132e0:	cmp	w0, #0x0
  4132e4:	b.eq	413318 <printf@plt+0x11ad8>  // b.none
  4132e8:	ldr	x0, [sp, #24]
  4132ec:	ldr	x3, [x0]
  4132f0:	ldr	x0, [sp, #16]
  4132f4:	ldr	x1, [x0]
  4132f8:	ldr	x0, [sp, #24]
  4132fc:	ldr	w0, [x0, #8]
  413300:	sxtw	x0, w0
  413304:	mov	x2, x0
  413308:	mov	x0, x3
  41330c:	bl	4015a0 <memcmp@plt>
  413310:	cmp	w0, #0x0
  413314:	b.ne	413320 <printf@plt+0x11ae0>  // b.any
  413318:	mov	w0, #0x1                   	// #1
  41331c:	b	413324 <printf@plt+0x11ae4>
  413320:	mov	w0, #0x0                   	// #0
  413324:	ldp	x29, x30, [sp], #32
  413328:	ret
  41332c:	stp	x29, x30, [sp, #-48]!
  413330:	mov	x29, sp
  413334:	str	x19, [sp, #16]
  413338:	mov	x19, x8
  41333c:	str	x0, [sp, #40]
  413340:	str	w1, [sp, #36]
  413344:	str	w2, [sp, #32]
  413348:	ldr	w0, [sp, #36]
  41334c:	cmp	w0, #0x0
  413350:	b.lt	413378 <printf@plt+0x11b38>  // b.tstop
  413354:	ldr	w1, [sp, #36]
  413358:	ldr	w0, [sp, #32]
  41335c:	add	w1, w1, w0
  413360:	ldr	x0, [sp, #40]
  413364:	ldr	w0, [x0, #8]
  413368:	cmp	w1, w0
  41336c:	b.gt	413378 <printf@plt+0x11b38>
  413370:	mov	w0, #0x1                   	// #1
  413374:	b	41337c <printf@plt+0x11b3c>
  413378:	mov	w0, #0x0                   	// #0
  41337c:	mov	w3, w0
  413380:	adrp	x0, 418000 <_ZdlPvm@@Base+0x154c>
  413384:	add	x2, x0, #0xcd8
  413388:	mov	w1, #0xb5                  	// #181
  41338c:	mov	w0, w3
  413390:	bl	4073dc <printf@plt+0x5b9c>
  413394:	ldr	x0, [sp, #40]
  413398:	ldr	x1, [x0]
  41339c:	ldrsw	x0, [sp, #36]
  4133a0:	add	x0, x1, x0
  4133a4:	ldr	w2, [sp, #32]
  4133a8:	mov	x1, x0
  4133ac:	mov	x0, x19
  4133b0:	bl	416d0c <_ZdlPvm@@Base+0x258>
  4133b4:	mov	x0, x19
  4133b8:	ldr	x19, [sp, #16]
  4133bc:	ldp	x29, x30, [sp], #48
  4133c0:	ret
  4133c4:	stp	x29, x30, [sp, #-32]!
  4133c8:	mov	x29, sp
  4133cc:	strb	w0, [sp, #31]
  4133d0:	ldrb	w0, [sp, #31]
  4133d4:	bl	401620 <putchar@plt>
  4133d8:	nop
  4133dc:	ldp	x29, x30, [sp], #32
  4133e0:	ret
  4133e4:	stp	x29, x30, [sp, #-32]!
  4133e8:	mov	x29, sp
  4133ec:	str	x0, [sp, #24]
  4133f0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4133f4:	add	x0, x0, #0x208
  4133f8:	ldr	x0, [x0]
  4133fc:	mov	x1, x0
  413400:	ldr	x0, [sp, #24]
  413404:	bl	4014e0 <fputs@plt>
  413408:	nop
  41340c:	ldp	x29, x30, [sp], #32
  413410:	ret
  413414:	stp	x29, x30, [sp, #-32]!
  413418:	mov	x29, sp
  41341c:	str	x0, [sp, #24]
  413420:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  413424:	add	x1, x0, #0x308
  413428:	ldr	x0, [sp, #24]
  41342c:	str	x1, [x0]
  413430:	ldr	x0, [sp, #24]
  413434:	bl	4078a4 <printf@plt+0x6064>
  413438:	nop
  41343c:	ldp	x29, x30, [sp], #32
  413440:	ret
  413444:	stp	x29, x30, [sp, #-32]!
  413448:	mov	x29, sp
  41344c:	str	x0, [sp, #24]
  413450:	ldr	x0, [sp, #24]
  413454:	bl	413414 <printf@plt+0x11bd4>
  413458:	mov	x1, #0x40                  	// #64
  41345c:	ldr	x0, [sp, #24]
  413460:	bl	416ab4 <_ZdlPvm@@Base>
  413464:	ldp	x29, x30, [sp], #32
  413468:	ret
  41346c:	stp	x29, x30, [sp, #-32]!
  413470:	mov	x29, sp
  413474:	str	x0, [sp, #24]
  413478:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  41347c:	add	x1, x0, #0xe8
  413480:	ldr	x0, [sp, #24]
  413484:	str	x1, [x0]
  413488:	ldr	x0, [sp, #24]
  41348c:	bl	407d9c <printf@plt+0x655c>
  413490:	nop
  413494:	ldp	x29, x30, [sp], #32
  413498:	ret
  41349c:	stp	x29, x30, [sp, #-32]!
  4134a0:	mov	x29, sp
  4134a4:	str	x0, [sp, #24]
  4134a8:	ldr	x0, [sp, #24]
  4134ac:	bl	41346c <printf@plt+0x11c2c>
  4134b0:	mov	x1, #0x48                  	// #72
  4134b4:	ldr	x0, [sp, #24]
  4134b8:	bl	416ab4 <_ZdlPvm@@Base>
  4134bc:	ldp	x29, x30, [sp], #32
  4134c0:	ret
  4134c4:	stp	x29, x30, [sp, #-32]!
  4134c8:	mov	x29, sp
  4134cc:	str	x0, [sp, #24]
  4134d0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4134d4:	add	x1, x0, #0xb60
  4134d8:	ldr	x0, [sp, #24]
  4134dc:	str	x1, [x0]
  4134e0:	ldr	x0, [sp, #24]
  4134e4:	bl	413414 <printf@plt+0x11bd4>
  4134e8:	nop
  4134ec:	ldp	x29, x30, [sp], #32
  4134f0:	ret
  4134f4:	stp	x29, x30, [sp, #-32]!
  4134f8:	mov	x29, sp
  4134fc:	str	x0, [sp, #24]
  413500:	ldr	x0, [sp, #24]
  413504:	bl	4134c4 <printf@plt+0x11c84>
  413508:	mov	x1, #0x48                  	// #72
  41350c:	ldr	x0, [sp, #24]
  413510:	bl	416ab4 <_ZdlPvm@@Base>
  413514:	ldp	x29, x30, [sp], #32
  413518:	ret
  41351c:	sub	sp, sp, #0x10
  413520:	str	x0, [sp, #8]
  413524:	mov	w0, #0x0                   	// #0
  413528:	add	sp, sp, #0x10
  41352c:	ret
  413530:	sub	sp, sp, #0x10
  413534:	str	x0, [sp, #8]
  413538:	mov	w0, #0x0                   	// #0
  41353c:	add	sp, sp, #0x10
  413540:	ret
  413544:	stp	x29, x30, [sp, #-32]!
  413548:	mov	x29, sp
  41354c:	str	x0, [sp, #24]
  413550:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  413554:	add	x1, x0, #0x860
  413558:	ldr	x0, [sp, #24]
  41355c:	str	x1, [x0]
  413560:	ldr	x0, [sp, #24]
  413564:	bl	40ab54 <printf@plt+0x9314>
  413568:	nop
  41356c:	ldp	x29, x30, [sp], #32
  413570:	ret
  413574:	stp	x29, x30, [sp, #-32]!
  413578:	mov	x29, sp
  41357c:	str	x0, [sp, #24]
  413580:	ldr	x0, [sp, #24]
  413584:	bl	413544 <printf@plt+0x11d04>
  413588:	mov	x1, #0x18                  	// #24
  41358c:	ldr	x0, [sp, #24]
  413590:	bl	416ab4 <_ZdlPvm@@Base>
  413594:	ldp	x29, x30, [sp], #32
  413598:	ret
  41359c:	stp	x29, x30, [sp, #-32]!
  4135a0:	mov	x29, sp
  4135a4:	str	x0, [sp, #24]
  4135a8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4135ac:	add	x1, x0, #0x898
  4135b0:	ldr	x0, [sp, #24]
  4135b4:	str	x1, [x0]
  4135b8:	ldr	x0, [sp, #24]
  4135bc:	bl	40ab54 <printf@plt+0x9314>
  4135c0:	nop
  4135c4:	ldp	x29, x30, [sp], #32
  4135c8:	ret
  4135cc:	stp	x29, x30, [sp, #-32]!
  4135d0:	mov	x29, sp
  4135d4:	str	x0, [sp, #24]
  4135d8:	ldr	x0, [sp, #24]
  4135dc:	bl	41359c <printf@plt+0x11d5c>
  4135e0:	mov	x1, #0x18                  	// #24
  4135e4:	ldr	x0, [sp, #24]
  4135e8:	bl	416ab4 <_ZdlPvm@@Base>
  4135ec:	ldp	x29, x30, [sp], #32
  4135f0:	ret
  4135f4:	stp	x29, x30, [sp, #-32]!
  4135f8:	mov	x29, sp
  4135fc:	str	x0, [sp, #24]
  413600:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  413604:	add	x1, x0, #0x940
  413608:	ldr	x0, [sp, #24]
  41360c:	str	x1, [x0]
  413610:	ldr	x0, [sp, #24]
  413614:	bl	413414 <printf@plt+0x11bd4>
  413618:	nop
  41361c:	ldp	x29, x30, [sp], #32
  413620:	ret
  413624:	stp	x29, x30, [sp, #-32]!
  413628:	mov	x29, sp
  41362c:	str	x0, [sp, #24]
  413630:	ldr	x0, [sp, #24]
  413634:	bl	4135f4 <printf@plt+0x11db4>
  413638:	mov	x1, #0x40                  	// #64
  41363c:	ldr	x0, [sp, #24]
  413640:	bl	416ab4 <_ZdlPvm@@Base>
  413644:	ldp	x29, x30, [sp], #32
  413648:	ret
  41364c:	stp	x29, x30, [sp, #-32]!
  413650:	mov	x29, sp
  413654:	str	x0, [sp, #24]
  413658:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  41365c:	add	x1, x0, #0x9c8
  413660:	ldr	x0, [sp, #24]
  413664:	str	x1, [x0]
  413668:	ldr	x0, [sp, #24]
  41366c:	bl	413414 <printf@plt+0x11bd4>
  413670:	nop
  413674:	ldp	x29, x30, [sp], #32
  413678:	ret
  41367c:	stp	x29, x30, [sp, #-32]!
  413680:	mov	x29, sp
  413684:	str	x0, [sp, #24]
  413688:	ldr	x0, [sp, #24]
  41368c:	bl	41364c <printf@plt+0x11e0c>
  413690:	mov	x1, #0x40                  	// #64
  413694:	ldr	x0, [sp, #24]
  413698:	bl	416ab4 <_ZdlPvm@@Base>
  41369c:	ldp	x29, x30, [sp], #32
  4136a0:	ret
  4136a4:	stp	x29, x30, [sp, #-32]!
  4136a8:	mov	x29, sp
  4136ac:	str	x0, [sp, #24]
  4136b0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4136b4:	add	x1, x0, #0xa50
  4136b8:	ldr	x0, [sp, #24]
  4136bc:	str	x1, [x0]
  4136c0:	ldr	x0, [sp, #24]
  4136c4:	bl	4134c4 <printf@plt+0x11c84>
  4136c8:	nop
  4136cc:	ldp	x29, x30, [sp], #32
  4136d0:	ret
  4136d4:	stp	x29, x30, [sp, #-32]!
  4136d8:	mov	x29, sp
  4136dc:	str	x0, [sp, #24]
  4136e0:	ldr	x0, [sp, #24]
  4136e4:	bl	4136a4 <printf@plt+0x11e64>
  4136e8:	mov	x1, #0x48                  	// #72
  4136ec:	ldr	x0, [sp, #24]
  4136f0:	bl	416ab4 <_ZdlPvm@@Base>
  4136f4:	ldp	x29, x30, [sp], #32
  4136f8:	ret
  4136fc:	stp	x29, x30, [sp, #-32]!
  413700:	mov	x29, sp
  413704:	str	x0, [sp, #24]
  413708:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  41370c:	add	x1, x0, #0xad8
  413710:	ldr	x0, [sp, #24]
  413714:	str	x1, [x0]
  413718:	ldr	x0, [sp, #24]
  41371c:	bl	4134c4 <printf@plt+0x11c84>
  413720:	nop
  413724:	ldp	x29, x30, [sp], #32
  413728:	ret
  41372c:	stp	x29, x30, [sp, #-32]!
  413730:	mov	x29, sp
  413734:	str	x0, [sp, #24]
  413738:	ldr	x0, [sp, #24]
  41373c:	bl	4136fc <printf@plt+0x11ebc>
  413740:	mov	x1, #0x48                  	// #72
  413744:	ldr	x0, [sp, #24]
  413748:	bl	416ab4 <_ZdlPvm@@Base>
  41374c:	ldp	x29, x30, [sp], #32
  413750:	ret
  413754:	stp	x29, x30, [sp, #-32]!
  413758:	mov	x29, sp
  41375c:	str	x0, [sp, #24]
  413760:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  413764:	add	x1, x0, #0xbe8
  413768:	ldr	x0, [sp, #24]
  41376c:	str	x1, [x0]
  413770:	ldr	x0, [sp, #24]
  413774:	bl	408c64 <printf@plt+0x7424>
  413778:	nop
  41377c:	ldp	x29, x30, [sp], #32
  413780:	ret
  413784:	stp	x29, x30, [sp, #-32]!
  413788:	mov	x29, sp
  41378c:	str	x0, [sp, #24]
  413790:	ldr	x0, [sp, #24]
  413794:	bl	413754 <printf@plt+0x11f14>
  413798:	mov	x1, #0x48                  	// #72
  41379c:	ldr	x0, [sp, #24]
  4137a0:	bl	416ab4 <_ZdlPvm@@Base>
  4137a4:	ldp	x29, x30, [sp], #32
  4137a8:	ret
  4137ac:	stp	x29, x30, [sp, #-32]!
  4137b0:	mov	x29, sp
  4137b4:	str	x0, [sp, #24]
  4137b8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4137bc:	add	x1, x0, #0xc60
  4137c0:	ldr	x0, [sp, #24]
  4137c4:	str	x1, [x0]
  4137c8:	ldr	x0, [sp, #24]
  4137cc:	bl	408c64 <printf@plt+0x7424>
  4137d0:	nop
  4137d4:	ldp	x29, x30, [sp], #32
  4137d8:	ret
  4137dc:	stp	x29, x30, [sp, #-32]!
  4137e0:	mov	x29, sp
  4137e4:	str	x0, [sp, #24]
  4137e8:	ldr	x0, [sp, #24]
  4137ec:	bl	4137ac <printf@plt+0x11f6c>
  4137f0:	mov	x1, #0x48                  	// #72
  4137f4:	ldr	x0, [sp, #24]
  4137f8:	bl	416ab4 <_ZdlPvm@@Base>
  4137fc:	ldp	x29, x30, [sp], #32
  413800:	ret
  413804:	stp	x29, x30, [sp, #-32]!
  413808:	mov	x29, sp
  41380c:	str	x0, [sp, #24]
  413810:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  413814:	add	x1, x0, #0xcd8
  413818:	ldr	x0, [sp, #24]
  41381c:	str	x1, [x0]
  413820:	ldr	x0, [sp, #24]
  413824:	bl	408c64 <printf@plt+0x7424>
  413828:	nop
  41382c:	ldp	x29, x30, [sp], #32
  413830:	ret
  413834:	stp	x29, x30, [sp, #-32]!
  413838:	mov	x29, sp
  41383c:	str	x0, [sp, #24]
  413840:	ldr	x0, [sp, #24]
  413844:	bl	413804 <printf@plt+0x11fc4>
  413848:	mov	x1, #0x48                  	// #72
  41384c:	ldr	x0, [sp, #24]
  413850:	bl	416ab4 <_ZdlPvm@@Base>
  413854:	ldp	x29, x30, [sp], #32
  413858:	ret
  41385c:	stp	x29, x30, [sp, #-32]!
  413860:	mov	x29, sp
  413864:	str	x0, [sp, #24]
  413868:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  41386c:	add	x1, x0, #0xd50
  413870:	ldr	x0, [sp, #24]
  413874:	str	x1, [x0]
  413878:	ldr	x0, [sp, #24]
  41387c:	bl	408c64 <printf@plt+0x7424>
  413880:	nop
  413884:	ldp	x29, x30, [sp], #32
  413888:	ret
  41388c:	stp	x29, x30, [sp, #-32]!
  413890:	mov	x29, sp
  413894:	str	x0, [sp, #24]
  413898:	ldr	x0, [sp, #24]
  41389c:	bl	41385c <printf@plt+0x1201c>
  4138a0:	mov	x1, #0x48                  	// #72
  4138a4:	ldr	x0, [sp, #24]
  4138a8:	bl	416ab4 <_ZdlPvm@@Base>
  4138ac:	ldp	x29, x30, [sp], #32
  4138b0:	ret
  4138b4:	stp	x29, x30, [sp, #-32]!
  4138b8:	mov	x29, sp
  4138bc:	str	x0, [sp, #24]
  4138c0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4138c4:	add	x1, x0, #0xe40
  4138c8:	ldr	x0, [sp, #24]
  4138cc:	str	x1, [x0]
  4138d0:	ldr	x0, [sp, #24]
  4138d4:	bl	407d9c <printf@plt+0x655c>
  4138d8:	nop
  4138dc:	ldp	x29, x30, [sp], #32
  4138e0:	ret
  4138e4:	stp	x29, x30, [sp, #-32]!
  4138e8:	mov	x29, sp
  4138ec:	str	x0, [sp, #24]
  4138f0:	ldr	x0, [sp, #24]
  4138f4:	bl	4138b4 <printf@plt+0x12074>
  4138f8:	mov	x1, #0x48                  	// #72
  4138fc:	ldr	x0, [sp, #24]
  413900:	bl	416ab4 <_ZdlPvm@@Base>
  413904:	ldp	x29, x30, [sp], #32
  413908:	ret
  41390c:	stp	x29, x30, [sp, #-32]!
  413910:	mov	x29, sp
  413914:	str	x0, [sp, #24]
  413918:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  41391c:	add	x1, x0, #0xec8
  413920:	ldr	x0, [sp, #24]
  413924:	str	x1, [x0]
  413928:	ldr	x0, [sp, #24]
  41392c:	bl	407d9c <printf@plt+0x655c>
  413930:	nop
  413934:	ldp	x29, x30, [sp], #32
  413938:	ret
  41393c:	stp	x29, x30, [sp, #-32]!
  413940:	mov	x29, sp
  413944:	str	x0, [sp, #24]
  413948:	ldr	x0, [sp, #24]
  41394c:	bl	41390c <printf@plt+0x120cc>
  413950:	mov	x1, #0x50                  	// #80
  413954:	ldr	x0, [sp, #24]
  413958:	bl	416ab4 <_ZdlPvm@@Base>
  41395c:	ldp	x29, x30, [sp], #32
  413960:	ret
  413964:	stp	x29, x30, [sp, #-32]!
  413968:	mov	x29, sp
  41396c:	str	x0, [sp, #24]
  413970:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  413974:	add	x1, x0, #0xf50
  413978:	ldr	x0, [sp, #24]
  41397c:	str	x1, [x0]
  413980:	ldr	x0, [sp, #24]
  413984:	bl	41346c <printf@plt+0x11c2c>
  413988:	nop
  41398c:	ldp	x29, x30, [sp], #32
  413990:	ret
  413994:	stp	x29, x30, [sp, #-32]!
  413998:	mov	x29, sp
  41399c:	str	x0, [sp, #24]
  4139a0:	ldr	x0, [sp, #24]
  4139a4:	bl	413964 <printf@plt+0x12124>
  4139a8:	mov	x1, #0x48                  	// #72
  4139ac:	ldr	x0, [sp, #24]
  4139b0:	bl	416ab4 <_ZdlPvm@@Base>
  4139b4:	ldp	x29, x30, [sp], #32
  4139b8:	ret
  4139bc:	stp	x29, x30, [sp, #-32]!
  4139c0:	mov	x29, sp
  4139c4:	str	x0, [sp, #24]
  4139c8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x354c>
  4139cc:	add	x1, x0, #0xfd8
  4139d0:	ldr	x0, [sp, #24]
  4139d4:	str	x1, [x0]
  4139d8:	ldr	x0, [sp, #24]
  4139dc:	bl	41346c <printf@plt+0x11c2c>
  4139e0:	nop
  4139e4:	ldp	x29, x30, [sp], #32
  4139e8:	ret
  4139ec:	stp	x29, x30, [sp, #-32]!
  4139f0:	mov	x29, sp
  4139f4:	str	x0, [sp, #24]
  4139f8:	ldr	x0, [sp, #24]
  4139fc:	bl	4139bc <printf@plt+0x1217c>
  413a00:	mov	x1, #0x48                  	// #72
  413a04:	ldr	x0, [sp, #24]
  413a08:	bl	416ab4 <_ZdlPvm@@Base>
  413a0c:	ldp	x29, x30, [sp], #32
  413a10:	ret
  413a14:	stp	x29, x30, [sp, #-32]!
  413a18:	mov	x29, sp
  413a1c:	str	x0, [sp, #24]
  413a20:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  413a24:	add	x1, x0, #0x60
  413a28:	ldr	x0, [sp, #24]
  413a2c:	str	x1, [x0]
  413a30:	ldr	x0, [sp, #24]
  413a34:	bl	41346c <printf@plt+0x11c2c>
  413a38:	nop
  413a3c:	ldp	x29, x30, [sp], #32
  413a40:	ret
  413a44:	stp	x29, x30, [sp, #-32]!
  413a48:	mov	x29, sp
  413a4c:	str	x0, [sp, #24]
  413a50:	ldr	x0, [sp, #24]
  413a54:	bl	413a14 <printf@plt+0x121d4>
  413a58:	mov	x1, #0x48                  	// #72
  413a5c:	ldr	x0, [sp, #24]
  413a60:	bl	416ab4 <_ZdlPvm@@Base>
  413a64:	ldp	x29, x30, [sp], #32
  413a68:	ret
  413a6c:	stp	x29, x30, [sp, #-32]!
  413a70:	mov	x29, sp
  413a74:	str	x0, [sp, #24]
  413a78:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  413a7c:	add	x1, x0, #0x170
  413a80:	ldr	x0, [sp, #24]
  413a84:	str	x1, [x0]
  413a88:	ldr	x0, [sp, #24]
  413a8c:	bl	407d9c <printf@plt+0x655c>
  413a90:	nop
  413a94:	ldp	x29, x30, [sp], #32
  413a98:	ret
  413a9c:	stp	x29, x30, [sp, #-32]!
  413aa0:	mov	x29, sp
  413aa4:	str	x0, [sp, #24]
  413aa8:	ldr	x0, [sp, #24]
  413aac:	bl	413a6c <printf@plt+0x1222c>
  413ab0:	mov	x1, #0x48                  	// #72
  413ab4:	ldr	x0, [sp, #24]
  413ab8:	bl	416ab4 <_ZdlPvm@@Base>
  413abc:	ldp	x29, x30, [sp], #32
  413ac0:	ret
  413ac4:	stp	x29, x30, [sp, #-32]!
  413ac8:	mov	x29, sp
  413acc:	str	x0, [sp, #24]
  413ad0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  413ad4:	add	x1, x0, #0x280
  413ad8:	ldr	x0, [sp, #24]
  413adc:	str	x1, [x0]
  413ae0:	ldr	x0, [sp, #24]
  413ae4:	bl	413414 <printf@plt+0x11bd4>
  413ae8:	nop
  413aec:	ldp	x29, x30, [sp], #32
  413af0:	ret
  413af4:	stp	x29, x30, [sp, #-32]!
  413af8:	mov	x29, sp
  413afc:	str	x0, [sp, #24]
  413b00:	ldr	x0, [sp, #24]
  413b04:	bl	413ac4 <printf@plt+0x12284>
  413b08:	mov	x1, #0x40                  	// #64
  413b0c:	ldr	x0, [sp, #24]
  413b10:	bl	416ab4 <_ZdlPvm@@Base>
  413b14:	ldp	x29, x30, [sp], #32
  413b18:	ret
  413b1c:	stp	x29, x30, [sp, #-32]!
  413b20:	mov	x29, sp
  413b24:	str	w0, [sp, #28]
  413b28:	str	x1, [sp, #16]
  413b2c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  413b30:	add	x0, x0, #0x150
  413b34:	ldr	x0, [x0]
  413b38:	cmp	x0, #0x0
  413b3c:	b.eq	413b6c <printf@plt+0x1232c>  // b.none
  413b40:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  413b44:	add	x0, x0, #0x210
  413b48:	ldr	x3, [x0]
  413b4c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  413b50:	add	x0, x0, #0x150
  413b54:	ldr	x0, [x0]
  413b58:	mov	x2, x0
  413b5c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  413b60:	add	x1, x0, #0x860
  413b64:	mov	x0, x3
  413b68:	bl	401550 <fprintf@plt>
  413b6c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  413b70:	add	x0, x0, #0x210
  413b74:	ldr	x4, [x0]
  413b78:	ldr	x3, [sp, #16]
  413b7c:	ldr	w2, [sp, #28]
  413b80:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  413b84:	add	x1, x0, #0x868
  413b88:	mov	x0, x4
  413b8c:	bl	401550 <fprintf@plt>
  413b90:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  413b94:	add	x0, x0, #0x210
  413b98:	ldr	x0, [x0]
  413b9c:	bl	4016d0 <fflush@plt>
  413ba0:	bl	401790 <abort@plt>
  413ba4:	sub	sp, sp, #0x20
  413ba8:	str	x0, [sp, #8]
  413bac:	ldr	x0, [sp, #8]
  413bb0:	str	x0, [sp, #16]
  413bb4:	str	wzr, [sp, #28]
  413bb8:	ldr	w0, [sp, #28]
  413bbc:	cmp	w0, #0xff
  413bc0:	b.gt	413bec <printf@plt+0x123ac>
  413bc4:	ldrsw	x0, [sp, #28]
  413bc8:	ldr	x1, [sp, #16]
  413bcc:	add	x0, x1, x0
  413bd0:	ldr	w1, [sp, #28]
  413bd4:	and	w1, w1, #0xff
  413bd8:	strb	w1, [x0]
  413bdc:	ldr	w0, [sp, #28]
  413be0:	add	w0, w0, #0x1
  413be4:	str	w0, [sp, #28]
  413be8:	b	413bb8 <printf@plt+0x12378>
  413bec:	nop
  413bf0:	add	sp, sp, #0x20
  413bf4:	ret
  413bf8:	sub	sp, sp, #0x10
  413bfc:	str	x0, [sp, #8]
  413c00:	str	w1, [sp, #4]
  413c04:	nop
  413c08:	add	sp, sp, #0x10
  413c0c:	ret
  413c10:	stp	x29, x30, [sp, #-48]!
  413c14:	mov	x29, sp
  413c18:	str	x0, [sp, #24]
  413c1c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  413c20:	add	x0, x0, #0x5a0
  413c24:	ldr	w0, [x0]
  413c28:	cmp	w0, #0x0
  413c2c:	b.ne	413cf0 <printf@plt+0x124b0>  // b.any
  413c30:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  413c34:	add	x0, x0, #0x5a0
  413c38:	mov	w1, #0x1                   	// #1
  413c3c:	str	w1, [x0]
  413c40:	str	wzr, [sp, #44]
  413c44:	ldr	w0, [sp, #44]
  413c48:	cmp	w0, #0xff
  413c4c:	b.gt	413cf4 <printf@plt+0x124b4>
  413c50:	ldr	w0, [sp, #44]
  413c54:	and	w0, w0, #0xffffff80
  413c58:	cmp	w0, #0x0
  413c5c:	b.ne	413c80 <printf@plt+0x12440>  // b.any
  413c60:	ldr	w0, [sp, #44]
  413c64:	bl	401570 <islower@plt>
  413c68:	cmp	w0, #0x0
  413c6c:	b.eq	413c80 <printf@plt+0x12440>  // b.none
  413c70:	ldr	w0, [sp, #44]
  413c74:	bl	401740 <toupper@plt>
  413c78:	and	w0, w0, #0xff
  413c7c:	b	413c88 <printf@plt+0x12448>
  413c80:	ldr	w0, [sp, #44]
  413c84:	and	w0, w0, #0xff
  413c88:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x1df0>
  413c8c:	add	x2, x1, #0x4a0
  413c90:	ldrsw	x1, [sp, #44]
  413c94:	strb	w0, [x2, x1]
  413c98:	ldr	w0, [sp, #44]
  413c9c:	and	w0, w0, #0xffffff80
  413ca0:	cmp	w0, #0x0
  413ca4:	b.ne	413cc8 <printf@plt+0x12488>  // b.any
  413ca8:	ldr	w0, [sp, #44]
  413cac:	bl	401690 <isupper@plt>
  413cb0:	cmp	w0, #0x0
  413cb4:	b.eq	413cc8 <printf@plt+0x12488>  // b.none
  413cb8:	ldr	w0, [sp, #44]
  413cbc:	bl	401510 <tolower@plt>
  413cc0:	and	w0, w0, #0xff
  413cc4:	b	413cd0 <printf@plt+0x12490>
  413cc8:	ldr	w0, [sp, #44]
  413ccc:	and	w0, w0, #0xff
  413cd0:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x1df0>
  413cd4:	add	x2, x1, #0x3a0
  413cd8:	ldrsw	x1, [sp, #44]
  413cdc:	strb	w0, [x2, x1]
  413ce0:	ldr	w0, [sp, #44]
  413ce4:	add	w0, w0, #0x1
  413ce8:	str	w0, [sp, #44]
  413cec:	b	413c44 <printf@plt+0x12404>
  413cf0:	nop
  413cf4:	ldp	x29, x30, [sp], #48
  413cf8:	ret
  413cfc:	stp	x29, x30, [sp, #-32]!
  413d00:	mov	x29, sp
  413d04:	str	w0, [sp, #28]
  413d08:	str	w1, [sp, #24]
  413d0c:	ldr	w0, [sp, #28]
  413d10:	cmp	w0, #0x1
  413d14:	b.ne	413d54 <printf@plt+0x12514>  // b.any
  413d18:	ldr	w1, [sp, #24]
  413d1c:	mov	w0, #0xffff                	// #65535
  413d20:	cmp	w1, w0
  413d24:	b.ne	413d54 <printf@plt+0x12514>  // b.any
  413d28:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  413d2c:	add	x0, x0, #0x5a8
  413d30:	bl	413c10 <printf@plt+0x123d0>
  413d34:	mov	w1, #0x0                   	// #0
  413d38:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  413d3c:	add	x0, x0, #0x3a0
  413d40:	bl	413bf8 <printf@plt+0x123b8>
  413d44:	mov	w1, #0x0                   	// #0
  413d48:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  413d4c:	add	x0, x0, #0x4a0
  413d50:	bl	413bf8 <printf@plt+0x123b8>
  413d54:	nop
  413d58:	ldp	x29, x30, [sp], #32
  413d5c:	ret
  413d60:	stp	x29, x30, [sp, #-16]!
  413d64:	mov	x29, sp
  413d68:	mov	w1, #0xffff                	// #65535
  413d6c:	mov	w0, #0x1                   	// #1
  413d70:	bl	413cfc <printf@plt+0x124bc>
  413d74:	ldp	x29, x30, [sp], #16
  413d78:	ret
  413d7c:	sub	sp, sp, #0x20
  413d80:	str	x0, [sp, #8]
  413d84:	ldr	x0, [sp, #8]
  413d88:	str	x0, [sp, #16]
  413d8c:	str	wzr, [sp, #28]
  413d90:	ldr	w0, [sp, #28]
  413d94:	cmp	w0, #0xff
  413d98:	b.gt	413dbc <printf@plt+0x1257c>
  413d9c:	ldrsw	x0, [sp, #28]
  413da0:	ldr	x1, [sp, #16]
  413da4:	add	x0, x1, x0
  413da8:	strb	wzr, [x0]
  413dac:	ldr	w0, [sp, #28]
  413db0:	add	w0, w0, #0x1
  413db4:	str	w0, [sp, #28]
  413db8:	b	413d90 <printf@plt+0x12550>
  413dbc:	nop
  413dc0:	add	sp, sp, #0x20
  413dc4:	ret
  413dc8:	stp	x29, x30, [sp, #-32]!
  413dcc:	mov	x29, sp
  413dd0:	str	x0, [sp, #24]
  413dd4:	ldr	x0, [sp, #24]
  413dd8:	bl	413d7c <printf@plt+0x1253c>
  413ddc:	nop
  413de0:	ldp	x29, x30, [sp], #32
  413de4:	ret
  413de8:	stp	x29, x30, [sp, #-32]!
  413dec:	mov	x29, sp
  413df0:	str	x0, [sp, #24]
  413df4:	str	x1, [sp, #16]
  413df8:	ldr	x0, [sp, #24]
  413dfc:	bl	413d7c <printf@plt+0x1253c>
  413e00:	ldr	x0, [sp, #16]
  413e04:	ldrb	w0, [x0]
  413e08:	cmp	w0, #0x0
  413e0c:	b.eq	413e34 <printf@plt+0x125f4>  // b.none
  413e10:	ldr	x0, [sp, #16]
  413e14:	add	x1, x0, #0x1
  413e18:	str	x1, [sp, #16]
  413e1c:	ldrb	w0, [x0]
  413e20:	ldr	x1, [sp, #24]
  413e24:	sxtw	x0, w0
  413e28:	mov	w2, #0x1                   	// #1
  413e2c:	strb	w2, [x1, x0]
  413e30:	b	413e00 <printf@plt+0x125c0>
  413e34:	nop
  413e38:	ldp	x29, x30, [sp], #32
  413e3c:	ret
  413e40:	stp	x29, x30, [sp, #-32]!
  413e44:	mov	x29, sp
  413e48:	str	x0, [sp, #24]
  413e4c:	str	x1, [sp, #16]
  413e50:	ldr	x0, [sp, #24]
  413e54:	bl	413d7c <printf@plt+0x1253c>
  413e58:	ldr	x0, [sp, #16]
  413e5c:	ldrb	w0, [x0]
  413e60:	cmp	w0, #0x0
  413e64:	b.eq	413e8c <printf@plt+0x1264c>  // b.none
  413e68:	ldr	x0, [sp, #16]
  413e6c:	add	x1, x0, #0x1
  413e70:	str	x1, [sp, #16]
  413e74:	ldrb	w0, [x0]
  413e78:	ldr	x1, [sp, #24]
  413e7c:	sxtw	x0, w0
  413e80:	mov	w2, #0x1                   	// #1
  413e84:	strb	w2, [x1, x0]
  413e88:	b	413e58 <printf@plt+0x12618>
  413e8c:	nop
  413e90:	ldp	x29, x30, [sp], #32
  413e94:	ret
  413e98:	sub	sp, sp, #0x10
  413e9c:	str	x0, [sp, #8]
  413ea0:	str	w1, [sp, #4]
  413ea4:	nop
  413ea8:	add	sp, sp, #0x10
  413eac:	ret
  413eb0:	sub	sp, sp, #0x20
  413eb4:	str	x0, [sp, #8]
  413eb8:	str	x1, [sp]
  413ebc:	str	wzr, [sp, #28]
  413ec0:	ldr	w0, [sp, #28]
  413ec4:	cmp	w0, #0xff
  413ec8:	b.gt	413f00 <printf@plt+0x126c0>
  413ecc:	ldr	x1, [sp]
  413ed0:	ldrsw	x0, [sp, #28]
  413ed4:	ldrb	w0, [x1, x0]
  413ed8:	cmp	w0, #0x0
  413edc:	b.eq	413ef0 <printf@plt+0x126b0>  // b.none
  413ee0:	ldr	x1, [sp, #8]
  413ee4:	ldrsw	x0, [sp, #28]
  413ee8:	mov	w2, #0x1                   	// #1
  413eec:	strb	w2, [x1, x0]
  413ef0:	ldr	w0, [sp, #28]
  413ef4:	add	w0, w0, #0x1
  413ef8:	str	w0, [sp, #28]
  413efc:	b	413ec0 <printf@plt+0x12680>
  413f00:	ldr	x0, [sp, #8]
  413f04:	add	sp, sp, #0x20
  413f08:	ret
  413f0c:	stp	x29, x30, [sp, #-48]!
  413f10:	mov	x29, sp
  413f14:	str	x0, [sp, #24]
  413f18:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  413f1c:	add	x0, x0, #0xb0
  413f20:	ldr	w0, [x0]
  413f24:	cmp	w0, #0x0
  413f28:	b.ne	414228 <printf@plt+0x129e8>  // b.any
  413f2c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  413f30:	add	x0, x0, #0xb0
  413f34:	mov	w1, #0x1                   	// #1
  413f38:	str	w1, [x0]
  413f3c:	str	wzr, [sp, #44]
  413f40:	ldr	w0, [sp, #44]
  413f44:	cmp	w0, #0xff
  413f48:	b.gt	41422c <printf@plt+0x129ec>
  413f4c:	ldr	w0, [sp, #44]
  413f50:	and	w0, w0, #0xffffff80
  413f54:	cmp	w0, #0x0
  413f58:	b.ne	413f74 <printf@plt+0x12734>  // b.any
  413f5c:	ldr	w0, [sp, #44]
  413f60:	bl	4016e0 <isalpha@plt>
  413f64:	cmp	w0, #0x0
  413f68:	b.eq	413f74 <printf@plt+0x12734>  // b.none
  413f6c:	mov	w0, #0x1                   	// #1
  413f70:	b	413f78 <printf@plt+0x12738>
  413f74:	mov	w0, #0x0                   	// #0
  413f78:	mov	w2, w0
  413f7c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  413f80:	add	x1, x0, #0x5b0
  413f84:	ldrsw	x0, [sp, #44]
  413f88:	strb	w2, [x1, x0]
  413f8c:	ldr	w0, [sp, #44]
  413f90:	and	w0, w0, #0xffffff80
  413f94:	cmp	w0, #0x0
  413f98:	b.ne	413fb4 <printf@plt+0x12774>  // b.any
  413f9c:	ldr	w0, [sp, #44]
  413fa0:	bl	401690 <isupper@plt>
  413fa4:	cmp	w0, #0x0
  413fa8:	b.eq	413fb4 <printf@plt+0x12774>  // b.none
  413fac:	mov	w0, #0x1                   	// #1
  413fb0:	b	413fb8 <printf@plt+0x12778>
  413fb4:	mov	w0, #0x0                   	// #0
  413fb8:	mov	w2, w0
  413fbc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  413fc0:	add	x1, x0, #0x6b0
  413fc4:	ldrsw	x0, [sp, #44]
  413fc8:	strb	w2, [x1, x0]
  413fcc:	ldr	w0, [sp, #44]
  413fd0:	and	w0, w0, #0xffffff80
  413fd4:	cmp	w0, #0x0
  413fd8:	b.ne	413ff4 <printf@plt+0x127b4>  // b.any
  413fdc:	ldr	w0, [sp, #44]
  413fe0:	bl	401570 <islower@plt>
  413fe4:	cmp	w0, #0x0
  413fe8:	b.eq	413ff4 <printf@plt+0x127b4>  // b.none
  413fec:	mov	w0, #0x1                   	// #1
  413ff0:	b	413ff8 <printf@plt+0x127b8>
  413ff4:	mov	w0, #0x0                   	// #0
  413ff8:	mov	w2, w0
  413ffc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  414000:	add	x1, x0, #0x7b0
  414004:	ldrsw	x0, [sp, #44]
  414008:	strb	w2, [x1, x0]
  41400c:	ldr	w0, [sp, #44]
  414010:	and	w0, w0, #0xffffff80
  414014:	cmp	w0, #0x0
  414018:	b.ne	414040 <printf@plt+0x12800>  // b.any
  41401c:	ldr	w0, [sp, #44]
  414020:	sub	w0, w0, #0x30
  414024:	cmp	w0, #0x9
  414028:	cset	w0, ls  // ls = plast
  41402c:	and	w0, w0, #0xff
  414030:	cmp	w0, #0x0
  414034:	b.eq	414040 <printf@plt+0x12800>  // b.none
  414038:	mov	w0, #0x1                   	// #1
  41403c:	b	414044 <printf@plt+0x12804>
  414040:	mov	w0, #0x0                   	// #0
  414044:	mov	w2, w0
  414048:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  41404c:	add	x1, x0, #0x8b0
  414050:	ldrsw	x0, [sp, #44]
  414054:	strb	w2, [x1, x0]
  414058:	ldr	w0, [sp, #44]
  41405c:	and	w0, w0, #0xffffff80
  414060:	cmp	w0, #0x0
  414064:	b.ne	414080 <printf@plt+0x12840>  // b.any
  414068:	ldr	w0, [sp, #44]
  41406c:	bl	401610 <isxdigit@plt>
  414070:	cmp	w0, #0x0
  414074:	b.eq	414080 <printf@plt+0x12840>  // b.none
  414078:	mov	w0, #0x1                   	// #1
  41407c:	b	414084 <printf@plt+0x12844>
  414080:	mov	w0, #0x0                   	// #0
  414084:	mov	w2, w0
  414088:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  41408c:	add	x1, x0, #0x9b0
  414090:	ldrsw	x0, [sp, #44]
  414094:	strb	w2, [x1, x0]
  414098:	ldr	w0, [sp, #44]
  41409c:	and	w0, w0, #0xffffff80
  4140a0:	cmp	w0, #0x0
  4140a4:	b.ne	4140c0 <printf@plt+0x12880>  // b.any
  4140a8:	ldr	w0, [sp, #44]
  4140ac:	bl	401590 <isspace@plt>
  4140b0:	cmp	w0, #0x0
  4140b4:	b.eq	4140c0 <printf@plt+0x12880>  // b.none
  4140b8:	mov	w0, #0x1                   	// #1
  4140bc:	b	4140c4 <printf@plt+0x12884>
  4140c0:	mov	w0, #0x0                   	// #0
  4140c4:	mov	w2, w0
  4140c8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4140cc:	add	x1, x0, #0xab0
  4140d0:	ldrsw	x0, [sp, #44]
  4140d4:	strb	w2, [x1, x0]
  4140d8:	ldr	w0, [sp, #44]
  4140dc:	and	w0, w0, #0xffffff80
  4140e0:	cmp	w0, #0x0
  4140e4:	b.ne	414100 <printf@plt+0x128c0>  // b.any
  4140e8:	ldr	w0, [sp, #44]
  4140ec:	bl	401770 <ispunct@plt>
  4140f0:	cmp	w0, #0x0
  4140f4:	b.eq	414100 <printf@plt+0x128c0>  // b.none
  4140f8:	mov	w0, #0x1                   	// #1
  4140fc:	b	414104 <printf@plt+0x128c4>
  414100:	mov	w0, #0x0                   	// #0
  414104:	mov	w2, w0
  414108:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  41410c:	add	x1, x0, #0xbb0
  414110:	ldrsw	x0, [sp, #44]
  414114:	strb	w2, [x1, x0]
  414118:	ldr	w0, [sp, #44]
  41411c:	and	w0, w0, #0xffffff80
  414120:	cmp	w0, #0x0
  414124:	b.ne	414140 <printf@plt+0x12900>  // b.any
  414128:	ldr	w0, [sp, #44]
  41412c:	bl	401530 <isalnum@plt>
  414130:	cmp	w0, #0x0
  414134:	b.eq	414140 <printf@plt+0x12900>  // b.none
  414138:	mov	w0, #0x1                   	// #1
  41413c:	b	414144 <printf@plt+0x12904>
  414140:	mov	w0, #0x0                   	// #0
  414144:	mov	w2, w0
  414148:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  41414c:	add	x1, x0, #0xcb0
  414150:	ldrsw	x0, [sp, #44]
  414154:	strb	w2, [x1, x0]
  414158:	ldr	w0, [sp, #44]
  41415c:	and	w0, w0, #0xffffff80
  414160:	cmp	w0, #0x0
  414164:	b.ne	414180 <printf@plt+0x12940>  // b.any
  414168:	ldr	w0, [sp, #44]
  41416c:	bl	401680 <isprint@plt>
  414170:	cmp	w0, #0x0
  414174:	b.eq	414180 <printf@plt+0x12940>  // b.none
  414178:	mov	w0, #0x1                   	// #1
  41417c:	b	414184 <printf@plt+0x12944>
  414180:	mov	w0, #0x0                   	// #0
  414184:	mov	w2, w0
  414188:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  41418c:	add	x1, x0, #0xdb0
  414190:	ldrsw	x0, [sp, #44]
  414194:	strb	w2, [x1, x0]
  414198:	ldr	w0, [sp, #44]
  41419c:	and	w0, w0, #0xffffff80
  4141a0:	cmp	w0, #0x0
  4141a4:	b.ne	4141c0 <printf@plt+0x12980>  // b.any
  4141a8:	ldr	w0, [sp, #44]
  4141ac:	bl	401650 <isgraph@plt>
  4141b0:	cmp	w0, #0x0
  4141b4:	b.eq	4141c0 <printf@plt+0x12980>  // b.none
  4141b8:	mov	w0, #0x1                   	// #1
  4141bc:	b	4141c4 <printf@plt+0x12984>
  4141c0:	mov	w0, #0x0                   	// #0
  4141c4:	mov	w2, w0
  4141c8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4141cc:	add	x1, x0, #0xeb0
  4141d0:	ldrsw	x0, [sp, #44]
  4141d4:	strb	w2, [x1, x0]
  4141d8:	ldr	w0, [sp, #44]
  4141dc:	and	w0, w0, #0xffffff80
  4141e0:	cmp	w0, #0x0
  4141e4:	b.ne	414200 <printf@plt+0x129c0>  // b.any
  4141e8:	ldr	w0, [sp, #44]
  4141ec:	bl	401780 <iscntrl@plt>
  4141f0:	cmp	w0, #0x0
  4141f4:	b.eq	414200 <printf@plt+0x129c0>  // b.none
  4141f8:	mov	w0, #0x1                   	// #1
  4141fc:	b	414204 <printf@plt+0x129c4>
  414200:	mov	w0, #0x0                   	// #0
  414204:	mov	w2, w0
  414208:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  41420c:	add	x1, x0, #0xfb0
  414210:	ldrsw	x0, [sp, #44]
  414214:	strb	w2, [x1, x0]
  414218:	ldr	w0, [sp, #44]
  41421c:	add	w0, w0, #0x1
  414220:	str	w0, [sp, #44]
  414224:	b	413f40 <printf@plt+0x12700>
  414228:	nop
  41422c:	ldp	x29, x30, [sp], #48
  414230:	ret
  414234:	stp	x29, x30, [sp, #-32]!
  414238:	mov	x29, sp
  41423c:	str	w0, [sp, #28]
  414240:	str	w1, [sp, #24]
  414244:	ldr	w0, [sp, #28]
  414248:	cmp	w0, #0x1
  41424c:	b.ne	41431c <printf@plt+0x12adc>  // b.any
  414250:	ldr	w1, [sp, #24]
  414254:	mov	w0, #0xffff                	// #65535
  414258:	cmp	w1, w0
  41425c:	b.ne	41431c <printf@plt+0x12adc>  // b.any
  414260:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  414264:	add	x0, x0, #0xb8
  414268:	bl	413f0c <printf@plt+0x126cc>
  41426c:	mov	w1, #0x0                   	// #0
  414270:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  414274:	add	x0, x0, #0x5b0
  414278:	bl	413e98 <printf@plt+0x12658>
  41427c:	mov	w1, #0x0                   	// #0
  414280:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  414284:	add	x0, x0, #0x6b0
  414288:	bl	413e98 <printf@plt+0x12658>
  41428c:	mov	w1, #0x0                   	// #0
  414290:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  414294:	add	x0, x0, #0x7b0
  414298:	bl	413e98 <printf@plt+0x12658>
  41429c:	mov	w1, #0x0                   	// #0
  4142a0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4142a4:	add	x0, x0, #0x8b0
  4142a8:	bl	413e98 <printf@plt+0x12658>
  4142ac:	mov	w1, #0x0                   	// #0
  4142b0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4142b4:	add	x0, x0, #0x9b0
  4142b8:	bl	413e98 <printf@plt+0x12658>
  4142bc:	mov	w1, #0x0                   	// #0
  4142c0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4142c4:	add	x0, x0, #0xab0
  4142c8:	bl	413e98 <printf@plt+0x12658>
  4142cc:	mov	w1, #0x0                   	// #0
  4142d0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4142d4:	add	x0, x0, #0xbb0
  4142d8:	bl	413e98 <printf@plt+0x12658>
  4142dc:	mov	w1, #0x0                   	// #0
  4142e0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4142e4:	add	x0, x0, #0xcb0
  4142e8:	bl	413e98 <printf@plt+0x12658>
  4142ec:	mov	w1, #0x0                   	// #0
  4142f0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  4142f4:	add	x0, x0, #0xdb0
  4142f8:	bl	413e98 <printf@plt+0x12658>
  4142fc:	mov	w1, #0x0                   	// #0
  414300:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  414304:	add	x0, x0, #0xeb0
  414308:	bl	413e98 <printf@plt+0x12658>
  41430c:	mov	w1, #0x0                   	// #0
  414310:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  414314:	add	x0, x0, #0xfb0
  414318:	bl	413e98 <printf@plt+0x12658>
  41431c:	nop
  414320:	ldp	x29, x30, [sp], #32
  414324:	ret
  414328:	stp	x29, x30, [sp, #-16]!
  41432c:	mov	x29, sp
  414330:	mov	w1, #0xffff                	// #65535
  414334:	mov	w0, #0x1                   	// #1
  414338:	bl	414234 <printf@plt+0x129f4>
  41433c:	ldp	x29, x30, [sp], #16
  414340:	ret
  414344:	sub	sp, sp, #0x10
  414348:	str	x0, [sp, #8]
  41434c:	str	x1, [sp]
  414350:	ldr	x0, [sp, #8]
  414354:	mov	w1, #0x1                   	// #1
  414358:	str	w1, [x0]
  41435c:	ldr	x0, [sp]
  414360:	cmp	x0, #0x0
  414364:	b.eq	414370 <printf@plt+0x12b30>  // b.none
  414368:	ldr	x0, [sp]
  41436c:	b	414378 <printf@plt+0x12b38>
  414370:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  414374:	add	x0, x0, #0x8a0
  414378:	ldr	x1, [sp, #8]
  41437c:	str	x0, [x1, #8]
  414380:	nop
  414384:	add	sp, sp, #0x10
  414388:	ret
  41438c:	sub	sp, sp, #0x10
  414390:	str	x0, [sp, #8]
  414394:	ldr	x0, [sp, #8]
  414398:	str	wzr, [x0]
  41439c:	nop
  4143a0:	add	sp, sp, #0x10
  4143a4:	ret
  4143a8:	sub	sp, sp, #0x10
  4143ac:	str	x0, [sp, #8]
  4143b0:	str	w1, [sp, #4]
  4143b4:	ldr	x0, [sp, #8]
  4143b8:	mov	w1, #0x3                   	// #3
  4143bc:	str	w1, [x0]
  4143c0:	ldr	x0, [sp, #8]
  4143c4:	ldr	w1, [sp, #4]
  4143c8:	str	w1, [x0, #8]
  4143cc:	nop
  4143d0:	add	sp, sp, #0x10
  4143d4:	ret
  4143d8:	sub	sp, sp, #0x10
  4143dc:	str	x0, [sp, #8]
  4143e0:	str	w1, [sp, #4]
  4143e4:	ldr	x0, [sp, #8]
  4143e8:	mov	w1, #0x4                   	// #4
  4143ec:	str	w1, [x0]
  4143f0:	ldr	x0, [sp, #8]
  4143f4:	ldr	w1, [sp, #4]
  4143f8:	str	w1, [x0, #8]
  4143fc:	nop
  414400:	add	sp, sp, #0x10
  414404:	ret
  414408:	sub	sp, sp, #0x10
  41440c:	str	x0, [sp, #8]
  414410:	strb	w1, [sp, #7]
  414414:	ldr	x0, [sp, #8]
  414418:	mov	w1, #0x2                   	// #2
  41441c:	str	w1, [x0]
  414420:	ldr	x0, [sp, #8]
  414424:	ldrb	w1, [sp, #7]
  414428:	strb	w1, [x0, #8]
  41442c:	nop
  414430:	add	sp, sp, #0x10
  414434:	ret
  414438:	sub	sp, sp, #0x10
  41443c:	str	x0, [sp, #8]
  414440:	strb	w1, [sp, #7]
  414444:	ldr	x0, [sp, #8]
  414448:	mov	w1, #0x2                   	// #2
  41444c:	str	w1, [x0]
  414450:	ldr	x0, [sp, #8]
  414454:	ldrb	w1, [sp, #7]
  414458:	strb	w1, [x0, #8]
  41445c:	nop
  414460:	add	sp, sp, #0x10
  414464:	ret
  414468:	sub	sp, sp, #0x10
  41446c:	str	x0, [sp, #8]
  414470:	str	d0, [sp]
  414474:	ldr	x0, [sp, #8]
  414478:	mov	w1, #0x5                   	// #5
  41447c:	str	w1, [x0]
  414480:	ldr	x0, [sp, #8]
  414484:	ldr	d0, [sp]
  414488:	str	d0, [x0, #8]
  41448c:	nop
  414490:	add	sp, sp, #0x10
  414494:	ret
  414498:	sub	sp, sp, #0x10
  41449c:	str	x0, [sp, #8]
  4144a0:	ldr	x0, [sp, #8]
  4144a4:	ldr	w0, [x0]
  4144a8:	cmp	w0, #0x0
  4144ac:	cset	w0, eq  // eq = none
  4144b0:	and	w0, w0, #0xff
  4144b4:	add	sp, sp, #0x10
  4144b8:	ret
  4144bc:	stp	x29, x30, [sp, #-32]!
  4144c0:	mov	x29, sp
  4144c4:	str	x0, [sp, #24]
  4144c8:	ldr	x0, [sp, #24]
  4144cc:	ldr	w0, [x0]
  4144d0:	cmp	w0, #0x5
  4144d4:	b.eq	4145c8 <printf@plt+0x12d88>  // b.none
  4144d8:	cmp	w0, #0x5
  4144dc:	b.gt	4145f4 <printf@plt+0x12db4>
  4144e0:	cmp	w0, #0x4
  4144e4:	b.eq	414550 <printf@plt+0x12d10>  // b.none
  4144e8:	cmp	w0, #0x4
  4144ec:	b.gt	4145f4 <printf@plt+0x12db4>
  4144f0:	cmp	w0, #0x3
  4144f4:	b.eq	414524 <printf@plt+0x12ce4>  // b.none
  4144f8:	cmp	w0, #0x3
  4144fc:	b.gt	4145f4 <printf@plt+0x12db4>
  414500:	cmp	w0, #0x2
  414504:	b.eq	41457c <printf@plt+0x12d3c>  // b.none
  414508:	cmp	w0, #0x2
  41450c:	b.gt	4145f4 <printf@plt+0x12db4>
  414510:	cmp	w0, #0x0
  414514:	b.eq	4145f0 <printf@plt+0x12db0>  // b.none
  414518:	cmp	w0, #0x1
  41451c:	b.eq	4145a4 <printf@plt+0x12d64>  // b.none
  414520:	b	4145f4 <printf@plt+0x12db4>
  414524:	ldr	x0, [sp, #24]
  414528:	ldr	w0, [x0, #8]
  41452c:	bl	4164fc <printf@plt+0x14cbc>
  414530:	mov	x2, x0
  414534:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  414538:	add	x0, x0, #0x210
  41453c:	ldr	x0, [x0]
  414540:	mov	x1, x0
  414544:	mov	x0, x2
  414548:	bl	4014e0 <fputs@plt>
  41454c:	b	4145f4 <printf@plt+0x12db4>
  414550:	ldr	x0, [sp, #24]
  414554:	ldr	w0, [x0, #8]
  414558:	bl	416654 <printf@plt+0x14e14>
  41455c:	mov	x2, x0
  414560:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  414564:	add	x0, x0, #0x210
  414568:	ldr	x0, [x0]
  41456c:	mov	x1, x0
  414570:	mov	x0, x2
  414574:	bl	4014e0 <fputs@plt>
  414578:	b	4145f4 <printf@plt+0x12db4>
  41457c:	ldr	x0, [sp, #24]
  414580:	ldrb	w0, [x0, #8]
  414584:	mov	w2, w0
  414588:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  41458c:	add	x0, x0, #0x210
  414590:	ldr	x0, [x0]
  414594:	mov	x1, x0
  414598:	mov	w0, w2
  41459c:	bl	401560 <putc@plt>
  4145a0:	b	4145f4 <printf@plt+0x12db4>
  4145a4:	ldr	x0, [sp, #24]
  4145a8:	ldr	x2, [x0, #8]
  4145ac:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4145b0:	add	x0, x0, #0x210
  4145b4:	ldr	x0, [x0]
  4145b8:	mov	x1, x0
  4145bc:	mov	x0, x2
  4145c0:	bl	4014e0 <fputs@plt>
  4145c4:	b	4145f4 <printf@plt+0x12db4>
  4145c8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4145cc:	add	x0, x0, #0x210
  4145d0:	ldr	x2, [x0]
  4145d4:	ldr	x0, [sp, #24]
  4145d8:	ldr	d0, [x0, #8]
  4145dc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  4145e0:	add	x1, x0, #0x8a8
  4145e4:	mov	x0, x2
  4145e8:	bl	401550 <fprintf@plt>
  4145ec:	b	4145f4 <printf@plt+0x12db4>
  4145f0:	nop
  4145f4:	nop
  4145f8:	ldp	x29, x30, [sp], #32
  4145fc:	ret
  414600:	stp	x29, x30, [sp, #-64]!
  414604:	mov	x29, sp
  414608:	str	x0, [sp, #40]
  41460c:	str	x1, [sp, #32]
  414610:	str	x2, [sp, #24]
  414614:	str	x3, [sp, #16]
  414618:	ldr	x0, [sp, #40]
  41461c:	cmp	x0, #0x0
  414620:	cset	w0, ne  // ne = any
  414624:	and	w0, w0, #0xff
  414628:	mov	w3, w0
  41462c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  414630:	add	x2, x0, #0x8b0
  414634:	mov	w1, #0x62                  	// #98
  414638:	mov	w0, w3
  41463c:	bl	4073dc <printf@plt+0x5b9c>
  414640:	ldr	x0, [sp, #40]
  414644:	add	x1, x0, #0x1
  414648:	str	x1, [sp, #40]
  41464c:	ldrb	w0, [x0]
  414650:	strb	w0, [sp, #63]
  414654:	ldrb	w0, [sp, #63]
  414658:	cmp	w0, #0x0
  41465c:	cset	w0, ne  // ne = any
  414660:	and	w0, w0, #0xff
  414664:	cmp	w0, #0x0
  414668:	b.eq	4147c0 <printf@plt+0x12f80>  // b.none
  41466c:	ldrb	w0, [sp, #63]
  414670:	cmp	w0, #0x25
  414674:	b.ne	4147a0 <printf@plt+0x12f60>  // b.any
  414678:	ldr	x0, [sp, #40]
  41467c:	add	x1, x0, #0x1
  414680:	str	x1, [sp, #40]
  414684:	ldrb	w0, [x0]
  414688:	strb	w0, [sp, #63]
  41468c:	ldrb	w0, [sp, #63]
  414690:	cmp	w0, #0x33
  414694:	b.eq	414750 <printf@plt+0x12f10>  // b.none
  414698:	cmp	w0, #0x33
  41469c:	b.gt	414788 <printf@plt+0x12f48>
  4146a0:	cmp	w0, #0x32
  4146a4:	b.eq	414718 <printf@plt+0x12ed8>  // b.none
  4146a8:	cmp	w0, #0x32
  4146ac:	b.gt	414788 <printf@plt+0x12f48>
  4146b0:	cmp	w0, #0x25
  4146b4:	b.eq	4146c4 <printf@plt+0x12e84>  // b.none
  4146b8:	cmp	w0, #0x31
  4146bc:	b.eq	4146e0 <printf@plt+0x12ea0>  // b.none
  4146c0:	b	414788 <printf@plt+0x12f48>
  4146c4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4146c8:	add	x0, x0, #0x210
  4146cc:	ldr	x0, [x0]
  4146d0:	mov	x1, x0
  4146d4:	mov	w0, #0x25                  	// #37
  4146d8:	bl	4016a0 <fputc@plt>
  4146dc:	b	4147bc <printf@plt+0x12f7c>
  4146e0:	ldr	x0, [sp, #32]
  4146e4:	bl	414498 <printf@plt+0x12c58>
  4146e8:	cmp	w0, #0x0
  4146ec:	cset	w0, eq  // eq = none
  4146f0:	and	w0, w0, #0xff
  4146f4:	mov	w3, w0
  4146f8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  4146fc:	add	x2, x0, #0x8b0
  414700:	mov	w1, #0x6c                  	// #108
  414704:	mov	w0, w3
  414708:	bl	4073dc <printf@plt+0x5b9c>
  41470c:	ldr	x0, [sp, #32]
  414710:	bl	4144bc <printf@plt+0x12c7c>
  414714:	b	4147bc <printf@plt+0x12f7c>
  414718:	ldr	x0, [sp, #24]
  41471c:	bl	414498 <printf@plt+0x12c58>
  414720:	cmp	w0, #0x0
  414724:	cset	w0, eq  // eq = none
  414728:	and	w0, w0, #0xff
  41472c:	mov	w3, w0
  414730:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  414734:	add	x2, x0, #0x8b0
  414738:	mov	w1, #0x70                  	// #112
  41473c:	mov	w0, w3
  414740:	bl	4073dc <printf@plt+0x5b9c>
  414744:	ldr	x0, [sp, #24]
  414748:	bl	4144bc <printf@plt+0x12c7c>
  41474c:	b	4147bc <printf@plt+0x12f7c>
  414750:	ldr	x0, [sp, #16]
  414754:	bl	414498 <printf@plt+0x12c58>
  414758:	cmp	w0, #0x0
  41475c:	cset	w0, eq  // eq = none
  414760:	and	w0, w0, #0xff
  414764:	mov	w3, w0
  414768:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  41476c:	add	x2, x0, #0x8b0
  414770:	mov	w1, #0x74                  	// #116
  414774:	mov	w0, w3
  414778:	bl	4073dc <printf@plt+0x5b9c>
  41477c:	ldr	x0, [sp, #16]
  414780:	bl	4144bc <printf@plt+0x12c7c>
  414784:	b	4147bc <printf@plt+0x12f7c>
  414788:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  41478c:	add	x2, x0, #0x8b0
  414790:	mov	w1, #0x78                  	// #120
  414794:	mov	w0, #0x0                   	// #0
  414798:	bl	4073dc <printf@plt+0x5b9c>
  41479c:	b	414640 <printf@plt+0x12e00>
  4147a0:	ldrb	w2, [sp, #63]
  4147a4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4147a8:	add	x0, x0, #0x210
  4147ac:	ldr	x0, [x0]
  4147b0:	mov	x1, x0
  4147b4:	mov	w0, w2
  4147b8:	bl	401560 <putc@plt>
  4147bc:	b	414640 <printf@plt+0x12e00>
  4147c0:	nop
  4147c4:	ldp	x29, x30, [sp], #64
  4147c8:	ret
  4147cc:	stp	x29, x30, [sp, #-32]!
  4147d0:	mov	x29, sp
  4147d4:	str	w0, [sp, #28]
  4147d8:	str	w1, [sp, #24]
  4147dc:	ldr	w0, [sp, #28]
  4147e0:	cmp	w0, #0x1
  4147e4:	b.ne	414804 <printf@plt+0x12fc4>  // b.any
  4147e8:	ldr	w1, [sp, #24]
  4147ec:	mov	w0, #0xffff                	// #65535
  4147f0:	cmp	w1, w0
  4147f4:	b.ne	414804 <printf@plt+0x12fc4>  // b.any
  4147f8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  4147fc:	add	x0, x0, #0xc0
  414800:	bl	41438c <printf@plt+0x12b4c>
  414804:	nop
  414808:	ldp	x29, x30, [sp], #32
  41480c:	ret
  414810:	stp	x29, x30, [sp, #-16]!
  414814:	mov	x29, sp
  414818:	mov	w1, #0xffff                	// #65535
  41481c:	mov	w0, #0x1                   	// #1
  414820:	bl	4147cc <printf@plt+0x12f8c>
  414824:	ldp	x29, x30, [sp], #16
  414828:	ret
  41482c:	stp	x29, x30, [sp, #-96]!
  414830:	mov	x29, sp
  414834:	str	x0, [sp, #72]
  414838:	str	x1, [sp, #64]
  41483c:	str	w2, [sp, #60]
  414840:	str	w3, [sp, #56]
  414844:	str	x4, [sp, #48]
  414848:	str	x5, [sp, #40]
  41484c:	str	x6, [sp, #32]
  414850:	str	x7, [sp, #24]
  414854:	str	wzr, [sp, #92]
  414858:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  41485c:	add	x0, x0, #0x150
  414860:	ldr	x0, [x0]
  414864:	cmp	x0, #0x0
  414868:	b.eq	4148a0 <printf@plt+0x13060>  // b.none
  41486c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  414870:	add	x0, x0, #0x210
  414874:	ldr	x3, [x0]
  414878:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  41487c:	add	x0, x0, #0x150
  414880:	ldr	x0, [x0]
  414884:	mov	x2, x0
  414888:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  41488c:	add	x1, x0, #0x8d0
  414890:	mov	x0, x3
  414894:	bl	401550 <fprintf@plt>
  414898:	mov	w0, #0x1                   	// #1
  41489c:	str	w0, [sp, #92]
  4148a0:	ldr	w0, [sp, #60]
  4148a4:	cmp	w0, #0x0
  4148a8:	b.lt	414940 <printf@plt+0x13100>  // b.tstop
  4148ac:	ldr	x0, [sp, #72]
  4148b0:	cmp	x0, #0x0
  4148b4:	b.eq	414940 <printf@plt+0x13100>  // b.none
  4148b8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  4148bc:	add	x1, x0, #0x8d8
  4148c0:	ldr	x0, [sp, #72]
  4148c4:	bl	401730 <strcmp@plt>
  4148c8:	cmp	w0, #0x0
  4148cc:	b.ne	4148dc <printf@plt+0x1309c>  // b.any
  4148d0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  4148d4:	add	x0, x0, #0x8e0
  4148d8:	str	x0, [sp, #72]
  4148dc:	ldr	x0, [sp, #64]
  4148e0:	cmp	x0, #0x0
  4148e4:	b.eq	414914 <printf@plt+0x130d4>  // b.none
  4148e8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4148ec:	add	x0, x0, #0x210
  4148f0:	ldr	x5, [x0]
  4148f4:	ldr	w4, [sp, #60]
  4148f8:	ldr	x3, [sp, #64]
  4148fc:	ldr	x2, [sp, #72]
  414900:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  414904:	add	x1, x0, #0x8f8
  414908:	mov	x0, x5
  41490c:	bl	401550 <fprintf@plt>
  414910:	b	414938 <printf@plt+0x130f8>
  414914:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  414918:	add	x0, x0, #0x210
  41491c:	ldr	x4, [x0]
  414920:	ldr	w3, [sp, #60]
  414924:	ldr	x2, [sp, #72]
  414928:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  41492c:	add	x1, x0, #0x908
  414930:	mov	x0, x4
  414934:	bl	401550 <fprintf@plt>
  414938:	mov	w0, #0x1                   	// #1
  41493c:	str	w0, [sp, #92]
  414940:	ldr	w0, [sp, #92]
  414944:	cmp	w0, #0x0
  414948:	b.eq	414968 <printf@plt+0x13128>  // b.none
  41494c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  414950:	add	x0, x0, #0x210
  414954:	ldr	x0, [x0]
  414958:	mov	x1, x0
  41495c:	mov	w0, #0x20                  	// #32
  414960:	bl	4016a0 <fputc@plt>
  414964:	str	wzr, [sp, #92]
  414968:	ldr	w0, [sp, #56]
  41496c:	cmp	w0, #0x2
  414970:	b.eq	41498c <printf@plt+0x1314c>  // b.none
  414974:	cmp	w0, #0x2
  414978:	b.gt	4149ec <printf@plt+0x131ac>
  41497c:	cmp	w0, #0x0
  414980:	b.eq	4149bc <printf@plt+0x1317c>  // b.none
  414984:	cmp	w0, #0x1
  414988:	b	4149ec <printf@plt+0x131ac>
  41498c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  414990:	add	x0, x0, #0x210
  414994:	ldr	x0, [x0]
  414998:	mov	x3, x0
  41499c:	mov	x2, #0xc                   	// #12
  4149a0:	mov	x1, #0x1                   	// #1
  4149a4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  4149a8:	add	x0, x0, #0x910
  4149ac:	bl	4017d0 <fwrite@plt>
  4149b0:	mov	w0, #0x1                   	// #1
  4149b4:	str	w0, [sp, #92]
  4149b8:	b	4149ec <printf@plt+0x131ac>
  4149bc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4149c0:	add	x0, x0, #0x210
  4149c4:	ldr	x0, [x0]
  4149c8:	mov	x3, x0
  4149cc:	mov	x2, #0x8                   	// #8
  4149d0:	mov	x1, #0x1                   	// #1
  4149d4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  4149d8:	add	x0, x0, #0x920
  4149dc:	bl	4017d0 <fwrite@plt>
  4149e0:	mov	w0, #0x1                   	// #1
  4149e4:	str	w0, [sp, #92]
  4149e8:	nop
  4149ec:	ldr	w0, [sp, #92]
  4149f0:	cmp	w0, #0x0
  4149f4:	b.eq	414a10 <printf@plt+0x131d0>  // b.none
  4149f8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4149fc:	add	x0, x0, #0x210
  414a00:	ldr	x0, [x0]
  414a04:	mov	x1, x0
  414a08:	mov	w0, #0x20                  	// #32
  414a0c:	bl	4016a0 <fputc@plt>
  414a10:	ldr	x3, [sp, #24]
  414a14:	ldr	x2, [sp, #32]
  414a18:	ldr	x1, [sp, #40]
  414a1c:	ldr	x0, [sp, #48]
  414a20:	bl	414600 <printf@plt+0x12dc0>
  414a24:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  414a28:	add	x0, x0, #0x210
  414a2c:	ldr	x0, [x0]
  414a30:	mov	x1, x0
  414a34:	mov	w0, #0xa                   	// #10
  414a38:	bl	4016a0 <fputc@plt>
  414a3c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  414a40:	add	x0, x0, #0x210
  414a44:	ldr	x0, [x0]
  414a48:	bl	4016d0 <fflush@plt>
  414a4c:	ldr	w0, [sp, #56]
  414a50:	cmp	w0, #0x2
  414a54:	b.ne	414a5c <printf@plt+0x1321c>  // b.any
  414a58:	bl	414c78 <printf@plt+0x13438>
  414a5c:	nop
  414a60:	ldp	x29, x30, [sp], #96
  414a64:	ret
  414a68:	stp	x29, x30, [sp, #-64]!
  414a6c:	mov	x29, sp
  414a70:	str	w0, [sp, #60]
  414a74:	str	x1, [sp, #48]
  414a78:	str	x2, [sp, #40]
  414a7c:	str	x3, [sp, #32]
  414a80:	str	x4, [sp, #24]
  414a84:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  414a88:	add	x0, x0, #0xd0
  414a8c:	ldr	x8, [x0]
  414a90:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  414a94:	add	x0, x0, #0xd8
  414a98:	ldr	x1, [x0]
  414a9c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  414aa0:	add	x0, x0, #0x14c
  414aa4:	ldr	w0, [x0]
  414aa8:	ldr	x7, [sp, #24]
  414aac:	ldr	x6, [sp, #32]
  414ab0:	ldr	x5, [sp, #40]
  414ab4:	ldr	x4, [sp, #48]
  414ab8:	ldr	w3, [sp, #60]
  414abc:	mov	w2, w0
  414ac0:	mov	x0, x8
  414ac4:	bl	41482c <printf@plt+0x12fec>
  414ac8:	nop
  414acc:	ldp	x29, x30, [sp], #64
  414ad0:	ret
  414ad4:	stp	x29, x30, [sp, #-48]!
  414ad8:	mov	x29, sp
  414adc:	str	x0, [sp, #40]
  414ae0:	str	x1, [sp, #32]
  414ae4:	str	x2, [sp, #24]
  414ae8:	str	x3, [sp, #16]
  414aec:	ldr	x4, [sp, #16]
  414af0:	ldr	x3, [sp, #24]
  414af4:	ldr	x2, [sp, #32]
  414af8:	ldr	x1, [sp, #40]
  414afc:	mov	w0, #0x1                   	// #1
  414b00:	bl	414a68 <printf@plt+0x13228>
  414b04:	nop
  414b08:	ldp	x29, x30, [sp], #48
  414b0c:	ret
  414b10:	stp	x29, x30, [sp, #-48]!
  414b14:	mov	x29, sp
  414b18:	str	x0, [sp, #40]
  414b1c:	str	x1, [sp, #32]
  414b20:	str	x2, [sp, #24]
  414b24:	str	x3, [sp, #16]
  414b28:	ldr	x4, [sp, #16]
  414b2c:	ldr	x3, [sp, #24]
  414b30:	ldr	x2, [sp, #32]
  414b34:	ldr	x1, [sp, #40]
  414b38:	mov	w0, #0x0                   	// #0
  414b3c:	bl	414a68 <printf@plt+0x13228>
  414b40:	nop
  414b44:	ldp	x29, x30, [sp], #48
  414b48:	ret
  414b4c:	stp	x29, x30, [sp, #-48]!
  414b50:	mov	x29, sp
  414b54:	str	x0, [sp, #40]
  414b58:	str	x1, [sp, #32]
  414b5c:	str	x2, [sp, #24]
  414b60:	str	x3, [sp, #16]
  414b64:	ldr	x4, [sp, #16]
  414b68:	ldr	x3, [sp, #24]
  414b6c:	ldr	x2, [sp, #32]
  414b70:	ldr	x1, [sp, #40]
  414b74:	mov	w0, #0x2                   	// #2
  414b78:	bl	414a68 <printf@plt+0x13228>
  414b7c:	nop
  414b80:	ldp	x29, x30, [sp], #48
  414b84:	ret
  414b88:	stp	x29, x30, [sp, #-64]!
  414b8c:	mov	x29, sp
  414b90:	str	x0, [sp, #56]
  414b94:	str	w1, [sp, #52]
  414b98:	str	x2, [sp, #40]
  414b9c:	str	x3, [sp, #32]
  414ba0:	str	x4, [sp, #24]
  414ba4:	str	x5, [sp, #16]
  414ba8:	ldr	x7, [sp, #16]
  414bac:	ldr	x6, [sp, #24]
  414bb0:	ldr	x5, [sp, #32]
  414bb4:	ldr	x4, [sp, #40]
  414bb8:	mov	w3, #0x1                   	// #1
  414bbc:	ldr	w2, [sp, #52]
  414bc0:	mov	x1, #0x0                   	// #0
  414bc4:	ldr	x0, [sp, #56]
  414bc8:	bl	41482c <printf@plt+0x12fec>
  414bcc:	nop
  414bd0:	ldp	x29, x30, [sp], #64
  414bd4:	ret
  414bd8:	stp	x29, x30, [sp, #-64]!
  414bdc:	mov	x29, sp
  414be0:	str	x0, [sp, #56]
  414be4:	str	w1, [sp, #52]
  414be8:	str	x2, [sp, #40]
  414bec:	str	x3, [sp, #32]
  414bf0:	str	x4, [sp, #24]
  414bf4:	str	x5, [sp, #16]
  414bf8:	ldr	x7, [sp, #16]
  414bfc:	ldr	x6, [sp, #24]
  414c00:	ldr	x5, [sp, #32]
  414c04:	ldr	x4, [sp, #40]
  414c08:	mov	w3, #0x0                   	// #0
  414c0c:	ldr	w2, [sp, #52]
  414c10:	mov	x1, #0x0                   	// #0
  414c14:	ldr	x0, [sp, #56]
  414c18:	bl	41482c <printf@plt+0x12fec>
  414c1c:	nop
  414c20:	ldp	x29, x30, [sp], #64
  414c24:	ret
  414c28:	stp	x29, x30, [sp, #-64]!
  414c2c:	mov	x29, sp
  414c30:	str	x0, [sp, #56]
  414c34:	str	w1, [sp, #52]
  414c38:	str	x2, [sp, #40]
  414c3c:	str	x3, [sp, #32]
  414c40:	str	x4, [sp, #24]
  414c44:	str	x5, [sp, #16]
  414c48:	ldr	x7, [sp, #16]
  414c4c:	ldr	x6, [sp, #24]
  414c50:	ldr	x5, [sp, #32]
  414c54:	ldr	x4, [sp, #40]
  414c58:	mov	w3, #0x2                   	// #2
  414c5c:	ldr	w2, [sp, #52]
  414c60:	mov	x1, #0x0                   	// #0
  414c64:	ldr	x0, [sp, #56]
  414c68:	bl	41482c <printf@plt+0x12fec>
  414c6c:	nop
  414c70:	ldp	x29, x30, [sp], #64
  414c74:	ret
  414c78:	stp	x29, x30, [sp, #-16]!
  414c7c:	mov	x29, sp
  414c80:	mov	w0, #0x3                   	// #3
  414c84:	bl	4017c0 <exit@plt>
  414c88:	str	x19, [sp, #-64]!
  414c8c:	str	x0, [sp, #24]
  414c90:	str	x1, [sp, #16]
  414c94:	ldr	x0, [sp, #16]
  414c98:	ldr	w0, [x0, #48]
  414c9c:	str	w0, [sp, #60]
  414ca0:	ldr	x0, [sp, #16]
  414ca4:	ldr	w0, [x0, #52]
  414ca8:	str	w0, [sp, #52]
  414cac:	ldr	x0, [sp, #16]
  414cb0:	ldr	w0, [x0]
  414cb4:	str	w0, [sp, #56]
  414cb8:	b	414e60 <printf@plt+0x13620>
  414cbc:	ldr	w1, [sp, #56]
  414cc0:	ldr	w0, [sp, #52]
  414cc4:	sub	w1, w1, w0
  414cc8:	ldr	w2, [sp, #52]
  414ccc:	ldr	w0, [sp, #60]
  414cd0:	sub	w0, w2, w0
  414cd4:	cmp	w1, w0
  414cd8:	b.le	414db0 <printf@plt+0x13570>
  414cdc:	ldr	w1, [sp, #52]
  414ce0:	ldr	w0, [sp, #60]
  414ce4:	sub	w0, w1, w0
  414ce8:	str	w0, [sp, #36]
  414cec:	mov	w19, #0x0                   	// #0
  414cf0:	b	414d90 <printf@plt+0x13550>
  414cf4:	ldr	w0, [sp, #60]
  414cf8:	add	w0, w19, w0
  414cfc:	sxtw	x0, w0
  414d00:	lsl	x0, x0, #3
  414d04:	ldr	x1, [sp, #24]
  414d08:	add	x0, x1, x0
  414d0c:	ldr	x0, [x0]
  414d10:	str	x0, [sp, #40]
  414d14:	ldr	w1, [sp, #52]
  414d18:	ldr	w0, [sp, #60]
  414d1c:	sub	w0, w1, w0
  414d20:	ldr	w1, [sp, #56]
  414d24:	sub	w0, w1, w0
  414d28:	add	w0, w19, w0
  414d2c:	sxtw	x0, w0
  414d30:	lsl	x0, x0, #3
  414d34:	ldr	x1, [sp, #24]
  414d38:	add	x1, x1, x0
  414d3c:	ldr	w0, [sp, #60]
  414d40:	add	w0, w19, w0
  414d44:	sxtw	x0, w0
  414d48:	lsl	x0, x0, #3
  414d4c:	ldr	x2, [sp, #24]
  414d50:	add	x0, x2, x0
  414d54:	ldr	x1, [x1]
  414d58:	str	x1, [x0]
  414d5c:	ldr	w1, [sp, #52]
  414d60:	ldr	w0, [sp, #60]
  414d64:	sub	w0, w1, w0
  414d68:	ldr	w1, [sp, #56]
  414d6c:	sub	w0, w1, w0
  414d70:	add	w0, w19, w0
  414d74:	sxtw	x0, w0
  414d78:	lsl	x0, x0, #3
  414d7c:	ldr	x1, [sp, #24]
  414d80:	add	x0, x1, x0
  414d84:	ldr	x1, [sp, #40]
  414d88:	str	x1, [x0]
  414d8c:	add	w19, w19, #0x1
  414d90:	ldr	w0, [sp, #36]
  414d94:	cmp	w19, w0
  414d98:	b.lt	414cf4 <printf@plt+0x134b4>  // b.tstop
  414d9c:	ldr	w1, [sp, #56]
  414da0:	ldr	w0, [sp, #36]
  414da4:	sub	w0, w1, w0
  414da8:	str	w0, [sp, #56]
  414dac:	b	414e60 <printf@plt+0x13620>
  414db0:	ldr	w1, [sp, #56]
  414db4:	ldr	w0, [sp, #52]
  414db8:	sub	w0, w1, w0
  414dbc:	str	w0, [sp, #48]
  414dc0:	mov	w19, #0x0                   	// #0
  414dc4:	b	414e44 <printf@plt+0x13604>
  414dc8:	ldr	w0, [sp, #60]
  414dcc:	add	w0, w19, w0
  414dd0:	sxtw	x0, w0
  414dd4:	lsl	x0, x0, #3
  414dd8:	ldr	x1, [sp, #24]
  414ddc:	add	x0, x1, x0
  414de0:	ldr	x0, [x0]
  414de4:	str	x0, [sp, #40]
  414de8:	ldr	w0, [sp, #52]
  414dec:	add	w0, w19, w0
  414df0:	sxtw	x0, w0
  414df4:	lsl	x0, x0, #3
  414df8:	ldr	x1, [sp, #24]
  414dfc:	add	x1, x1, x0
  414e00:	ldr	w0, [sp, #60]
  414e04:	add	w0, w19, w0
  414e08:	sxtw	x0, w0
  414e0c:	lsl	x0, x0, #3
  414e10:	ldr	x2, [sp, #24]
  414e14:	add	x0, x2, x0
  414e18:	ldr	x1, [x1]
  414e1c:	str	x1, [x0]
  414e20:	ldr	w0, [sp, #52]
  414e24:	add	w0, w19, w0
  414e28:	sxtw	x0, w0
  414e2c:	lsl	x0, x0, #3
  414e30:	ldr	x1, [sp, #24]
  414e34:	add	x0, x1, x0
  414e38:	ldr	x1, [sp, #40]
  414e3c:	str	x1, [x0]
  414e40:	add	w19, w19, #0x1
  414e44:	ldr	w0, [sp, #48]
  414e48:	cmp	w19, w0
  414e4c:	b.lt	414dc8 <printf@plt+0x13588>  // b.tstop
  414e50:	ldr	w1, [sp, #60]
  414e54:	ldr	w0, [sp, #48]
  414e58:	add	w0, w1, w0
  414e5c:	str	w0, [sp, #60]
  414e60:	ldr	w1, [sp, #56]
  414e64:	ldr	w0, [sp, #52]
  414e68:	cmp	w1, w0
  414e6c:	b.le	414e80 <printf@plt+0x13640>
  414e70:	ldr	w1, [sp, #52]
  414e74:	ldr	w0, [sp, #60]
  414e78:	cmp	w1, w0
  414e7c:	b.gt	414cbc <printf@plt+0x1347c>
  414e80:	ldr	x0, [sp, #16]
  414e84:	ldr	w1, [x0, #48]
  414e88:	ldr	x0, [sp, #16]
  414e8c:	ldr	w2, [x0]
  414e90:	ldr	x0, [sp, #16]
  414e94:	ldr	w0, [x0, #52]
  414e98:	sub	w0, w2, w0
  414e9c:	add	w1, w1, w0
  414ea0:	ldr	x0, [sp, #16]
  414ea4:	str	w1, [x0, #48]
  414ea8:	ldr	x0, [sp, #16]
  414eac:	ldr	w1, [x0]
  414eb0:	ldr	x0, [sp, #16]
  414eb4:	str	w1, [x0, #52]
  414eb8:	nop
  414ebc:	ldr	x19, [sp], #64
  414ec0:	ret
  414ec4:	stp	x29, x30, [sp, #-48]!
  414ec8:	mov	x29, sp
  414ecc:	str	w0, [sp, #44]
  414ed0:	str	x1, [sp, #32]
  414ed4:	str	x2, [sp, #24]
  414ed8:	str	w3, [sp, #40]
  414edc:	str	x4, [sp, #16]
  414ee0:	ldr	x0, [sp, #16]
  414ee4:	ldr	w1, [x0]
  414ee8:	ldr	x0, [sp, #16]
  414eec:	str	w1, [x0, #52]
  414ef0:	ldr	x0, [sp, #16]
  414ef4:	ldr	w1, [x0, #52]
  414ef8:	ldr	x0, [sp, #16]
  414efc:	str	w1, [x0, #48]
  414f00:	ldr	x0, [sp, #16]
  414f04:	str	xzr, [x0, #32]
  414f08:	ldr	w0, [sp, #40]
  414f0c:	cmp	w0, #0x0
  414f10:	b.ne	414f28 <printf@plt+0x136e8>  // b.any
  414f14:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  414f18:	add	x0, x0, #0x930
  414f1c:	bl	4017a0 <getenv@plt>
  414f20:	cmp	x0, #0x0
  414f24:	b.eq	414f30 <printf@plt+0x136f0>  // b.none
  414f28:	mov	w0, #0x1                   	// #1
  414f2c:	b	414f34 <printf@plt+0x136f4>
  414f30:	mov	w0, #0x0                   	// #0
  414f34:	ldr	x1, [sp, #16]
  414f38:	str	w0, [x1, #44]
  414f3c:	ldr	x0, [sp, #24]
  414f40:	ldrb	w0, [x0]
  414f44:	cmp	w0, #0x2d
  414f48:	b.ne	414f68 <printf@plt+0x13728>  // b.any
  414f4c:	ldr	x0, [sp, #16]
  414f50:	mov	w1, #0x2                   	// #2
  414f54:	str	w1, [x0, #40]
  414f58:	ldr	x0, [sp, #24]
  414f5c:	add	x0, x0, #0x1
  414f60:	str	x0, [sp, #24]
  414f64:	b	414fb8 <printf@plt+0x13778>
  414f68:	ldr	x0, [sp, #24]
  414f6c:	ldrb	w0, [x0]
  414f70:	cmp	w0, #0x2b
  414f74:	b.ne	414f90 <printf@plt+0x13750>  // b.any
  414f78:	ldr	x0, [sp, #16]
  414f7c:	str	wzr, [x0, #40]
  414f80:	ldr	x0, [sp, #24]
  414f84:	add	x0, x0, #0x1
  414f88:	str	x0, [sp, #24]
  414f8c:	b	414fb8 <printf@plt+0x13778>
  414f90:	ldr	x0, [sp, #16]
  414f94:	ldr	w0, [x0, #44]
  414f98:	cmp	w0, #0x0
  414f9c:	b.eq	414fac <printf@plt+0x1376c>  // b.none
  414fa0:	ldr	x0, [sp, #16]
  414fa4:	str	wzr, [x0, #40]
  414fa8:	b	414fb8 <printf@plt+0x13778>
  414fac:	ldr	x0, [sp, #16]
  414fb0:	mov	w1, #0x1                   	// #1
  414fb4:	str	w1, [x0, #40]
  414fb8:	ldr	x0, [sp, #24]
  414fbc:	ldp	x29, x30, [sp], #48
  414fc0:	ret
  414fc4:	stp	x29, x30, [sp, #-208]!
  414fc8:	mov	x29, sp
  414fcc:	str	x19, [sp, #16]
  414fd0:	str	w0, [sp, #92]
  414fd4:	str	x1, [sp, #80]
  414fd8:	str	x2, [sp, #72]
  414fdc:	str	x3, [sp, #64]
  414fe0:	str	x4, [sp, #56]
  414fe4:	str	w5, [sp, #88]
  414fe8:	str	w6, [sp, #52]
  414fec:	str	x7, [sp, #40]
  414ff0:	ldr	x0, [sp, #40]
  414ff4:	ldr	w0, [x0, #4]
  414ff8:	str	w0, [sp, #204]
  414ffc:	ldr	x0, [sp, #72]
  415000:	ldrb	w0, [x0]
  415004:	cmp	w0, #0x3a
  415008:	b.ne	415010 <printf@plt+0x137d0>  // b.any
  41500c:	str	wzr, [sp, #204]
  415010:	ldr	w0, [sp, #92]
  415014:	cmp	w0, #0x0
  415018:	b.gt	415024 <printf@plt+0x137e4>
  41501c:	mov	w0, #0xffffffff            	// #-1
  415020:	b	4162c0 <printf@plt+0x14a80>
  415024:	ldr	x0, [sp, #40]
  415028:	str	xzr, [x0, #16]
  41502c:	ldr	x0, [sp, #40]
  415030:	ldr	w0, [x0]
  415034:	cmp	w0, #0x0
  415038:	b.eq	41504c <printf@plt+0x1380c>  // b.none
  41503c:	ldr	x0, [sp, #40]
  415040:	ldr	w0, [x0, #24]
  415044:	cmp	w0, #0x0
  415048:	b.ne	415090 <printf@plt+0x13850>  // b.any
  41504c:	ldr	x0, [sp, #40]
  415050:	ldr	w0, [x0]
  415054:	cmp	w0, #0x0
  415058:	b.ne	415068 <printf@plt+0x13828>  // b.any
  41505c:	ldr	x0, [sp, #40]
  415060:	mov	w1, #0x1                   	// #1
  415064:	str	w1, [x0]
  415068:	ldr	x4, [sp, #40]
  41506c:	ldr	w3, [sp, #52]
  415070:	ldr	x2, [sp, #72]
  415074:	ldr	x1, [sp, #80]
  415078:	ldr	w0, [sp, #92]
  41507c:	bl	414ec4 <printf@plt+0x13684>
  415080:	str	x0, [sp, #72]
  415084:	ldr	x0, [sp, #40]
  415088:	mov	w1, #0x1                   	// #1
  41508c:	str	w1, [x0, #24]
  415090:	ldr	x0, [sp, #40]
  415094:	ldr	x0, [x0, #32]
  415098:	cmp	x0, #0x0
  41509c:	b.eq	4150b4 <printf@plt+0x13874>  // b.none
  4150a0:	ldr	x0, [sp, #40]
  4150a4:	ldr	x0, [x0, #32]
  4150a8:	ldrb	w0, [x0]
  4150ac:	cmp	w0, #0x0
  4150b0:	b.ne	415444 <printf@plt+0x13c04>  // b.any
  4150b4:	ldr	x0, [sp, #40]
  4150b8:	ldr	w1, [x0, #52]
  4150bc:	ldr	x0, [sp, #40]
  4150c0:	ldr	w0, [x0]
  4150c4:	cmp	w1, w0
  4150c8:	b.le	4150dc <printf@plt+0x1389c>
  4150cc:	ldr	x0, [sp, #40]
  4150d0:	ldr	w1, [x0]
  4150d4:	ldr	x0, [sp, #40]
  4150d8:	str	w1, [x0, #52]
  4150dc:	ldr	x0, [sp, #40]
  4150e0:	ldr	w1, [x0, #48]
  4150e4:	ldr	x0, [sp, #40]
  4150e8:	ldr	w0, [x0]
  4150ec:	cmp	w1, w0
  4150f0:	b.le	415104 <printf@plt+0x138c4>
  4150f4:	ldr	x0, [sp, #40]
  4150f8:	ldr	w1, [x0]
  4150fc:	ldr	x0, [sp, #40]
  415100:	str	w1, [x0, #48]
  415104:	ldr	x0, [sp, #40]
  415108:	ldr	w0, [x0, #40]
  41510c:	cmp	w0, #0x1
  415110:	b.ne	41520c <printf@plt+0x139cc>  // b.any
  415114:	ldr	x0, [sp, #40]
  415118:	ldr	w1, [x0, #48]
  41511c:	ldr	x0, [sp, #40]
  415120:	ldr	w0, [x0, #52]
  415124:	cmp	w1, w0
  415128:	b.eq	415154 <printf@plt+0x13914>  // b.none
  41512c:	ldr	x0, [sp, #40]
  415130:	ldr	w1, [x0, #52]
  415134:	ldr	x0, [sp, #40]
  415138:	ldr	w0, [x0]
  41513c:	cmp	w1, w0
  415140:	b.eq	415154 <printf@plt+0x13914>  // b.none
  415144:	ldr	x1, [sp, #40]
  415148:	ldr	x0, [sp, #80]
  41514c:	bl	414c88 <printf@plt+0x13448>
  415150:	b	41517c <printf@plt+0x1393c>
  415154:	ldr	x0, [sp, #40]
  415158:	ldr	w1, [x0, #52]
  41515c:	ldr	x0, [sp, #40]
  415160:	ldr	w0, [x0]
  415164:	cmp	w1, w0
  415168:	b.eq	415194 <printf@plt+0x13954>  // b.none
  41516c:	ldr	x0, [sp, #40]
  415170:	ldr	w1, [x0]
  415174:	ldr	x0, [sp, #40]
  415178:	str	w1, [x0, #48]
  41517c:	b	415194 <printf@plt+0x13954>
  415180:	ldr	x0, [sp, #40]
  415184:	ldr	w0, [x0]
  415188:	add	w1, w0, #0x1
  41518c:	ldr	x0, [sp, #40]
  415190:	str	w1, [x0]
  415194:	ldr	x0, [sp, #40]
  415198:	ldr	w0, [x0]
  41519c:	ldr	w1, [sp, #92]
  4151a0:	cmp	w1, w0
  4151a4:	b.le	4151fc <printf@plt+0x139bc>
  4151a8:	ldr	x0, [sp, #40]
  4151ac:	ldr	w0, [x0]
  4151b0:	sxtw	x0, w0
  4151b4:	lsl	x0, x0, #3
  4151b8:	ldr	x1, [sp, #80]
  4151bc:	add	x0, x1, x0
  4151c0:	ldr	x0, [x0]
  4151c4:	ldrb	w0, [x0]
  4151c8:	cmp	w0, #0x2d
  4151cc:	b.ne	415180 <printf@plt+0x13940>  // b.any
  4151d0:	ldr	x0, [sp, #40]
  4151d4:	ldr	w0, [x0]
  4151d8:	sxtw	x0, w0
  4151dc:	lsl	x0, x0, #3
  4151e0:	ldr	x1, [sp, #80]
  4151e4:	add	x0, x1, x0
  4151e8:	ldr	x0, [x0]
  4151ec:	add	x0, x0, #0x1
  4151f0:	ldrb	w0, [x0]
  4151f4:	cmp	w0, #0x0
  4151f8:	b.eq	415180 <printf@plt+0x13940>  // b.none
  4151fc:	ldr	x0, [sp, #40]
  415200:	ldr	w1, [x0]
  415204:	ldr	x0, [sp, #40]
  415208:	str	w1, [x0, #52]
  41520c:	ldr	x0, [sp, #40]
  415210:	ldr	w0, [x0]
  415214:	ldr	w1, [sp, #92]
  415218:	cmp	w1, w0
  41521c:	b.eq	4152e8 <printf@plt+0x13aa8>  // b.none
  415220:	ldr	x0, [sp, #40]
  415224:	ldr	w0, [x0]
  415228:	sxtw	x0, w0
  41522c:	lsl	x0, x0, #3
  415230:	ldr	x1, [sp, #80]
  415234:	add	x0, x1, x0
  415238:	ldr	x2, [x0]
  41523c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  415240:	add	x1, x0, #0x940
  415244:	mov	x0, x2
  415248:	bl	401730 <strcmp@plt>
  41524c:	cmp	w0, #0x0
  415250:	b.ne	4152e8 <printf@plt+0x13aa8>  // b.any
  415254:	ldr	x0, [sp, #40]
  415258:	ldr	w0, [x0]
  41525c:	add	w1, w0, #0x1
  415260:	ldr	x0, [sp, #40]
  415264:	str	w1, [x0]
  415268:	ldr	x0, [sp, #40]
  41526c:	ldr	w1, [x0, #48]
  415270:	ldr	x0, [sp, #40]
  415274:	ldr	w0, [x0, #52]
  415278:	cmp	w1, w0
  41527c:	b.eq	4152a8 <printf@plt+0x13a68>  // b.none
  415280:	ldr	x0, [sp, #40]
  415284:	ldr	w1, [x0, #52]
  415288:	ldr	x0, [sp, #40]
  41528c:	ldr	w0, [x0]
  415290:	cmp	w1, w0
  415294:	b.eq	4152a8 <printf@plt+0x13a68>  // b.none
  415298:	ldr	x1, [sp, #40]
  41529c:	ldr	x0, [sp, #80]
  4152a0:	bl	414c88 <printf@plt+0x13448>
  4152a4:	b	4152d0 <printf@plt+0x13a90>
  4152a8:	ldr	x0, [sp, #40]
  4152ac:	ldr	w1, [x0, #48]
  4152b0:	ldr	x0, [sp, #40]
  4152b4:	ldr	w0, [x0, #52]
  4152b8:	cmp	w1, w0
  4152bc:	b.ne	4152d0 <printf@plt+0x13a90>  // b.any
  4152c0:	ldr	x0, [sp, #40]
  4152c4:	ldr	w1, [x0]
  4152c8:	ldr	x0, [sp, #40]
  4152cc:	str	w1, [x0, #48]
  4152d0:	ldr	x0, [sp, #40]
  4152d4:	ldr	w1, [sp, #92]
  4152d8:	str	w1, [x0, #52]
  4152dc:	ldr	x0, [sp, #40]
  4152e0:	ldr	w1, [sp, #92]
  4152e4:	str	w1, [x0]
  4152e8:	ldr	x0, [sp, #40]
  4152ec:	ldr	w0, [x0]
  4152f0:	ldr	w1, [sp, #92]
  4152f4:	cmp	w1, w0
  4152f8:	b.ne	41532c <printf@plt+0x13aec>  // b.any
  4152fc:	ldr	x0, [sp, #40]
  415300:	ldr	w1, [x0, #48]
  415304:	ldr	x0, [sp, #40]
  415308:	ldr	w0, [x0, #52]
  41530c:	cmp	w1, w0
  415310:	b.eq	415324 <printf@plt+0x13ae4>  // b.none
  415314:	ldr	x0, [sp, #40]
  415318:	ldr	w1, [x0, #48]
  41531c:	ldr	x0, [sp, #40]
  415320:	str	w1, [x0]
  415324:	mov	w0, #0xffffffff            	// #-1
  415328:	b	4162c0 <printf@plt+0x14a80>
  41532c:	ldr	x0, [sp, #40]
  415330:	ldr	w0, [x0]
  415334:	sxtw	x0, w0
  415338:	lsl	x0, x0, #3
  41533c:	ldr	x1, [sp, #80]
  415340:	add	x0, x1, x0
  415344:	ldr	x0, [x0]
  415348:	ldrb	w0, [x0]
  41534c:	cmp	w0, #0x2d
  415350:	b.ne	415380 <printf@plt+0x13b40>  // b.any
  415354:	ldr	x0, [sp, #40]
  415358:	ldr	w0, [x0]
  41535c:	sxtw	x0, w0
  415360:	lsl	x0, x0, #3
  415364:	ldr	x1, [sp, #80]
  415368:	add	x0, x1, x0
  41536c:	ldr	x0, [x0]
  415370:	add	x0, x0, #0x1
  415374:	ldrb	w0, [x0]
  415378:	cmp	w0, #0x0
  41537c:	b.ne	4153d0 <printf@plt+0x13b90>  // b.any
  415380:	ldr	x0, [sp, #40]
  415384:	ldr	w0, [x0, #40]
  415388:	cmp	w0, #0x0
  41538c:	b.ne	415398 <printf@plt+0x13b58>  // b.any
  415390:	mov	w0, #0xffffffff            	// #-1
  415394:	b	4162c0 <printf@plt+0x14a80>
  415398:	ldr	x0, [sp, #40]
  41539c:	ldr	w0, [x0]
  4153a0:	add	w2, w0, #0x1
  4153a4:	ldr	x1, [sp, #40]
  4153a8:	str	w2, [x1]
  4153ac:	sxtw	x0, w0
  4153b0:	lsl	x0, x0, #3
  4153b4:	ldr	x1, [sp, #80]
  4153b8:	add	x0, x1, x0
  4153bc:	ldr	x1, [x0]
  4153c0:	ldr	x0, [sp, #40]
  4153c4:	str	x1, [x0, #16]
  4153c8:	mov	w0, #0x1                   	// #1
  4153cc:	b	4162c0 <printf@plt+0x14a80>
  4153d0:	ldr	x0, [sp, #40]
  4153d4:	ldr	w0, [x0]
  4153d8:	sxtw	x0, w0
  4153dc:	lsl	x0, x0, #3
  4153e0:	ldr	x1, [sp, #80]
  4153e4:	add	x0, x1, x0
  4153e8:	ldr	x1, [x0]
  4153ec:	ldr	x0, [sp, #64]
  4153f0:	cmp	x0, #0x0
  4153f4:	b.eq	41542c <printf@plt+0x13bec>  // b.none
  4153f8:	ldr	x0, [sp, #40]
  4153fc:	ldr	w0, [x0]
  415400:	sxtw	x0, w0
  415404:	lsl	x0, x0, #3
  415408:	ldr	x2, [sp, #80]
  41540c:	add	x0, x2, x0
  415410:	ldr	x0, [x0]
  415414:	add	x0, x0, #0x1
  415418:	ldrb	w0, [x0]
  41541c:	cmp	w0, #0x2d
  415420:	b.ne	41542c <printf@plt+0x13bec>  // b.any
  415424:	mov	w0, #0x1                   	// #1
  415428:	b	415430 <printf@plt+0x13bf0>
  41542c:	mov	w0, #0x0                   	// #0
  415430:	sxtw	x0, w0
  415434:	add	x0, x0, #0x1
  415438:	add	x1, x1, x0
  41543c:	ldr	x0, [sp, #40]
  415440:	str	x1, [x0, #32]
  415444:	ldr	x0, [sp, #64]
  415448:	cmp	x0, #0x0
  41544c:	b.eq	415b3c <printf@plt+0x142fc>  // b.none
  415450:	ldr	x0, [sp, #40]
  415454:	ldr	w0, [x0]
  415458:	sxtw	x0, w0
  41545c:	lsl	x0, x0, #3
  415460:	ldr	x1, [sp, #80]
  415464:	add	x0, x1, x0
  415468:	ldr	x0, [x0]
  41546c:	add	x0, x0, #0x1
  415470:	ldrb	w0, [x0]
  415474:	cmp	w0, #0x2d
  415478:	b.eq	4154ec <printf@plt+0x13cac>  // b.none
  41547c:	ldr	w0, [sp, #88]
  415480:	cmp	w0, #0x0
  415484:	b.eq	415b3c <printf@plt+0x142fc>  // b.none
  415488:	ldr	x0, [sp, #40]
  41548c:	ldr	w0, [x0]
  415490:	sxtw	x0, w0
  415494:	lsl	x0, x0, #3
  415498:	ldr	x1, [sp, #80]
  41549c:	add	x0, x1, x0
  4154a0:	ldr	x0, [x0]
  4154a4:	add	x0, x0, #0x2
  4154a8:	ldrb	w0, [x0]
  4154ac:	cmp	w0, #0x0
  4154b0:	b.ne	4154ec <printf@plt+0x13cac>  // b.any
  4154b4:	ldr	x0, [sp, #40]
  4154b8:	ldr	w0, [x0]
  4154bc:	sxtw	x0, w0
  4154c0:	lsl	x0, x0, #3
  4154c4:	ldr	x1, [sp, #80]
  4154c8:	add	x0, x1, x0
  4154cc:	ldr	x0, [x0]
  4154d0:	add	x0, x0, #0x1
  4154d4:	ldrb	w0, [x0]
  4154d8:	mov	w1, w0
  4154dc:	ldr	x0, [sp, #72]
  4154e0:	bl	4015c0 <strchr@plt>
  4154e4:	cmp	x0, #0x0
  4154e8:	b.ne	415b3c <printf@plt+0x142fc>  // b.any
  4154ec:	str	xzr, [sp, #176]
  4154f0:	str	wzr, [sp, #172]
  4154f4:	str	wzr, [sp, #168]
  4154f8:	mov	w0, #0xffffffff            	// #-1
  4154fc:	str	w0, [sp, #164]
  415500:	ldr	x0, [sp, #40]
  415504:	ldr	x0, [x0, #32]
  415508:	str	x0, [sp, #192]
  41550c:	b	41551c <printf@plt+0x13cdc>
  415510:	ldr	x0, [sp, #192]
  415514:	add	x0, x0, #0x1
  415518:	str	x0, [sp, #192]
  41551c:	ldr	x0, [sp, #192]
  415520:	ldrb	w0, [x0]
  415524:	cmp	w0, #0x0
  415528:	b.eq	41553c <printf@plt+0x13cfc>  // b.none
  41552c:	ldr	x0, [sp, #192]
  415530:	ldrb	w0, [x0]
  415534:	cmp	w0, #0x3d
  415538:	b.ne	415510 <printf@plt+0x13cd0>  // b.any
  41553c:	ldr	x0, [sp, #64]
  415540:	str	x0, [sp, #184]
  415544:	str	wzr, [sp, #160]
  415548:	b	41565c <printf@plt+0x13e1c>
  41554c:	ldr	x0, [sp, #184]
  415550:	ldr	x3, [x0]
  415554:	ldr	x0, [sp, #40]
  415558:	ldr	x4, [x0, #32]
  41555c:	ldr	x0, [sp, #40]
  415560:	ldr	x0, [x0, #32]
  415564:	ldr	x1, [sp, #192]
  415568:	sub	x0, x1, x0
  41556c:	mov	x2, x0
  415570:	mov	x1, x4
  415574:	mov	x0, x3
  415578:	bl	401670 <strncmp@plt>
  41557c:	cmp	w0, #0x0
  415580:	b.ne	415644 <printf@plt+0x13e04>  // b.any
  415584:	ldr	x0, [sp, #40]
  415588:	ldr	x0, [x0, #32]
  41558c:	ldr	x1, [sp, #192]
  415590:	sub	x0, x1, x0
  415594:	mov	w19, w0
  415598:	ldr	x0, [sp, #184]
  41559c:	ldr	x0, [x0]
  4155a0:	bl	401540 <strlen@plt>
  4155a4:	cmp	w19, w0
  4155a8:	b.ne	4155c8 <printf@plt+0x13d88>  // b.any
  4155ac:	ldr	x0, [sp, #184]
  4155b0:	str	x0, [sp, #176]
  4155b4:	ldr	w0, [sp, #160]
  4155b8:	str	w0, [sp, #164]
  4155bc:	mov	w0, #0x1                   	// #1
  4155c0:	str	w0, [sp, #172]
  4155c4:	b	41566c <printf@plt+0x13e2c>
  4155c8:	ldr	x0, [sp, #176]
  4155cc:	cmp	x0, #0x0
  4155d0:	b.ne	4155e8 <printf@plt+0x13da8>  // b.any
  4155d4:	ldr	x0, [sp, #184]
  4155d8:	str	x0, [sp, #176]
  4155dc:	ldr	w0, [sp, #160]
  4155e0:	str	w0, [sp, #164]
  4155e4:	b	415644 <printf@plt+0x13e04>
  4155e8:	ldr	w0, [sp, #88]
  4155ec:	cmp	w0, #0x0
  4155f0:	b.ne	41563c <printf@plt+0x13dfc>  // b.any
  4155f4:	ldr	x0, [sp, #176]
  4155f8:	ldr	w1, [x0, #8]
  4155fc:	ldr	x0, [sp, #184]
  415600:	ldr	w0, [x0, #8]
  415604:	cmp	w1, w0
  415608:	b.ne	41563c <printf@plt+0x13dfc>  // b.any
  41560c:	ldr	x0, [sp, #176]
  415610:	ldr	x1, [x0, #16]
  415614:	ldr	x0, [sp, #184]
  415618:	ldr	x0, [x0, #16]
  41561c:	cmp	x1, x0
  415620:	b.ne	41563c <printf@plt+0x13dfc>  // b.any
  415624:	ldr	x0, [sp, #176]
  415628:	ldr	w1, [x0, #24]
  41562c:	ldr	x0, [sp, #184]
  415630:	ldr	w0, [x0, #24]
  415634:	cmp	w1, w0
  415638:	b.eq	415644 <printf@plt+0x13e04>  // b.none
  41563c:	mov	w0, #0x1                   	// #1
  415640:	str	w0, [sp, #168]
  415644:	ldr	x0, [sp, #184]
  415648:	add	x0, x0, #0x20
  41564c:	str	x0, [sp, #184]
  415650:	ldr	w0, [sp, #160]
  415654:	add	w0, w0, #0x1
  415658:	str	w0, [sp, #160]
  41565c:	ldr	x0, [sp, #184]
  415660:	ldr	x0, [x0]
  415664:	cmp	x0, #0x0
  415668:	b.ne	41554c <printf@plt+0x13d0c>  // b.any
  41566c:	ldr	w0, [sp, #168]
  415670:	cmp	w0, #0x0
  415674:	b.eq	415718 <printf@plt+0x13ed8>  // b.none
  415678:	ldr	w0, [sp, #172]
  41567c:	cmp	w0, #0x0
  415680:	b.ne	415718 <printf@plt+0x13ed8>  // b.any
  415684:	ldr	w0, [sp, #204]
  415688:	cmp	w0, #0x0
  41568c:	b.eq	4156d4 <printf@plt+0x13e94>  // b.none
  415690:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  415694:	add	x0, x0, #0x210
  415698:	ldr	x4, [x0]
  41569c:	ldr	x0, [sp, #80]
  4156a0:	ldr	x2, [x0]
  4156a4:	ldr	x0, [sp, #40]
  4156a8:	ldr	w0, [x0]
  4156ac:	sxtw	x0, w0
  4156b0:	lsl	x0, x0, #3
  4156b4:	ldr	x1, [sp, #80]
  4156b8:	add	x0, x1, x0
  4156bc:	ldr	x0, [x0]
  4156c0:	mov	x3, x0
  4156c4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  4156c8:	add	x1, x0, #0x948
  4156cc:	mov	x0, x4
  4156d0:	bl	401550 <fprintf@plt>
  4156d4:	ldr	x0, [sp, #40]
  4156d8:	ldr	x19, [x0, #32]
  4156dc:	ldr	x0, [sp, #40]
  4156e0:	ldr	x0, [x0, #32]
  4156e4:	bl	401540 <strlen@plt>
  4156e8:	add	x1, x19, x0
  4156ec:	ldr	x0, [sp, #40]
  4156f0:	str	x1, [x0, #32]
  4156f4:	ldr	x0, [sp, #40]
  4156f8:	ldr	w0, [x0]
  4156fc:	add	w1, w0, #0x1
  415700:	ldr	x0, [sp, #40]
  415704:	str	w1, [x0]
  415708:	ldr	x0, [sp, #40]
  41570c:	str	wzr, [x0, #8]
  415710:	mov	w0, #0x3f                  	// #63
  415714:	b	4162c0 <printf@plt+0x14a80>
  415718:	ldr	x0, [sp, #176]
  41571c:	cmp	x0, #0x0
  415720:	b.eq	4159e8 <printf@plt+0x141a8>  // b.none
  415724:	ldr	w0, [sp, #164]
  415728:	str	w0, [sp, #160]
  41572c:	ldr	x0, [sp, #40]
  415730:	ldr	w0, [x0]
  415734:	add	w1, w0, #0x1
  415738:	ldr	x0, [sp, #40]
  41573c:	str	w1, [x0]
  415740:	ldr	x0, [sp, #192]
  415744:	ldrb	w0, [x0]
  415748:	cmp	w0, #0x0
  41574c:	b.eq	41587c <printf@plt+0x1403c>  // b.none
  415750:	ldr	x0, [sp, #176]
  415754:	ldr	w0, [x0, #8]
  415758:	cmp	w0, #0x0
  41575c:	b.eq	415774 <printf@plt+0x13f34>  // b.none
  415760:	ldr	x0, [sp, #192]
  415764:	add	x1, x0, #0x1
  415768:	ldr	x0, [sp, #40]
  41576c:	str	x1, [x0, #16]
  415770:	b	415978 <printf@plt+0x14138>
  415774:	ldr	w0, [sp, #204]
  415778:	cmp	w0, #0x0
  41577c:	b.eq	415844 <printf@plt+0x14004>  // b.none
  415780:	ldr	x0, [sp, #40]
  415784:	ldr	w0, [x0]
  415788:	sxtw	x0, w0
  41578c:	lsl	x0, x0, #3
  415790:	sub	x0, x0, #0x8
  415794:	ldr	x1, [sp, #80]
  415798:	add	x0, x1, x0
  41579c:	ldr	x0, [x0]
  4157a0:	add	x0, x0, #0x1
  4157a4:	ldrb	w0, [x0]
  4157a8:	cmp	w0, #0x2d
  4157ac:	b.ne	4157e8 <printf@plt+0x13fa8>  // b.any
  4157b0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4157b4:	add	x0, x0, #0x210
  4157b8:	ldr	x4, [x0]
  4157bc:	ldr	x0, [sp, #80]
  4157c0:	ldr	x1, [x0]
  4157c4:	ldr	x0, [sp, #176]
  4157c8:	ldr	x0, [x0]
  4157cc:	mov	x3, x0
  4157d0:	mov	x2, x1
  4157d4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  4157d8:	add	x1, x0, #0x968
  4157dc:	mov	x0, x4
  4157e0:	bl	401550 <fprintf@plt>
  4157e4:	b	415844 <printf@plt+0x14004>
  4157e8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4157ec:	add	x0, x0, #0x210
  4157f0:	ldr	x5, [x0]
  4157f4:	ldr	x0, [sp, #80]
  4157f8:	ldr	x2, [x0]
  4157fc:	ldr	x0, [sp, #40]
  415800:	ldr	w0, [x0]
  415804:	sxtw	x0, w0
  415808:	lsl	x0, x0, #3
  41580c:	sub	x0, x0, #0x8
  415810:	ldr	x1, [sp, #80]
  415814:	add	x0, x1, x0
  415818:	ldr	x0, [x0]
  41581c:	ldrb	w0, [x0]
  415820:	mov	w1, w0
  415824:	ldr	x0, [sp, #176]
  415828:	ldr	x0, [x0]
  41582c:	mov	x4, x0
  415830:	mov	w3, w1
  415834:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  415838:	add	x1, x0, #0x998
  41583c:	mov	x0, x5
  415840:	bl	401550 <fprintf@plt>
  415844:	ldr	x0, [sp, #40]
  415848:	ldr	x19, [x0, #32]
  41584c:	ldr	x0, [sp, #40]
  415850:	ldr	x0, [x0, #32]
  415854:	bl	401540 <strlen@plt>
  415858:	add	x1, x19, x0
  41585c:	ldr	x0, [sp, #40]
  415860:	str	x1, [x0, #32]
  415864:	ldr	x0, [sp, #176]
  415868:	ldr	w1, [x0, #24]
  41586c:	ldr	x0, [sp, #40]
  415870:	str	w1, [x0, #8]
  415874:	mov	w0, #0x3f                  	// #63
  415878:	b	4162c0 <printf@plt+0x14a80>
  41587c:	ldr	x0, [sp, #176]
  415880:	ldr	w0, [x0, #8]
  415884:	cmp	w0, #0x1
  415888:	b.ne	415978 <printf@plt+0x14138>  // b.any
  41588c:	ldr	x0, [sp, #40]
  415890:	ldr	w0, [x0]
  415894:	ldr	w1, [sp, #92]
  415898:	cmp	w1, w0
  41589c:	b.le	4158d4 <printf@plt+0x14094>
  4158a0:	ldr	x0, [sp, #40]
  4158a4:	ldr	w0, [x0]
  4158a8:	add	w2, w0, #0x1
  4158ac:	ldr	x1, [sp, #40]
  4158b0:	str	w2, [x1]
  4158b4:	sxtw	x0, w0
  4158b8:	lsl	x0, x0, #3
  4158bc:	ldr	x1, [sp, #80]
  4158c0:	add	x0, x1, x0
  4158c4:	ldr	x1, [x0]
  4158c8:	ldr	x0, [sp, #40]
  4158cc:	str	x1, [x0, #16]
  4158d0:	b	415978 <printf@plt+0x14138>
  4158d4:	ldr	w0, [sp, #204]
  4158d8:	cmp	w0, #0x0
  4158dc:	b.eq	415928 <printf@plt+0x140e8>  // b.none
  4158e0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4158e4:	add	x0, x0, #0x210
  4158e8:	ldr	x4, [x0]
  4158ec:	ldr	x0, [sp, #80]
  4158f0:	ldr	x2, [x0]
  4158f4:	ldr	x0, [sp, #40]
  4158f8:	ldr	w0, [x0]
  4158fc:	sxtw	x0, w0
  415900:	lsl	x0, x0, #3
  415904:	sub	x0, x0, #0x8
  415908:	ldr	x1, [sp, #80]
  41590c:	add	x0, x1, x0
  415910:	ldr	x0, [x0]
  415914:	mov	x3, x0
  415918:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  41591c:	add	x1, x0, #0x9c8
  415920:	mov	x0, x4
  415924:	bl	401550 <fprintf@plt>
  415928:	ldr	x0, [sp, #40]
  41592c:	ldr	x19, [x0, #32]
  415930:	ldr	x0, [sp, #40]
  415934:	ldr	x0, [x0, #32]
  415938:	bl	401540 <strlen@plt>
  41593c:	add	x1, x19, x0
  415940:	ldr	x0, [sp, #40]
  415944:	str	x1, [x0, #32]
  415948:	ldr	x0, [sp, #176]
  41594c:	ldr	w1, [x0, #24]
  415950:	ldr	x0, [sp, #40]
  415954:	str	w1, [x0, #8]
  415958:	ldr	x0, [sp, #72]
  41595c:	ldrb	w0, [x0]
  415960:	cmp	w0, #0x3a
  415964:	b.ne	415970 <printf@plt+0x14130>  // b.any
  415968:	mov	w0, #0x3a                  	// #58
  41596c:	b	4162c0 <printf@plt+0x14a80>
  415970:	mov	w0, #0x3f                  	// #63
  415974:	b	4162c0 <printf@plt+0x14a80>
  415978:	ldr	x0, [sp, #40]
  41597c:	ldr	x19, [x0, #32]
  415980:	ldr	x0, [sp, #40]
  415984:	ldr	x0, [x0, #32]
  415988:	bl	401540 <strlen@plt>
  41598c:	add	x1, x19, x0
  415990:	ldr	x0, [sp, #40]
  415994:	str	x1, [x0, #32]
  415998:	ldr	x0, [sp, #56]
  41599c:	cmp	x0, #0x0
  4159a0:	b.eq	4159b0 <printf@plt+0x14170>  // b.none
  4159a4:	ldr	x0, [sp, #56]
  4159a8:	ldr	w1, [sp, #160]
  4159ac:	str	w1, [x0]
  4159b0:	ldr	x0, [sp, #176]
  4159b4:	ldr	x0, [x0, #16]
  4159b8:	cmp	x0, #0x0
  4159bc:	b.eq	4159dc <printf@plt+0x1419c>  // b.none
  4159c0:	ldr	x0, [sp, #176]
  4159c4:	ldr	x0, [x0, #16]
  4159c8:	ldr	x1, [sp, #176]
  4159cc:	ldr	w1, [x1, #24]
  4159d0:	str	w1, [x0]
  4159d4:	mov	w0, #0x0                   	// #0
  4159d8:	b	4162c0 <printf@plt+0x14a80>
  4159dc:	ldr	x0, [sp, #176]
  4159e0:	ldr	w0, [x0, #24]
  4159e4:	b	4162c0 <printf@plt+0x14a80>
  4159e8:	ldr	w0, [sp, #88]
  4159ec:	cmp	w0, #0x0
  4159f0:	b.eq	415a40 <printf@plt+0x14200>  // b.none
  4159f4:	ldr	x0, [sp, #40]
  4159f8:	ldr	w0, [x0]
  4159fc:	sxtw	x0, w0
  415a00:	lsl	x0, x0, #3
  415a04:	ldr	x1, [sp, #80]
  415a08:	add	x0, x1, x0
  415a0c:	ldr	x0, [x0]
  415a10:	add	x0, x0, #0x1
  415a14:	ldrb	w0, [x0]
  415a18:	cmp	w0, #0x2d
  415a1c:	b.eq	415a40 <printf@plt+0x14200>  // b.none
  415a20:	ldr	x0, [sp, #40]
  415a24:	ldr	x0, [x0, #32]
  415a28:	ldrb	w0, [x0]
  415a2c:	mov	w1, w0
  415a30:	ldr	x0, [sp, #72]
  415a34:	bl	4015c0 <strchr@plt>
  415a38:	cmp	x0, #0x0
  415a3c:	b.ne	415b3c <printf@plt+0x142fc>  // b.any
  415a40:	ldr	w0, [sp, #204]
  415a44:	cmp	w0, #0x0
  415a48:	b.eq	415b08 <printf@plt+0x142c8>  // b.none
  415a4c:	ldr	x0, [sp, #40]
  415a50:	ldr	w0, [x0]
  415a54:	sxtw	x0, w0
  415a58:	lsl	x0, x0, #3
  415a5c:	ldr	x1, [sp, #80]
  415a60:	add	x0, x1, x0
  415a64:	ldr	x0, [x0]
  415a68:	add	x0, x0, #0x1
  415a6c:	ldrb	w0, [x0]
  415a70:	cmp	w0, #0x2d
  415a74:	b.ne	415ab0 <printf@plt+0x14270>  // b.any
  415a78:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  415a7c:	add	x0, x0, #0x210
  415a80:	ldr	x4, [x0]
  415a84:	ldr	x0, [sp, #80]
  415a88:	ldr	x1, [x0]
  415a8c:	ldr	x0, [sp, #40]
  415a90:	ldr	x0, [x0, #32]
  415a94:	mov	x3, x0
  415a98:	mov	x2, x1
  415a9c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  415aa0:	add	x1, x0, #0x9f0
  415aa4:	mov	x0, x4
  415aa8:	bl	401550 <fprintf@plt>
  415aac:	b	415b08 <printf@plt+0x142c8>
  415ab0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  415ab4:	add	x0, x0, #0x210
  415ab8:	ldr	x5, [x0]
  415abc:	ldr	x0, [sp, #80]
  415ac0:	ldr	x2, [x0]
  415ac4:	ldr	x0, [sp, #40]
  415ac8:	ldr	w0, [x0]
  415acc:	sxtw	x0, w0
  415ad0:	lsl	x0, x0, #3
  415ad4:	ldr	x1, [sp, #80]
  415ad8:	add	x0, x1, x0
  415adc:	ldr	x0, [x0]
  415ae0:	ldrb	w0, [x0]
  415ae4:	mov	w1, w0
  415ae8:	ldr	x0, [sp, #40]
  415aec:	ldr	x0, [x0, #32]
  415af0:	mov	x4, x0
  415af4:	mov	w3, w1
  415af8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  415afc:	add	x1, x0, #0xa10
  415b00:	mov	x0, x5
  415b04:	bl	401550 <fprintf@plt>
  415b08:	ldr	x0, [sp, #40]
  415b0c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x454c>
  415b10:	add	x1, x1, #0xa30
  415b14:	str	x1, [x0, #32]
  415b18:	ldr	x0, [sp, #40]
  415b1c:	ldr	w0, [x0]
  415b20:	add	w1, w0, #0x1
  415b24:	ldr	x0, [sp, #40]
  415b28:	str	w1, [x0]
  415b2c:	ldr	x0, [sp, #40]
  415b30:	str	wzr, [x0, #8]
  415b34:	mov	w0, #0x3f                  	// #63
  415b38:	b	4162c0 <printf@plt+0x14a80>
  415b3c:	ldr	x0, [sp, #40]
  415b40:	ldr	x0, [x0, #32]
  415b44:	add	x2, x0, #0x1
  415b48:	ldr	x1, [sp, #40]
  415b4c:	str	x2, [x1, #32]
  415b50:	ldrb	w0, [x0]
  415b54:	strb	w0, [sp, #159]
  415b58:	ldrb	w0, [sp, #159]
  415b5c:	mov	w1, w0
  415b60:	ldr	x0, [sp, #72]
  415b64:	bl	4015c0 <strchr@plt>
  415b68:	str	x0, [sp, #104]
  415b6c:	ldr	x0, [sp, #40]
  415b70:	ldr	x0, [x0, #32]
  415b74:	ldrb	w0, [x0]
  415b78:	cmp	w0, #0x0
  415b7c:	b.ne	415b94 <printf@plt+0x14354>  // b.any
  415b80:	ldr	x0, [sp, #40]
  415b84:	ldr	w0, [x0]
  415b88:	add	w1, w0, #0x1
  415b8c:	ldr	x0, [sp, #40]
  415b90:	str	w1, [x0]
  415b94:	ldr	x0, [sp, #104]
  415b98:	cmp	x0, #0x0
  415b9c:	b.eq	415bac <printf@plt+0x1436c>  // b.none
  415ba0:	ldrb	w0, [sp, #159]
  415ba4:	cmp	w0, #0x3a
  415ba8:	b.ne	415c40 <printf@plt+0x14400>  // b.any
  415bac:	ldr	w0, [sp, #204]
  415bb0:	cmp	w0, #0x0
  415bb4:	b.eq	415c2c <printf@plt+0x143ec>  // b.none
  415bb8:	ldr	x0, [sp, #40]
  415bbc:	ldr	w0, [x0, #44]
  415bc0:	cmp	w0, #0x0
  415bc4:	b.eq	415bfc <printf@plt+0x143bc>  // b.none
  415bc8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  415bcc:	add	x0, x0, #0x210
  415bd0:	ldr	x4, [x0]
  415bd4:	ldr	x0, [sp, #80]
  415bd8:	ldr	x0, [x0]
  415bdc:	ldrb	w1, [sp, #159]
  415be0:	mov	w3, w1
  415be4:	mov	x2, x0
  415be8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  415bec:	add	x1, x0, #0xa38
  415bf0:	mov	x0, x4
  415bf4:	bl	401550 <fprintf@plt>
  415bf8:	b	415c2c <printf@plt+0x143ec>
  415bfc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  415c00:	add	x0, x0, #0x210
  415c04:	ldr	x4, [x0]
  415c08:	ldr	x0, [sp, #80]
  415c0c:	ldr	x0, [x0]
  415c10:	ldrb	w1, [sp, #159]
  415c14:	mov	w3, w1
  415c18:	mov	x2, x0
  415c1c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  415c20:	add	x1, x0, #0xa58
  415c24:	mov	x0, x4
  415c28:	bl	401550 <fprintf@plt>
  415c2c:	ldrb	w1, [sp, #159]
  415c30:	ldr	x0, [sp, #40]
  415c34:	str	w1, [x0, #8]
  415c38:	mov	w0, #0x3f                  	// #63
  415c3c:	b	4162c0 <printf@plt+0x14a80>
  415c40:	ldr	x0, [sp, #104]
  415c44:	ldrb	w0, [x0]
  415c48:	cmp	w0, #0x57
  415c4c:	b.ne	41614c <printf@plt+0x1490c>  // b.any
  415c50:	ldr	x0, [sp, #104]
  415c54:	add	x0, x0, #0x1
  415c58:	ldrb	w0, [x0]
  415c5c:	cmp	w0, #0x3b
  415c60:	b.ne	41614c <printf@plt+0x1490c>  // b.any
  415c64:	str	xzr, [sp, #128]
  415c68:	str	wzr, [sp, #124]
  415c6c:	str	wzr, [sp, #120]
  415c70:	str	wzr, [sp, #116]
  415c74:	ldr	x0, [sp, #40]
  415c78:	ldr	x0, [x0, #32]
  415c7c:	ldrb	w0, [x0]
  415c80:	cmp	w0, #0x0
  415c84:	b.eq	415cb0 <printf@plt+0x14470>  // b.none
  415c88:	ldr	x0, [sp, #40]
  415c8c:	ldr	x1, [x0, #32]
  415c90:	ldr	x0, [sp, #40]
  415c94:	str	x1, [x0, #16]
  415c98:	ldr	x0, [sp, #40]
  415c9c:	ldr	w0, [x0]
  415ca0:	add	w1, w0, #0x1
  415ca4:	ldr	x0, [sp, #40]
  415ca8:	str	w1, [x0]
  415cac:	b	415d68 <printf@plt+0x14528>
  415cb0:	ldr	x0, [sp, #40]
  415cb4:	ldr	w0, [x0]
  415cb8:	ldr	w1, [sp, #92]
  415cbc:	cmp	w1, w0
  415cc0:	b.ne	415d38 <printf@plt+0x144f8>  // b.any
  415cc4:	ldr	w0, [sp, #204]
  415cc8:	cmp	w0, #0x0
  415ccc:	b.eq	415d00 <printf@plt+0x144c0>  // b.none
  415cd0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  415cd4:	add	x0, x0, #0x210
  415cd8:	ldr	x4, [x0]
  415cdc:	ldr	x0, [sp, #80]
  415ce0:	ldr	x0, [x0]
  415ce4:	ldrb	w1, [sp, #159]
  415ce8:	mov	w3, w1
  415cec:	mov	x2, x0
  415cf0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  415cf4:	add	x1, x0, #0xa78
  415cf8:	mov	x0, x4
  415cfc:	bl	401550 <fprintf@plt>
  415d00:	ldrb	w1, [sp, #159]
  415d04:	ldr	x0, [sp, #40]
  415d08:	str	w1, [x0, #8]
  415d0c:	ldr	x0, [sp, #72]
  415d10:	ldrb	w0, [x0]
  415d14:	cmp	w0, #0x3a
  415d18:	b.ne	415d28 <printf@plt+0x144e8>  // b.any
  415d1c:	mov	w0, #0x3a                  	// #58
  415d20:	strb	w0, [sp, #159]
  415d24:	b	415d30 <printf@plt+0x144f0>
  415d28:	mov	w0, #0x3f                  	// #63
  415d2c:	strb	w0, [sp, #159]
  415d30:	ldrb	w0, [sp, #159]
  415d34:	b	4162c0 <printf@plt+0x14a80>
  415d38:	ldr	x0, [sp, #40]
  415d3c:	ldr	w0, [x0]
  415d40:	add	w2, w0, #0x1
  415d44:	ldr	x1, [sp, #40]
  415d48:	str	w2, [x1]
  415d4c:	sxtw	x0, w0
  415d50:	lsl	x0, x0, #3
  415d54:	ldr	x1, [sp, #80]
  415d58:	add	x0, x1, x0
  415d5c:	ldr	x1, [x0]
  415d60:	ldr	x0, [sp, #40]
  415d64:	str	x1, [x0, #16]
  415d68:	ldr	x0, [sp, #40]
  415d6c:	ldr	x0, [x0, #16]
  415d70:	str	x0, [sp, #144]
  415d74:	ldr	x0, [sp, #40]
  415d78:	ldr	x1, [sp, #144]
  415d7c:	str	x1, [x0, #32]
  415d80:	b	415d90 <printf@plt+0x14550>
  415d84:	ldr	x0, [sp, #144]
  415d88:	add	x0, x0, #0x1
  415d8c:	str	x0, [sp, #144]
  415d90:	ldr	x0, [sp, #144]
  415d94:	ldrb	w0, [x0]
  415d98:	cmp	w0, #0x0
  415d9c:	b.eq	415db0 <printf@plt+0x14570>  // b.none
  415da0:	ldr	x0, [sp, #144]
  415da4:	ldrb	w0, [x0]
  415da8:	cmp	w0, #0x3d
  415dac:	b.ne	415d84 <printf@plt+0x14544>  // b.any
  415db0:	ldr	x0, [sp, #64]
  415db4:	str	x0, [sp, #136]
  415db8:	str	wzr, [sp, #112]
  415dbc:	b	415e7c <printf@plt+0x1463c>
  415dc0:	ldr	x0, [sp, #136]
  415dc4:	ldr	x3, [x0]
  415dc8:	ldr	x0, [sp, #40]
  415dcc:	ldr	x4, [x0, #32]
  415dd0:	ldr	x0, [sp, #40]
  415dd4:	ldr	x0, [x0, #32]
  415dd8:	ldr	x1, [sp, #144]
  415ddc:	sub	x0, x1, x0
  415de0:	mov	x2, x0
  415de4:	mov	x1, x4
  415de8:	mov	x0, x3
  415dec:	bl	401670 <strncmp@plt>
  415df0:	cmp	w0, #0x0
  415df4:	b.ne	415e64 <printf@plt+0x14624>  // b.any
  415df8:	ldr	x0, [sp, #40]
  415dfc:	ldr	x0, [x0, #32]
  415e00:	ldr	x1, [sp, #144]
  415e04:	sub	x0, x1, x0
  415e08:	mov	w19, w0
  415e0c:	ldr	x0, [sp, #136]
  415e10:	ldr	x0, [x0]
  415e14:	bl	401540 <strlen@plt>
  415e18:	cmp	x19, x0
  415e1c:	b.ne	415e3c <printf@plt+0x145fc>  // b.any
  415e20:	ldr	x0, [sp, #136]
  415e24:	str	x0, [sp, #128]
  415e28:	ldr	w0, [sp, #112]
  415e2c:	str	w0, [sp, #116]
  415e30:	mov	w0, #0x1                   	// #1
  415e34:	str	w0, [sp, #124]
  415e38:	b	415e8c <printf@plt+0x1464c>
  415e3c:	ldr	x0, [sp, #128]
  415e40:	cmp	x0, #0x0
  415e44:	b.ne	415e5c <printf@plt+0x1461c>  // b.any
  415e48:	ldr	x0, [sp, #136]
  415e4c:	str	x0, [sp, #128]
  415e50:	ldr	w0, [sp, #112]
  415e54:	str	w0, [sp, #116]
  415e58:	b	415e64 <printf@plt+0x14624>
  415e5c:	mov	w0, #0x1                   	// #1
  415e60:	str	w0, [sp, #120]
  415e64:	ldr	x0, [sp, #136]
  415e68:	add	x0, x0, #0x20
  415e6c:	str	x0, [sp, #136]
  415e70:	ldr	w0, [sp, #112]
  415e74:	add	w0, w0, #0x1
  415e78:	str	w0, [sp, #112]
  415e7c:	ldr	x0, [sp, #136]
  415e80:	ldr	x0, [x0]
  415e84:	cmp	x0, #0x0
  415e88:	b.ne	415dc0 <printf@plt+0x14580>  // b.any
  415e8c:	ldr	w0, [sp, #120]
  415e90:	cmp	w0, #0x0
  415e94:	b.eq	415f30 <printf@plt+0x146f0>  // b.none
  415e98:	ldr	w0, [sp, #124]
  415e9c:	cmp	w0, #0x0
  415ea0:	b.ne	415f30 <printf@plt+0x146f0>  // b.any
  415ea4:	ldr	w0, [sp, #204]
  415ea8:	cmp	w0, #0x0
  415eac:	b.eq	415ef4 <printf@plt+0x146b4>  // b.none
  415eb0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  415eb4:	add	x0, x0, #0x210
  415eb8:	ldr	x4, [x0]
  415ebc:	ldr	x0, [sp, #80]
  415ec0:	ldr	x2, [x0]
  415ec4:	ldr	x0, [sp, #40]
  415ec8:	ldr	w0, [x0]
  415ecc:	sxtw	x0, w0
  415ed0:	lsl	x0, x0, #3
  415ed4:	ldr	x1, [sp, #80]
  415ed8:	add	x0, x1, x0
  415edc:	ldr	x0, [x0]
  415ee0:	mov	x3, x0
  415ee4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  415ee8:	add	x1, x0, #0xaa0
  415eec:	mov	x0, x4
  415ef0:	bl	401550 <fprintf@plt>
  415ef4:	ldr	x0, [sp, #40]
  415ef8:	ldr	x19, [x0, #32]
  415efc:	ldr	x0, [sp, #40]
  415f00:	ldr	x0, [x0, #32]
  415f04:	bl	401540 <strlen@plt>
  415f08:	add	x1, x19, x0
  415f0c:	ldr	x0, [sp, #40]
  415f10:	str	x1, [x0, #32]
  415f14:	ldr	x0, [sp, #40]
  415f18:	ldr	w0, [x0]
  415f1c:	add	w1, w0, #0x1
  415f20:	ldr	x0, [sp, #40]
  415f24:	str	w1, [x0]
  415f28:	mov	w0, #0x3f                  	// #63
  415f2c:	b	4162c0 <printf@plt+0x14a80>
  415f30:	ldr	x0, [sp, #128]
  415f34:	cmp	x0, #0x0
  415f38:	b.eq	41613c <printf@plt+0x148fc>  // b.none
  415f3c:	ldr	w0, [sp, #116]
  415f40:	str	w0, [sp, #112]
  415f44:	ldr	x0, [sp, #144]
  415f48:	ldrb	w0, [x0]
  415f4c:	cmp	w0, #0x0
  415f50:	b.eq	415fe0 <printf@plt+0x147a0>  // b.none
  415f54:	ldr	x0, [sp, #128]
  415f58:	ldr	w0, [x0, #8]
  415f5c:	cmp	w0, #0x0
  415f60:	b.eq	415f78 <printf@plt+0x14738>  // b.none
  415f64:	ldr	x0, [sp, #144]
  415f68:	add	x1, x0, #0x1
  415f6c:	ldr	x0, [sp, #40]
  415f70:	str	x1, [x0, #16]
  415f74:	b	4160cc <printf@plt+0x1488c>
  415f78:	ldr	w0, [sp, #204]
  415f7c:	cmp	w0, #0x0
  415f80:	b.eq	415fb8 <printf@plt+0x14778>  // b.none
  415f84:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  415f88:	add	x0, x0, #0x210
  415f8c:	ldr	x4, [x0]
  415f90:	ldr	x0, [sp, #80]
  415f94:	ldr	x1, [x0]
  415f98:	ldr	x0, [sp, #128]
  415f9c:	ldr	x0, [x0]
  415fa0:	mov	x3, x0
  415fa4:	mov	x2, x1
  415fa8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  415fac:	add	x1, x0, #0xac8
  415fb0:	mov	x0, x4
  415fb4:	bl	401550 <fprintf@plt>
  415fb8:	ldr	x0, [sp, #40]
  415fbc:	ldr	x19, [x0, #32]
  415fc0:	ldr	x0, [sp, #40]
  415fc4:	ldr	x0, [x0, #32]
  415fc8:	bl	401540 <strlen@plt>
  415fcc:	add	x1, x19, x0
  415fd0:	ldr	x0, [sp, #40]
  415fd4:	str	x1, [x0, #32]
  415fd8:	mov	w0, #0x3f                  	// #63
  415fdc:	b	4162c0 <printf@plt+0x14a80>
  415fe0:	ldr	x0, [sp, #128]
  415fe4:	ldr	w0, [x0, #8]
  415fe8:	cmp	w0, #0x1
  415fec:	b.ne	4160cc <printf@plt+0x1488c>  // b.any
  415ff0:	ldr	x0, [sp, #40]
  415ff4:	ldr	w0, [x0]
  415ff8:	ldr	w1, [sp, #92]
  415ffc:	cmp	w1, w0
  416000:	b.le	416038 <printf@plt+0x147f8>
  416004:	ldr	x0, [sp, #40]
  416008:	ldr	w0, [x0]
  41600c:	add	w2, w0, #0x1
  416010:	ldr	x1, [sp, #40]
  416014:	str	w2, [x1]
  416018:	sxtw	x0, w0
  41601c:	lsl	x0, x0, #3
  416020:	ldr	x1, [sp, #80]
  416024:	add	x0, x1, x0
  416028:	ldr	x1, [x0]
  41602c:	ldr	x0, [sp, #40]
  416030:	str	x1, [x0, #16]
  416034:	b	4160cc <printf@plt+0x1488c>
  416038:	ldr	w0, [sp, #204]
  41603c:	cmp	w0, #0x0
  416040:	b.eq	41608c <printf@plt+0x1484c>  // b.none
  416044:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  416048:	add	x0, x0, #0x210
  41604c:	ldr	x4, [x0]
  416050:	ldr	x0, [sp, #80]
  416054:	ldr	x2, [x0]
  416058:	ldr	x0, [sp, #40]
  41605c:	ldr	w0, [x0]
  416060:	sxtw	x0, w0
  416064:	lsl	x0, x0, #3
  416068:	sub	x0, x0, #0x8
  41606c:	ldr	x1, [sp, #80]
  416070:	add	x0, x1, x0
  416074:	ldr	x0, [x0]
  416078:	mov	x3, x0
  41607c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  416080:	add	x1, x0, #0x9c8
  416084:	mov	x0, x4
  416088:	bl	401550 <fprintf@plt>
  41608c:	ldr	x0, [sp, #40]
  416090:	ldr	x19, [x0, #32]
  416094:	ldr	x0, [sp, #40]
  416098:	ldr	x0, [x0, #32]
  41609c:	bl	401540 <strlen@plt>
  4160a0:	add	x1, x19, x0
  4160a4:	ldr	x0, [sp, #40]
  4160a8:	str	x1, [x0, #32]
  4160ac:	ldr	x0, [sp, #72]
  4160b0:	ldrb	w0, [x0]
  4160b4:	cmp	w0, #0x3a
  4160b8:	b.ne	4160c4 <printf@plt+0x14884>  // b.any
  4160bc:	mov	w0, #0x3a                  	// #58
  4160c0:	b	4162c0 <printf@plt+0x14a80>
  4160c4:	mov	w0, #0x3f                  	// #63
  4160c8:	b	4162c0 <printf@plt+0x14a80>
  4160cc:	ldr	x0, [sp, #40]
  4160d0:	ldr	x19, [x0, #32]
  4160d4:	ldr	x0, [sp, #40]
  4160d8:	ldr	x0, [x0, #32]
  4160dc:	bl	401540 <strlen@plt>
  4160e0:	add	x1, x19, x0
  4160e4:	ldr	x0, [sp, #40]
  4160e8:	str	x1, [x0, #32]
  4160ec:	ldr	x0, [sp, #56]
  4160f0:	cmp	x0, #0x0
  4160f4:	b.eq	416104 <printf@plt+0x148c4>  // b.none
  4160f8:	ldr	x0, [sp, #56]
  4160fc:	ldr	w1, [sp, #112]
  416100:	str	w1, [x0]
  416104:	ldr	x0, [sp, #128]
  416108:	ldr	x0, [x0, #16]
  41610c:	cmp	x0, #0x0
  416110:	b.eq	416130 <printf@plt+0x148f0>  // b.none
  416114:	ldr	x0, [sp, #128]
  416118:	ldr	x0, [x0, #16]
  41611c:	ldr	x1, [sp, #128]
  416120:	ldr	w1, [x1, #24]
  416124:	str	w1, [x0]
  416128:	mov	w0, #0x0                   	// #0
  41612c:	b	4162c0 <printf@plt+0x14a80>
  416130:	ldr	x0, [sp, #128]
  416134:	ldr	w0, [x0, #24]
  416138:	b	4162c0 <printf@plt+0x14a80>
  41613c:	ldr	x0, [sp, #40]
  416140:	str	xzr, [x0, #32]
  416144:	mov	w0, #0x57                  	// #87
  416148:	b	4162c0 <printf@plt+0x14a80>
  41614c:	ldr	x0, [sp, #104]
  416150:	add	x0, x0, #0x1
  416154:	ldrb	w0, [x0]
  416158:	cmp	w0, #0x3a
  41615c:	b.ne	4162bc <printf@plt+0x14a7c>  // b.any
  416160:	ldr	x0, [sp, #104]
  416164:	add	x0, x0, #0x2
  416168:	ldrb	w0, [x0]
  41616c:	cmp	w0, #0x3a
  416170:	b.ne	4161c4 <printf@plt+0x14984>  // b.any
  416174:	ldr	x0, [sp, #40]
  416178:	ldr	x0, [x0, #32]
  41617c:	ldrb	w0, [x0]
  416180:	cmp	w0, #0x0
  416184:	b.eq	4161b0 <printf@plt+0x14970>  // b.none
  416188:	ldr	x0, [sp, #40]
  41618c:	ldr	x1, [x0, #32]
  416190:	ldr	x0, [sp, #40]
  416194:	str	x1, [x0, #16]
  416198:	ldr	x0, [sp, #40]
  41619c:	ldr	w0, [x0]
  4161a0:	add	w1, w0, #0x1
  4161a4:	ldr	x0, [sp, #40]
  4161a8:	str	w1, [x0]
  4161ac:	b	4161b8 <printf@plt+0x14978>
  4161b0:	ldr	x0, [sp, #40]
  4161b4:	str	xzr, [x0, #16]
  4161b8:	ldr	x0, [sp, #40]
  4161bc:	str	xzr, [x0, #32]
  4161c0:	b	4162bc <printf@plt+0x14a7c>
  4161c4:	ldr	x0, [sp, #40]
  4161c8:	ldr	x0, [x0, #32]
  4161cc:	ldrb	w0, [x0]
  4161d0:	cmp	w0, #0x0
  4161d4:	b.eq	416200 <printf@plt+0x149c0>  // b.none
  4161d8:	ldr	x0, [sp, #40]
  4161dc:	ldr	x1, [x0, #32]
  4161e0:	ldr	x0, [sp, #40]
  4161e4:	str	x1, [x0, #16]
  4161e8:	ldr	x0, [sp, #40]
  4161ec:	ldr	w0, [x0]
  4161f0:	add	w1, w0, #0x1
  4161f4:	ldr	x0, [sp, #40]
  4161f8:	str	w1, [x0]
  4161fc:	b	4162b4 <printf@plt+0x14a74>
  416200:	ldr	x0, [sp, #40]
  416204:	ldr	w0, [x0]
  416208:	ldr	w1, [sp, #92]
  41620c:	cmp	w1, w0
  416210:	b.ne	416284 <printf@plt+0x14a44>  // b.any
  416214:	ldr	w0, [sp, #204]
  416218:	cmp	w0, #0x0
  41621c:	b.eq	416250 <printf@plt+0x14a10>  // b.none
  416220:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  416224:	add	x0, x0, #0x210
  416228:	ldr	x4, [x0]
  41622c:	ldr	x0, [sp, #80]
  416230:	ldr	x0, [x0]
  416234:	ldrb	w1, [sp, #159]
  416238:	mov	w3, w1
  41623c:	mov	x2, x0
  416240:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  416244:	add	x1, x0, #0xa78
  416248:	mov	x0, x4
  41624c:	bl	401550 <fprintf@plt>
  416250:	ldrb	w1, [sp, #159]
  416254:	ldr	x0, [sp, #40]
  416258:	str	w1, [x0, #8]
  41625c:	ldr	x0, [sp, #72]
  416260:	ldrb	w0, [x0]
  416264:	cmp	w0, #0x3a
  416268:	b.ne	416278 <printf@plt+0x14a38>  // b.any
  41626c:	mov	w0, #0x3a                  	// #58
  416270:	strb	w0, [sp, #159]
  416274:	b	4162b4 <printf@plt+0x14a74>
  416278:	mov	w0, #0x3f                  	// #63
  41627c:	strb	w0, [sp, #159]
  416280:	b	4162b4 <printf@plt+0x14a74>
  416284:	ldr	x0, [sp, #40]
  416288:	ldr	w0, [x0]
  41628c:	add	w2, w0, #0x1
  416290:	ldr	x1, [sp, #40]
  416294:	str	w2, [x1]
  416298:	sxtw	x0, w0
  41629c:	lsl	x0, x0, #3
  4162a0:	ldr	x1, [sp, #80]
  4162a4:	add	x0, x1, x0
  4162a8:	ldr	x1, [x0]
  4162ac:	ldr	x0, [sp, #40]
  4162b0:	str	x1, [x0, #16]
  4162b4:	ldr	x0, [sp, #40]
  4162b8:	str	xzr, [x0, #32]
  4162bc:	ldrb	w0, [sp, #159]
  4162c0:	ldr	x19, [sp, #16]
  4162c4:	ldp	x29, x30, [sp], #208
  4162c8:	ret
  4162cc:	stp	x29, x30, [sp, #-80]!
  4162d0:	mov	x29, sp
  4162d4:	str	w0, [sp, #60]
  4162d8:	str	x1, [sp, #48]
  4162dc:	str	x2, [sp, #40]
  4162e0:	str	x3, [sp, #32]
  4162e4:	str	x4, [sp, #24]
  4162e8:	str	w5, [sp, #56]
  4162ec:	str	w6, [sp, #20]
  4162f0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4162f4:	add	x0, x0, #0x1d8
  4162f8:	ldr	w1, [x0]
  4162fc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  416300:	add	x0, x0, #0xe0
  416304:	str	w1, [x0]
  416308:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  41630c:	add	x0, x0, #0x1dc
  416310:	ldr	w1, [x0]
  416314:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  416318:	add	x0, x0, #0xe0
  41631c:	str	w1, [x0, #4]
  416320:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  416324:	add	x7, x0, #0xe0
  416328:	ldr	w6, [sp, #20]
  41632c:	ldr	w5, [sp, #56]
  416330:	ldr	x4, [sp, #24]
  416334:	ldr	x3, [sp, #32]
  416338:	ldr	x2, [sp, #40]
  41633c:	ldr	x1, [sp, #48]
  416340:	ldr	w0, [sp, #60]
  416344:	bl	414fc4 <printf@plt+0x13784>
  416348:	str	w0, [sp, #76]
  41634c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  416350:	add	x0, x0, #0xe0
  416354:	ldr	w1, [x0]
  416358:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  41635c:	add	x0, x0, #0x1d8
  416360:	str	w1, [x0]
  416364:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  416368:	add	x0, x0, #0xe0
  41636c:	ldr	x1, [x0, #16]
  416370:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  416374:	add	x0, x0, #0x168
  416378:	str	x1, [x0]
  41637c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  416380:	add	x0, x0, #0xe0
  416384:	ldr	w1, [x0, #8]
  416388:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  41638c:	add	x0, x0, #0x1e0
  416390:	str	w1, [x0]
  416394:	ldr	w0, [sp, #76]
  416398:	ldp	x29, x30, [sp], #80
  41639c:	ret
  4163a0:	stp	x29, x30, [sp, #-48]!
  4163a4:	mov	x29, sp
  4163a8:	str	w0, [sp, #44]
  4163ac:	str	x1, [sp, #32]
  4163b0:	str	x2, [sp, #24]
  4163b4:	mov	w6, #0x1                   	// #1
  4163b8:	mov	w5, #0x0                   	// #0
  4163bc:	mov	x4, #0x0                   	// #0
  4163c0:	mov	x3, #0x0                   	// #0
  4163c4:	ldr	x2, [sp, #24]
  4163c8:	ldr	x1, [sp, #32]
  4163cc:	ldr	w0, [sp, #44]
  4163d0:	bl	4162cc <printf@plt+0x14a8c>
  4163d4:	ldp	x29, x30, [sp], #48
  4163d8:	ret
  4163dc:	stp	x29, x30, [sp, #-64]!
  4163e0:	mov	x29, sp
  4163e4:	str	w0, [sp, #60]
  4163e8:	str	x1, [sp, #48]
  4163ec:	str	x2, [sp, #40]
  4163f0:	str	x3, [sp, #32]
  4163f4:	str	x4, [sp, #24]
  4163f8:	mov	w6, #0x0                   	// #0
  4163fc:	mov	w5, #0x0                   	// #0
  416400:	ldr	x4, [sp, #24]
  416404:	ldr	x3, [sp, #32]
  416408:	ldr	x2, [sp, #40]
  41640c:	ldr	x1, [sp, #48]
  416410:	ldr	w0, [sp, #60]
  416414:	bl	4162cc <printf@plt+0x14a8c>
  416418:	ldp	x29, x30, [sp], #64
  41641c:	ret
  416420:	stp	x29, x30, [sp, #-64]!
  416424:	mov	x29, sp
  416428:	str	w0, [sp, #60]
  41642c:	str	x1, [sp, #48]
  416430:	str	x2, [sp, #40]
  416434:	str	x3, [sp, #32]
  416438:	str	x4, [sp, #24]
  41643c:	str	x5, [sp, #16]
  416440:	ldr	x7, [sp, #16]
  416444:	mov	w6, #0x0                   	// #0
  416448:	mov	w5, #0x0                   	// #0
  41644c:	ldr	x4, [sp, #24]
  416450:	ldr	x3, [sp, #32]
  416454:	ldr	x2, [sp, #40]
  416458:	ldr	x1, [sp, #48]
  41645c:	ldr	w0, [sp, #60]
  416460:	bl	414fc4 <printf@plt+0x13784>
  416464:	ldp	x29, x30, [sp], #64
  416468:	ret
  41646c:	stp	x29, x30, [sp, #-64]!
  416470:	mov	x29, sp
  416474:	str	w0, [sp, #60]
  416478:	str	x1, [sp, #48]
  41647c:	str	x2, [sp, #40]
  416480:	str	x3, [sp, #32]
  416484:	str	x4, [sp, #24]
  416488:	mov	w6, #0x0                   	// #0
  41648c:	mov	w5, #0x1                   	// #1
  416490:	ldr	x4, [sp, #24]
  416494:	ldr	x3, [sp, #32]
  416498:	ldr	x2, [sp, #40]
  41649c:	ldr	x1, [sp, #48]
  4164a0:	ldr	w0, [sp, #60]
  4164a4:	bl	4162cc <printf@plt+0x14a8c>
  4164a8:	ldp	x29, x30, [sp], #64
  4164ac:	ret
  4164b0:	stp	x29, x30, [sp, #-64]!
  4164b4:	mov	x29, sp
  4164b8:	str	w0, [sp, #60]
  4164bc:	str	x1, [sp, #48]
  4164c0:	str	x2, [sp, #40]
  4164c4:	str	x3, [sp, #32]
  4164c8:	str	x4, [sp, #24]
  4164cc:	str	x5, [sp, #16]
  4164d0:	ldr	x7, [sp, #16]
  4164d4:	mov	w6, #0x0                   	// #0
  4164d8:	mov	w5, #0x1                   	// #1
  4164dc:	ldr	x4, [sp, #24]
  4164e0:	ldr	x3, [sp, #32]
  4164e4:	ldr	x2, [sp, #40]
  4164e8:	ldr	x1, [sp, #48]
  4164ec:	ldr	w0, [sp, #60]
  4164f0:	bl	414fc4 <printf@plt+0x13784>
  4164f4:	ldp	x29, x30, [sp], #64
  4164f8:	ret
  4164fc:	sub	sp, sp, #0x20
  416500:	str	w0, [sp, #12]
  416504:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  416508:	add	x0, x0, #0x12c
  41650c:	str	x0, [sp, #24]
  416510:	ldr	w0, [sp, #12]
  416514:	cmp	w0, #0x0
  416518:	b.lt	4165a8 <printf@plt+0x14d68>  // b.tstop
  41651c:	ldr	w1, [sp, #12]
  416520:	mov	w0, #0x6667                	// #26215
  416524:	movk	w0, #0x6666, lsl #16
  416528:	smull	x0, w1, w0
  41652c:	lsr	x0, x0, #32
  416530:	asr	w2, w0, #2
  416534:	asr	w0, w1, #31
  416538:	sub	w2, w2, w0
  41653c:	mov	w0, w2
  416540:	lsl	w0, w0, #2
  416544:	add	w0, w0, w2
  416548:	lsl	w0, w0, #1
  41654c:	sub	w2, w1, w0
  416550:	and	w0, w2, #0xff
  416554:	ldr	x1, [sp, #24]
  416558:	sub	x1, x1, #0x1
  41655c:	str	x1, [sp, #24]
  416560:	add	w0, w0, #0x30
  416564:	and	w1, w0, #0xff
  416568:	ldr	x0, [sp, #24]
  41656c:	strb	w1, [x0]
  416570:	ldr	w0, [sp, #12]
  416574:	mov	w1, #0x6667                	// #26215
  416578:	movk	w1, #0x6666, lsl #16
  41657c:	smull	x1, w0, w1
  416580:	lsr	x1, x1, #32
  416584:	asr	w1, w1, #2
  416588:	asr	w0, w0, #31
  41658c:	sub	w0, w1, w0
  416590:	str	w0, [sp, #12]
  416594:	ldr	w0, [sp, #12]
  416598:	cmp	w0, #0x0
  41659c:	b.ne	41651c <printf@plt+0x14cdc>  // b.any
  4165a0:	ldr	x0, [sp, #24]
  4165a4:	b	41664c <printf@plt+0x14e0c>
  4165a8:	ldr	w1, [sp, #12]
  4165ac:	mov	w0, #0x6667                	// #26215
  4165b0:	movk	w0, #0x6666, lsl #16
  4165b4:	smull	x0, w1, w0
  4165b8:	lsr	x0, x0, #32
  4165bc:	asr	w2, w0, #2
  4165c0:	asr	w0, w1, #31
  4165c4:	sub	w2, w2, w0
  4165c8:	mov	w0, w2
  4165cc:	lsl	w0, w0, #2
  4165d0:	add	w0, w0, w2
  4165d4:	lsl	w0, w0, #1
  4165d8:	sub	w2, w1, w0
  4165dc:	and	w0, w2, #0xff
  4165e0:	ldr	x1, [sp, #24]
  4165e4:	sub	x1, x1, #0x1
  4165e8:	str	x1, [sp, #24]
  4165ec:	mov	w1, #0x30                  	// #48
  4165f0:	sub	w0, w1, w0
  4165f4:	and	w1, w0, #0xff
  4165f8:	ldr	x0, [sp, #24]
  4165fc:	strb	w1, [x0]
  416600:	ldr	w0, [sp, #12]
  416604:	mov	w1, #0x6667                	// #26215
  416608:	movk	w1, #0x6666, lsl #16
  41660c:	smull	x1, w0, w1
  416610:	lsr	x1, x1, #32
  416614:	asr	w1, w1, #2
  416618:	asr	w0, w0, #31
  41661c:	sub	w0, w1, w0
  416620:	str	w0, [sp, #12]
  416624:	ldr	w0, [sp, #12]
  416628:	cmp	w0, #0x0
  41662c:	b.ne	4165a8 <printf@plt+0x14d68>  // b.any
  416630:	ldr	x0, [sp, #24]
  416634:	sub	x0, x0, #0x1
  416638:	str	x0, [sp, #24]
  41663c:	ldr	x0, [sp, #24]
  416640:	mov	w1, #0x2d                  	// #45
  416644:	strb	w1, [x0]
  416648:	ldr	x0, [sp, #24]
  41664c:	add	sp, sp, #0x20
  416650:	ret
  416654:	sub	sp, sp, #0x20
  416658:	str	w0, [sp, #12]
  41665c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  416660:	add	x0, x0, #0x144
  416664:	str	x0, [sp, #24]
  416668:	ldr	w2, [sp, #12]
  41666c:	mov	w0, #0xcccd                	// #52429
  416670:	movk	w0, #0xcccc, lsl #16
  416674:	umull	x0, w2, w0
  416678:	lsr	x0, x0, #32
  41667c:	lsr	w1, w0, #3
  416680:	mov	w0, w1
  416684:	lsl	w0, w0, #2
  416688:	add	w0, w0, w1
  41668c:	lsl	w0, w0, #1
  416690:	sub	w1, w2, w0
  416694:	and	w0, w1, #0xff
  416698:	ldr	x1, [sp, #24]
  41669c:	sub	x1, x1, #0x1
  4166a0:	str	x1, [sp, #24]
  4166a4:	add	w0, w0, #0x30
  4166a8:	and	w1, w0, #0xff
  4166ac:	ldr	x0, [sp, #24]
  4166b0:	strb	w1, [x0]
  4166b4:	ldr	w1, [sp, #12]
  4166b8:	mov	w0, #0xcccd                	// #52429
  4166bc:	movk	w0, #0xcccc, lsl #16
  4166c0:	umull	x0, w1, w0
  4166c4:	lsr	x0, x0, #32
  4166c8:	lsr	w0, w0, #3
  4166cc:	str	w0, [sp, #12]
  4166d0:	ldr	w0, [sp, #12]
  4166d4:	cmp	w0, #0x0
  4166d8:	b.ne	416668 <printf@plt+0x14e28>  // b.any
  4166dc:	ldr	x0, [sp, #24]
  4166e0:	add	sp, sp, #0x20
  4166e4:	ret
  4166e8:	stp	x29, x30, [sp, #-80]!
  4166ec:	mov	x29, sp
  4166f0:	str	x19, [sp, #16]
  4166f4:	str	x0, [sp, #40]
  4166f8:	ldr	x0, [sp, #40]
  4166fc:	ldrb	w0, [x0]
  416700:	cmp	w0, #0x20
  416704:	b.ne	416718 <printf@plt+0x14ed8>  // b.any
  416708:	ldr	x0, [sp, #40]
  41670c:	add	x0, x0, #0x1
  416710:	str	x0, [sp, #40]
  416714:	b	4166f8 <printf@plt+0x14eb8>
  416718:	ldr	x0, [sp, #40]
  41671c:	ldrb	w0, [x0]
  416720:	mov	w1, w0
  416724:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  416728:	add	x0, x0, #0x8b0
  41672c:	bl	407414 <printf@plt+0x5bd4>
  416730:	cmp	w0, #0x0
  416734:	cset	w0, eq  // eq = none
  416738:	and	w0, w0, #0xff
  41673c:	cmp	w0, #0x0
  416740:	b.eq	41674c <printf@plt+0x14f0c>  // b.none
  416744:	mov	w19, #0x0                   	// #0
  416748:	b	41692c <printf@plt+0x150ec>
  41674c:	str	wzr, [sp, #76]
  416750:	ldr	w1, [sp, #76]
  416754:	mov	w0, w1
  416758:	lsl	w0, w0, #2
  41675c:	add	w0, w0, w1
  416760:	lsl	w0, w0, #1
  416764:	str	w0, [sp, #76]
  416768:	ldr	x0, [sp, #40]
  41676c:	add	x1, x0, #0x1
  416770:	str	x1, [sp, #40]
  416774:	ldrb	w0, [x0]
  416778:	sub	w0, w0, #0x30
  41677c:	ldr	w1, [sp, #76]
  416780:	add	w0, w1, w0
  416784:	str	w0, [sp, #76]
  416788:	ldr	x0, [sp, #40]
  41678c:	ldrb	w0, [x0]
  416790:	mov	w1, w0
  416794:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1df0>
  416798:	add	x0, x0, #0x8b0
  41679c:	bl	407414 <printf@plt+0x5bd4>
  4167a0:	cmp	w0, #0x0
  4167a4:	cset	w0, ne  // ne = any
  4167a8:	and	w0, w0, #0xff
  4167ac:	cmp	w0, #0x0
  4167b0:	b.eq	4167b8 <printf@plt+0x14f78>  // b.none
  4167b4:	b	416750 <printf@plt+0x14f10>
  4167b8:	ldr	x0, [sp, #40]
  4167bc:	ldrb	w0, [x0]
  4167c0:	cmp	w0, #0x20
  4167c4:	b.eq	4167f0 <printf@plt+0x14fb0>  // b.none
  4167c8:	ldr	x0, [sp, #40]
  4167cc:	ldrb	w0, [x0]
  4167d0:	cmp	w0, #0xa
  4167d4:	b.eq	4167f0 <printf@plt+0x14fb0>  // b.none
  4167d8:	ldr	x0, [sp, #40]
  4167dc:	ldrb	w0, [x0]
  4167e0:	cmp	w0, #0x0
  4167e4:	b.eq	4167f0 <printf@plt+0x14fb0>  // b.none
  4167e8:	mov	w19, #0x0                   	// #0
  4167ec:	b	41692c <printf@plt+0x150ec>
  4167f0:	ldr	x0, [sp, #40]
  4167f4:	ldrb	w0, [x0]
  4167f8:	cmp	w0, #0x20
  4167fc:	b.ne	416810 <printf@plt+0x14fd0>  // b.any
  416800:	ldr	x0, [sp, #40]
  416804:	add	x0, x0, #0x1
  416808:	str	x0, [sp, #40]
  41680c:	b	4167f0 <printf@plt+0x14fb0>
  416810:	ldr	x0, [sp, #40]
  416814:	ldrb	w0, [x0]
  416818:	cmp	w0, #0x0
  41681c:	b.eq	416830 <printf@plt+0x14ff0>  // b.none
  416820:	ldr	x0, [sp, #40]
  416824:	ldrb	w0, [x0]
  416828:	cmp	w0, #0xa
  41682c:	b.ne	416840 <printf@plt+0x15000>  // b.any
  416830:	ldr	w0, [sp, #76]
  416834:	bl	417dd0 <_ZdlPvm@@Base+0x131c>
  416838:	mov	w19, #0x1                   	// #1
  41683c:	b	41692c <printf@plt+0x150ec>
  416840:	ldr	x0, [sp, #40]
  416844:	str	x0, [sp, #64]
  416848:	ldr	x0, [sp, #64]
  41684c:	ldrb	w0, [x0]
  416850:	cmp	w0, #0x0
  416854:	b.eq	416898 <printf@plt+0x15058>  // b.none
  416858:	ldr	x0, [sp, #64]
  41685c:	ldrb	w0, [x0]
  416860:	cmp	w0, #0x20
  416864:	b.eq	416898 <printf@plt+0x15058>  // b.none
  416868:	ldr	x0, [sp, #64]
  41686c:	ldrb	w0, [x0]
  416870:	cmp	w0, #0xa
  416874:	b.eq	416898 <printf@plt+0x15058>  // b.none
  416878:	ldr	x0, [sp, #64]
  41687c:	ldrb	w0, [x0]
  416880:	cmp	w0, #0x5c
  416884:	b.eq	416898 <printf@plt+0x15058>  // b.none
  416888:	ldr	x0, [sp, #64]
  41688c:	add	x0, x0, #0x1
  416890:	str	x0, [sp, #64]
  416894:	b	416848 <printf@plt+0x15008>
  416898:	ldr	x1, [sp, #64]
  41689c:	ldr	x0, [sp, #40]
  4168a0:	sub	x0, x1, x0
  4168a4:	mov	w1, w0
  4168a8:	add	x0, sp, #0x30
  4168ac:	mov	w2, w1
  4168b0:	ldr	x1, [sp, #40]
  4168b4:	bl	416d0c <_ZdlPvm@@Base+0x258>
  4168b8:	ldr	x0, [sp, #64]
  4168bc:	ldrb	w0, [x0]
  4168c0:	cmp	w0, #0x20
  4168c4:	b.ne	4168d8 <printf@plt+0x15098>  // b.any
  4168c8:	ldr	x0, [sp, #64]
  4168cc:	add	x0, x0, #0x1
  4168d0:	str	x0, [sp, #64]
  4168d4:	b	4168b8 <printf@plt+0x15078>
  4168d8:	ldr	x0, [sp, #64]
  4168dc:	ldrb	w0, [x0]
  4168e0:	cmp	w0, #0xa
  4168e4:	b.eq	416900 <printf@plt+0x150c0>  // b.none
  4168e8:	ldr	x0, [sp, #64]
  4168ec:	ldrb	w0, [x0]
  4168f0:	cmp	w0, #0x0
  4168f4:	b.eq	416900 <printf@plt+0x150c0>  // b.none
  4168f8:	mov	w19, #0x0                   	// #0
  4168fc:	b	416924 <printf@plt+0x150e4>
  416900:	add	x0, sp, #0x30
  416904:	mov	w1, #0x0                   	// #0
  416908:	bl	407598 <printf@plt+0x5d58>
  41690c:	add	x0, sp, #0x30
  416910:	bl	407504 <printf@plt+0x5cc4>
  416914:	bl	417d6c <_ZdlPvm@@Base+0x12b8>
  416918:	ldr	w0, [sp, #76]
  41691c:	bl	417dd0 <_ZdlPvm@@Base+0x131c>
  416920:	mov	w19, #0x1                   	// #1
  416924:	add	x0, sp, #0x30
  416928:	bl	416f3c <_ZdlPvm@@Base+0x488>
  41692c:	mov	w0, w19
  416930:	b	416948 <printf@plt+0x15108>
  416934:	mov	x19, x0
  416938:	add	x0, sp, #0x30
  41693c:	bl	416f3c <_ZdlPvm@@Base+0x488>
  416940:	mov	x0, x19
  416944:	bl	4017e0 <_Unwind_Resume@plt>
  416948:	ldr	x19, [sp, #16]
  41694c:	ldp	x29, x30, [sp], #80
  416950:	ret
  416954:	sub	sp, sp, #0x10
  416958:	str	x0, [sp, #8]
  41695c:	nop
  416960:	add	sp, sp, #0x10
  416964:	ret
  416968:	stp	x29, x30, [sp, #-32]!
  41696c:	mov	x29, sp
  416970:	str	w0, [sp, #28]
  416974:	str	w1, [sp, #24]
  416978:	ldr	w0, [sp, #28]
  41697c:	cmp	w0, #0x1
  416980:	b.ne	4169a0 <printf@plt+0x15160>  // b.any
  416984:	ldr	w1, [sp, #24]
  416988:	mov	w0, #0xffff                	// #65535
  41698c:	cmp	w1, w0
  416990:	b.ne	4169a0 <printf@plt+0x15160>  // b.any
  416994:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  416998:	add	x0, x0, #0x148
  41699c:	bl	413f0c <printf@plt+0x126cc>
  4169a0:	nop
  4169a4:	ldp	x29, x30, [sp], #32
  4169a8:	ret
  4169ac:	stp	x29, x30, [sp, #-16]!
  4169b0:	mov	x29, sp
  4169b4:	mov	w1, #0xffff                	// #65535
  4169b8:	mov	w0, #0x1                   	// #1
  4169bc:	bl	416968 <printf@plt+0x15128>
  4169c0:	ldp	x29, x30, [sp], #16
  4169c4:	ret
  4169c8:	stp	x29, x30, [sp, #-32]!
  4169cc:	mov	x29, sp
  4169d0:	str	x0, [sp, #24]
  4169d4:	ldr	x0, [sp, #24]
  4169d8:	bl	401540 <strlen@plt>
  4169dc:	mov	x2, x0
  4169e0:	ldr	x1, [sp, #24]
  4169e4:	mov	w0, #0x2                   	// #2
  4169e8:	bl	401750 <write@plt>
  4169ec:	nop
  4169f0:	ldp	x29, x30, [sp], #32
  4169f4:	ret

00000000004169f8 <_Znwm@@Base>:
  4169f8:	stp	x29, x30, [sp, #-48]!
  4169fc:	mov	x29, sp
  416a00:	str	x0, [sp, #24]
  416a04:	ldr	x0, [sp, #24]
  416a08:	cmp	x0, #0x0
  416a0c:	b.ne	416a1c <_Znwm@@Base+0x24>  // b.any
  416a10:	ldr	x0, [sp, #24]
  416a14:	add	x0, x0, #0x1
  416a18:	str	x0, [sp, #24]
  416a1c:	ldr	x0, [sp, #24]
  416a20:	mov	w0, w0
  416a24:	bl	401760 <malloc@plt>
  416a28:	str	x0, [sp, #40]
  416a2c:	ldr	x0, [sp, #40]
  416a30:	cmp	x0, #0x0
  416a34:	b.ne	416a7c <_Znwm@@Base+0x84>  // b.any
  416a38:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  416a3c:	add	x0, x0, #0x150
  416a40:	ldr	x0, [x0]
  416a44:	cmp	x0, #0x0
  416a48:	b.eq	416a68 <_Znwm@@Base+0x70>  // b.none
  416a4c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  416a50:	add	x0, x0, #0x150
  416a54:	ldr	x0, [x0]
  416a58:	bl	4169c8 <printf@plt+0x15188>
  416a5c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  416a60:	add	x0, x0, #0xb08
  416a64:	bl	4169c8 <printf@plt+0x15188>
  416a68:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  416a6c:	add	x0, x0, #0xb10
  416a70:	bl	4169c8 <printf@plt+0x15188>
  416a74:	mov	w0, #0xffffffff            	// #-1
  416a78:	bl	4015d0 <_exit@plt>
  416a7c:	ldr	x0, [sp, #40]
  416a80:	ldp	x29, x30, [sp], #48
  416a84:	ret

0000000000416a88 <_ZdlPv@@Base>:
  416a88:	stp	x29, x30, [sp, #-32]!
  416a8c:	mov	x29, sp
  416a90:	str	x0, [sp, #24]
  416a94:	ldr	x0, [sp, #24]
  416a98:	cmp	x0, #0x0
  416a9c:	b.eq	416aa8 <_ZdlPv@@Base+0x20>  // b.none
  416aa0:	ldr	x0, [sp, #24]
  416aa4:	bl	4015b0 <free@plt>
  416aa8:	nop
  416aac:	ldp	x29, x30, [sp], #32
  416ab0:	ret

0000000000416ab4 <_ZdlPvm@@Base>:
  416ab4:	stp	x29, x30, [sp, #-32]!
  416ab8:	mov	x29, sp
  416abc:	str	x0, [sp, #24]
  416ac0:	str	x1, [sp, #16]
  416ac4:	ldr	x0, [sp, #24]
  416ac8:	cmp	x0, #0x0
  416acc:	b.eq	416ad8 <_ZdlPvm@@Base+0x24>  // b.none
  416ad0:	ldr	x0, [sp, #24]
  416ad4:	bl	4015b0 <free@plt>
  416ad8:	nop
  416adc:	ldp	x29, x30, [sp], #32
  416ae0:	ret
  416ae4:	stp	x29, x30, [sp, #-32]!
  416ae8:	mov	x29, sp
  416aec:	str	w0, [sp, #28]
  416af0:	str	x1, [sp, #16]
  416af4:	ldr	w0, [sp, #28]
  416af8:	cmp	w0, #0x0
  416afc:	b.ne	416b10 <_ZdlPvm@@Base+0x5c>  // b.any
  416b00:	ldr	x0, [sp, #16]
  416b04:	str	wzr, [x0]
  416b08:	mov	x0, #0x0                   	// #0
  416b0c:	b	416b30 <_ZdlPvm@@Base+0x7c>
  416b10:	ldr	w0, [sp, #28]
  416b14:	lsl	w1, w0, #1
  416b18:	ldr	x0, [sp, #16]
  416b1c:	str	w1, [x0]
  416b20:	ldr	x0, [sp, #16]
  416b24:	ldr	w0, [x0]
  416b28:	sxtw	x0, w0
  416b2c:	bl	4014d0 <_Znam@plt>
  416b30:	ldp	x29, x30, [sp], #32
  416b34:	ret
  416b38:	stp	x29, x30, [sp, #-32]!
  416b3c:	mov	x29, sp
  416b40:	str	x0, [sp, #24]
  416b44:	str	w1, [sp, #20]
  416b48:	ldr	x0, [sp, #24]
  416b4c:	cmp	x0, #0x0
  416b50:	b.eq	416b5c <_ZdlPvm@@Base+0xa8>  // b.none
  416b54:	ldr	x0, [sp, #24]
  416b58:	bl	4016f0 <_ZdaPv@plt>
  416b5c:	nop
  416b60:	ldp	x29, x30, [sp], #32
  416b64:	ret
  416b68:	stp	x29, x30, [sp, #-48]!
  416b6c:	mov	x29, sp
  416b70:	str	x0, [sp, #40]
  416b74:	str	w1, [sp, #36]
  416b78:	str	w2, [sp, #32]
  416b7c:	str	x3, [sp, #24]
  416b80:	ldr	w1, [sp, #36]
  416b84:	ldr	w0, [sp, #32]
  416b88:	cmp	w1, w0
  416b8c:	b.lt	416ba4 <_ZdlPvm@@Base+0xf0>  // b.tstop
  416b90:	ldr	x0, [sp, #24]
  416b94:	ldr	w1, [sp, #36]
  416b98:	str	w1, [x0]
  416b9c:	ldr	x0, [sp, #40]
  416ba0:	b	416bf4 <_ZdlPvm@@Base+0x140>
  416ba4:	ldr	x0, [sp, #40]
  416ba8:	cmp	x0, #0x0
  416bac:	b.eq	416bb8 <_ZdlPvm@@Base+0x104>  // b.none
  416bb0:	ldr	x0, [sp, #40]
  416bb4:	bl	4016f0 <_ZdaPv@plt>
  416bb8:	ldr	w0, [sp, #32]
  416bbc:	cmp	w0, #0x0
  416bc0:	b.ne	416bd4 <_ZdlPvm@@Base+0x120>  // b.any
  416bc4:	ldr	x0, [sp, #24]
  416bc8:	str	wzr, [x0]
  416bcc:	mov	x0, #0x0                   	// #0
  416bd0:	b	416bf4 <_ZdlPvm@@Base+0x140>
  416bd4:	ldr	w0, [sp, #32]
  416bd8:	lsl	w1, w0, #1
  416bdc:	ldr	x0, [sp, #24]
  416be0:	str	w1, [x0]
  416be4:	ldr	x0, [sp, #24]
  416be8:	ldr	w0, [x0]
  416bec:	sxtw	x0, w0
  416bf0:	bl	4014d0 <_Znam@plt>
  416bf4:	ldp	x29, x30, [sp], #48
  416bf8:	ret
  416bfc:	stp	x29, x30, [sp, #-64]!
  416c00:	mov	x29, sp
  416c04:	str	x0, [sp, #40]
  416c08:	str	w1, [sp, #36]
  416c0c:	str	w2, [sp, #32]
  416c10:	str	w3, [sp, #28]
  416c14:	str	x4, [sp, #16]
  416c18:	ldr	w1, [sp, #36]
  416c1c:	ldr	w0, [sp, #28]
  416c20:	cmp	w1, w0
  416c24:	b.lt	416c3c <_ZdlPvm@@Base+0x188>  // b.tstop
  416c28:	ldr	x0, [sp, #16]
  416c2c:	ldr	w1, [sp, #36]
  416c30:	str	w1, [x0]
  416c34:	ldr	x0, [sp, #40]
  416c38:	b	416cd8 <_ZdlPvm@@Base+0x224>
  416c3c:	ldr	w0, [sp, #28]
  416c40:	cmp	w0, #0x0
  416c44:	b.ne	416c6c <_ZdlPvm@@Base+0x1b8>  // b.any
  416c48:	ldr	x0, [sp, #40]
  416c4c:	cmp	x0, #0x0
  416c50:	b.eq	416c5c <_ZdlPvm@@Base+0x1a8>  // b.none
  416c54:	ldr	x0, [sp, #40]
  416c58:	bl	4016f0 <_ZdaPv@plt>
  416c5c:	ldr	x0, [sp, #16]
  416c60:	str	wzr, [x0]
  416c64:	mov	x0, #0x0                   	// #0
  416c68:	b	416cd8 <_ZdlPvm@@Base+0x224>
  416c6c:	ldr	w0, [sp, #28]
  416c70:	lsl	w1, w0, #1
  416c74:	ldr	x0, [sp, #16]
  416c78:	str	w1, [x0]
  416c7c:	ldr	x0, [sp, #16]
  416c80:	ldr	w0, [x0]
  416c84:	sxtw	x0, w0
  416c88:	bl	4014d0 <_Znam@plt>
  416c8c:	str	x0, [sp, #56]
  416c90:	ldr	w1, [sp, #32]
  416c94:	ldr	w0, [sp, #28]
  416c98:	cmp	w1, w0
  416c9c:	b.ge	416cc0 <_ZdlPvm@@Base+0x20c>  // b.tcont
  416ca0:	ldr	w0, [sp, #32]
  416ca4:	cmp	w0, #0x0
  416ca8:	b.eq	416cc0 <_ZdlPvm@@Base+0x20c>  // b.none
  416cac:	ldrsw	x0, [sp, #32]
  416cb0:	mov	x2, x0
  416cb4:	ldr	x1, [sp, #40]
  416cb8:	ldr	x0, [sp, #56]
  416cbc:	bl	4014f0 <memcpy@plt>
  416cc0:	ldr	x0, [sp, #40]
  416cc4:	cmp	x0, #0x0
  416cc8:	b.eq	416cd4 <_ZdlPvm@@Base+0x220>  // b.none
  416ccc:	ldr	x0, [sp, #40]
  416cd0:	bl	4016f0 <_ZdaPv@plt>
  416cd4:	ldr	x0, [sp, #56]
  416cd8:	ldp	x29, x30, [sp], #64
  416cdc:	ret
  416ce0:	sub	sp, sp, #0x10
  416ce4:	str	x0, [sp, #8]
  416ce8:	ldr	x0, [sp, #8]
  416cec:	str	xzr, [x0]
  416cf0:	ldr	x0, [sp, #8]
  416cf4:	str	wzr, [x0, #8]
  416cf8:	ldr	x0, [sp, #8]
  416cfc:	str	wzr, [x0, #12]
  416d00:	nop
  416d04:	add	sp, sp, #0x10
  416d08:	ret
  416d0c:	stp	x29, x30, [sp, #-48]!
  416d10:	mov	x29, sp
  416d14:	str	x0, [sp, #40]
  416d18:	str	x1, [sp, #32]
  416d1c:	str	w2, [sp, #28]
  416d20:	ldr	x0, [sp, #40]
  416d24:	ldr	w1, [sp, #28]
  416d28:	str	w1, [x0, #8]
  416d2c:	ldr	w0, [sp, #28]
  416d30:	mvn	w0, w0
  416d34:	lsr	w0, w0, #31
  416d38:	and	w0, w0, #0xff
  416d3c:	mov	w3, w0
  416d40:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  416d44:	add	x2, x0, #0xb28
  416d48:	mov	w1, #0x57                  	// #87
  416d4c:	mov	w0, w3
  416d50:	bl	4073dc <printf@plt+0x5b9c>
  416d54:	ldr	x0, [sp, #40]
  416d58:	add	x0, x0, #0xc
  416d5c:	mov	x1, x0
  416d60:	ldr	w0, [sp, #28]
  416d64:	bl	416ae4 <_ZdlPvm@@Base+0x30>
  416d68:	mov	x1, x0
  416d6c:	ldr	x0, [sp, #40]
  416d70:	str	x1, [x0]
  416d74:	ldr	w0, [sp, #28]
  416d78:	cmp	w0, #0x0
  416d7c:	b.eq	416d98 <_ZdlPvm@@Base+0x2e4>  // b.none
  416d80:	ldr	x0, [sp, #40]
  416d84:	ldr	x0, [x0]
  416d88:	ldrsw	x1, [sp, #28]
  416d8c:	mov	x2, x1
  416d90:	ldr	x1, [sp, #32]
  416d94:	bl	4014f0 <memcpy@plt>
  416d98:	nop
  416d9c:	ldp	x29, x30, [sp], #48
  416da0:	ret
  416da4:	stp	x29, x30, [sp, #-32]!
  416da8:	mov	x29, sp
  416dac:	str	x0, [sp, #24]
  416db0:	str	x1, [sp, #16]
  416db4:	ldr	x0, [sp, #16]
  416db8:	cmp	x0, #0x0
  416dbc:	b.ne	416ddc <_ZdlPvm@@Base+0x328>  // b.any
  416dc0:	ldr	x0, [sp, #24]
  416dc4:	str	wzr, [x0, #8]
  416dc8:	ldr	x0, [sp, #24]
  416dcc:	str	xzr, [x0]
  416dd0:	ldr	x0, [sp, #24]
  416dd4:	str	wzr, [x0, #12]
  416dd8:	b	416e4c <_ZdlPvm@@Base+0x398>
  416ddc:	ldr	x0, [sp, #16]
  416de0:	bl	401540 <strlen@plt>
  416de4:	mov	w1, w0
  416de8:	ldr	x0, [sp, #24]
  416dec:	str	w1, [x0, #8]
  416df0:	ldr	x0, [sp, #24]
  416df4:	ldr	w2, [x0, #8]
  416df8:	ldr	x0, [sp, #24]
  416dfc:	add	x0, x0, #0xc
  416e00:	mov	x1, x0
  416e04:	mov	w0, w2
  416e08:	bl	416ae4 <_ZdlPvm@@Base+0x30>
  416e0c:	mov	x1, x0
  416e10:	ldr	x0, [sp, #24]
  416e14:	str	x1, [x0]
  416e18:	ldr	x0, [sp, #24]
  416e1c:	ldr	w0, [x0, #8]
  416e20:	cmp	w0, #0x0
  416e24:	b.eq	416e4c <_ZdlPvm@@Base+0x398>  // b.none
  416e28:	ldr	x0, [sp, #24]
  416e2c:	ldr	x3, [x0]
  416e30:	ldr	x0, [sp, #24]
  416e34:	ldr	w0, [x0, #8]
  416e38:	sxtw	x0, w0
  416e3c:	mov	x2, x0
  416e40:	ldr	x1, [sp, #16]
  416e44:	mov	x0, x3
  416e48:	bl	4014f0 <memcpy@plt>
  416e4c:	nop
  416e50:	ldp	x29, x30, [sp], #32
  416e54:	ret
  416e58:	stp	x29, x30, [sp, #-32]!
  416e5c:	mov	x29, sp
  416e60:	str	x0, [sp, #24]
  416e64:	strb	w1, [sp, #23]
  416e68:	ldr	x0, [sp, #24]
  416e6c:	mov	w1, #0x1                   	// #1
  416e70:	str	w1, [x0, #8]
  416e74:	ldr	x0, [sp, #24]
  416e78:	add	x0, x0, #0xc
  416e7c:	mov	x1, x0
  416e80:	mov	w0, #0x1                   	// #1
  416e84:	bl	416ae4 <_ZdlPvm@@Base+0x30>
  416e88:	mov	x1, x0
  416e8c:	ldr	x0, [sp, #24]
  416e90:	str	x1, [x0]
  416e94:	ldr	x0, [sp, #24]
  416e98:	ldr	x0, [x0]
  416e9c:	ldrb	w1, [sp, #23]
  416ea0:	strb	w1, [x0]
  416ea4:	nop
  416ea8:	ldp	x29, x30, [sp], #32
  416eac:	ret
  416eb0:	stp	x29, x30, [sp, #-32]!
  416eb4:	mov	x29, sp
  416eb8:	str	x0, [sp, #24]
  416ebc:	str	x1, [sp, #16]
  416ec0:	ldr	x0, [sp, #16]
  416ec4:	ldr	w1, [x0, #8]
  416ec8:	ldr	x0, [sp, #24]
  416ecc:	str	w1, [x0, #8]
  416ed0:	ldr	x0, [sp, #24]
  416ed4:	ldr	w2, [x0, #8]
  416ed8:	ldr	x0, [sp, #24]
  416edc:	add	x0, x0, #0xc
  416ee0:	mov	x1, x0
  416ee4:	mov	w0, w2
  416ee8:	bl	416ae4 <_ZdlPvm@@Base+0x30>
  416eec:	mov	x1, x0
  416ef0:	ldr	x0, [sp, #24]
  416ef4:	str	x1, [x0]
  416ef8:	ldr	x0, [sp, #24]
  416efc:	ldr	w0, [x0, #8]
  416f00:	cmp	w0, #0x0
  416f04:	b.eq	416f30 <_ZdlPvm@@Base+0x47c>  // b.none
  416f08:	ldr	x0, [sp, #24]
  416f0c:	ldr	x3, [x0]
  416f10:	ldr	x0, [sp, #16]
  416f14:	ldr	x1, [x0]
  416f18:	ldr	x0, [sp, #24]
  416f1c:	ldr	w0, [x0, #8]
  416f20:	sxtw	x0, w0
  416f24:	mov	x2, x0
  416f28:	mov	x0, x3
  416f2c:	bl	4014f0 <memcpy@plt>
  416f30:	nop
  416f34:	ldp	x29, x30, [sp], #32
  416f38:	ret
  416f3c:	stp	x29, x30, [sp, #-32]!
  416f40:	mov	x29, sp
  416f44:	str	x0, [sp, #24]
  416f48:	ldr	x0, [sp, #24]
  416f4c:	ldr	x2, [x0]
  416f50:	ldr	x0, [sp, #24]
  416f54:	ldr	w0, [x0, #12]
  416f58:	mov	w1, w0
  416f5c:	mov	x0, x2
  416f60:	bl	416b38 <_ZdlPvm@@Base+0x84>
  416f64:	nop
  416f68:	ldp	x29, x30, [sp], #32
  416f6c:	ret
  416f70:	stp	x29, x30, [sp, #-32]!
  416f74:	mov	x29, sp
  416f78:	str	x0, [sp, #24]
  416f7c:	str	x1, [sp, #16]
  416f80:	ldr	x0, [sp, #24]
  416f84:	ldr	x4, [x0]
  416f88:	ldr	x0, [sp, #24]
  416f8c:	ldr	w1, [x0, #12]
  416f90:	ldr	x0, [sp, #16]
  416f94:	ldr	w2, [x0, #8]
  416f98:	ldr	x0, [sp, #24]
  416f9c:	add	x0, x0, #0xc
  416fa0:	mov	x3, x0
  416fa4:	mov	x0, x4
  416fa8:	bl	416b68 <_ZdlPvm@@Base+0xb4>
  416fac:	mov	x1, x0
  416fb0:	ldr	x0, [sp, #24]
  416fb4:	str	x1, [x0]
  416fb8:	ldr	x0, [sp, #16]
  416fbc:	ldr	w1, [x0, #8]
  416fc0:	ldr	x0, [sp, #24]
  416fc4:	str	w1, [x0, #8]
  416fc8:	ldr	x0, [sp, #24]
  416fcc:	ldr	w0, [x0, #8]
  416fd0:	cmp	w0, #0x0
  416fd4:	b.eq	417000 <_ZdlPvm@@Base+0x54c>  // b.none
  416fd8:	ldr	x0, [sp, #24]
  416fdc:	ldr	x3, [x0]
  416fe0:	ldr	x0, [sp, #16]
  416fe4:	ldr	x1, [x0]
  416fe8:	ldr	x0, [sp, #24]
  416fec:	ldr	w0, [x0, #8]
  416ff0:	sxtw	x0, w0
  416ff4:	mov	x2, x0
  416ff8:	mov	x0, x3
  416ffc:	bl	4014f0 <memcpy@plt>
  417000:	ldr	x0, [sp, #24]
  417004:	ldp	x29, x30, [sp], #32
  417008:	ret
  41700c:	stp	x29, x30, [sp, #-48]!
  417010:	mov	x29, sp
  417014:	str	x0, [sp, #24]
  417018:	str	x1, [sp, #16]
  41701c:	ldr	x0, [sp, #16]
  417020:	cmp	x0, #0x0
  417024:	b.ne	417060 <_ZdlPvm@@Base+0x5ac>  // b.any
  417028:	ldr	x0, [sp, #24]
  41702c:	ldr	x2, [x0]
  417030:	ldr	x0, [sp, #24]
  417034:	ldr	w0, [x0, #8]
  417038:	mov	w1, w0
  41703c:	mov	x0, x2
  417040:	bl	416b38 <_ZdlPvm@@Base+0x84>
  417044:	ldr	x0, [sp, #24]
  417048:	str	wzr, [x0, #8]
  41704c:	ldr	x0, [sp, #24]
  417050:	str	xzr, [x0]
  417054:	ldr	x0, [sp, #24]
  417058:	str	wzr, [x0, #12]
  41705c:	b	4170e0 <_ZdlPvm@@Base+0x62c>
  417060:	ldr	x0, [sp, #16]
  417064:	bl	401540 <strlen@plt>
  417068:	str	w0, [sp, #44]
  41706c:	ldr	x0, [sp, #24]
  417070:	ldr	x4, [x0]
  417074:	ldr	x0, [sp, #24]
  417078:	ldr	w1, [x0, #12]
  41707c:	ldr	x0, [sp, #24]
  417080:	add	x0, x0, #0xc
  417084:	mov	x3, x0
  417088:	ldr	w2, [sp, #44]
  41708c:	mov	x0, x4
  417090:	bl	416b68 <_ZdlPvm@@Base+0xb4>
  417094:	mov	x1, x0
  417098:	ldr	x0, [sp, #24]
  41709c:	str	x1, [x0]
  4170a0:	ldr	x0, [sp, #24]
  4170a4:	ldr	w1, [sp, #44]
  4170a8:	str	w1, [x0, #8]
  4170ac:	ldr	x0, [sp, #24]
  4170b0:	ldr	w0, [x0, #8]
  4170b4:	cmp	w0, #0x0
  4170b8:	b.eq	4170e0 <_ZdlPvm@@Base+0x62c>  // b.none
  4170bc:	ldr	x0, [sp, #24]
  4170c0:	ldr	x3, [x0]
  4170c4:	ldr	x0, [sp, #24]
  4170c8:	ldr	w0, [x0, #8]
  4170cc:	sxtw	x0, w0
  4170d0:	mov	x2, x0
  4170d4:	ldr	x1, [sp, #16]
  4170d8:	mov	x0, x3
  4170dc:	bl	4014f0 <memcpy@plt>
  4170e0:	ldr	x0, [sp, #24]
  4170e4:	ldp	x29, x30, [sp], #48
  4170e8:	ret
  4170ec:	stp	x29, x30, [sp, #-32]!
  4170f0:	mov	x29, sp
  4170f4:	str	x0, [sp, #24]
  4170f8:	strb	w1, [sp, #23]
  4170fc:	ldr	x0, [sp, #24]
  417100:	ldr	x4, [x0]
  417104:	ldr	x0, [sp, #24]
  417108:	ldr	w1, [x0, #12]
  41710c:	ldr	x0, [sp, #24]
  417110:	add	x0, x0, #0xc
  417114:	mov	x3, x0
  417118:	mov	w2, #0x1                   	// #1
  41711c:	mov	x0, x4
  417120:	bl	416b68 <_ZdlPvm@@Base+0xb4>
  417124:	mov	x1, x0
  417128:	ldr	x0, [sp, #24]
  41712c:	str	x1, [x0]
  417130:	ldr	x0, [sp, #24]
  417134:	mov	w1, #0x1                   	// #1
  417138:	str	w1, [x0, #8]
  41713c:	ldr	x0, [sp, #24]
  417140:	ldr	x0, [x0]
  417144:	ldrb	w1, [sp, #23]
  417148:	strb	w1, [x0]
  41714c:	ldr	x0, [sp, #24]
  417150:	ldp	x29, x30, [sp], #32
  417154:	ret
  417158:	stp	x29, x30, [sp, #-32]!
  41715c:	mov	x29, sp
  417160:	str	x0, [sp, #24]
  417164:	str	x1, [sp, #16]
  417168:	ldr	x0, [sp, #24]
  41716c:	ldr	x2, [x0]
  417170:	ldr	x0, [sp, #24]
  417174:	ldr	w0, [x0, #12]
  417178:	mov	w1, w0
  41717c:	mov	x0, x2
  417180:	bl	416b38 <_ZdlPvm@@Base+0x84>
  417184:	ldr	x0, [sp, #16]
  417188:	ldr	x1, [x0]
  41718c:	ldr	x0, [sp, #24]
  417190:	str	x1, [x0]
  417194:	ldr	x0, [sp, #16]
  417198:	ldr	w1, [x0, #8]
  41719c:	ldr	x0, [sp, #24]
  4171a0:	str	w1, [x0, #8]
  4171a4:	ldr	x0, [sp, #16]
  4171a8:	ldr	w1, [x0, #12]
  4171ac:	ldr	x0, [sp, #24]
  4171b0:	str	w1, [x0, #12]
  4171b4:	ldr	x0, [sp, #16]
  4171b8:	str	xzr, [x0]
  4171bc:	ldr	x0, [sp, #16]
  4171c0:	str	wzr, [x0, #8]
  4171c4:	ldr	x0, [sp, #16]
  4171c8:	str	wzr, [x0, #12]
  4171cc:	nop
  4171d0:	ldp	x29, x30, [sp], #32
  4171d4:	ret
  4171d8:	stp	x29, x30, [sp, #-32]!
  4171dc:	mov	x29, sp
  4171e0:	str	x0, [sp, #24]
  4171e4:	ldr	x0, [sp, #24]
  4171e8:	ldr	x5, [x0]
  4171ec:	ldr	x0, [sp, #24]
  4171f0:	ldr	w1, [x0, #12]
  4171f4:	ldr	x0, [sp, #24]
  4171f8:	ldr	w2, [x0, #8]
  4171fc:	ldr	x0, [sp, #24]
  417200:	ldr	w0, [x0, #8]
  417204:	add	w3, w0, #0x1
  417208:	ldr	x0, [sp, #24]
  41720c:	add	x0, x0, #0xc
  417210:	mov	x4, x0
  417214:	mov	x0, x5
  417218:	bl	416bfc <_ZdlPvm@@Base+0x148>
  41721c:	mov	x1, x0
  417220:	ldr	x0, [sp, #24]
  417224:	str	x1, [x0]
  417228:	nop
  41722c:	ldp	x29, x30, [sp], #32
  417230:	ret
  417234:	stp	x29, x30, [sp, #-48]!
  417238:	mov	x29, sp
  41723c:	str	x0, [sp, #24]
  417240:	str	x1, [sp, #16]
  417244:	ldr	x0, [sp, #16]
  417248:	cmp	x0, #0x0
  41724c:	b.eq	4172f4 <_ZdlPvm@@Base+0x840>  // b.none
  417250:	ldr	x0, [sp, #16]
  417254:	bl	401540 <strlen@plt>
  417258:	str	w0, [sp, #44]
  41725c:	ldr	x0, [sp, #24]
  417260:	ldr	w0, [x0, #8]
  417264:	ldr	w1, [sp, #44]
  417268:	add	w0, w1, w0
  41726c:	str	w0, [sp, #40]
  417270:	ldr	x0, [sp, #24]
  417274:	ldr	w0, [x0, #12]
  417278:	ldr	w1, [sp, #40]
  41727c:	cmp	w1, w0
  417280:	b.le	4172c0 <_ZdlPvm@@Base+0x80c>
  417284:	ldr	x0, [sp, #24]
  417288:	ldr	x5, [x0]
  41728c:	ldr	x0, [sp, #24]
  417290:	ldr	w1, [x0, #12]
  417294:	ldr	x0, [sp, #24]
  417298:	ldr	w2, [x0, #8]
  41729c:	ldr	x0, [sp, #24]
  4172a0:	add	x0, x0, #0xc
  4172a4:	mov	x4, x0
  4172a8:	ldr	w3, [sp, #40]
  4172ac:	mov	x0, x5
  4172b0:	bl	416bfc <_ZdlPvm@@Base+0x148>
  4172b4:	mov	x1, x0
  4172b8:	ldr	x0, [sp, #24]
  4172bc:	str	x1, [x0]
  4172c0:	ldr	x0, [sp, #24]
  4172c4:	ldr	x1, [x0]
  4172c8:	ldr	x0, [sp, #24]
  4172cc:	ldr	w0, [x0, #8]
  4172d0:	sxtw	x0, w0
  4172d4:	add	x0, x1, x0
  4172d8:	ldrsw	x1, [sp, #44]
  4172dc:	mov	x2, x1
  4172e0:	ldr	x1, [sp, #16]
  4172e4:	bl	4014f0 <memcpy@plt>
  4172e8:	ldr	x0, [sp, #24]
  4172ec:	ldr	w1, [sp, #40]
  4172f0:	str	w1, [x0, #8]
  4172f4:	ldr	x0, [sp, #24]
  4172f8:	ldp	x29, x30, [sp], #48
  4172fc:	ret
  417300:	stp	x29, x30, [sp, #-48]!
  417304:	mov	x29, sp
  417308:	str	x0, [sp, #24]
  41730c:	str	x1, [sp, #16]
  417310:	ldr	x0, [sp, #16]
  417314:	ldr	w0, [x0, #8]
  417318:	cmp	w0, #0x0
  41731c:	b.eq	4173cc <_ZdlPvm@@Base+0x918>  // b.none
  417320:	ldr	x0, [sp, #24]
  417324:	ldr	w1, [x0, #8]
  417328:	ldr	x0, [sp, #16]
  41732c:	ldr	w0, [x0, #8]
  417330:	add	w0, w1, w0
  417334:	str	w0, [sp, #44]
  417338:	ldr	x0, [sp, #24]
  41733c:	ldr	w0, [x0, #12]
  417340:	ldr	w1, [sp, #44]
  417344:	cmp	w1, w0
  417348:	b.le	417388 <_ZdlPvm@@Base+0x8d4>
  41734c:	ldr	x0, [sp, #24]
  417350:	ldr	x5, [x0]
  417354:	ldr	x0, [sp, #24]
  417358:	ldr	w1, [x0, #12]
  41735c:	ldr	x0, [sp, #24]
  417360:	ldr	w2, [x0, #8]
  417364:	ldr	x0, [sp, #24]
  417368:	add	x0, x0, #0xc
  41736c:	mov	x4, x0
  417370:	ldr	w3, [sp, #44]
  417374:	mov	x0, x5
  417378:	bl	416bfc <_ZdlPvm@@Base+0x148>
  41737c:	mov	x1, x0
  417380:	ldr	x0, [sp, #24]
  417384:	str	x1, [x0]
  417388:	ldr	x0, [sp, #24]
  41738c:	ldr	x1, [x0]
  417390:	ldr	x0, [sp, #24]
  417394:	ldr	w0, [x0, #8]
  417398:	sxtw	x0, w0
  41739c:	add	x3, x1, x0
  4173a0:	ldr	x0, [sp, #16]
  4173a4:	ldr	x1, [x0]
  4173a8:	ldr	x0, [sp, #16]
  4173ac:	ldr	w0, [x0, #8]
  4173b0:	sxtw	x0, w0
  4173b4:	mov	x2, x0
  4173b8:	mov	x0, x3
  4173bc:	bl	4014f0 <memcpy@plt>
  4173c0:	ldr	x0, [sp, #24]
  4173c4:	ldr	w1, [sp, #44]
  4173c8:	str	w1, [x0, #8]
  4173cc:	ldr	x0, [sp, #24]
  4173d0:	ldp	x29, x30, [sp], #48
  4173d4:	ret
  4173d8:	stp	x29, x30, [sp, #-64]!
  4173dc:	mov	x29, sp
  4173e0:	str	x0, [sp, #40]
  4173e4:	str	x1, [sp, #32]
  4173e8:	str	w2, [sp, #28]
  4173ec:	ldr	w0, [sp, #28]
  4173f0:	cmp	w0, #0x0
  4173f4:	b.le	417490 <_ZdlPvm@@Base+0x9dc>
  4173f8:	ldr	x0, [sp, #40]
  4173fc:	ldr	w0, [x0, #8]
  417400:	ldr	w1, [sp, #28]
  417404:	add	w0, w1, w0
  417408:	str	w0, [sp, #60]
  41740c:	ldr	x0, [sp, #40]
  417410:	ldr	w0, [x0, #12]
  417414:	ldr	w1, [sp, #60]
  417418:	cmp	w1, w0
  41741c:	b.le	41745c <_ZdlPvm@@Base+0x9a8>
  417420:	ldr	x0, [sp, #40]
  417424:	ldr	x5, [x0]
  417428:	ldr	x0, [sp, #40]
  41742c:	ldr	w1, [x0, #12]
  417430:	ldr	x0, [sp, #40]
  417434:	ldr	w2, [x0, #8]
  417438:	ldr	x0, [sp, #40]
  41743c:	add	x0, x0, #0xc
  417440:	mov	x4, x0
  417444:	ldr	w3, [sp, #60]
  417448:	mov	x0, x5
  41744c:	bl	416bfc <_ZdlPvm@@Base+0x148>
  417450:	mov	x1, x0
  417454:	ldr	x0, [sp, #40]
  417458:	str	x1, [x0]
  41745c:	ldr	x0, [sp, #40]
  417460:	ldr	x1, [x0]
  417464:	ldr	x0, [sp, #40]
  417468:	ldr	w0, [x0, #8]
  41746c:	sxtw	x0, w0
  417470:	add	x0, x1, x0
  417474:	ldrsw	x1, [sp, #28]
  417478:	mov	x2, x1
  41747c:	ldr	x1, [sp, #32]
  417480:	bl	4014f0 <memcpy@plt>
  417484:	ldr	x0, [sp, #40]
  417488:	ldr	w1, [sp, #60]
  41748c:	str	w1, [x0, #8]
  417490:	nop
  417494:	ldp	x29, x30, [sp], #64
  417498:	ret
  41749c:	stp	x29, x30, [sp, #-48]!
  4174a0:	mov	x29, sp
  4174a4:	str	x0, [sp, #40]
  4174a8:	str	x1, [sp, #32]
  4174ac:	str	w2, [sp, #28]
  4174b0:	str	x3, [sp, #16]
  4174b4:	str	w4, [sp, #24]
  4174b8:	ldr	w0, [sp, #28]
  4174bc:	cmp	w0, #0x0
  4174c0:	b.lt	4174d8 <_ZdlPvm@@Base+0xa24>  // b.tstop
  4174c4:	ldr	w0, [sp, #24]
  4174c8:	cmp	w0, #0x0
  4174cc:	b.lt	4174d8 <_ZdlPvm@@Base+0xa24>  // b.tstop
  4174d0:	mov	w0, #0x1                   	// #1
  4174d4:	b	4174dc <_ZdlPvm@@Base+0xa28>
  4174d8:	mov	w0, #0x0                   	// #0
  4174dc:	mov	w3, w0
  4174e0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  4174e4:	add	x2, x0, #0xb28
  4174e8:	mov	w1, #0xd7                  	// #215
  4174ec:	mov	w0, w3
  4174f0:	bl	4073dc <printf@plt+0x5b9c>
  4174f4:	ldr	w1, [sp, #28]
  4174f8:	ldr	w0, [sp, #24]
  4174fc:	add	w1, w1, w0
  417500:	ldr	x0, [sp, #40]
  417504:	str	w1, [x0, #8]
  417508:	ldr	x0, [sp, #40]
  41750c:	ldr	w0, [x0, #8]
  417510:	cmp	w0, #0x0
  417514:	b.ne	41752c <_ZdlPvm@@Base+0xa78>  // b.any
  417518:	ldr	x0, [sp, #40]
  41751c:	str	wzr, [x0, #12]
  417520:	ldr	x0, [sp, #40]
  417524:	str	xzr, [x0]
  417528:	b	4175c0 <_ZdlPvm@@Base+0xb0c>
  41752c:	ldr	x0, [sp, #40]
  417530:	ldr	w2, [x0, #8]
  417534:	ldr	x0, [sp, #40]
  417538:	add	x0, x0, #0xc
  41753c:	mov	x1, x0
  417540:	mov	w0, w2
  417544:	bl	416ae4 <_ZdlPvm@@Base+0x30>
  417548:	mov	x1, x0
  41754c:	ldr	x0, [sp, #40]
  417550:	str	x1, [x0]
  417554:	ldr	w0, [sp, #28]
  417558:	cmp	w0, #0x0
  41755c:	b.ne	41757c <_ZdlPvm@@Base+0xac8>  // b.any
  417560:	ldr	x0, [sp, #40]
  417564:	ldr	x0, [x0]
  417568:	ldrsw	x1, [sp, #24]
  41756c:	mov	x2, x1
  417570:	ldr	x1, [sp, #16]
  417574:	bl	4014f0 <memcpy@plt>
  417578:	b	4175c0 <_ZdlPvm@@Base+0xb0c>
  41757c:	ldr	x0, [sp, #40]
  417580:	ldr	x0, [x0]
  417584:	ldrsw	x1, [sp, #28]
  417588:	mov	x2, x1
  41758c:	ldr	x1, [sp, #32]
  417590:	bl	4014f0 <memcpy@plt>
  417594:	ldr	w0, [sp, #24]
  417598:	cmp	w0, #0x0
  41759c:	b.eq	4175c0 <_ZdlPvm@@Base+0xb0c>  // b.none
  4175a0:	ldr	x0, [sp, #40]
  4175a4:	ldr	x1, [x0]
  4175a8:	ldrsw	x0, [sp, #28]
  4175ac:	add	x0, x1, x0
  4175b0:	ldrsw	x1, [sp, #24]
  4175b4:	mov	x2, x1
  4175b8:	ldr	x1, [sp, #16]
  4175bc:	bl	4014f0 <memcpy@plt>
  4175c0:	nop
  4175c4:	ldp	x29, x30, [sp], #48
  4175c8:	ret
  4175cc:	stp	x29, x30, [sp, #-32]!
  4175d0:	mov	x29, sp
  4175d4:	str	x0, [sp, #24]
  4175d8:	str	x1, [sp, #16]
  4175dc:	ldr	x0, [sp, #24]
  4175e0:	ldr	w1, [x0, #8]
  4175e4:	ldr	x0, [sp, #16]
  4175e8:	ldr	w0, [x0, #8]
  4175ec:	cmp	w1, w0
  4175f0:	b.gt	417644 <_ZdlPvm@@Base+0xb90>
  4175f4:	ldr	x0, [sp, #24]
  4175f8:	ldr	w0, [x0, #8]
  4175fc:	cmp	w0, #0x0
  417600:	b.eq	417634 <_ZdlPvm@@Base+0xb80>  // b.none
  417604:	ldr	x0, [sp, #24]
  417608:	ldr	x3, [x0]
  41760c:	ldr	x0, [sp, #16]
  417610:	ldr	x1, [x0]
  417614:	ldr	x0, [sp, #24]
  417618:	ldr	w0, [x0, #8]
  41761c:	sxtw	x0, w0
  417620:	mov	x2, x0
  417624:	mov	x0, x3
  417628:	bl	4015a0 <memcmp@plt>
  41762c:	cmp	w0, #0x0
  417630:	b.gt	41763c <_ZdlPvm@@Base+0xb88>
  417634:	mov	w0, #0x1                   	// #1
  417638:	b	417640 <_ZdlPvm@@Base+0xb8c>
  41763c:	mov	w0, #0x0                   	// #0
  417640:	b	417690 <_ZdlPvm@@Base+0xbdc>
  417644:	ldr	x0, [sp, #16]
  417648:	ldr	w0, [x0, #8]
  41764c:	cmp	w0, #0x0
  417650:	b.eq	41768c <_ZdlPvm@@Base+0xbd8>  // b.none
  417654:	ldr	x0, [sp, #24]
  417658:	ldr	x3, [x0]
  41765c:	ldr	x0, [sp, #16]
  417660:	ldr	x1, [x0]
  417664:	ldr	x0, [sp, #16]
  417668:	ldr	w0, [x0, #8]
  41766c:	sxtw	x0, w0
  417670:	mov	x2, x0
  417674:	mov	x0, x3
  417678:	bl	4015a0 <memcmp@plt>
  41767c:	cmp	w0, #0x0
  417680:	b.ge	41768c <_ZdlPvm@@Base+0xbd8>  // b.tcont
  417684:	mov	w0, #0x1                   	// #1
  417688:	b	417690 <_ZdlPvm@@Base+0xbdc>
  41768c:	mov	w0, #0x0                   	// #0
  417690:	ldp	x29, x30, [sp], #32
  417694:	ret
  417698:	stp	x29, x30, [sp, #-32]!
  41769c:	mov	x29, sp
  4176a0:	str	x0, [sp, #24]
  4176a4:	str	x1, [sp, #16]
  4176a8:	ldr	x0, [sp, #24]
  4176ac:	ldr	w1, [x0, #8]
  4176b0:	ldr	x0, [sp, #16]
  4176b4:	ldr	w0, [x0, #8]
  4176b8:	cmp	w1, w0
  4176bc:	b.ge	417710 <_ZdlPvm@@Base+0xc5c>  // b.tcont
  4176c0:	ldr	x0, [sp, #24]
  4176c4:	ldr	w0, [x0, #8]
  4176c8:	cmp	w0, #0x0
  4176cc:	b.eq	417700 <_ZdlPvm@@Base+0xc4c>  // b.none
  4176d0:	ldr	x0, [sp, #24]
  4176d4:	ldr	x3, [x0]
  4176d8:	ldr	x0, [sp, #16]
  4176dc:	ldr	x1, [x0]
  4176e0:	ldr	x0, [sp, #24]
  4176e4:	ldr	w0, [x0, #8]
  4176e8:	sxtw	x0, w0
  4176ec:	mov	x2, x0
  4176f0:	mov	x0, x3
  4176f4:	bl	4015a0 <memcmp@plt>
  4176f8:	cmp	w0, #0x0
  4176fc:	b.gt	417708 <_ZdlPvm@@Base+0xc54>
  417700:	mov	w0, #0x1                   	// #1
  417704:	b	41770c <_ZdlPvm@@Base+0xc58>
  417708:	mov	w0, #0x0                   	// #0
  41770c:	b	41775c <_ZdlPvm@@Base+0xca8>
  417710:	ldr	x0, [sp, #16]
  417714:	ldr	w0, [x0, #8]
  417718:	cmp	w0, #0x0
  41771c:	b.eq	417758 <_ZdlPvm@@Base+0xca4>  // b.none
  417720:	ldr	x0, [sp, #24]
  417724:	ldr	x3, [x0]
  417728:	ldr	x0, [sp, #16]
  41772c:	ldr	x1, [x0]
  417730:	ldr	x0, [sp, #16]
  417734:	ldr	w0, [x0, #8]
  417738:	sxtw	x0, w0
  41773c:	mov	x2, x0
  417740:	mov	x0, x3
  417744:	bl	4015a0 <memcmp@plt>
  417748:	cmp	w0, #0x0
  41774c:	b.ge	417758 <_ZdlPvm@@Base+0xca4>  // b.tcont
  417750:	mov	w0, #0x1                   	// #1
  417754:	b	41775c <_ZdlPvm@@Base+0xca8>
  417758:	mov	w0, #0x0                   	// #0
  41775c:	ldp	x29, x30, [sp], #32
  417760:	ret
  417764:	stp	x29, x30, [sp, #-32]!
  417768:	mov	x29, sp
  41776c:	str	x0, [sp, #24]
  417770:	str	x1, [sp, #16]
  417774:	ldr	x0, [sp, #24]
  417778:	ldr	w1, [x0, #8]
  41777c:	ldr	x0, [sp, #16]
  417780:	ldr	w0, [x0, #8]
  417784:	cmp	w1, w0
  417788:	b.lt	4177dc <_ZdlPvm@@Base+0xd28>  // b.tstop
  41778c:	ldr	x0, [sp, #16]
  417790:	ldr	w0, [x0, #8]
  417794:	cmp	w0, #0x0
  417798:	b.eq	4177cc <_ZdlPvm@@Base+0xd18>  // b.none
  41779c:	ldr	x0, [sp, #24]
  4177a0:	ldr	x3, [x0]
  4177a4:	ldr	x0, [sp, #16]
  4177a8:	ldr	x1, [x0]
  4177ac:	ldr	x0, [sp, #16]
  4177b0:	ldr	w0, [x0, #8]
  4177b4:	sxtw	x0, w0
  4177b8:	mov	x2, x0
  4177bc:	mov	x0, x3
  4177c0:	bl	4015a0 <memcmp@plt>
  4177c4:	cmp	w0, #0x0
  4177c8:	b.lt	4177d4 <_ZdlPvm@@Base+0xd20>  // b.tstop
  4177cc:	mov	w0, #0x1                   	// #1
  4177d0:	b	4177d8 <_ZdlPvm@@Base+0xd24>
  4177d4:	mov	w0, #0x0                   	// #0
  4177d8:	b	417828 <_ZdlPvm@@Base+0xd74>
  4177dc:	ldr	x0, [sp, #24]
  4177e0:	ldr	w0, [x0, #8]
  4177e4:	cmp	w0, #0x0
  4177e8:	b.eq	417824 <_ZdlPvm@@Base+0xd70>  // b.none
  4177ec:	ldr	x0, [sp, #24]
  4177f0:	ldr	x3, [x0]
  4177f4:	ldr	x0, [sp, #16]
  4177f8:	ldr	x1, [x0]
  4177fc:	ldr	x0, [sp, #24]
  417800:	ldr	w0, [x0, #8]
  417804:	sxtw	x0, w0
  417808:	mov	x2, x0
  41780c:	mov	x0, x3
  417810:	bl	4015a0 <memcmp@plt>
  417814:	cmp	w0, #0x0
  417818:	b.le	417824 <_ZdlPvm@@Base+0xd70>
  41781c:	mov	w0, #0x1                   	// #1
  417820:	b	417828 <_ZdlPvm@@Base+0xd74>
  417824:	mov	w0, #0x0                   	// #0
  417828:	ldp	x29, x30, [sp], #32
  41782c:	ret
  417830:	stp	x29, x30, [sp, #-32]!
  417834:	mov	x29, sp
  417838:	str	x0, [sp, #24]
  41783c:	str	x1, [sp, #16]
  417840:	ldr	x0, [sp, #24]
  417844:	ldr	w1, [x0, #8]
  417848:	ldr	x0, [sp, #16]
  41784c:	ldr	w0, [x0, #8]
  417850:	cmp	w1, w0
  417854:	b.le	4178a8 <_ZdlPvm@@Base+0xdf4>
  417858:	ldr	x0, [sp, #16]
  41785c:	ldr	w0, [x0, #8]
  417860:	cmp	w0, #0x0
  417864:	b.eq	417898 <_ZdlPvm@@Base+0xde4>  // b.none
  417868:	ldr	x0, [sp, #24]
  41786c:	ldr	x3, [x0]
  417870:	ldr	x0, [sp, #16]
  417874:	ldr	x1, [x0]
  417878:	ldr	x0, [sp, #16]
  41787c:	ldr	w0, [x0, #8]
  417880:	sxtw	x0, w0
  417884:	mov	x2, x0
  417888:	mov	x0, x3
  41788c:	bl	4015a0 <memcmp@plt>
  417890:	cmp	w0, #0x0
  417894:	b.lt	4178a0 <_ZdlPvm@@Base+0xdec>  // b.tstop
  417898:	mov	w0, #0x1                   	// #1
  41789c:	b	4178a4 <_ZdlPvm@@Base+0xdf0>
  4178a0:	mov	w0, #0x0                   	// #0
  4178a4:	b	4178f4 <_ZdlPvm@@Base+0xe40>
  4178a8:	ldr	x0, [sp, #24]
  4178ac:	ldr	w0, [x0, #8]
  4178b0:	cmp	w0, #0x0
  4178b4:	b.eq	4178f0 <_ZdlPvm@@Base+0xe3c>  // b.none
  4178b8:	ldr	x0, [sp, #24]
  4178bc:	ldr	x3, [x0]
  4178c0:	ldr	x0, [sp, #16]
  4178c4:	ldr	x1, [x0]
  4178c8:	ldr	x0, [sp, #24]
  4178cc:	ldr	w0, [x0, #8]
  4178d0:	sxtw	x0, w0
  4178d4:	mov	x2, x0
  4178d8:	mov	x0, x3
  4178dc:	bl	4015a0 <memcmp@plt>
  4178e0:	cmp	w0, #0x0
  4178e4:	b.le	4178f0 <_ZdlPvm@@Base+0xe3c>
  4178e8:	mov	w0, #0x1                   	// #1
  4178ec:	b	4178f4 <_ZdlPvm@@Base+0xe40>
  4178f0:	mov	w0, #0x0                   	// #0
  4178f4:	ldp	x29, x30, [sp], #32
  4178f8:	ret
  4178fc:	stp	x29, x30, [sp, #-32]!
  417900:	mov	x29, sp
  417904:	str	x0, [sp, #24]
  417908:	str	w1, [sp, #20]
  41790c:	ldr	w0, [sp, #20]
  417910:	mvn	w0, w0
  417914:	lsr	w0, w0, #31
  417918:	and	w0, w0, #0xff
  41791c:	mov	w3, w0
  417920:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  417924:	add	x2, x0, #0xb28
  417928:	mov	w1, #0x107                 	// #263
  41792c:	mov	w0, w3
  417930:	bl	4073dc <printf@plt+0x5b9c>
  417934:	ldr	x0, [sp, #24]
  417938:	ldr	w0, [x0, #12]
  41793c:	ldr	w1, [sp, #20]
  417940:	cmp	w1, w0
  417944:	b.le	417984 <_ZdlPvm@@Base+0xed0>
  417948:	ldr	x0, [sp, #24]
  41794c:	ldr	x5, [x0]
  417950:	ldr	x0, [sp, #24]
  417954:	ldr	w1, [x0, #12]
  417958:	ldr	x0, [sp, #24]
  41795c:	ldr	w2, [x0, #8]
  417960:	ldr	x0, [sp, #24]
  417964:	add	x0, x0, #0xc
  417968:	mov	x4, x0
  41796c:	ldr	w3, [sp, #20]
  417970:	mov	x0, x5
  417974:	bl	416bfc <_ZdlPvm@@Base+0x148>
  417978:	mov	x1, x0
  41797c:	ldr	x0, [sp, #24]
  417980:	str	x1, [x0]
  417984:	ldr	x0, [sp, #24]
  417988:	ldr	w1, [sp, #20]
  41798c:	str	w1, [x0, #8]
  417990:	nop
  417994:	ldp	x29, x30, [sp], #32
  417998:	ret
  41799c:	sub	sp, sp, #0x10
  4179a0:	str	x0, [sp, #8]
  4179a4:	ldr	x0, [sp, #8]
  4179a8:	str	wzr, [x0, #8]
  4179ac:	nop
  4179b0:	add	sp, sp, #0x10
  4179b4:	ret
  4179b8:	stp	x29, x30, [sp, #-48]!
  4179bc:	mov	x29, sp
  4179c0:	str	x0, [sp, #24]
  4179c4:	strb	w1, [sp, #23]
  4179c8:	ldr	x0, [sp, #24]
  4179cc:	ldr	x0, [x0]
  4179d0:	cmp	x0, #0x0
  4179d4:	b.eq	417a00 <_ZdlPvm@@Base+0xf4c>  // b.none
  4179d8:	ldr	x0, [sp, #24]
  4179dc:	ldr	x3, [x0]
  4179e0:	ldrb	w1, [sp, #23]
  4179e4:	ldr	x0, [sp, #24]
  4179e8:	ldr	w0, [x0, #8]
  4179ec:	sxtw	x0, w0
  4179f0:	mov	x2, x0
  4179f4:	mov	x0, x3
  4179f8:	bl	401640 <memchr@plt>
  4179fc:	b	417a04 <_ZdlPvm@@Base+0xf50>
  417a00:	mov	x0, #0x0                   	// #0
  417a04:	str	x0, [sp, #40]
  417a08:	ldr	x0, [sp, #40]
  417a0c:	cmp	x0, #0x0
  417a10:	b.eq	417a28 <_ZdlPvm@@Base+0xf74>  // b.none
  417a14:	ldr	x0, [sp, #24]
  417a18:	ldr	x0, [x0]
  417a1c:	ldr	x1, [sp, #40]
  417a20:	sub	x0, x1, x0
  417a24:	b	417a2c <_ZdlPvm@@Base+0xf78>
  417a28:	mov	w0, #0xffffffff            	// #-1
  417a2c:	ldp	x29, x30, [sp], #48
  417a30:	ret
  417a34:	stp	x29, x30, [sp, #-80]!
  417a38:	mov	x29, sp
  417a3c:	str	x0, [sp, #24]
  417a40:	ldr	x0, [sp, #24]
  417a44:	ldr	x0, [x0]
  417a48:	str	x0, [sp, #56]
  417a4c:	ldr	x0, [sp, #24]
  417a50:	ldr	w0, [x0, #8]
  417a54:	str	w0, [sp, #52]
  417a58:	str	wzr, [sp, #76]
  417a5c:	str	wzr, [sp, #72]
  417a60:	ldr	w1, [sp, #72]
  417a64:	ldr	w0, [sp, #52]
  417a68:	cmp	w1, w0
  417a6c:	b.ge	417aa4 <_ZdlPvm@@Base+0xff0>  // b.tcont
  417a70:	ldrsw	x0, [sp, #72]
  417a74:	ldr	x1, [sp, #56]
  417a78:	add	x0, x1, x0
  417a7c:	ldrb	w0, [x0]
  417a80:	cmp	w0, #0x0
  417a84:	b.ne	417a94 <_ZdlPvm@@Base+0xfe0>  // b.any
  417a88:	ldr	w0, [sp, #76]
  417a8c:	add	w0, w0, #0x1
  417a90:	str	w0, [sp, #76]
  417a94:	ldr	w0, [sp, #72]
  417a98:	add	w0, w0, #0x1
  417a9c:	str	w0, [sp, #72]
  417aa0:	b	417a60 <_ZdlPvm@@Base+0xfac>
  417aa4:	ldr	w0, [sp, #52]
  417aa8:	add	w1, w0, #0x1
  417aac:	ldr	w0, [sp, #76]
  417ab0:	sub	w0, w1, w0
  417ab4:	sxtw	x0, w0
  417ab8:	bl	401760 <malloc@plt>
  417abc:	str	x0, [sp, #40]
  417ac0:	ldr	x0, [sp, #40]
  417ac4:	str	x0, [sp, #64]
  417ac8:	str	wzr, [sp, #72]
  417acc:	ldr	w1, [sp, #72]
  417ad0:	ldr	w0, [sp, #52]
  417ad4:	cmp	w1, w0
  417ad8:	b.ge	417b24 <_ZdlPvm@@Base+0x1070>  // b.tcont
  417adc:	ldrsw	x0, [sp, #72]
  417ae0:	ldr	x1, [sp, #56]
  417ae4:	add	x0, x1, x0
  417ae8:	ldrb	w0, [x0]
  417aec:	cmp	w0, #0x0
  417af0:	b.eq	417b14 <_ZdlPvm@@Base+0x1060>  // b.none
  417af4:	ldrsw	x0, [sp, #72]
  417af8:	ldr	x1, [sp, #56]
  417afc:	add	x1, x1, x0
  417b00:	ldr	x0, [sp, #64]
  417b04:	add	x2, x0, #0x1
  417b08:	str	x2, [sp, #64]
  417b0c:	ldrb	w1, [x1]
  417b10:	strb	w1, [x0]
  417b14:	ldr	w0, [sp, #72]
  417b18:	add	w0, w0, #0x1
  417b1c:	str	w0, [sp, #72]
  417b20:	b	417acc <_ZdlPvm@@Base+0x1018>
  417b24:	ldr	x0, [sp, #64]
  417b28:	strb	wzr, [x0]
  417b2c:	ldr	x0, [sp, #40]
  417b30:	ldp	x29, x30, [sp], #80
  417b34:	ret
  417b38:	stp	x29, x30, [sp, #-64]!
  417b3c:	mov	x29, sp
  417b40:	str	x0, [sp, #24]
  417b44:	ldr	x0, [sp, #24]
  417b48:	ldr	w0, [x0, #8]
  417b4c:	sub	w0, w0, #0x1
  417b50:	str	w0, [sp, #60]
  417b54:	ldr	w0, [sp, #60]
  417b58:	cmp	w0, #0x0
  417b5c:	b.lt	417b8c <_ZdlPvm@@Base+0x10d8>  // b.tstop
  417b60:	ldr	x0, [sp, #24]
  417b64:	ldr	x1, [x0]
  417b68:	ldrsw	x0, [sp, #60]
  417b6c:	add	x0, x1, x0
  417b70:	ldrb	w0, [x0]
  417b74:	cmp	w0, #0x20
  417b78:	b.ne	417b8c <_ZdlPvm@@Base+0x10d8>  // b.any
  417b7c:	ldr	w0, [sp, #60]
  417b80:	sub	w0, w0, #0x1
  417b84:	str	w0, [sp, #60]
  417b88:	b	417b54 <_ZdlPvm@@Base+0x10a0>
  417b8c:	ldr	x0, [sp, #24]
  417b90:	ldr	x0, [x0]
  417b94:	str	x0, [sp, #48]
  417b98:	ldr	w0, [sp, #60]
  417b9c:	cmp	w0, #0x0
  417ba0:	b.le	417bd0 <_ZdlPvm@@Base+0x111c>
  417ba4:	ldr	x0, [sp, #48]
  417ba8:	ldrb	w0, [x0]
  417bac:	cmp	w0, #0x20
  417bb0:	b.ne	417bd0 <_ZdlPvm@@Base+0x111c>  // b.any
  417bb4:	ldr	x0, [sp, #48]
  417bb8:	add	x0, x0, #0x1
  417bbc:	str	x0, [sp, #48]
  417bc0:	ldr	w0, [sp, #60]
  417bc4:	sub	w0, w0, #0x1
  417bc8:	str	w0, [sp, #60]
  417bcc:	b	417ba4 <_ZdlPvm@@Base+0x10f0>
  417bd0:	ldr	x0, [sp, #24]
  417bd4:	ldr	w0, [x0, #8]
  417bd8:	sub	w0, w0, #0x1
  417bdc:	ldr	w1, [sp, #60]
  417be0:	cmp	w1, w0
  417be4:	b.eq	417ca4 <_ZdlPvm@@Base+0x11f0>  // b.none
  417be8:	ldr	w0, [sp, #60]
  417bec:	cmp	w0, #0x0
  417bf0:	b.lt	417c60 <_ZdlPvm@@Base+0x11ac>  // b.tstop
  417bf4:	ldr	w0, [sp, #60]
  417bf8:	add	w1, w0, #0x1
  417bfc:	ldr	x0, [sp, #24]
  417c00:	str	w1, [x0, #8]
  417c04:	ldr	x0, [sp, #24]
  417c08:	ldr	w0, [x0, #12]
  417c0c:	sxtw	x0, w0
  417c10:	bl	4014d0 <_Znam@plt>
  417c14:	str	x0, [sp, #40]
  417c18:	ldr	x0, [sp, #24]
  417c1c:	ldr	w0, [x0, #8]
  417c20:	sxtw	x0, w0
  417c24:	mov	x2, x0
  417c28:	ldr	x1, [sp, #48]
  417c2c:	ldr	x0, [sp, #40]
  417c30:	bl	4014f0 <memcpy@plt>
  417c34:	ldr	x0, [sp, #24]
  417c38:	ldr	x0, [x0]
  417c3c:	cmp	x0, #0x0
  417c40:	b.eq	417c50 <_ZdlPvm@@Base+0x119c>  // b.none
  417c44:	ldr	x0, [sp, #24]
  417c48:	ldr	x0, [x0]
  417c4c:	bl	4016f0 <_ZdaPv@plt>
  417c50:	ldr	x0, [sp, #24]
  417c54:	ldr	x1, [sp, #40]
  417c58:	str	x1, [x0]
  417c5c:	b	417ca4 <_ZdlPvm@@Base+0x11f0>
  417c60:	ldr	x0, [sp, #24]
  417c64:	str	wzr, [x0, #8]
  417c68:	ldr	x0, [sp, #24]
  417c6c:	ldr	x0, [x0]
  417c70:	cmp	x0, #0x0
  417c74:	b.eq	417ca4 <_ZdlPvm@@Base+0x11f0>  // b.none
  417c78:	ldr	x0, [sp, #24]
  417c7c:	ldr	x0, [x0]
  417c80:	cmp	x0, #0x0
  417c84:	b.eq	417c94 <_ZdlPvm@@Base+0x11e0>  // b.none
  417c88:	ldr	x0, [sp, #24]
  417c8c:	ldr	x0, [x0]
  417c90:	bl	4016f0 <_ZdaPv@plt>
  417c94:	ldr	x0, [sp, #24]
  417c98:	str	xzr, [x0]
  417c9c:	ldr	x0, [sp, #24]
  417ca0:	str	wzr, [x0, #12]
  417ca4:	nop
  417ca8:	ldp	x29, x30, [sp], #64
  417cac:	ret
  417cb0:	stp	x29, x30, [sp, #-48]!
  417cb4:	mov	x29, sp
  417cb8:	str	x0, [sp, #24]
  417cbc:	str	x1, [sp, #16]
  417cc0:	ldr	x0, [sp, #24]
  417cc4:	bl	4074c8 <printf@plt+0x5c88>
  417cc8:	str	w0, [sp, #40]
  417ccc:	ldr	x0, [sp, #24]
  417cd0:	bl	407504 <printf@plt+0x5cc4>
  417cd4:	str	x0, [sp, #32]
  417cd8:	str	wzr, [sp, #44]
  417cdc:	ldr	w1, [sp, #44]
  417ce0:	ldr	w0, [sp, #40]
  417ce4:	cmp	w1, w0
  417ce8:	b.ge	417d14 <_ZdlPvm@@Base+0x1260>  // b.tcont
  417cec:	ldrsw	x0, [sp, #44]
  417cf0:	ldr	x1, [sp, #32]
  417cf4:	add	x0, x1, x0
  417cf8:	ldrb	w0, [x0]
  417cfc:	ldr	x1, [sp, #16]
  417d00:	bl	401560 <putc@plt>
  417d04:	ldr	w0, [sp, #44]
  417d08:	add	w0, w0, #0x1
  417d0c:	str	w0, [sp, #44]
  417d10:	b	417cdc <_ZdlPvm@@Base+0x1228>
  417d14:	nop
  417d18:	ldp	x29, x30, [sp], #48
  417d1c:	ret
  417d20:	stp	x29, x30, [sp, #-48]!
  417d24:	mov	x29, sp
  417d28:	str	x19, [sp, #16]
  417d2c:	mov	x19, x8
  417d30:	str	w0, [sp, #44]
  417d34:	ldr	w2, [sp, #44]
  417d38:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x454c>
  417d3c:	add	x1, x0, #0xb48
  417d40:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  417d44:	add	x0, x0, #0x158
  417d48:	bl	401600 <sprintf@plt>
  417d4c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  417d50:	add	x1, x0, #0x158
  417d54:	mov	x0, x19
  417d58:	bl	416da4 <_ZdlPvm@@Base+0x2f0>
  417d5c:	mov	x0, x19
  417d60:	ldr	x19, [sp, #16]
  417d64:	ldp	x29, x30, [sp], #48
  417d68:	ret
  417d6c:	stp	x29, x30, [sp, #-32]!
  417d70:	mov	x29, sp
  417d74:	str	x0, [sp, #24]
  417d78:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  417d7c:	add	x0, x0, #0xd0
  417d80:	ldr	x0, [x0]
  417d84:	cmp	x0, #0x0
  417d88:	b.eq	417da8 <_ZdlPvm@@Base+0x12f4>  // b.none
  417d8c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  417d90:	add	x0, x0, #0xd0
  417d94:	ldr	x0, [x0]
  417d98:	ldr	x1, [sp, #24]
  417d9c:	bl	401730 <strcmp@plt>
  417da0:	cmp	w0, #0x0
  417da4:	b.eq	417dc4 <_ZdlPvm@@Base+0x1310>  // b.none
  417da8:	ldr	x0, [sp, #24]
  417dac:	bl	417df4 <_ZdlPvm@@Base+0x1340>
  417db0:	mov	x1, x0
  417db4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  417db8:	add	x0, x0, #0xd0
  417dbc:	str	x1, [x0]
  417dc0:	b	417dc8 <_ZdlPvm@@Base+0x1314>
  417dc4:	nop
  417dc8:	ldp	x29, x30, [sp], #32
  417dcc:	ret
  417dd0:	sub	sp, sp, #0x10
  417dd4:	str	w0, [sp, #12]
  417dd8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2df0>
  417ddc:	add	x0, x0, #0x14c
  417de0:	ldr	w1, [sp, #12]
  417de4:	str	w1, [x0]
  417de8:	nop
  417dec:	add	sp, sp, #0x10
  417df0:	ret
  417df4:	stp	x29, x30, [sp, #-48]!
  417df8:	mov	x29, sp
  417dfc:	str	x0, [sp, #24]
  417e00:	ldr	x0, [sp, #24]
  417e04:	cmp	x0, #0x0
  417e08:	b.ne	417e14 <_ZdlPvm@@Base+0x1360>  // b.any
  417e0c:	mov	x0, #0x0                   	// #0
  417e10:	b	417e38 <_ZdlPvm@@Base+0x1384>
  417e14:	ldr	x0, [sp, #24]
  417e18:	bl	401540 <strlen@plt>
  417e1c:	add	x0, x0, #0x1
  417e20:	bl	401760 <malloc@plt>
  417e24:	str	x0, [sp, #40]
  417e28:	ldr	x1, [sp, #24]
  417e2c:	ldr	x0, [sp, #40]
  417e30:	bl	4015f0 <strcpy@plt>
  417e34:	ldr	x0, [sp, #40]
  417e38:	ldp	x29, x30, [sp], #48
  417e3c:	ret
  417e40:	stp	x29, x30, [sp, #-64]!
  417e44:	mov	x29, sp
  417e48:	stp	x19, x20, [sp, #16]
  417e4c:	adrp	x20, 42f000 <_ZdlPvm@@Base+0x1854c>
  417e50:	add	x20, x20, #0xd10
  417e54:	stp	x21, x22, [sp, #32]
  417e58:	adrp	x21, 42f000 <_ZdlPvm@@Base+0x1854c>
  417e5c:	add	x21, x21, #0xcd8
  417e60:	sub	x20, x20, x21
  417e64:	mov	w22, w0
  417e68:	stp	x23, x24, [sp, #48]
  417e6c:	mov	x23, x1
  417e70:	mov	x24, x2
  417e74:	bl	401498 <_Znam@plt-0x38>
  417e78:	cmp	xzr, x20, asr #3
  417e7c:	b.eq	417ea8 <_ZdlPvm@@Base+0x13f4>  // b.none
  417e80:	asr	x20, x20, #3
  417e84:	mov	x19, #0x0                   	// #0
  417e88:	ldr	x3, [x21, x19, lsl #3]
  417e8c:	mov	x2, x24
  417e90:	add	x19, x19, #0x1
  417e94:	mov	x1, x23
  417e98:	mov	w0, w22
  417e9c:	blr	x3
  417ea0:	cmp	x20, x19
  417ea4:	b.ne	417e88 <_ZdlPvm@@Base+0x13d4>  // b.any
  417ea8:	ldp	x19, x20, [sp, #16]
  417eac:	ldp	x21, x22, [sp, #32]
  417eb0:	ldp	x23, x24, [sp, #48]
  417eb4:	ldp	x29, x30, [sp], #64
  417eb8:	ret
  417ebc:	nop
  417ec0:	ret

Disassembly of section .fini:

0000000000417ec4 <.fini>:
  417ec4:	stp	x29, x30, [sp, #-16]!
  417ec8:	mov	x29, sp
  417ecc:	ldp	x29, x30, [sp], #16
  417ed0:	ret
