Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  1 17:04:38 2023
| Host         : DESKTOP-O6JEF47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4901)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14410)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4901)
---------------------------
 There are 4901 register/latch pins with no clock driven by root clock pin: counter_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14410)
----------------------------------------------------
 There are 14410 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.598        0.000                      0                   25        0.324        0.000                      0                   25        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               6.598        0.000                      0                   25        0.324        0.000                      0                   25        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.598ns  (required time - arrival time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.923ns (26.917%)  route 2.506ns (73.083%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.617 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.623     5.241    i_clk_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  counter_reg[24]/Q
                         net (fo=1, routed)           0.725     6.421    counter_reg[24]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.517 r  counter_reg_BUFG[24]_inst/O
                         net (fo=4902, routed)        1.782     8.299    counter_reg_BUFG[24]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.670 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.670    counter_reg[24]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    R4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.437 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.501    14.939    i_clk_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.302    15.241    
                         clock uncertainty           -0.035    15.205    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    15.267    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  6.598    

Slack (MET) :             7.357ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 1.920ns (72.539%)  route 0.727ns (27.461%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.617 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.621     5.239    i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.727     6.422    counter_reg_n_0_[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.096 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    counter_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    counter_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    counter_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    counter_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    counter_reg[16]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.886 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.886    counter_reg[20]_i_1_n_6
    SLICE_X52Y95         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    R4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.437 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.501    14.939    i_clk_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    15.242    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                  7.357    

Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 1.899ns (72.319%)  route 0.727ns (27.681%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.617 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.621     5.239    i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.727     6.422    counter_reg_n_0_[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.096 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    counter_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    counter_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    counter_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    counter_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    counter_reg[16]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.865 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.865    counter_reg[20]_i_1_n_4
    SLICE_X52Y95         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    R4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.437 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.501    14.939    i_clk_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    15.242    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  7.378    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 1.825ns (71.517%)  route 0.727ns (28.483%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.617 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.621     5.239    i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.727     6.422    counter_reg_n_0_[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.096 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    counter_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    counter_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    counter_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    counter_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    counter_reg[16]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.791 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.791    counter_reg[20]_i_1_n_5
    SLICE_X52Y95         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    R4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.437 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.501    14.939    i_clk_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  counter_reg[22]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    15.242    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 1.809ns (71.337%)  route 0.727ns (28.663%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.617 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.621     5.239    i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.727     6.422    counter_reg_n_0_[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.096 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    counter_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    counter_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    counter_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    counter_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    counter_reg[16]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.775 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.775    counter_reg[20]_i_1_n_7
    SLICE_X52Y95         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    R4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.437 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.501    14.939    i_clk_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    15.242    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 1.806ns (71.303%)  route 0.727ns (28.697%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.617 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.621     5.239    i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.727     6.422    counter_reg_n_0_[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.096 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    counter_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    counter_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    counter_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    counter_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.772 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.772    counter_reg[16]_i_1_n_6
    SLICE_X52Y94         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    R4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.437 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.501    14.939    i_clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062    15.242    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 1.785ns (71.063%)  route 0.727ns (28.937%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.617 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.621     5.239    i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.727     6.422    counter_reg_n_0_[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.096 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    counter_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    counter_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    counter_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    counter_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.751 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.751    counter_reg[16]_i_1_n_4
    SLICE_X52Y94         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    R4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.437 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.501    14.939    i_clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062    15.242    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  7.492    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.711ns (70.185%)  route 0.727ns (29.815%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.617 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.621     5.239    i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.727     6.422    counter_reg_n_0_[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.096 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    counter_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    counter_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    counter_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    counter_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.677 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.677    counter_reg[16]_i_1_n_5
    SLICE_X52Y94         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    R4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.437 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.501    14.939    i_clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062    15.242    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.582ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 1.695ns (69.988%)  route 0.727ns (30.012%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.617 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.621     5.239    i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.727     6.422    counter_reg_n_0_[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.096 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    counter_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    counter_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    counter_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    counter_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.661 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.661    counter_reg[16]_i_1_n_7
    SLICE_X52Y94         FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    R4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.437 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.501    14.939    i_clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  counter_reg[16]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062    15.242    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  7.582    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.692ns (69.951%)  route 0.727ns (30.049%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.617 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.621     5.239    i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.727     6.422    counter_reg_n_0_[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.096 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    counter_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    counter_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    counter_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.658 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.658    counter_reg[12]_i_1_n_6
    SLICE_X52Y93         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    R4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.437 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.501    14.939    i_clk_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X52Y93         FDCE (Setup_fdce_C_D)        0.062    15.242    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  7.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.935 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.561     1.495    i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.809    counter_reg_n_0_[0]
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.854    counter[0]_i_2_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.924 r  counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    counter_reg[0]_i_1_n_7
    SLICE_X52Y90         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.180 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     2.011    i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X52Y90         FDCE (Hold_fdce_C_D)         0.105     1.600    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.935 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.561     1.495    i_clk_IBUF_BUFG
    SLICE_X52Y92         FDCE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  counter_reg[11]/Q
                         net (fo=1, routed)           0.183     1.819    counter_reg_n_0_[11]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.927 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    counter_reg[8]_i_1_n_4
    SLICE_X52Y92         FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.180 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     2.011    i_clk_IBUF_BUFG
    SLICE_X52Y92         FDCE                                         r  counter_reg[11]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X52Y92         FDCE (Hold_fdce_C_D)         0.105     1.600    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.935 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.561     1.495    i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.183     1.819    counter_reg_n_0_[3]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.927 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    counter_reg[0]_i_1_n_4
    SLICE_X52Y90         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.180 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     2.011    i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X52Y90         FDCE (Hold_fdce_C_D)         0.105     1.600    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.935 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.496    i_clk_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.814    counter_reg_n_0_[12]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.929 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    counter_reg[12]_i_1_n_7
    SLICE_X52Y93         FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.180 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     2.012    i_clk_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  counter_reg[12]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.105     1.601    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.935 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.496    i_clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  counter_reg[16]/Q
                         net (fo=1, routed)           0.176     1.814    counter_reg_n_0_[16]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.929 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    counter_reg[16]_i_1_n_7
    SLICE_X52Y94         FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.180 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     2.012    i_clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  counter_reg[16]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.105     1.601    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.935 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.496    i_clk_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  counter_reg[20]/Q
                         net (fo=1, routed)           0.176     1.814    counter_reg_n_0_[20]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.929 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    counter_reg[20]_i_1_n_7
    SLICE_X52Y95         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.180 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     2.012    i_clk_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  counter_reg[20]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.601    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.935 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.561     1.495    i_clk_IBUF_BUFG
    SLICE_X52Y91         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.813    counter_reg_n_0_[4]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.928 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.928    counter_reg[4]_i_1_n_7
    SLICE_X52Y91         FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.180 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     2.011    i_clk_IBUF_BUFG
    SLICE_X52Y91         FDCE                                         r  counter_reg[4]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X52Y91         FDCE (Hold_fdce_C_D)         0.105     1.600    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.935 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.561     1.495    i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.809    counter_reg_n_0_[0]
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.854    counter[0]_i_2_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.960 r  counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.960    counter_reg[0]_i_1_n_6
    SLICE_X52Y90         FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.180 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     2.011    i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X52Y90         FDCE (Hold_fdce_C_D)         0.105     1.600    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.935 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.496    i_clk_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.814    counter_reg_n_0_[12]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.965 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.965    counter_reg[12]_i_1_n_6
    SLICE_X52Y93         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.180 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     2.012    i_clk_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  counter_reg[13]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.105     1.601    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.935 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.496    i_clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  counter_reg[16]/Q
                         net (fo=1, routed)           0.176     1.814    counter_reg_n_0_[16]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.965 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.965    counter_reg[16]_i_1_n_6
    SLICE_X52Y94         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.180 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     2.012    i_clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  counter_reg[17]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.105     1.601    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y90   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y92   counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y92   counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93   counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93   counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93   counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93   counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94   counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94   counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90   counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92   counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92   counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93   counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93   counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93   counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93   counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94   counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94   counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94   counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90   counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92   counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92   counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90   counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90   counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90   counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91   counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91   counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91   counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91   counter_reg[7]/C



