// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25_ram) {
        ram[0] = "0b00111100101000010100100101010010";
        ram[1] = "0b11000000000000001110010000011100";
        ram[2] = "0b00111111001000010000100001000000";
        ram[3] = "0b00111111010000000100001000100001";
        ram[4] = "0b10111111011101001101110000110110";
        ram[5] = "0b10111110100101101101100100000010";
        ram[6] = "0b10111111000011000111001000100001";
        ram[7] = "0b10111111001001101001001110100111";
        ram[8] = "0b00111111100101110000101101110001";
        ram[9] = "0b01000000001010101101110100110001";
        ram[10] = "0b10111110111001011110011011000000";
        ram[11] = "0b00111110101010001001011100001001";
        ram[12] = "0b00111110001111110100010010101001";
        ram[13] = "0b10111110100011100100010100111011";
        ram[14] = "0b00111111011101011011001111010101";
        ram[15] = "0b00111111010000001101010111000001";
        ram[16] = "0b10111110000011110111110110101010";
        ram[17] = "0b00111101100101001001110000001011";
        ram[18] = "0b00111101011101101110010101101001";
        ram[19] = "0b00111110011001101100010000010111";
        ram[20] = "0b10111101010101010011001011100111";
        ram[21] = "0b10111111000011010100000010010000";
        ram[22] = "0b10111110011000011110011001000110";
        ram[23] = "0b10111110000100010111111111010010";
        ram[24] = "0b00111111100000000101110101111100";
        ram[25] = "0b00111111000010110101110011010111";
        ram[26] = "0b00111110000010101110011010110101";
        ram[27] = "0b00111100010001001000111110100001";
        ram[28] = "0b10111111000101110000000000100111";
        ram[29] = "0b00111111010101101011111010111000";
        ram[30] = "0b00111111000000111111110111111110";
        ram[31] = "0b10111110101011000000101111011001";
        ram[32] = "0b10111110101111101000011010100001";
        ram[33] = "0b10111110111110111101001010000010";
        ram[34] = "0b00111111011001111001011101001110";
        ram[35] = "0b10111110111101110000000100110011";
        ram[36] = "0b10111110111100101011100010100101";
        ram[37] = "0b00111110110010111010000101110100";
        ram[38] = "0b10111110011111000110111000000001";
        ram[39] = "0b00111110111110011111100011110001";
        ram[40] = "0b10111110110011011101110001010001";
        ram[41] = "0b10111100101111111111100100110010";
        ram[42] = "0b10111110111010010011111111101011";
        ram[43] = "0b10111101110100010100110011000111";
        ram[44] = "0b00111110110100110110101010110111";
        ram[45] = "0b00111110110010100011010010101000";
        ram[46] = "0b00111110000101001000111011010001";
        ram[47] = "0b00111101011011001010010010101000";
        ram[48] = "0b10111110011111100100111011110110";
        ram[49] = "0b00111110111000011000111011100000";
        ram[50] = "0b10111101111010101001111001100111";
        ram[51] = "0b10111111001001110111010101100110";
        ram[52] = "0b10111110110111101010000101001001";
        ram[53] = "0b00111110100000100001101110100001";
        ram[54] = "0b00111110000110001010111011001001";
        ram[55] = "0b00111111001011111110010010111001";
        ram[56] = "0b00111110101101111101000100100110";
        ram[57] = "0b00111101100100001010101110000011";
        ram[58] = "0b00111110100111100100000110110011";
        ram[59] = "0b10111111010110001111101011111111";
        ram[60] = "0b00111110110000100100100000100011";
        ram[61] = "0b00111110010101011101110111110100";
        ram[62] = "0b00111100111011110001010100010111";
        ram[63] = "0b00111111000110101011011110011110";
        ram[64] = "0b00111101110010000100100100101001";
        ram[65] = "0b00111111000000110100110011001010";
        ram[66] = "0b00111111000100000010010101100000";
        ram[67] = "0b00111110011110110011001001000100";
        ram[68] = "0b00111111001000000010100001010111";
        ram[69] = "0b10111111111101010110110011110100";
        ram[70] = "0b10111110101111010000000000001001";
        ram[71] = "0b00111101100111111111011101111010";
        ram[72] = "0b00111110111001000001011010111011";
        ram[73] = "0b00111101111001000001010101001101";
        ram[74] = "0b10111111000010010011010000101011";
        ram[75] = "0b10111011110110110101100100000111";
        ram[76] = "0b10111110000011010100000010111111";
        ram[77] = "0b00111100101011101110111100010010";
        ram[78] = "0b10111101001101110110011010101011";
        ram[79] = "0b10111111110110111000001101010011";
        ram[80] = "0b00111111101101010010000000101010";
        ram[81] = "0b00111110100111010011110101101010";
        ram[82] = "0b10111110001000101110101000011111";
        ram[83] = "0b10111100011100001101110001010011";
        ram[84] = "0b10111110010110110000111000110011";
        ram[85] = "0b10111110001010110101111010110100";
        ram[86] = "0b10111101111000100011001101000111";
        ram[87] = "0b10111110100011110100100101011011";
        ram[88] = "0b10111111101000001010000111001011";
        ram[89] = "0b10111111100010001111000000110100";
        ram[90] = "0b01000000000001110111100001001011";
        ram[91] = "0b10111111011101001101110110000110";
        ram[92] = "0b10111110001010010001000111111000";
        ram[93] = "0b00111111110100101100010100101000";
        ram[94] = "0b00111111000100111001101110111001";
        ram[95] = "0b00111111001000111001001100001111";
        ram[96] = "0b00111111010111101000111011110010";
        ram[97] = "0b00111111011100110011010001100100";
        ram[98] = "0b10111111011111100111010110001101";
        ram[99] = "0b10111110100001110010001110000000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25_ram("nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25() {
    delete meminst;
}


};//endmodule
#endif
