module counter(
input clk, //clock input
input reset, //reset input
input enable, //enable input
output [7:0] count //8-bit output for counting up
);

reg [7:0] count; //register to hold count value
always @(posedge clk) begin //on positive edge of clock
  if (reset) begin //check if reset is active
    count <= 8'b00000000; //set count to 0
  end else if (enable) begin //check if enable is active
    count <= count + 8'b00000001; //increment count by 1
  end
end

endmodule