mult_18x18.vhd,vhdl,xil_defaultlib,../../../../zed_9361.srcs/sources_1/ip/mult_18x18/sim/mult_18x18.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
