$date
	Thu Sep 04 11:27:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 9 ! SUM [8:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$var reg 1 $ Cin $end
$var reg 64 % end_time [63:0] $end
$var reg 64 & start_time [63:0] $end
$scope module dut $end
$var wire 8 ' A [7:0] $end
$var wire 8 ( B [7:0] $end
$var wire 1 $ Cin $end
$var wire 8 ) G [7:0] $end
$var wire 8 * P [7:0] $end
$var wire 8 + Sum [7:0] $end
$var wire 9 , SUM [8:0] $end
$var wire 9 - C [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
bx %
0$
b0 #
b0 "
b0 !
$end
#1000
b10 !
b10 ,
b10 +
b10 -
b1 )
b1 &
b1 #
b1 (
b1 "
b1 '
b1 %
#2000
b111111110 -
b100000000 !
b100000000 ,
b0 +
b11111110 *
b10 &
b11111111 "
b11111111 '
b10 %
#3000
b0 -
b1111 !
b1111 ,
b1111 +
b1111 *
b0 )
b11 &
b101 #
b101 (
b1010 "
b1010 '
b11 %
#4000
b11111110 -
b10000000 !
b10000000 ,
b10000000 +
b1111110 *
b1 )
b100 &
b1 #
b1 (
b1111111 "
b1111111 '
b100 %
#5000
b0 -
b11111111 !
b11111111 ,
b11111111 +
b11111111 *
b0 )
b101 &
b1111 #
b1111 (
b11110000 "
b11110000 '
b101 %
#6000
b1110 -
b1000 !
b1000 ,
b1000 +
b110 *
b1 )
b110 &
b11 #
b11 (
b101 "
b101 '
b110 %
#7000
b0 -
b11111111 !
b11111111 ,
b11111111 +
b11111111 *
b0 )
b111 &
b1010101 #
b1010101 (
b10101010 "
b10101010 '
b111 %
#8000
b1010101 !
b1010101 ,
b1010101 +
b1010101 *
b1000 &
b0 "
b0 '
b1000 %
#9000
b111111110 -
b111111110 !
b111111110 ,
b11111110 +
b0 *
b11111111 )
b1001 &
b11111111 #
b11111111 (
b11111111 "
b11111111 '
b1001 %
#10000
b1 !
b1 ,
b1 +
b0 )
b1010 &
b1 -
1$
b0 #
b0 (
b0 "
b0 '
b1010 %
#11000
b1011 %
