// Seed: 2752720975
module module_0 (
    input wire id_0,
    input wor id_1,
    input supply1 id_2,
    output supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    input wire id_6,
    output tri id_7,
    output tri1 id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri1 id_11,
    output tri id_12,
    input uwire id_13,
    output supply0 id_14
);
  if (1'b0) begin : LABEL_0
    always @(posedge id_13 or 1) begin : LABEL_1
      disable id_16;
      $unsigned(24);
      ;
    end
  end
  wire id_17;
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1
);
  logic id_3;
  logic id_4;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
