[SETTINGS]
UUT_module%cla%
TB_module%cla_tb%
DSN_PATH%$dsn\src\TestBench%
OUTPUT_DIRECTORY%C:\Users\alireza\Desktop\CAD\HW3\Q1\CAD_HW3_Q1\CLA_4bit_gate\src\TestBench%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%cla_TB.v%
MACRO_FILE%cla_TB_runtest.do%
UUT_module_FILE%CLA_4bit-gate.v%
LIBRARY_NAME%CLA_4bit_gate%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]

[PORTS]
a%in%[3:0]wire%NO%NOCLK%
b%in%[3:0]wire%NO%NOCLK%
cin%in%wire%NO%NOCLK%
sum%out%[3:0]wire%NO%NOCLK%
cout%out%wire%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]
$dsn\src\CLA_4bit-gate.v

