
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000006c  00800200  000014a0  00001534  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000014a0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  0080026c  0080026c  000015a0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000015a0  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000258  00000000  00000000  000015fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001779  00000000  00000000  00001854  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000d16  00000000  00000000  00002fcd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001231  00000000  00000000  00003ce3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000518  00000000  00000000  00004f14  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005c3  00000000  00000000  0000542c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000b2e  00000000  00000000  000059ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001d8  00000000  00000000  0000651d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	96 c1       	rjmp	.+812    	; 0x352 <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	b0 c1       	rjmp	.+864    	; 0x3d6 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	5f c3       	rjmp	.+1726   	; 0x75c <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	c9 03       	fmulsu	r20, r17
      e6:	1b 04       	cpc	r1, r11
      e8:	1b 04       	cpc	r1, r11
      ea:	1b 04       	cpc	r1, r11
      ec:	1b 04       	cpc	r1, r11
      ee:	1b 04       	cpc	r1, r11
      f0:	1b 04       	cpc	r1, r11
      f2:	1b 04       	cpc	r1, r11
      f4:	c9 03       	fmulsu	r20, r17
      f6:	1b 04       	cpc	r1, r11
      f8:	1b 04       	cpc	r1, r11
      fa:	1b 04       	cpc	r1, r11
      fc:	1b 04       	cpc	r1, r11
      fe:	1b 04       	cpc	r1, r11
     100:	1b 04       	cpc	r1, r11
     102:	1b 04       	cpc	r1, r11
     104:	cb 03       	fmulsu	r20, r19
     106:	1b 04       	cpc	r1, r11
     108:	1b 04       	cpc	r1, r11
     10a:	1b 04       	cpc	r1, r11
     10c:	1b 04       	cpc	r1, r11
     10e:	1b 04       	cpc	r1, r11
     110:	1b 04       	cpc	r1, r11
     112:	1b 04       	cpc	r1, r11
     114:	1b 04       	cpc	r1, r11
     116:	1b 04       	cpc	r1, r11
     118:	1b 04       	cpc	r1, r11
     11a:	1b 04       	cpc	r1, r11
     11c:	1b 04       	cpc	r1, r11
     11e:	1b 04       	cpc	r1, r11
     120:	1b 04       	cpc	r1, r11
     122:	1b 04       	cpc	r1, r11
     124:	cb 03       	fmulsu	r20, r19
     126:	1b 04       	cpc	r1, r11
     128:	1b 04       	cpc	r1, r11
     12a:	1b 04       	cpc	r1, r11
     12c:	1b 04       	cpc	r1, r11
     12e:	1b 04       	cpc	r1, r11
     130:	1b 04       	cpc	r1, r11
     132:	1b 04       	cpc	r1, r11
     134:	1b 04       	cpc	r1, r11
     136:	1b 04       	cpc	r1, r11
     138:	1b 04       	cpc	r1, r11
     13a:	1b 04       	cpc	r1, r11
     13c:	1b 04       	cpc	r1, r11
     13e:	1b 04       	cpc	r1, r11
     140:	1b 04       	cpc	r1, r11
     142:	1b 04       	cpc	r1, r11
     144:	17 04       	cpc	r1, r7
     146:	1b 04       	cpc	r1, r11
     148:	1b 04       	cpc	r1, r11
     14a:	1b 04       	cpc	r1, r11
     14c:	1b 04       	cpc	r1, r11
     14e:	1b 04       	cpc	r1, r11
     150:	1b 04       	cpc	r1, r11
     152:	1b 04       	cpc	r1, r11
     154:	f4 03       	fmuls	r23, r20
     156:	1b 04       	cpc	r1, r11
     158:	1b 04       	cpc	r1, r11
     15a:	1b 04       	cpc	r1, r11
     15c:	1b 04       	cpc	r1, r11
     15e:	1b 04       	cpc	r1, r11
     160:	1b 04       	cpc	r1, r11
     162:	1b 04       	cpc	r1, r11
     164:	1b 04       	cpc	r1, r11
     166:	1b 04       	cpc	r1, r11
     168:	1b 04       	cpc	r1, r11
     16a:	1b 04       	cpc	r1, r11
     16c:	1b 04       	cpc	r1, r11
     16e:	1b 04       	cpc	r1, r11
     170:	1b 04       	cpc	r1, r11
     172:	1b 04       	cpc	r1, r11
     174:	e8 03       	fmulsu	r22, r16
     176:	1b 04       	cpc	r1, r11
     178:	1b 04       	cpc	r1, r11
     17a:	1b 04       	cpc	r1, r11
     17c:	1b 04       	cpc	r1, r11
     17e:	1b 04       	cpc	r1, r11
     180:	1b 04       	cpc	r1, r11
     182:	1b 04       	cpc	r1, r11
     184:	06 04       	cpc	r0, r6

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 ea       	ldi	r30, 0xA0	; 160
     19e:	f4 e1       	ldi	r31, 0x14	; 20
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 36       	cpi	r26, 0x6C	; 108
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ac e6       	ldi	r26, 0x6C	; 108
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a2 38       	cpi	r26, 0x82	; 130
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	e4 d1       	rcall	.+968    	; 0x58a <main>
     1c2:	0c 94 4e 0a 	jmp	0x149c	; 0x149c <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	87 e0       	ldi	r24, 0x07	; 7
     1d4:	92 e0       	ldi	r25, 0x02	; 2
     1d6:	59 d5       	rcall	.+2738   	; 0xc8a <puts>
     1d8:	2b d2       	rcall	.+1110   	; 0x630 <SPI_init>
     1da:	b0 d1       	rcall	.+864    	; 0x53c <MCP2515_reset>
     1dc:	8f e9       	ldi	r24, 0x9F	; 159
     1de:	9f e0       	ldi	r25, 0x0F	; 15
     1e0:	01 97       	sbiw	r24, 0x01	; 1
     1e2:	f1 f7       	brne	.-4      	; 0x1e0 <CAN_init+0x18>
     1e4:	00 c0       	rjmp	.+0      	; 0x1e6 <CAN_init+0x1e>
     1e6:	00 00       	nop
     1e8:	8e e0       	ldi	r24, 0x0E	; 14
     1ea:	ad d1       	rcall	.+858    	; 0x546 <MCP2515_read>
     1ec:	89 83       	std	Y+1, r24	; 0x01
     1ee:	89 81       	ldd	r24, Y+1	; 0x01
     1f0:	80 7e       	andi	r24, 0xE0	; 224
     1f2:	80 38       	cpi	r24, 0x80	; 128
     1f4:	31 f0       	breq	.+12     	; 0x202 <CAN_init+0x3a>
     1f6:	86 e1       	ldi	r24, 0x16	; 22
     1f8:	92 e0       	ldi	r25, 0x02	; 2
     1fa:	47 d5       	rcall	.+2702   	; 0xc8a <puts>
     1fc:	81 e0       	ldi	r24, 0x01	; 1
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	2c c0       	rjmp	.+88     	; 0x25a <CAN_init+0x92>
     202:	41 e0       	ldi	r20, 0x01	; 1
     204:	61 e0       	ldi	r22, 0x01	; 1
     206:	8b e2       	ldi	r24, 0x2B	; 43
     208:	ac d1       	rcall	.+856    	; 0x562 <MCP2515_bit_modify>
     20a:	4f ef       	ldi	r20, 0xFF	; 255
     20c:	60 e6       	ldi	r22, 0x60	; 96
     20e:	80 e6       	ldi	r24, 0x60	; 96
     210:	a8 d1       	rcall	.+848    	; 0x562 <MCP2515_bit_modify>
     212:	40 e0       	ldi	r20, 0x00	; 0
     214:	60 ee       	ldi	r22, 0xE0	; 224
     216:	8f e0       	ldi	r24, 0x0F	; 15
     218:	a4 d1       	rcall	.+840    	; 0x562 <MCP2515_bit_modify>
     21a:	8e e0       	ldi	r24, 0x0E	; 14
     21c:	94 d1       	rcall	.+808    	; 0x546 <MCP2515_read>
     21e:	89 83       	std	Y+1, r24	; 0x01
     220:	89 81       	ldd	r24, Y+1	; 0x01
     222:	80 7e       	andi	r24, 0xE0	; 224
     224:	31 f0       	breq	.+12     	; 0x232 <CAN_init+0x6a>
     226:	81 e4       	ldi	r24, 0x41	; 65
     228:	92 e0       	ldi	r25, 0x02	; 2
     22a:	2f d5       	rcall	.+2654   	; 0xc8a <puts>
     22c:	81 e0       	ldi	r24, 0x01	; 1
     22e:	90 e0       	ldi	r25, 0x00	; 0
     230:	14 c0       	rjmp	.+40     	; 0x25a <CAN_init+0x92>
     232:	eb e6       	ldi	r30, 0x6B	; 107
     234:	f0 e0       	ldi	r31, 0x00	; 0
     236:	80 81       	ld	r24, Z
     238:	80 64       	ori	r24, 0x40	; 64
     23a:	80 83       	st	Z, r24
     23c:	e8 e6       	ldi	r30, 0x68	; 104
     23e:	f0 e0       	ldi	r31, 0x00	; 0
     240:	80 81       	ld	r24, Z
     242:	81 60       	ori	r24, 0x01	; 1
     244:	80 83       	st	Z, r24
     246:	e9 e6       	ldi	r30, 0x69	; 105
     248:	f0 e0       	ldi	r31, 0x00	; 0
     24a:	80 81       	ld	r24, Z
     24c:	8d 7f       	andi	r24, 0xFD	; 253
     24e:	80 83       	st	Z, r24
     250:	80 81       	ld	r24, Z
     252:	8e 7f       	andi	r24, 0xFE	; 254
     254:	80 83       	st	Z, r24
     256:	80 e0       	ldi	r24, 0x00	; 0
     258:	90 e0       	ldi	r25, 0x00	; 0
     25a:	0f 90       	pop	r0
     25c:	df 91       	pop	r29
     25e:	cf 91       	pop	r28
     260:	08 95       	ret

00000262 <CAN_recieve>:
     262:	7f 92       	push	r7
     264:	8f 92       	push	r8
     266:	9f 92       	push	r9
     268:	af 92       	push	r10
     26a:	bf 92       	push	r11
     26c:	cf 92       	push	r12
     26e:	df 92       	push	r13
     270:	ef 92       	push	r14
     272:	ff 92       	push	r15
     274:	0f 93       	push	r16
     276:	1f 93       	push	r17
     278:	cf 93       	push	r28
     27a:	df 93       	push	r29
     27c:	cd b7       	in	r28, 0x3d	; 61
     27e:	de b7       	in	r29, 0x3e	; 62
     280:	2c 97       	sbiw	r28, 0x0c	; 12
     282:	0f b6       	in	r0, 0x3f	; 63
     284:	f8 94       	cli
     286:	de bf       	out	0x3e, r29	; 62
     288:	0f be       	out	0x3f, r0	; 63
     28a:	cd bf       	out	0x3d, r28	; 61
     28c:	5c 01       	movw	r10, r24
     28e:	81 e6       	ldi	r24, 0x61	; 97
     290:	5a d1       	rcall	.+692    	; 0x546 <MCP2515_read>
     292:	88 2e       	mov	r8, r24
     294:	82 e6       	ldi	r24, 0x62	; 98
     296:	57 d1       	rcall	.+686    	; 0x546 <MCP2515_read>
     298:	82 95       	swap	r24
     29a:	86 95       	lsr	r24
     29c:	87 70       	andi	r24, 0x07	; 7
     29e:	91 2c       	mov	r9, r1
     2a0:	88 0c       	add	r8, r8
     2a2:	99 1c       	adc	r9, r9
     2a4:	88 0c       	add	r8, r8
     2a6:	99 1c       	adc	r9, r9
     2a8:	88 0c       	add	r8, r8
     2aa:	99 1c       	adc	r9, r9
     2ac:	88 2a       	or	r8, r24
     2ae:	85 e6       	ldi	r24, 0x65	; 101
     2b0:	4a d1       	rcall	.+660    	; 0x546 <MCP2515_read>
     2b2:	8f 70       	andi	r24, 0x0F	; 15
     2b4:	c8 2e       	mov	r12, r24
     2b6:	d1 2c       	mov	r13, r1
     2b8:	89 e0       	ldi	r24, 0x09	; 9
     2ba:	c8 16       	cp	r12, r24
     2bc:	d1 04       	cpc	r13, r1
     2be:	24 f0       	brlt	.+8      	; 0x2c8 <CAN_recieve+0x66>
     2c0:	68 94       	set
     2c2:	cc 24       	eor	r12, r12
     2c4:	c3 f8       	bld	r12, 3
     2c6:	d1 2c       	mov	r13, r1
     2c8:	1c 14       	cp	r1, r12
     2ca:	1d 04       	cpc	r1, r13
     2cc:	9c f4       	brge	.+38     	; 0x2f4 <CAN_recieve+0x92>
     2ce:	8e 01       	movw	r16, r28
     2d0:	0b 5f       	subi	r16, 0xFB	; 251
     2d2:	1f 4f       	sbci	r17, 0xFF	; 255
     2d4:	78 01       	movw	r14, r16
     2d6:	ec 0c       	add	r14, r12
     2d8:	fd 1c       	adc	r15, r13
     2da:	0f 2e       	mov	r0, r31
     2dc:	f6 e6       	ldi	r31, 0x66	; 102
     2de:	7f 2e       	mov	r7, r31
     2e0:	f0 2d       	mov	r31, r0
     2e2:	87 2d       	mov	r24, r7
     2e4:	30 d1       	rcall	.+608    	; 0x546 <MCP2515_read>
     2e6:	f8 01       	movw	r30, r16
     2e8:	81 93       	st	Z+, r24
     2ea:	8f 01       	movw	r16, r30
     2ec:	73 94       	inc	r7
     2ee:	ee 15       	cp	r30, r14
     2f0:	ff 05       	cpc	r31, r15
     2f2:	b9 f7       	brne	.-18     	; 0x2e2 <CAN_recieve+0x80>
     2f4:	10 92 6c 02 	sts	0x026C, r1
     2f8:	9a 82       	std	Y+2, r9	; 0x02
     2fa:	89 82       	std	Y+1, r8	; 0x01
     2fc:	dc 82       	std	Y+4, r13	; 0x04
     2fe:	cb 82       	std	Y+3, r12	; 0x03
     300:	8c e0       	ldi	r24, 0x0C	; 12
     302:	fe 01       	movw	r30, r28
     304:	31 96       	adiw	r30, 0x01	; 1
     306:	d5 01       	movw	r26, r10
     308:	01 90       	ld	r0, Z+
     30a:	0d 92       	st	X+, r0
     30c:	8a 95       	dec	r24
     30e:	e1 f7       	brne	.-8      	; 0x308 <CAN_recieve+0xa6>
     310:	c5 01       	movw	r24, r10
     312:	2c 96       	adiw	r28, 0x0c	; 12
     314:	0f b6       	in	r0, 0x3f	; 63
     316:	f8 94       	cli
     318:	de bf       	out	0x3e, r29	; 62
     31a:	0f be       	out	0x3f, r0	; 63
     31c:	cd bf       	out	0x3d, r28	; 61
     31e:	df 91       	pop	r29
     320:	cf 91       	pop	r28
     322:	1f 91       	pop	r17
     324:	0f 91       	pop	r16
     326:	ff 90       	pop	r15
     328:	ef 90       	pop	r14
     32a:	df 90       	pop	r13
     32c:	cf 90       	pop	r12
     32e:	bf 90       	pop	r11
     330:	af 90       	pop	r10
     332:	9f 90       	pop	r9
     334:	8f 90       	pop	r8
     336:	7f 90       	pop	r7
     338:	08 95       	ret

0000033a <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     33a:	40 e0       	ldi	r20, 0x00	; 0
     33c:	61 e0       	ldi	r22, 0x01	; 1
     33e:	8c e2       	ldi	r24, 0x2C	; 44
     340:	10 d1       	rcall	.+544    	; 0x562 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     342:	40 e0       	ldi	r20, 0x00	; 0
     344:	64 e0       	ldi	r22, 0x04	; 4
     346:	8c e2       	ldi	r24, 0x2C	; 44
     348:	0c d1       	rcall	.+536    	; 0x562 <MCP2515_bit_modify>
	rx_int_flag = 1;
     34a:	81 e0       	ldi	r24, 0x01	; 1
     34c:	80 93 6c 02 	sts	0x026C, r24
     350:	08 95       	ret

00000352 <__vector_9>:
	
}

ISR(PCINT0_vect){
     352:	1f 92       	push	r1
     354:	0f 92       	push	r0
     356:	0f b6       	in	r0, 0x3f	; 63
     358:	0f 92       	push	r0
     35a:	11 24       	eor	r1, r1
     35c:	0b b6       	in	r0, 0x3b	; 59
     35e:	0f 92       	push	r0
     360:	2f 93       	push	r18
     362:	3f 93       	push	r19
     364:	4f 93       	push	r20
     366:	5f 93       	push	r21
     368:	6f 93       	push	r22
     36a:	7f 93       	push	r23
     36c:	8f 93       	push	r24
     36e:	9f 93       	push	r25
     370:	af 93       	push	r26
     372:	bf 93       	push	r27
     374:	ef 93       	push	r30
     376:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     378:	e0 df       	rcall	.-64     	; 0x33a <CAN_int_vect>
     37a:	ff 91       	pop	r31
     37c:	ef 91       	pop	r30
     37e:	bf 91       	pop	r27
     380:	af 91       	pop	r26
     382:	9f 91       	pop	r25
     384:	8f 91       	pop	r24
     386:	7f 91       	pop	r23
     388:	6f 91       	pop	r22
     38a:	5f 91       	pop	r21
     38c:	4f 91       	pop	r20
     38e:	3f 91       	pop	r19
     390:	2f 91       	pop	r18
     392:	0f 90       	pop	r0
     394:	0b be       	out	0x3b, r0	; 59
     396:	0f 90       	pop	r0
     398:	0f be       	out	0x3f, r0	; 63
     39a:	0f 90       	pop	r0
     39c:	1f 90       	pop	r1
     39e:	18 95       	reti

000003a0 <ADC_init>:
	uint16_t data = ADCL | ADCH << 8;
	uint8_t data_l = ADCL; 
	uint8_t data_h = ADCH; 

	return data;
}
     3a0:	80 98       	cbi	0x10, 0	; 16
     3a2:	ea e7       	ldi	r30, 0x7A	; 122
     3a4:	f0 e0       	ldi	r31, 0x00	; 0
     3a6:	80 81       	ld	r24, Z
     3a8:	80 68       	ori	r24, 0x80	; 128
     3aa:	80 83       	st	Z, r24
     3ac:	80 81       	ld	r24, Z
     3ae:	84 60       	ori	r24, 0x04	; 4
     3b0:	80 83       	st	Z, r24
     3b2:	80 81       	ld	r24, Z
     3b4:	82 60       	ori	r24, 0x02	; 2
     3b6:	80 83       	st	Z, r24
     3b8:	80 81       	ld	r24, Z
     3ba:	81 60       	ori	r24, 0x01	; 1
     3bc:	80 83       	st	Z, r24
     3be:	ac e7       	ldi	r26, 0x7C	; 124
     3c0:	b0 e0       	ldi	r27, 0x00	; 0
     3c2:	8c 91       	ld	r24, X
     3c4:	80 68       	ori	r24, 0x80	; 128
     3c6:	8c 93       	st	X, r24
     3c8:	8c 91       	ld	r24, X
     3ca:	80 64       	ori	r24, 0x40	; 64
     3cc:	8c 93       	st	X, r24
     3ce:	80 81       	ld	r24, Z
     3d0:	88 60       	ori	r24, 0x08	; 8
     3d2:	80 83       	st	Z, r24
     3d4:	08 95       	ret

000003d6 <__vector_29>:



ISR(ADC_vect){
     3d6:	1f 92       	push	r1
     3d8:	0f 92       	push	r0
     3da:	0f b6       	in	r0, 0x3f	; 63
     3dc:	0f 92       	push	r0
     3de:	11 24       	eor	r1, r1
     3e0:	8f 93       	push	r24
     3e2:	9f 93       	push	r25
	ADC_ready = 1;
     3e4:	81 e0       	ldi	r24, 0x01	; 1
     3e6:	90 e0       	ldi	r25, 0x00	; 0
     3e8:	90 93 75 02 	sts	0x0275, r25
     3ec:	80 93 74 02 	sts	0x0274, r24
	//wake up the CPU
}
     3f0:	9f 91       	pop	r25
     3f2:	8f 91       	pop	r24
     3f4:	0f 90       	pop	r0
     3f6:	0f be       	out	0x3f, r0	; 63
     3f8:	0f 90       	pop	r0
     3fa:	1f 90       	pop	r1
     3fc:	18 95       	reti

000003fe <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     3fe:	78 94       	sei
	TWI_Master_Initialise();
     400:	81 d1       	rcall	.+770    	; 0x704 <TWI_Master_Initialise>
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     402:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     404:	51 9a       	sbi	0x0a, 1	; 10
     406:	08 95       	ret

00000408 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     408:	cf 93       	push	r28
     40a:	df 93       	push	r29
     40c:	00 d0       	rcall	.+0      	; 0x40e <DAC_send_data+0x6>
     40e:	cd b7       	in	r28, 0x3d	; 61
     410:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010111; //7 bits slave address - OUT0
	uint8_t command = 0b00000011;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     412:	97 e5       	ldi	r25, 0x57	; 87
     414:	99 83       	std	Y+1, r25	; 0x01
     416:	93 e0       	ldi	r25, 0x03	; 3
     418:	9a 83       	std	Y+2, r25	; 0x02
     41a:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(msg, 3);
     41c:	63 e0       	ldi	r22, 0x03	; 3
     41e:	ce 01       	movw	r24, r28
     420:	01 96       	adiw	r24, 0x01	; 1
     422:	7a d1       	rcall	.+756    	; 0x718 <TWI_Start_Transceiver_With_Data>
}
     424:	0f 90       	pop	r0
     426:	0f 90       	pop	r0
     428:	0f 90       	pop	r0
     42a:	df 91       	pop	r29
     42c:	cf 91       	pop	r28
     42e:	08 95       	ret

00000430 <motor_init>:
#include "driver_DAC.h"
#include <avr/io.h>

void motor_init(void){
	//declare output pins
	set_bit(DDRH, PH5);				//EN as output
     430:	e1 e0       	ldi	r30, 0x01	; 1
     432:	f1 e0       	ldi	r31, 0x01	; 1
     434:	80 81       	ld	r24, Z
     436:	80 62       	ori	r24, 0x20	; 32
     438:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//DIR as output
     43a:	80 81       	ld	r24, Z
     43c:	80 64       	ori	r24, 0x40	; 64
     43e:	80 83       	st	Z, r24
	
	//prescale SCK to f_osc/64
	set_bit(TWSR, TWPS1); 
     440:	e9 eb       	ldi	r30, 0xB9	; 185
     442:	f0 e0       	ldi	r31, 0x00	; 0
     444:	80 81       	ld	r24, Z
     446:	82 60       	ori	r24, 0x02	; 2
     448:	80 83       	st	Z, r24
	set_bit(TWSR, TWPS0);
     44a:	80 81       	ld	r24, Z
     44c:	81 60       	ori	r24, 0x01	; 1
     44e:	80 83       	st	Z, r24
	
	//enable motor
	set_bit(PORTH, PH5);			
     450:	e2 e0       	ldi	r30, 0x02	; 2
     452:	f1 e0       	ldi	r31, 0x01	; 1
     454:	80 81       	ld	r24, Z
     456:	80 62       	ori	r24, 0x20	; 32
     458:	80 83       	st	Z, r24
     45a:	08 95       	ret

0000045c <motor_set_dir>:
	DAC_send_data(data);
}

void motor_set_dir(int dir){
	
	if (dir < 132){
     45c:	84 38       	cpi	r24, 0x84	; 132
     45e:	91 05       	cpc	r25, r1
     460:	34 f4       	brge	.+12     	; 0x46e <motor_set_dir+0x12>
		clr_bit(PORTH, PH6);
     462:	e2 e0       	ldi	r30, 0x02	; 2
     464:	f1 e0       	ldi	r31, 0x01	; 1
     466:	80 81       	ld	r24, Z
     468:	8f 7b       	andi	r24, 0xBF	; 191
     46a:	80 83       	st	Z, r24
     46c:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH6);
     46e:	e2 e0       	ldi	r30, 0x02	; 2
     470:	f1 e0       	ldi	r31, 0x01	; 1
     472:	80 81       	ld	r24, Z
     474:	80 64       	ori	r24, 0x40	; 64
     476:	80 83       	st	Z, r24
     478:	08 95       	ret

0000047a <motor_drive>:
	
}


//Get joystick input 0-50: Left, 50-100: Right
void motor_drive(int data){
     47a:	cf 93       	push	r28
     47c:	c8 2f       	mov	r28, r24
	
	motor_set_dir(data);
     47e:	ee df       	rcall	.-36     	; 0x45c <motor_set_dir>
	
	DAC_send_data(data);
     480:	8c 2f       	mov	r24, r28
     482:	c2 df       	rcall	.-124    	; 0x408 <DAC_send_data>
}
     484:	cf 91       	pop	r28
     486:	08 95       	ret

00000488 <servo_init>:
#include "driver_servo.h"
#include <stdio.h>
#include <avr/io.h>
#include "driver_uart.h"
void servo_init(void){
	pwm_init();
     488:	e2 d0       	rcall	.+452    	; 0x64e <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     48a:	66 ea       	ldi	r22, 0xA6	; 166
     48c:	7b e9       	ldi	r23, 0x9B	; 155
     48e:	84 ec       	ldi	r24, 0xC4	; 196
     490:	9a e3       	ldi	r25, 0x3A	; 58
     492:	04 c1       	rjmp	.+520    	; 0x69c <pwm_set_pulse_width>
     494:	08 95       	ret

00000496 <servo_set_pos>:


void servo_set_pos(uint8_t dir){
	

	if(dir > 135){					//dir is scaled from 0 to 100
     496:	88 38       	cpi	r24, 0x88	; 136
     498:	a8 f0       	brcs	.+42     	; 0x4c4 <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     49a:	68 2f       	mov	r22, r24
     49c:	70 e0       	ldi	r23, 0x00	; 0
     49e:	64 58       	subi	r22, 0x84	; 132
     4a0:	71 09       	sbc	r23, r1
     4a2:	88 27       	eor	r24, r24
     4a4:	77 fd       	sbrc	r23, 7
     4a6:	80 95       	com	r24
     4a8:	98 2f       	mov	r25, r24
     4aa:	72 d2       	rcall	.+1252   	; 0x990 <__floatsisf>
     4ac:	2d eb       	ldi	r18, 0xBD	; 189
     4ae:	37 e3       	ldi	r19, 0x37	; 55
     4b0:	46 e8       	ldi	r20, 0x86	; 134
     4b2:	56 e3       	ldi	r21, 0x36	; 54
     4b4:	21 d3       	rcall	.+1602   	; 0xaf8 <__mulsf3>
     4b6:	26 ea       	ldi	r18, 0xA6	; 166
     4b8:	3b e9       	ldi	r19, 0x9B	; 155
     4ba:	44 ec       	ldi	r20, 0xC4	; 196
     4bc:	5a e3       	ldi	r21, 0x3A	; 58
     4be:	d2 d1       	rcall	.+932    	; 0x864 <__addsf3>
     4c0:	ed c0       	rjmp	.+474    	; 0x69c <pwm_set_pulse_width>
     4c2:	08 95       	ret
	}
	else if (dir < 130){
     4c4:	82 38       	cpi	r24, 0x82	; 130
     4c6:	88 f4       	brcc	.+34     	; 0x4ea <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     4c8:	68 2f       	mov	r22, r24
     4ca:	70 e0       	ldi	r23, 0x00	; 0
     4cc:	80 e0       	ldi	r24, 0x00	; 0
     4ce:	90 e0       	ldi	r25, 0x00	; 0
     4d0:	5f d2       	rcall	.+1214   	; 0x990 <__floatsisf>
     4d2:	2d eb       	ldi	r18, 0xBD	; 189
     4d4:	37 e3       	ldi	r19, 0x37	; 55
     4d6:	46 e8       	ldi	r20, 0x86	; 134
     4d8:	56 e3       	ldi	r21, 0x36	; 54
     4da:	0e d3       	rcall	.+1564   	; 0xaf8 <__mulsf3>
     4dc:	2a ef       	ldi	r18, 0xFA	; 250
     4de:	3d ee       	ldi	r19, 0xED	; 237
     4e0:	4b e6       	ldi	r20, 0x6B	; 107
     4e2:	5a e3       	ldi	r21, 0x3A	; 58
     4e4:	bf d1       	rcall	.+894    	; 0x864 <__addsf3>
     4e6:	da c0       	rjmp	.+436    	; 0x69c <pwm_set_pulse_width>
     4e8:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     4ea:	66 ea       	ldi	r22, 0xA6	; 166
     4ec:	7b e9       	ldi	r23, 0x9B	; 155
     4ee:	84 ec       	ldi	r24, 0xC4	; 196
     4f0:	9a e3       	ldi	r25, 0x3A	; 58
     4f2:	d4 c0       	rjmp	.+424    	; 0x69c <pwm_set_pulse_width>
     4f4:	08 95       	ret

000004f6 <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     4f6:	e0 ec       	ldi	r30, 0xC0	; 192
     4f8:	f0 e0       	ldi	r31, 0x00	; 0
     4fa:	90 81       	ld	r25, Z
     4fc:	95 ff       	sbrs	r25, 5
     4fe:	fd cf       	rjmp	.-6      	; 0x4fa <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     500:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     504:	80 e0       	ldi	r24, 0x00	; 0
     506:	90 e0       	ldi	r25, 0x00	; 0
     508:	08 95       	ret

0000050a <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     50a:	e0 ec       	ldi	r30, 0xC0	; 192
     50c:	f0 e0       	ldi	r31, 0x00	; 0
     50e:	80 81       	ld	r24, Z
     510:	88 23       	and	r24, r24
     512:	ec f7       	brge	.-6      	; 0x50e <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     514:	80 91 c6 00 	lds	r24, 0x00C6
}
     518:	08 95       	ret

0000051a <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     51a:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     51e:	88 e1       	ldi	r24, 0x18	; 24
     520:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     524:	65 e8       	ldi	r22, 0x85	; 133
     526:	72 e0       	ldi	r23, 0x02	; 2
     528:	8b e7       	ldi	r24, 0x7B	; 123
     52a:	92 e0       	ldi	r25, 0x02	; 2
     52c:	4e d3       	rcall	.+1692   	; 0xbca <fdevopen>
     52e:	90 93 77 02 	sts	0x0277, r25
     532:	80 93 76 02 	sts	0x0276, r24
	
	
	return 0; 
}
     536:	80 e0       	ldi	r24, 0x00	; 0
     538:	90 e0       	ldi	r25, 0x00	; 0
     53a:	08 95       	ret

0000053c <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     53c:	75 d0       	rcall	.+234    	; 0x628 <SPI_activate_SS>
     53e:	80 ec       	ldi	r24, 0xC0	; 192
     540:	6d d0       	rcall	.+218    	; 0x61c <SPI_read_write>
     542:	74 c0       	rjmp	.+232    	; 0x62c <SPI_deactivate_SS>
     544:	08 95       	ret

00000546 <MCP2515_read>:
     546:	cf 93       	push	r28
     548:	c8 2f       	mov	r28, r24
     54a:	6e d0       	rcall	.+220    	; 0x628 <SPI_activate_SS>
     54c:	83 e0       	ldi	r24, 0x03	; 3
     54e:	66 d0       	rcall	.+204    	; 0x61c <SPI_read_write>
     550:	8c 2f       	mov	r24, r28
     552:	64 d0       	rcall	.+200    	; 0x61c <SPI_read_write>
     554:	80 e0       	ldi	r24, 0x00	; 0
     556:	62 d0       	rcall	.+196    	; 0x61c <SPI_read_write>
     558:	c8 2f       	mov	r28, r24
     55a:	68 d0       	rcall	.+208    	; 0x62c <SPI_deactivate_SS>
     55c:	8c 2f       	mov	r24, r28
     55e:	cf 91       	pop	r28
     560:	08 95       	ret

00000562 <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     562:	1f 93       	push	r17
     564:	cf 93       	push	r28
     566:	df 93       	push	r29
     568:	18 2f       	mov	r17, r24
     56a:	d6 2f       	mov	r29, r22
     56c:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     56e:	5c d0       	rcall	.+184    	; 0x628 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     570:	85 e0       	ldi	r24, 0x05	; 5
     572:	54 d0       	rcall	.+168    	; 0x61c <SPI_read_write>
	SPI_read_write(address);
     574:	81 2f       	mov	r24, r17
     576:	52 d0       	rcall	.+164    	; 0x61c <SPI_read_write>
	SPI_read_write(mask_byte);
     578:	8d 2f       	mov	r24, r29
     57a:	50 d0       	rcall	.+160    	; 0x61c <SPI_read_write>
	SPI_read_write(data_byte);
     57c:	8c 2f       	mov	r24, r28
     57e:	4e d0       	rcall	.+156    	; 0x61c <SPI_read_write>
	SPI_deactivate_SS();
     580:	55 d0       	rcall	.+170    	; 0x62c <SPI_deactivate_SS>
     582:	df 91       	pop	r29
     584:	cf 91       	pop	r28
     586:	1f 91       	pop	r17
     588:	08 95       	ret

0000058a <main>:
#include "driver_DAC.h"

volatile uint8_t rx_int_flag = 0;

int main(void)
{
     58a:	cf 93       	push	r28
     58c:	df 93       	push	r29
     58e:	cd b7       	in	r28, 0x3d	; 61
     590:	de b7       	in	r29, 0x3e	; 62
     592:	2c 97       	sbiw	r28, 0x0c	; 12
     594:	0f b6       	in	r0, 0x3f	; 63
     596:	f8 94       	cli
     598:	de bf       	out	0x3e, r29	; 62
     59a:	0f be       	out	0x3f, r0	; 63
     59c:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     59e:	f8 94       	cli
	UART_init(MYUBRR);
     5a0:	87 e6       	ldi	r24, 0x67	; 103
     5a2:	90 e0       	ldi	r25, 0x00	; 0
     5a4:	ba df       	rcall	.-140    	; 0x51a <UART_init>
	CAN_init();
     5a6:	10 de       	rcall	.-992    	; 0x1c8 <CAN_init>
	servo_init();
     5a8:	6f df       	rcall	.-290    	; 0x488 <servo_init>
	ADC_init();
     5aa:	fa de       	rcall	.-524    	; 0x3a0 <ADC_init>
	motor_init();
     5ac:	41 df       	rcall	.-382    	; 0x430 <motor_init>
	sei();			//global interrupt enable
     5ae:	78 94       	sei
	DAC_init();
     5b0:	26 df       	rcall	.-436    	; 0x3fe <DAC_init>
		
		if(rx_int_flag){
			Message recieve_msg = CAN_recieve();
			
			for (int i = 0; i < recieve_msg.length; i ++){
				printf("%d", recieve_msg.data[i]);
     5b2:	0f 2e       	mov	r0, r31
     5b4:	f9 e6       	ldi	r31, 0x69	; 105
     5b6:	ef 2e       	mov	r14, r31
     5b8:	f2 e0       	ldi	r31, 0x02	; 2
     5ba:	ff 2e       	mov	r15, r31
     5bc:	f0 2d       	mov	r31, r0
	//pwm_set_pulse_width(0.015);
	
    while(1)
    {
		
		motor_drive(200);
     5be:	88 ec       	ldi	r24, 0xC8	; 200
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	5b df       	rcall	.-330    	; 0x47a <motor_drive>
		
		if(rx_int_flag){
     5c4:	80 91 6c 02 	lds	r24, 0x026C
     5c8:	88 23       	and	r24, r24
     5ca:	09 f1       	breq	.+66     	; 0x60e <main+0x84>
			Message recieve_msg = CAN_recieve();
     5cc:	ce 01       	movw	r24, r28
     5ce:	01 96       	adiw	r24, 0x01	; 1
     5d0:	48 de       	rcall	.-880    	; 0x262 <CAN_recieve>
     5d2:	cb 80       	ldd	r12, Y+3	; 0x03
     5d4:	dc 80       	ldd	r13, Y+4	; 0x04
			
			for (int i = 0; i < recieve_msg.length; i ++){
     5d6:	1c 14       	cp	r1, r12
     5d8:	1d 04       	cpc	r1, r13
     5da:	bc f4       	brge	.+46     	; 0x60a <main+0x80>
     5dc:	8e 01       	movw	r16, r28
     5de:	0b 5f       	subi	r16, 0xFB	; 251
     5e0:	1f 4f       	sbci	r17, 0xFF	; 255
     5e2:	c0 0e       	add	r12, r16
     5e4:	d1 1e       	adc	r13, r17
				printf("%d", recieve_msg.data[i]);
     5e6:	f8 01       	movw	r30, r16
     5e8:	81 91       	ld	r24, Z+
     5ea:	8f 01       	movw	r16, r30
     5ec:	1f 92       	push	r1
     5ee:	8f 93       	push	r24
     5f0:	ff 92       	push	r15
     5f2:	ef 92       	push	r14
     5f4:	34 d3       	rcall	.+1640   	; 0xc5e <printf>
				printf("\n");
     5f6:	8a e0       	ldi	r24, 0x0A	; 10
     5f8:	90 e0       	ldi	r25, 0x00	; 0
     5fa:	42 d3       	rcall	.+1668   	; 0xc80 <putchar>
		motor_drive(200);
		
		if(rx_int_flag){
			Message recieve_msg = CAN_recieve();
			
			for (int i = 0; i < recieve_msg.length; i ++){
     5fc:	0f 90       	pop	r0
     5fe:	0f 90       	pop	r0
     600:	0f 90       	pop	r0
     602:	0f 90       	pop	r0
     604:	0c 15       	cp	r16, r12
     606:	1d 05       	cpc	r17, r13
     608:	71 f7       	brne	.-36     	; 0x5e6 <main+0x5c>
				printf("%d", recieve_msg.data[i]);
				printf("\n");
			}
			uint8_t joystick_pos = recieve_msg.data[0];
			servo_set_pos(joystick_pos);
     60a:	8d 81       	ldd	r24, Y+5	; 0x05
     60c:	44 df       	rcall	.-376    	; 0x496 <servo_set_pos>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     60e:	8f e9       	ldi	r24, 0x9F	; 159
     610:	9f e0       	ldi	r25, 0x0F	; 15
     612:	01 97       	sbiw	r24, 0x01	; 1
     614:	f1 f7       	brne	.-4      	; 0x612 <main+0x88>
     616:	00 c0       	rjmp	.+0      	; 0x618 <main+0x8e>
     618:	00 00       	nop
     61a:	d1 cf       	rjmp	.-94     	; 0x5be <main+0x34>

0000061c <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     61c:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     61e:	0d b4       	in	r0, 0x2d	; 45
     620:	07 fe       	sbrs	r0, 7
     622:	fd cf       	rjmp	.-6      	; 0x61e <SPI_read_write+0x2>
	
	return SPDR;
     624:	8e b5       	in	r24, 0x2e	; 46
}
     626:	08 95       	ret

00000628 <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     628:	2f 98       	cbi	0x05, 7	; 5
     62a:	08 95       	ret

0000062c <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     62c:	2f 9a       	sbi	0x05, 7	; 5
     62e:	08 95       	ret

00000630 <SPI_init>:
	
	//Data order MSB transmitted first
	//clr_bit(SPCR, DORD);
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     630:	8c b5       	in	r24, 0x2c	; 44
     632:	80 61       	ori	r24, 0x10	; 16
     634:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     636:	8c b5       	in	r24, 0x2c	; 44
     638:	81 60       	ori	r24, 0x01	; 1
     63a:	8c bd       	out	0x2c, r24	; 44
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     63c:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     63e:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     640:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     642:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     644:	8c b5       	in	r24, 0x2c	; 44
     646:	80 64       	ori	r24, 0x40	; 64
     648:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     64a:	f0 cf       	rjmp	.-32     	; 0x62c <SPI_deactivate_SS>
     64c:	08 95       	ret

0000064e <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     64e:	e0 e8       	ldi	r30, 0x80	; 128
     650:	f0 e0       	ldi	r31, 0x00	; 0
     652:	80 81       	ld	r24, Z
     654:	80 68       	ori	r24, 0x80	; 128
     656:	80 83       	st	Z, r24
     658:	80 81       	ld	r24, Z
     65a:	8f 7b       	andi	r24, 0xBF	; 191
     65c:	80 83       	st	Z, r24
     65e:	80 81       	ld	r24, Z
     660:	82 60       	ori	r24, 0x02	; 2
     662:	80 83       	st	Z, r24
     664:	80 81       	ld	r24, Z
     666:	8e 7f       	andi	r24, 0xFE	; 254
     668:	80 83       	st	Z, r24
     66a:	e1 e8       	ldi	r30, 0x81	; 129
     66c:	f0 e0       	ldi	r31, 0x00	; 0
     66e:	80 81       	ld	r24, Z
     670:	88 60       	ori	r24, 0x08	; 8
     672:	80 83       	st	Z, r24
     674:	80 81       	ld	r24, Z
     676:	80 61       	ori	r24, 0x10	; 16
     678:	80 83       	st	Z, r24
     67a:	80 81       	ld	r24, Z
     67c:	84 60       	ori	r24, 0x04	; 4
     67e:	80 83       	st	Z, r24
     680:	80 81       	ld	r24, Z
     682:	8d 7f       	andi	r24, 0xFD	; 253
     684:	80 83       	st	Z, r24
     686:	80 81       	ld	r24, Z
     688:	8e 7f       	andi	r24, 0xFE	; 254
     68a:	80 83       	st	Z, r24
     68c:	25 9a       	sbi	0x04, 5	; 4
     68e:	81 ee       	ldi	r24, 0xE1	; 225
     690:	94 e0       	ldi	r25, 0x04	; 4
     692:	90 93 87 00 	sts	0x0087, r25
     696:	80 93 86 00 	sts	0x0086, r24
     69a:	08 95       	ret

0000069c <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     69c:	cf 92       	push	r12
     69e:	df 92       	push	r13
     6a0:	ef 92       	push	r14
     6a2:	ff 92       	push	r15
     6a4:	cf 93       	push	r28
     6a6:	6b 01       	movw	r12, r22
     6a8:	7c 01       	movw	r14, r24
	cli();
     6aa:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     6ac:	c1 e0       	ldi	r28, 0x01	; 1
     6ae:	2a ef       	ldi	r18, 0xFA	; 250
     6b0:	3d ee       	ldi	r19, 0xED	; 237
     6b2:	4b e6       	ldi	r20, 0x6B	; 107
     6b4:	5a e3       	ldi	r21, 0x3A	; 58
     6b6:	1c d2       	rcall	.+1080   	; 0xaf0 <__gesf2>
     6b8:	18 16       	cp	r1, r24
     6ba:	0c f0       	brlt	.+2      	; 0x6be <pwm_set_pulse_width+0x22>
     6bc:	c0 e0       	ldi	r28, 0x00	; 0
     6be:	cc 23       	and	r28, r28
     6c0:	d1 f0       	breq	.+52     	; 0x6f6 <pwm_set_pulse_width+0x5a>
     6c2:	27 e2       	ldi	r18, 0x27	; 39
     6c4:	30 ea       	ldi	r19, 0xA0	; 160
     6c6:	49 e0       	ldi	r20, 0x09	; 9
     6c8:	5b e3       	ldi	r21, 0x3B	; 59
     6ca:	c7 01       	movw	r24, r14
     6cc:	b6 01       	movw	r22, r12
     6ce:	2e d1       	rcall	.+604    	; 0x92c <__cmpsf2>
     6d0:	88 23       	and	r24, r24
     6d2:	8c f4       	brge	.+34     	; 0x6f6 <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     6d4:	20 e0       	ldi	r18, 0x00	; 0
     6d6:	34 e2       	ldi	r19, 0x24	; 36
     6d8:	44 e7       	ldi	r20, 0x74	; 116
     6da:	57 e4       	ldi	r21, 0x47	; 71
     6dc:	c7 01       	movw	r24, r14
     6de:	b6 01       	movw	r22, r12
     6e0:	0b d2       	rcall	.+1046   	; 0xaf8 <__mulsf3>
     6e2:	20 e0       	ldi	r18, 0x00	; 0
     6e4:	30 e0       	ldi	r19, 0x00	; 0
     6e6:	40 e0       	ldi	r20, 0x00	; 0
     6e8:	5f e3       	ldi	r21, 0x3F	; 63
     6ea:	bb d0       	rcall	.+374    	; 0x862 <__subsf3>
     6ec:	23 d1       	rcall	.+582    	; 0x934 <__fixunssfsi>
		OCR1A = pulse;
     6ee:	70 93 89 00 	sts	0x0089, r23
     6f2:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     6f6:	78 94       	sei
}
     6f8:	cf 91       	pop	r28
     6fa:	ff 90       	pop	r15
     6fc:	ef 90       	pop	r14
     6fe:	df 90       	pop	r13
     700:	cf 90       	pop	r12
     702:	08 95       	ret

00000704 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     704:	8c e0       	ldi	r24, 0x0C	; 12
     706:	80 93 b8 00 	sts	0x00B8, r24
     70a:	8f ef       	ldi	r24, 0xFF	; 255
     70c:	80 93 bb 00 	sts	0x00BB, r24
     710:	84 e0       	ldi	r24, 0x04	; 4
     712:	80 93 bc 00 	sts	0x00BC, r24
     716:	08 95       	ret

00000718 <TWI_Start_Transceiver_With_Data>:
     718:	ec eb       	ldi	r30, 0xBC	; 188
     71a:	f0 e0       	ldi	r31, 0x00	; 0
     71c:	20 81       	ld	r18, Z
     71e:	20 fd       	sbrc	r18, 0
     720:	fd cf       	rjmp	.-6      	; 0x71c <TWI_Start_Transceiver_With_Data+0x4>
     722:	60 93 6f 02 	sts	0x026F, r22
     726:	fc 01       	movw	r30, r24
     728:	20 81       	ld	r18, Z
     72a:	20 93 70 02 	sts	0x0270, r18
     72e:	20 fd       	sbrc	r18, 0
     730:	0c c0       	rjmp	.+24     	; 0x74a <TWI_Start_Transceiver_With_Data+0x32>
     732:	62 30       	cpi	r22, 0x02	; 2
     734:	50 f0       	brcs	.+20     	; 0x74a <TWI_Start_Transceiver_With_Data+0x32>
     736:	dc 01       	movw	r26, r24
     738:	11 96       	adiw	r26, 0x01	; 1
     73a:	e1 e7       	ldi	r30, 0x71	; 113
     73c:	f2 e0       	ldi	r31, 0x02	; 2
     73e:	81 e0       	ldi	r24, 0x01	; 1
     740:	9d 91       	ld	r25, X+
     742:	91 93       	st	Z+, r25
     744:	8f 5f       	subi	r24, 0xFF	; 255
     746:	86 13       	cpse	r24, r22
     748:	fb cf       	rjmp	.-10     	; 0x740 <TWI_Start_Transceiver_With_Data+0x28>
     74a:	10 92 6e 02 	sts	0x026E, r1
     74e:	88 ef       	ldi	r24, 0xF8	; 248
     750:	80 93 06 02 	sts	0x0206, r24
     754:	85 ea       	ldi	r24, 0xA5	; 165
     756:	80 93 bc 00 	sts	0x00BC, r24
     75a:	08 95       	ret

0000075c <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     75c:	1f 92       	push	r1
     75e:	0f 92       	push	r0
     760:	0f b6       	in	r0, 0x3f	; 63
     762:	0f 92       	push	r0
     764:	11 24       	eor	r1, r1
     766:	0b b6       	in	r0, 0x3b	; 59
     768:	0f 92       	push	r0
     76a:	2f 93       	push	r18
     76c:	3f 93       	push	r19
     76e:	8f 93       	push	r24
     770:	9f 93       	push	r25
     772:	af 93       	push	r26
     774:	bf 93       	push	r27
     776:	ef 93       	push	r30
     778:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     77a:	80 91 b9 00 	lds	r24, 0x00B9
     77e:	90 e0       	ldi	r25, 0x00	; 0
     780:	fc 01       	movw	r30, r24
     782:	38 97       	sbiw	r30, 0x08	; 8
     784:	e1 35       	cpi	r30, 0x51	; 81
     786:	f1 05       	cpc	r31, r1
     788:	08 f0       	brcs	.+2      	; 0x78c <__vector_39+0x30>
     78a:	55 c0       	rjmp	.+170    	; 0x836 <__vector_39+0xda>
     78c:	ee 58       	subi	r30, 0x8E	; 142
     78e:	ff 4f       	sbci	r31, 0xFF	; 255
     790:	16 c2       	rjmp	.+1068   	; 0xbbe <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     792:	10 92 6d 02 	sts	0x026D, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     796:	e0 91 6d 02 	lds	r30, 0x026D
     79a:	80 91 6f 02 	lds	r24, 0x026F
     79e:	e8 17       	cp	r30, r24
     7a0:	70 f4       	brcc	.+28     	; 0x7be <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     7a2:	81 e0       	ldi	r24, 0x01	; 1
     7a4:	8e 0f       	add	r24, r30
     7a6:	80 93 6d 02 	sts	0x026D, r24
     7aa:	f0 e0       	ldi	r31, 0x00	; 0
     7ac:	e0 59       	subi	r30, 0x90	; 144
     7ae:	fd 4f       	sbci	r31, 0xFD	; 253
     7b0:	80 81       	ld	r24, Z
     7b2:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7b6:	85 e8       	ldi	r24, 0x85	; 133
     7b8:	80 93 bc 00 	sts	0x00BC, r24
     7bc:	43 c0       	rjmp	.+134    	; 0x844 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     7be:	80 91 6e 02 	lds	r24, 0x026E
     7c2:	81 60       	ori	r24, 0x01	; 1
     7c4:	80 93 6e 02 	sts	0x026E, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7c8:	84 e9       	ldi	r24, 0x94	; 148
     7ca:	80 93 bc 00 	sts	0x00BC, r24
     7ce:	3a c0       	rjmp	.+116    	; 0x844 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     7d0:	e0 91 6d 02 	lds	r30, 0x026D
     7d4:	81 e0       	ldi	r24, 0x01	; 1
     7d6:	8e 0f       	add	r24, r30
     7d8:	80 93 6d 02 	sts	0x026D, r24
     7dc:	80 91 bb 00 	lds	r24, 0x00BB
     7e0:	f0 e0       	ldi	r31, 0x00	; 0
     7e2:	e0 59       	subi	r30, 0x90	; 144
     7e4:	fd 4f       	sbci	r31, 0xFD	; 253
     7e6:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     7e8:	20 91 6d 02 	lds	r18, 0x026D
     7ec:	30 e0       	ldi	r19, 0x00	; 0
     7ee:	80 91 6f 02 	lds	r24, 0x026F
     7f2:	90 e0       	ldi	r25, 0x00	; 0
     7f4:	01 97       	sbiw	r24, 0x01	; 1
     7f6:	28 17       	cp	r18, r24
     7f8:	39 07       	cpc	r19, r25
     7fa:	24 f4       	brge	.+8      	; 0x804 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7fc:	85 ec       	ldi	r24, 0xC5	; 197
     7fe:	80 93 bc 00 	sts	0x00BC, r24
     802:	20 c0       	rjmp	.+64     	; 0x844 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     804:	85 e8       	ldi	r24, 0x85	; 133
     806:	80 93 bc 00 	sts	0x00BC, r24
     80a:	1c c0       	rjmp	.+56     	; 0x844 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     80c:	80 91 bb 00 	lds	r24, 0x00BB
     810:	e0 91 6d 02 	lds	r30, 0x026D
     814:	f0 e0       	ldi	r31, 0x00	; 0
     816:	e0 59       	subi	r30, 0x90	; 144
     818:	fd 4f       	sbci	r31, 0xFD	; 253
     81a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     81c:	80 91 6e 02 	lds	r24, 0x026E
     820:	81 60       	ori	r24, 0x01	; 1
     822:	80 93 6e 02 	sts	0x026E, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     826:	84 e9       	ldi	r24, 0x94	; 148
     828:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     82c:	0b c0       	rjmp	.+22     	; 0x844 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     82e:	85 ea       	ldi	r24, 0xA5	; 165
     830:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     834:	07 c0       	rjmp	.+14     	; 0x844 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     836:	80 91 b9 00 	lds	r24, 0x00B9
     83a:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     83e:	84 e0       	ldi	r24, 0x04	; 4
     840:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     844:	ff 91       	pop	r31
     846:	ef 91       	pop	r30
     848:	bf 91       	pop	r27
     84a:	af 91       	pop	r26
     84c:	9f 91       	pop	r25
     84e:	8f 91       	pop	r24
     850:	3f 91       	pop	r19
     852:	2f 91       	pop	r18
     854:	0f 90       	pop	r0
     856:	0b be       	out	0x3b, r0	; 59
     858:	0f 90       	pop	r0
     85a:	0f be       	out	0x3f, r0	; 63
     85c:	0f 90       	pop	r0
     85e:	1f 90       	pop	r1
     860:	18 95       	reti

00000862 <__subsf3>:
     862:	50 58       	subi	r21, 0x80	; 128

00000864 <__addsf3>:
     864:	bb 27       	eor	r27, r27
     866:	aa 27       	eor	r26, r26
     868:	0e d0       	rcall	.+28     	; 0x886 <__addsf3x>
     86a:	08 c1       	rjmp	.+528    	; 0xa7c <__fp_round>
     86c:	f9 d0       	rcall	.+498    	; 0xa60 <__fp_pscA>
     86e:	30 f0       	brcs	.+12     	; 0x87c <__addsf3+0x18>
     870:	fe d0       	rcall	.+508    	; 0xa6e <__fp_pscB>
     872:	20 f0       	brcs	.+8      	; 0x87c <__addsf3+0x18>
     874:	31 f4       	brne	.+12     	; 0x882 <__addsf3+0x1e>
     876:	9f 3f       	cpi	r25, 0xFF	; 255
     878:	11 f4       	brne	.+4      	; 0x87e <__addsf3+0x1a>
     87a:	1e f4       	brtc	.+6      	; 0x882 <__addsf3+0x1e>
     87c:	ee c0       	rjmp	.+476    	; 0xa5a <__fp_nan>
     87e:	0e f4       	brtc	.+2      	; 0x882 <__addsf3+0x1e>
     880:	e0 95       	com	r30
     882:	e7 fb       	bst	r30, 7
     884:	e4 c0       	rjmp	.+456    	; 0xa4e <__fp_inf>

00000886 <__addsf3x>:
     886:	e9 2f       	mov	r30, r25
     888:	0a d1       	rcall	.+532    	; 0xa9e <__fp_split3>
     88a:	80 f3       	brcs	.-32     	; 0x86c <__addsf3+0x8>
     88c:	ba 17       	cp	r27, r26
     88e:	62 07       	cpc	r22, r18
     890:	73 07       	cpc	r23, r19
     892:	84 07       	cpc	r24, r20
     894:	95 07       	cpc	r25, r21
     896:	18 f0       	brcs	.+6      	; 0x89e <__addsf3x+0x18>
     898:	71 f4       	brne	.+28     	; 0x8b6 <__addsf3x+0x30>
     89a:	9e f5       	brtc	.+102    	; 0x902 <__addsf3x+0x7c>
     89c:	22 c1       	rjmp	.+580    	; 0xae2 <__fp_zero>
     89e:	0e f4       	brtc	.+2      	; 0x8a2 <__addsf3x+0x1c>
     8a0:	e0 95       	com	r30
     8a2:	0b 2e       	mov	r0, r27
     8a4:	ba 2f       	mov	r27, r26
     8a6:	a0 2d       	mov	r26, r0
     8a8:	0b 01       	movw	r0, r22
     8aa:	b9 01       	movw	r22, r18
     8ac:	90 01       	movw	r18, r0
     8ae:	0c 01       	movw	r0, r24
     8b0:	ca 01       	movw	r24, r20
     8b2:	a0 01       	movw	r20, r0
     8b4:	11 24       	eor	r1, r1
     8b6:	ff 27       	eor	r31, r31
     8b8:	59 1b       	sub	r21, r25
     8ba:	99 f0       	breq	.+38     	; 0x8e2 <__addsf3x+0x5c>
     8bc:	59 3f       	cpi	r21, 0xF9	; 249
     8be:	50 f4       	brcc	.+20     	; 0x8d4 <__addsf3x+0x4e>
     8c0:	50 3e       	cpi	r21, 0xE0	; 224
     8c2:	68 f1       	brcs	.+90     	; 0x91e <__addsf3x+0x98>
     8c4:	1a 16       	cp	r1, r26
     8c6:	f0 40       	sbci	r31, 0x00	; 0
     8c8:	a2 2f       	mov	r26, r18
     8ca:	23 2f       	mov	r18, r19
     8cc:	34 2f       	mov	r19, r20
     8ce:	44 27       	eor	r20, r20
     8d0:	58 5f       	subi	r21, 0xF8	; 248
     8d2:	f3 cf       	rjmp	.-26     	; 0x8ba <__addsf3x+0x34>
     8d4:	46 95       	lsr	r20
     8d6:	37 95       	ror	r19
     8d8:	27 95       	ror	r18
     8da:	a7 95       	ror	r26
     8dc:	f0 40       	sbci	r31, 0x00	; 0
     8de:	53 95       	inc	r21
     8e0:	c9 f7       	brne	.-14     	; 0x8d4 <__addsf3x+0x4e>
     8e2:	7e f4       	brtc	.+30     	; 0x902 <__addsf3x+0x7c>
     8e4:	1f 16       	cp	r1, r31
     8e6:	ba 0b       	sbc	r27, r26
     8e8:	62 0b       	sbc	r22, r18
     8ea:	73 0b       	sbc	r23, r19
     8ec:	84 0b       	sbc	r24, r20
     8ee:	ba f0       	brmi	.+46     	; 0x91e <__addsf3x+0x98>
     8f0:	91 50       	subi	r25, 0x01	; 1
     8f2:	a1 f0       	breq	.+40     	; 0x91c <__addsf3x+0x96>
     8f4:	ff 0f       	add	r31, r31
     8f6:	bb 1f       	adc	r27, r27
     8f8:	66 1f       	adc	r22, r22
     8fa:	77 1f       	adc	r23, r23
     8fc:	88 1f       	adc	r24, r24
     8fe:	c2 f7       	brpl	.-16     	; 0x8f0 <__addsf3x+0x6a>
     900:	0e c0       	rjmp	.+28     	; 0x91e <__addsf3x+0x98>
     902:	ba 0f       	add	r27, r26
     904:	62 1f       	adc	r22, r18
     906:	73 1f       	adc	r23, r19
     908:	84 1f       	adc	r24, r20
     90a:	48 f4       	brcc	.+18     	; 0x91e <__addsf3x+0x98>
     90c:	87 95       	ror	r24
     90e:	77 95       	ror	r23
     910:	67 95       	ror	r22
     912:	b7 95       	ror	r27
     914:	f7 95       	ror	r31
     916:	9e 3f       	cpi	r25, 0xFE	; 254
     918:	08 f0       	brcs	.+2      	; 0x91c <__addsf3x+0x96>
     91a:	b3 cf       	rjmp	.-154    	; 0x882 <__addsf3+0x1e>
     91c:	93 95       	inc	r25
     91e:	88 0f       	add	r24, r24
     920:	08 f0       	brcs	.+2      	; 0x924 <__addsf3x+0x9e>
     922:	99 27       	eor	r25, r25
     924:	ee 0f       	add	r30, r30
     926:	97 95       	ror	r25
     928:	87 95       	ror	r24
     92a:	08 95       	ret

0000092c <__cmpsf2>:
     92c:	6c d0       	rcall	.+216    	; 0xa06 <__fp_cmp>
     92e:	08 f4       	brcc	.+2      	; 0x932 <__cmpsf2+0x6>
     930:	81 e0       	ldi	r24, 0x01	; 1
     932:	08 95       	ret

00000934 <__fixunssfsi>:
     934:	bc d0       	rcall	.+376    	; 0xaae <__fp_splitA>
     936:	88 f0       	brcs	.+34     	; 0x95a <__fixunssfsi+0x26>
     938:	9f 57       	subi	r25, 0x7F	; 127
     93a:	90 f0       	brcs	.+36     	; 0x960 <__fixunssfsi+0x2c>
     93c:	b9 2f       	mov	r27, r25
     93e:	99 27       	eor	r25, r25
     940:	b7 51       	subi	r27, 0x17	; 23
     942:	a0 f0       	brcs	.+40     	; 0x96c <__fixunssfsi+0x38>
     944:	d1 f0       	breq	.+52     	; 0x97a <__fixunssfsi+0x46>
     946:	66 0f       	add	r22, r22
     948:	77 1f       	adc	r23, r23
     94a:	88 1f       	adc	r24, r24
     94c:	99 1f       	adc	r25, r25
     94e:	1a f0       	brmi	.+6      	; 0x956 <__fixunssfsi+0x22>
     950:	ba 95       	dec	r27
     952:	c9 f7       	brne	.-14     	; 0x946 <__fixunssfsi+0x12>
     954:	12 c0       	rjmp	.+36     	; 0x97a <__fixunssfsi+0x46>
     956:	b1 30       	cpi	r27, 0x01	; 1
     958:	81 f0       	breq	.+32     	; 0x97a <__fixunssfsi+0x46>
     95a:	c3 d0       	rcall	.+390    	; 0xae2 <__fp_zero>
     95c:	b1 e0       	ldi	r27, 0x01	; 1
     95e:	08 95       	ret
     960:	c0 c0       	rjmp	.+384    	; 0xae2 <__fp_zero>
     962:	67 2f       	mov	r22, r23
     964:	78 2f       	mov	r23, r24
     966:	88 27       	eor	r24, r24
     968:	b8 5f       	subi	r27, 0xF8	; 248
     96a:	39 f0       	breq	.+14     	; 0x97a <__fixunssfsi+0x46>
     96c:	b9 3f       	cpi	r27, 0xF9	; 249
     96e:	cc f3       	brlt	.-14     	; 0x962 <__fixunssfsi+0x2e>
     970:	86 95       	lsr	r24
     972:	77 95       	ror	r23
     974:	67 95       	ror	r22
     976:	b3 95       	inc	r27
     978:	d9 f7       	brne	.-10     	; 0x970 <__fixunssfsi+0x3c>
     97a:	3e f4       	brtc	.+14     	; 0x98a <__fixunssfsi+0x56>
     97c:	90 95       	com	r25
     97e:	80 95       	com	r24
     980:	70 95       	com	r23
     982:	61 95       	neg	r22
     984:	7f 4f       	sbci	r23, 0xFF	; 255
     986:	8f 4f       	sbci	r24, 0xFF	; 255
     988:	9f 4f       	sbci	r25, 0xFF	; 255
     98a:	08 95       	ret

0000098c <__floatunsisf>:
     98c:	e8 94       	clt
     98e:	09 c0       	rjmp	.+18     	; 0x9a2 <__floatsisf+0x12>

00000990 <__floatsisf>:
     990:	97 fb       	bst	r25, 7
     992:	3e f4       	brtc	.+14     	; 0x9a2 <__floatsisf+0x12>
     994:	90 95       	com	r25
     996:	80 95       	com	r24
     998:	70 95       	com	r23
     99a:	61 95       	neg	r22
     99c:	7f 4f       	sbci	r23, 0xFF	; 255
     99e:	8f 4f       	sbci	r24, 0xFF	; 255
     9a0:	9f 4f       	sbci	r25, 0xFF	; 255
     9a2:	99 23       	and	r25, r25
     9a4:	a9 f0       	breq	.+42     	; 0x9d0 <__floatsisf+0x40>
     9a6:	f9 2f       	mov	r31, r25
     9a8:	96 e9       	ldi	r25, 0x96	; 150
     9aa:	bb 27       	eor	r27, r27
     9ac:	93 95       	inc	r25
     9ae:	f6 95       	lsr	r31
     9b0:	87 95       	ror	r24
     9b2:	77 95       	ror	r23
     9b4:	67 95       	ror	r22
     9b6:	b7 95       	ror	r27
     9b8:	f1 11       	cpse	r31, r1
     9ba:	f8 cf       	rjmp	.-16     	; 0x9ac <__floatsisf+0x1c>
     9bc:	fa f4       	brpl	.+62     	; 0x9fc <__floatsisf+0x6c>
     9be:	bb 0f       	add	r27, r27
     9c0:	11 f4       	brne	.+4      	; 0x9c6 <__floatsisf+0x36>
     9c2:	60 ff       	sbrs	r22, 0
     9c4:	1b c0       	rjmp	.+54     	; 0x9fc <__floatsisf+0x6c>
     9c6:	6f 5f       	subi	r22, 0xFF	; 255
     9c8:	7f 4f       	sbci	r23, 0xFF	; 255
     9ca:	8f 4f       	sbci	r24, 0xFF	; 255
     9cc:	9f 4f       	sbci	r25, 0xFF	; 255
     9ce:	16 c0       	rjmp	.+44     	; 0x9fc <__floatsisf+0x6c>
     9d0:	88 23       	and	r24, r24
     9d2:	11 f0       	breq	.+4      	; 0x9d8 <__floatsisf+0x48>
     9d4:	96 e9       	ldi	r25, 0x96	; 150
     9d6:	11 c0       	rjmp	.+34     	; 0x9fa <__floatsisf+0x6a>
     9d8:	77 23       	and	r23, r23
     9da:	21 f0       	breq	.+8      	; 0x9e4 <__floatsisf+0x54>
     9dc:	9e e8       	ldi	r25, 0x8E	; 142
     9de:	87 2f       	mov	r24, r23
     9e0:	76 2f       	mov	r23, r22
     9e2:	05 c0       	rjmp	.+10     	; 0x9ee <__floatsisf+0x5e>
     9e4:	66 23       	and	r22, r22
     9e6:	71 f0       	breq	.+28     	; 0xa04 <__floatsisf+0x74>
     9e8:	96 e8       	ldi	r25, 0x86	; 134
     9ea:	86 2f       	mov	r24, r22
     9ec:	70 e0       	ldi	r23, 0x00	; 0
     9ee:	60 e0       	ldi	r22, 0x00	; 0
     9f0:	2a f0       	brmi	.+10     	; 0x9fc <__floatsisf+0x6c>
     9f2:	9a 95       	dec	r25
     9f4:	66 0f       	add	r22, r22
     9f6:	77 1f       	adc	r23, r23
     9f8:	88 1f       	adc	r24, r24
     9fa:	da f7       	brpl	.-10     	; 0x9f2 <__floatsisf+0x62>
     9fc:	88 0f       	add	r24, r24
     9fe:	96 95       	lsr	r25
     a00:	87 95       	ror	r24
     a02:	97 f9       	bld	r25, 7
     a04:	08 95       	ret

00000a06 <__fp_cmp>:
     a06:	99 0f       	add	r25, r25
     a08:	00 08       	sbc	r0, r0
     a0a:	55 0f       	add	r21, r21
     a0c:	aa 0b       	sbc	r26, r26
     a0e:	e0 e8       	ldi	r30, 0x80	; 128
     a10:	fe ef       	ldi	r31, 0xFE	; 254
     a12:	16 16       	cp	r1, r22
     a14:	17 06       	cpc	r1, r23
     a16:	e8 07       	cpc	r30, r24
     a18:	f9 07       	cpc	r31, r25
     a1a:	c0 f0       	brcs	.+48     	; 0xa4c <__fp_cmp+0x46>
     a1c:	12 16       	cp	r1, r18
     a1e:	13 06       	cpc	r1, r19
     a20:	e4 07       	cpc	r30, r20
     a22:	f5 07       	cpc	r31, r21
     a24:	98 f0       	brcs	.+38     	; 0xa4c <__fp_cmp+0x46>
     a26:	62 1b       	sub	r22, r18
     a28:	73 0b       	sbc	r23, r19
     a2a:	84 0b       	sbc	r24, r20
     a2c:	95 0b       	sbc	r25, r21
     a2e:	39 f4       	brne	.+14     	; 0xa3e <__fp_cmp+0x38>
     a30:	0a 26       	eor	r0, r26
     a32:	61 f0       	breq	.+24     	; 0xa4c <__fp_cmp+0x46>
     a34:	23 2b       	or	r18, r19
     a36:	24 2b       	or	r18, r20
     a38:	25 2b       	or	r18, r21
     a3a:	21 f4       	brne	.+8      	; 0xa44 <__fp_cmp+0x3e>
     a3c:	08 95       	ret
     a3e:	0a 26       	eor	r0, r26
     a40:	09 f4       	brne	.+2      	; 0xa44 <__fp_cmp+0x3e>
     a42:	a1 40       	sbci	r26, 0x01	; 1
     a44:	a6 95       	lsr	r26
     a46:	8f ef       	ldi	r24, 0xFF	; 255
     a48:	81 1d       	adc	r24, r1
     a4a:	81 1d       	adc	r24, r1
     a4c:	08 95       	ret

00000a4e <__fp_inf>:
     a4e:	97 f9       	bld	r25, 7
     a50:	9f 67       	ori	r25, 0x7F	; 127
     a52:	80 e8       	ldi	r24, 0x80	; 128
     a54:	70 e0       	ldi	r23, 0x00	; 0
     a56:	60 e0       	ldi	r22, 0x00	; 0
     a58:	08 95       	ret

00000a5a <__fp_nan>:
     a5a:	9f ef       	ldi	r25, 0xFF	; 255
     a5c:	80 ec       	ldi	r24, 0xC0	; 192
     a5e:	08 95       	ret

00000a60 <__fp_pscA>:
     a60:	00 24       	eor	r0, r0
     a62:	0a 94       	dec	r0
     a64:	16 16       	cp	r1, r22
     a66:	17 06       	cpc	r1, r23
     a68:	18 06       	cpc	r1, r24
     a6a:	09 06       	cpc	r0, r25
     a6c:	08 95       	ret

00000a6e <__fp_pscB>:
     a6e:	00 24       	eor	r0, r0
     a70:	0a 94       	dec	r0
     a72:	12 16       	cp	r1, r18
     a74:	13 06       	cpc	r1, r19
     a76:	14 06       	cpc	r1, r20
     a78:	05 06       	cpc	r0, r21
     a7a:	08 95       	ret

00000a7c <__fp_round>:
     a7c:	09 2e       	mov	r0, r25
     a7e:	03 94       	inc	r0
     a80:	00 0c       	add	r0, r0
     a82:	11 f4       	brne	.+4      	; 0xa88 <__fp_round+0xc>
     a84:	88 23       	and	r24, r24
     a86:	52 f0       	brmi	.+20     	; 0xa9c <__fp_round+0x20>
     a88:	bb 0f       	add	r27, r27
     a8a:	40 f4       	brcc	.+16     	; 0xa9c <__fp_round+0x20>
     a8c:	bf 2b       	or	r27, r31
     a8e:	11 f4       	brne	.+4      	; 0xa94 <__fp_round+0x18>
     a90:	60 ff       	sbrs	r22, 0
     a92:	04 c0       	rjmp	.+8      	; 0xa9c <__fp_round+0x20>
     a94:	6f 5f       	subi	r22, 0xFF	; 255
     a96:	7f 4f       	sbci	r23, 0xFF	; 255
     a98:	8f 4f       	sbci	r24, 0xFF	; 255
     a9a:	9f 4f       	sbci	r25, 0xFF	; 255
     a9c:	08 95       	ret

00000a9e <__fp_split3>:
     a9e:	57 fd       	sbrc	r21, 7
     aa0:	90 58       	subi	r25, 0x80	; 128
     aa2:	44 0f       	add	r20, r20
     aa4:	55 1f       	adc	r21, r21
     aa6:	59 f0       	breq	.+22     	; 0xabe <__fp_splitA+0x10>
     aa8:	5f 3f       	cpi	r21, 0xFF	; 255
     aaa:	71 f0       	breq	.+28     	; 0xac8 <__fp_splitA+0x1a>
     aac:	47 95       	ror	r20

00000aae <__fp_splitA>:
     aae:	88 0f       	add	r24, r24
     ab0:	97 fb       	bst	r25, 7
     ab2:	99 1f       	adc	r25, r25
     ab4:	61 f0       	breq	.+24     	; 0xace <__fp_splitA+0x20>
     ab6:	9f 3f       	cpi	r25, 0xFF	; 255
     ab8:	79 f0       	breq	.+30     	; 0xad8 <__fp_splitA+0x2a>
     aba:	87 95       	ror	r24
     abc:	08 95       	ret
     abe:	12 16       	cp	r1, r18
     ac0:	13 06       	cpc	r1, r19
     ac2:	14 06       	cpc	r1, r20
     ac4:	55 1f       	adc	r21, r21
     ac6:	f2 cf       	rjmp	.-28     	; 0xaac <__fp_split3+0xe>
     ac8:	46 95       	lsr	r20
     aca:	f1 df       	rcall	.-30     	; 0xaae <__fp_splitA>
     acc:	08 c0       	rjmp	.+16     	; 0xade <__fp_splitA+0x30>
     ace:	16 16       	cp	r1, r22
     ad0:	17 06       	cpc	r1, r23
     ad2:	18 06       	cpc	r1, r24
     ad4:	99 1f       	adc	r25, r25
     ad6:	f1 cf       	rjmp	.-30     	; 0xaba <__fp_splitA+0xc>
     ad8:	86 95       	lsr	r24
     ada:	71 05       	cpc	r23, r1
     adc:	61 05       	cpc	r22, r1
     ade:	08 94       	sec
     ae0:	08 95       	ret

00000ae2 <__fp_zero>:
     ae2:	e8 94       	clt

00000ae4 <__fp_szero>:
     ae4:	bb 27       	eor	r27, r27
     ae6:	66 27       	eor	r22, r22
     ae8:	77 27       	eor	r23, r23
     aea:	cb 01       	movw	r24, r22
     aec:	97 f9       	bld	r25, 7
     aee:	08 95       	ret

00000af0 <__gesf2>:
     af0:	8a df       	rcall	.-236    	; 0xa06 <__fp_cmp>
     af2:	08 f4       	brcc	.+2      	; 0xaf6 <__gesf2+0x6>
     af4:	8f ef       	ldi	r24, 0xFF	; 255
     af6:	08 95       	ret

00000af8 <__mulsf3>:
     af8:	0b d0       	rcall	.+22     	; 0xb10 <__mulsf3x>
     afa:	c0 cf       	rjmp	.-128    	; 0xa7c <__fp_round>
     afc:	b1 df       	rcall	.-158    	; 0xa60 <__fp_pscA>
     afe:	28 f0       	brcs	.+10     	; 0xb0a <__mulsf3+0x12>
     b00:	b6 df       	rcall	.-148    	; 0xa6e <__fp_pscB>
     b02:	18 f0       	brcs	.+6      	; 0xb0a <__mulsf3+0x12>
     b04:	95 23       	and	r25, r21
     b06:	09 f0       	breq	.+2      	; 0xb0a <__mulsf3+0x12>
     b08:	a2 cf       	rjmp	.-188    	; 0xa4e <__fp_inf>
     b0a:	a7 cf       	rjmp	.-178    	; 0xa5a <__fp_nan>
     b0c:	11 24       	eor	r1, r1
     b0e:	ea cf       	rjmp	.-44     	; 0xae4 <__fp_szero>

00000b10 <__mulsf3x>:
     b10:	c6 df       	rcall	.-116    	; 0xa9e <__fp_split3>
     b12:	a0 f3       	brcs	.-24     	; 0xafc <__mulsf3+0x4>

00000b14 <__mulsf3_pse>:
     b14:	95 9f       	mul	r25, r21
     b16:	d1 f3       	breq	.-12     	; 0xb0c <__mulsf3+0x14>
     b18:	95 0f       	add	r25, r21
     b1a:	50 e0       	ldi	r21, 0x00	; 0
     b1c:	55 1f       	adc	r21, r21
     b1e:	62 9f       	mul	r22, r18
     b20:	f0 01       	movw	r30, r0
     b22:	72 9f       	mul	r23, r18
     b24:	bb 27       	eor	r27, r27
     b26:	f0 0d       	add	r31, r0
     b28:	b1 1d       	adc	r27, r1
     b2a:	63 9f       	mul	r22, r19
     b2c:	aa 27       	eor	r26, r26
     b2e:	f0 0d       	add	r31, r0
     b30:	b1 1d       	adc	r27, r1
     b32:	aa 1f       	adc	r26, r26
     b34:	64 9f       	mul	r22, r20
     b36:	66 27       	eor	r22, r22
     b38:	b0 0d       	add	r27, r0
     b3a:	a1 1d       	adc	r26, r1
     b3c:	66 1f       	adc	r22, r22
     b3e:	82 9f       	mul	r24, r18
     b40:	22 27       	eor	r18, r18
     b42:	b0 0d       	add	r27, r0
     b44:	a1 1d       	adc	r26, r1
     b46:	62 1f       	adc	r22, r18
     b48:	73 9f       	mul	r23, r19
     b4a:	b0 0d       	add	r27, r0
     b4c:	a1 1d       	adc	r26, r1
     b4e:	62 1f       	adc	r22, r18
     b50:	83 9f       	mul	r24, r19
     b52:	a0 0d       	add	r26, r0
     b54:	61 1d       	adc	r22, r1
     b56:	22 1f       	adc	r18, r18
     b58:	74 9f       	mul	r23, r20
     b5a:	33 27       	eor	r19, r19
     b5c:	a0 0d       	add	r26, r0
     b5e:	61 1d       	adc	r22, r1
     b60:	23 1f       	adc	r18, r19
     b62:	84 9f       	mul	r24, r20
     b64:	60 0d       	add	r22, r0
     b66:	21 1d       	adc	r18, r1
     b68:	82 2f       	mov	r24, r18
     b6a:	76 2f       	mov	r23, r22
     b6c:	6a 2f       	mov	r22, r26
     b6e:	11 24       	eor	r1, r1
     b70:	9f 57       	subi	r25, 0x7F	; 127
     b72:	50 40       	sbci	r21, 0x00	; 0
     b74:	8a f0       	brmi	.+34     	; 0xb98 <__mulsf3_pse+0x84>
     b76:	e1 f0       	breq	.+56     	; 0xbb0 <__mulsf3_pse+0x9c>
     b78:	88 23       	and	r24, r24
     b7a:	4a f0       	brmi	.+18     	; 0xb8e <__mulsf3_pse+0x7a>
     b7c:	ee 0f       	add	r30, r30
     b7e:	ff 1f       	adc	r31, r31
     b80:	bb 1f       	adc	r27, r27
     b82:	66 1f       	adc	r22, r22
     b84:	77 1f       	adc	r23, r23
     b86:	88 1f       	adc	r24, r24
     b88:	91 50       	subi	r25, 0x01	; 1
     b8a:	50 40       	sbci	r21, 0x00	; 0
     b8c:	a9 f7       	brne	.-22     	; 0xb78 <__mulsf3_pse+0x64>
     b8e:	9e 3f       	cpi	r25, 0xFE	; 254
     b90:	51 05       	cpc	r21, r1
     b92:	70 f0       	brcs	.+28     	; 0xbb0 <__mulsf3_pse+0x9c>
     b94:	5c cf       	rjmp	.-328    	; 0xa4e <__fp_inf>
     b96:	a6 cf       	rjmp	.-180    	; 0xae4 <__fp_szero>
     b98:	5f 3f       	cpi	r21, 0xFF	; 255
     b9a:	ec f3       	brlt	.-6      	; 0xb96 <__mulsf3_pse+0x82>
     b9c:	98 3e       	cpi	r25, 0xE8	; 232
     b9e:	dc f3       	brlt	.-10     	; 0xb96 <__mulsf3_pse+0x82>
     ba0:	86 95       	lsr	r24
     ba2:	77 95       	ror	r23
     ba4:	67 95       	ror	r22
     ba6:	b7 95       	ror	r27
     ba8:	f7 95       	ror	r31
     baa:	e7 95       	ror	r30
     bac:	9f 5f       	subi	r25, 0xFF	; 255
     bae:	c1 f7       	brne	.-16     	; 0xba0 <__mulsf3_pse+0x8c>
     bb0:	fe 2b       	or	r31, r30
     bb2:	88 0f       	add	r24, r24
     bb4:	91 1d       	adc	r25, r1
     bb6:	96 95       	lsr	r25
     bb8:	87 95       	ror	r24
     bba:	97 f9       	bld	r25, 7
     bbc:	08 95       	ret

00000bbe <__tablejump2__>:
     bbe:	ee 0f       	add	r30, r30
     bc0:	ff 1f       	adc	r31, r31

00000bc2 <__tablejump__>:
     bc2:	05 90       	lpm	r0, Z+
     bc4:	f4 91       	lpm	r31, Z
     bc6:	e0 2d       	mov	r30, r0
     bc8:	19 94       	eijmp

00000bca <fdevopen>:
     bca:	0f 93       	push	r16
     bcc:	1f 93       	push	r17
     bce:	cf 93       	push	r28
     bd0:	df 93       	push	r29
     bd2:	ec 01       	movw	r28, r24
     bd4:	8b 01       	movw	r16, r22
     bd6:	00 97       	sbiw	r24, 0x00	; 0
     bd8:	31 f4       	brne	.+12     	; 0xbe6 <fdevopen+0x1c>
     bda:	61 15       	cp	r22, r1
     bdc:	71 05       	cpc	r23, r1
     bde:	19 f4       	brne	.+6      	; 0xbe6 <fdevopen+0x1c>
     be0:	80 e0       	ldi	r24, 0x00	; 0
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	37 c0       	rjmp	.+110    	; 0xc54 <fdevopen+0x8a>
     be6:	6e e0       	ldi	r22, 0x0E	; 14
     be8:	70 e0       	ldi	r23, 0x00	; 0
     bea:	81 e0       	ldi	r24, 0x01	; 1
     bec:	90 e0       	ldi	r25, 0x00	; 0
     bee:	68 d2       	rcall	.+1232   	; 0x10c0 <calloc>
     bf0:	fc 01       	movw	r30, r24
     bf2:	00 97       	sbiw	r24, 0x00	; 0
     bf4:	a9 f3       	breq	.-22     	; 0xbe0 <fdevopen+0x16>
     bf6:	80 e8       	ldi	r24, 0x80	; 128
     bf8:	83 83       	std	Z+3, r24	; 0x03
     bfa:	01 15       	cp	r16, r1
     bfc:	11 05       	cpc	r17, r1
     bfe:	71 f0       	breq	.+28     	; 0xc1c <fdevopen+0x52>
     c00:	13 87       	std	Z+11, r17	; 0x0b
     c02:	02 87       	std	Z+10, r16	; 0x0a
     c04:	81 e8       	ldi	r24, 0x81	; 129
     c06:	83 83       	std	Z+3, r24	; 0x03
     c08:	80 91 78 02 	lds	r24, 0x0278
     c0c:	90 91 79 02 	lds	r25, 0x0279
     c10:	89 2b       	or	r24, r25
     c12:	21 f4       	brne	.+8      	; 0xc1c <fdevopen+0x52>
     c14:	f0 93 79 02 	sts	0x0279, r31
     c18:	e0 93 78 02 	sts	0x0278, r30
     c1c:	20 97       	sbiw	r28, 0x00	; 0
     c1e:	c9 f0       	breq	.+50     	; 0xc52 <fdevopen+0x88>
     c20:	d1 87       	std	Z+9, r29	; 0x09
     c22:	c0 87       	std	Z+8, r28	; 0x08
     c24:	83 81       	ldd	r24, Z+3	; 0x03
     c26:	82 60       	ori	r24, 0x02	; 2
     c28:	83 83       	std	Z+3, r24	; 0x03
     c2a:	80 91 7a 02 	lds	r24, 0x027A
     c2e:	90 91 7b 02 	lds	r25, 0x027B
     c32:	89 2b       	or	r24, r25
     c34:	71 f4       	brne	.+28     	; 0xc52 <fdevopen+0x88>
     c36:	f0 93 7b 02 	sts	0x027B, r31
     c3a:	e0 93 7a 02 	sts	0x027A, r30
     c3e:	80 91 7c 02 	lds	r24, 0x027C
     c42:	90 91 7d 02 	lds	r25, 0x027D
     c46:	89 2b       	or	r24, r25
     c48:	21 f4       	brne	.+8      	; 0xc52 <fdevopen+0x88>
     c4a:	f0 93 7d 02 	sts	0x027D, r31
     c4e:	e0 93 7c 02 	sts	0x027C, r30
     c52:	cf 01       	movw	r24, r30
     c54:	df 91       	pop	r29
     c56:	cf 91       	pop	r28
     c58:	1f 91       	pop	r17
     c5a:	0f 91       	pop	r16
     c5c:	08 95       	ret

00000c5e <printf>:
     c5e:	cf 93       	push	r28
     c60:	df 93       	push	r29
     c62:	cd b7       	in	r28, 0x3d	; 61
     c64:	de b7       	in	r29, 0x3e	; 62
     c66:	fe 01       	movw	r30, r28
     c68:	36 96       	adiw	r30, 0x06	; 6
     c6a:	61 91       	ld	r22, Z+
     c6c:	71 91       	ld	r23, Z+
     c6e:	af 01       	movw	r20, r30
     c70:	80 91 7a 02 	lds	r24, 0x027A
     c74:	90 91 7b 02 	lds	r25, 0x027B
     c78:	35 d0       	rcall	.+106    	; 0xce4 <vfprintf>
     c7a:	df 91       	pop	r29
     c7c:	cf 91       	pop	r28
     c7e:	08 95       	ret

00000c80 <putchar>:
     c80:	60 91 7a 02 	lds	r22, 0x027A
     c84:	70 91 7b 02 	lds	r23, 0x027B
     c88:	79 c3       	rjmp	.+1778   	; 0x137c <fputc>

00000c8a <puts>:
     c8a:	0f 93       	push	r16
     c8c:	1f 93       	push	r17
     c8e:	cf 93       	push	r28
     c90:	df 93       	push	r29
     c92:	e0 91 7a 02 	lds	r30, 0x027A
     c96:	f0 91 7b 02 	lds	r31, 0x027B
     c9a:	23 81       	ldd	r18, Z+3	; 0x03
     c9c:	21 ff       	sbrs	r18, 1
     c9e:	1b c0       	rjmp	.+54     	; 0xcd6 <puts+0x4c>
     ca0:	ec 01       	movw	r28, r24
     ca2:	00 e0       	ldi	r16, 0x00	; 0
     ca4:	10 e0       	ldi	r17, 0x00	; 0
     ca6:	89 91       	ld	r24, Y+
     ca8:	60 91 7a 02 	lds	r22, 0x027A
     cac:	70 91 7b 02 	lds	r23, 0x027B
     cb0:	db 01       	movw	r26, r22
     cb2:	18 96       	adiw	r26, 0x08	; 8
     cb4:	ed 91       	ld	r30, X+
     cb6:	fc 91       	ld	r31, X
     cb8:	19 97       	sbiw	r26, 0x09	; 9
     cba:	88 23       	and	r24, r24
     cbc:	31 f0       	breq	.+12     	; 0xcca <puts+0x40>
     cbe:	19 95       	eicall
     cc0:	89 2b       	or	r24, r25
     cc2:	89 f3       	breq	.-30     	; 0xca6 <puts+0x1c>
     cc4:	0f ef       	ldi	r16, 0xFF	; 255
     cc6:	1f ef       	ldi	r17, 0xFF	; 255
     cc8:	ee cf       	rjmp	.-36     	; 0xca6 <puts+0x1c>
     cca:	8a e0       	ldi	r24, 0x0A	; 10
     ccc:	19 95       	eicall
     cce:	89 2b       	or	r24, r25
     cd0:	11 f4       	brne	.+4      	; 0xcd6 <puts+0x4c>
     cd2:	c8 01       	movw	r24, r16
     cd4:	02 c0       	rjmp	.+4      	; 0xcda <puts+0x50>
     cd6:	8f ef       	ldi	r24, 0xFF	; 255
     cd8:	9f ef       	ldi	r25, 0xFF	; 255
     cda:	df 91       	pop	r29
     cdc:	cf 91       	pop	r28
     cde:	1f 91       	pop	r17
     ce0:	0f 91       	pop	r16
     ce2:	08 95       	ret

00000ce4 <vfprintf>:
     ce4:	2f 92       	push	r2
     ce6:	3f 92       	push	r3
     ce8:	4f 92       	push	r4
     cea:	5f 92       	push	r5
     cec:	6f 92       	push	r6
     cee:	7f 92       	push	r7
     cf0:	8f 92       	push	r8
     cf2:	9f 92       	push	r9
     cf4:	af 92       	push	r10
     cf6:	bf 92       	push	r11
     cf8:	cf 92       	push	r12
     cfa:	df 92       	push	r13
     cfc:	ef 92       	push	r14
     cfe:	ff 92       	push	r15
     d00:	0f 93       	push	r16
     d02:	1f 93       	push	r17
     d04:	cf 93       	push	r28
     d06:	df 93       	push	r29
     d08:	cd b7       	in	r28, 0x3d	; 61
     d0a:	de b7       	in	r29, 0x3e	; 62
     d0c:	2c 97       	sbiw	r28, 0x0c	; 12
     d0e:	0f b6       	in	r0, 0x3f	; 63
     d10:	f8 94       	cli
     d12:	de bf       	out	0x3e, r29	; 62
     d14:	0f be       	out	0x3f, r0	; 63
     d16:	cd bf       	out	0x3d, r28	; 61
     d18:	7c 01       	movw	r14, r24
     d1a:	6b 01       	movw	r12, r22
     d1c:	8a 01       	movw	r16, r20
     d1e:	fc 01       	movw	r30, r24
     d20:	17 82       	std	Z+7, r1	; 0x07
     d22:	16 82       	std	Z+6, r1	; 0x06
     d24:	83 81       	ldd	r24, Z+3	; 0x03
     d26:	81 ff       	sbrs	r24, 1
     d28:	b0 c1       	rjmp	.+864    	; 0x108a <vfprintf+0x3a6>
     d2a:	ce 01       	movw	r24, r28
     d2c:	01 96       	adiw	r24, 0x01	; 1
     d2e:	4c 01       	movw	r8, r24
     d30:	f7 01       	movw	r30, r14
     d32:	93 81       	ldd	r25, Z+3	; 0x03
     d34:	f6 01       	movw	r30, r12
     d36:	93 fd       	sbrc	r25, 3
     d38:	85 91       	lpm	r24, Z+
     d3a:	93 ff       	sbrs	r25, 3
     d3c:	81 91       	ld	r24, Z+
     d3e:	6f 01       	movw	r12, r30
     d40:	88 23       	and	r24, r24
     d42:	09 f4       	brne	.+2      	; 0xd46 <vfprintf+0x62>
     d44:	9e c1       	rjmp	.+828    	; 0x1082 <vfprintf+0x39e>
     d46:	85 32       	cpi	r24, 0x25	; 37
     d48:	39 f4       	brne	.+14     	; 0xd58 <vfprintf+0x74>
     d4a:	93 fd       	sbrc	r25, 3
     d4c:	85 91       	lpm	r24, Z+
     d4e:	93 ff       	sbrs	r25, 3
     d50:	81 91       	ld	r24, Z+
     d52:	6f 01       	movw	r12, r30
     d54:	85 32       	cpi	r24, 0x25	; 37
     d56:	21 f4       	brne	.+8      	; 0xd60 <vfprintf+0x7c>
     d58:	b7 01       	movw	r22, r14
     d5a:	90 e0       	ldi	r25, 0x00	; 0
     d5c:	0f d3       	rcall	.+1566   	; 0x137c <fputc>
     d5e:	e8 cf       	rjmp	.-48     	; 0xd30 <vfprintf+0x4c>
     d60:	51 2c       	mov	r5, r1
     d62:	31 2c       	mov	r3, r1
     d64:	20 e0       	ldi	r18, 0x00	; 0
     d66:	20 32       	cpi	r18, 0x20	; 32
     d68:	a0 f4       	brcc	.+40     	; 0xd92 <vfprintf+0xae>
     d6a:	8b 32       	cpi	r24, 0x2B	; 43
     d6c:	69 f0       	breq	.+26     	; 0xd88 <vfprintf+0xa4>
     d6e:	30 f4       	brcc	.+12     	; 0xd7c <vfprintf+0x98>
     d70:	80 32       	cpi	r24, 0x20	; 32
     d72:	59 f0       	breq	.+22     	; 0xd8a <vfprintf+0xa6>
     d74:	83 32       	cpi	r24, 0x23	; 35
     d76:	69 f4       	brne	.+26     	; 0xd92 <vfprintf+0xae>
     d78:	20 61       	ori	r18, 0x10	; 16
     d7a:	2c c0       	rjmp	.+88     	; 0xdd4 <vfprintf+0xf0>
     d7c:	8d 32       	cpi	r24, 0x2D	; 45
     d7e:	39 f0       	breq	.+14     	; 0xd8e <vfprintf+0xaa>
     d80:	80 33       	cpi	r24, 0x30	; 48
     d82:	39 f4       	brne	.+14     	; 0xd92 <vfprintf+0xae>
     d84:	21 60       	ori	r18, 0x01	; 1
     d86:	26 c0       	rjmp	.+76     	; 0xdd4 <vfprintf+0xf0>
     d88:	22 60       	ori	r18, 0x02	; 2
     d8a:	24 60       	ori	r18, 0x04	; 4
     d8c:	23 c0       	rjmp	.+70     	; 0xdd4 <vfprintf+0xf0>
     d8e:	28 60       	ori	r18, 0x08	; 8
     d90:	21 c0       	rjmp	.+66     	; 0xdd4 <vfprintf+0xf0>
     d92:	27 fd       	sbrc	r18, 7
     d94:	27 c0       	rjmp	.+78     	; 0xde4 <vfprintf+0x100>
     d96:	30 ed       	ldi	r19, 0xD0	; 208
     d98:	38 0f       	add	r19, r24
     d9a:	3a 30       	cpi	r19, 0x0A	; 10
     d9c:	78 f4       	brcc	.+30     	; 0xdbc <vfprintf+0xd8>
     d9e:	26 ff       	sbrs	r18, 6
     da0:	06 c0       	rjmp	.+12     	; 0xdae <vfprintf+0xca>
     da2:	fa e0       	ldi	r31, 0x0A	; 10
     da4:	5f 9e       	mul	r5, r31
     da6:	30 0d       	add	r19, r0
     da8:	11 24       	eor	r1, r1
     daa:	53 2e       	mov	r5, r19
     dac:	13 c0       	rjmp	.+38     	; 0xdd4 <vfprintf+0xf0>
     dae:	8a e0       	ldi	r24, 0x0A	; 10
     db0:	38 9e       	mul	r3, r24
     db2:	30 0d       	add	r19, r0
     db4:	11 24       	eor	r1, r1
     db6:	33 2e       	mov	r3, r19
     db8:	20 62       	ori	r18, 0x20	; 32
     dba:	0c c0       	rjmp	.+24     	; 0xdd4 <vfprintf+0xf0>
     dbc:	8e 32       	cpi	r24, 0x2E	; 46
     dbe:	21 f4       	brne	.+8      	; 0xdc8 <vfprintf+0xe4>
     dc0:	26 fd       	sbrc	r18, 6
     dc2:	5f c1       	rjmp	.+702    	; 0x1082 <vfprintf+0x39e>
     dc4:	20 64       	ori	r18, 0x40	; 64
     dc6:	06 c0       	rjmp	.+12     	; 0xdd4 <vfprintf+0xf0>
     dc8:	8c 36       	cpi	r24, 0x6C	; 108
     dca:	11 f4       	brne	.+4      	; 0xdd0 <vfprintf+0xec>
     dcc:	20 68       	ori	r18, 0x80	; 128
     dce:	02 c0       	rjmp	.+4      	; 0xdd4 <vfprintf+0xf0>
     dd0:	88 36       	cpi	r24, 0x68	; 104
     dd2:	41 f4       	brne	.+16     	; 0xde4 <vfprintf+0x100>
     dd4:	f6 01       	movw	r30, r12
     dd6:	93 fd       	sbrc	r25, 3
     dd8:	85 91       	lpm	r24, Z+
     dda:	93 ff       	sbrs	r25, 3
     ddc:	81 91       	ld	r24, Z+
     dde:	6f 01       	movw	r12, r30
     de0:	81 11       	cpse	r24, r1
     de2:	c1 cf       	rjmp	.-126    	; 0xd66 <vfprintf+0x82>
     de4:	98 2f       	mov	r25, r24
     de6:	9f 7d       	andi	r25, 0xDF	; 223
     de8:	95 54       	subi	r25, 0x45	; 69
     dea:	93 30       	cpi	r25, 0x03	; 3
     dec:	28 f4       	brcc	.+10     	; 0xdf8 <vfprintf+0x114>
     dee:	0c 5f       	subi	r16, 0xFC	; 252
     df0:	1f 4f       	sbci	r17, 0xFF	; 255
     df2:	ff e3       	ldi	r31, 0x3F	; 63
     df4:	f9 83       	std	Y+1, r31	; 0x01
     df6:	0d c0       	rjmp	.+26     	; 0xe12 <vfprintf+0x12e>
     df8:	83 36       	cpi	r24, 0x63	; 99
     dfa:	31 f0       	breq	.+12     	; 0xe08 <vfprintf+0x124>
     dfc:	83 37       	cpi	r24, 0x73	; 115
     dfe:	71 f0       	breq	.+28     	; 0xe1c <vfprintf+0x138>
     e00:	83 35       	cpi	r24, 0x53	; 83
     e02:	09 f0       	breq	.+2      	; 0xe06 <vfprintf+0x122>
     e04:	57 c0       	rjmp	.+174    	; 0xeb4 <vfprintf+0x1d0>
     e06:	21 c0       	rjmp	.+66     	; 0xe4a <vfprintf+0x166>
     e08:	f8 01       	movw	r30, r16
     e0a:	80 81       	ld	r24, Z
     e0c:	89 83       	std	Y+1, r24	; 0x01
     e0e:	0e 5f       	subi	r16, 0xFE	; 254
     e10:	1f 4f       	sbci	r17, 0xFF	; 255
     e12:	44 24       	eor	r4, r4
     e14:	43 94       	inc	r4
     e16:	51 2c       	mov	r5, r1
     e18:	54 01       	movw	r10, r8
     e1a:	14 c0       	rjmp	.+40     	; 0xe44 <vfprintf+0x160>
     e1c:	38 01       	movw	r6, r16
     e1e:	f2 e0       	ldi	r31, 0x02	; 2
     e20:	6f 0e       	add	r6, r31
     e22:	71 1c       	adc	r7, r1
     e24:	f8 01       	movw	r30, r16
     e26:	a0 80       	ld	r10, Z
     e28:	b1 80       	ldd	r11, Z+1	; 0x01
     e2a:	26 ff       	sbrs	r18, 6
     e2c:	03 c0       	rjmp	.+6      	; 0xe34 <vfprintf+0x150>
     e2e:	65 2d       	mov	r22, r5
     e30:	70 e0       	ldi	r23, 0x00	; 0
     e32:	02 c0       	rjmp	.+4      	; 0xe38 <vfprintf+0x154>
     e34:	6f ef       	ldi	r22, 0xFF	; 255
     e36:	7f ef       	ldi	r23, 0xFF	; 255
     e38:	c5 01       	movw	r24, r10
     e3a:	2c 87       	std	Y+12, r18	; 0x0c
     e3c:	94 d2       	rcall	.+1320   	; 0x1366 <strnlen>
     e3e:	2c 01       	movw	r4, r24
     e40:	83 01       	movw	r16, r6
     e42:	2c 85       	ldd	r18, Y+12	; 0x0c
     e44:	2f 77       	andi	r18, 0x7F	; 127
     e46:	22 2e       	mov	r2, r18
     e48:	16 c0       	rjmp	.+44     	; 0xe76 <vfprintf+0x192>
     e4a:	38 01       	movw	r6, r16
     e4c:	f2 e0       	ldi	r31, 0x02	; 2
     e4e:	6f 0e       	add	r6, r31
     e50:	71 1c       	adc	r7, r1
     e52:	f8 01       	movw	r30, r16
     e54:	a0 80       	ld	r10, Z
     e56:	b1 80       	ldd	r11, Z+1	; 0x01
     e58:	26 ff       	sbrs	r18, 6
     e5a:	03 c0       	rjmp	.+6      	; 0xe62 <vfprintf+0x17e>
     e5c:	65 2d       	mov	r22, r5
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	02 c0       	rjmp	.+4      	; 0xe66 <vfprintf+0x182>
     e62:	6f ef       	ldi	r22, 0xFF	; 255
     e64:	7f ef       	ldi	r23, 0xFF	; 255
     e66:	c5 01       	movw	r24, r10
     e68:	2c 87       	std	Y+12, r18	; 0x0c
     e6a:	6b d2       	rcall	.+1238   	; 0x1342 <strnlen_P>
     e6c:	2c 01       	movw	r4, r24
     e6e:	2c 85       	ldd	r18, Y+12	; 0x0c
     e70:	20 68       	ori	r18, 0x80	; 128
     e72:	22 2e       	mov	r2, r18
     e74:	83 01       	movw	r16, r6
     e76:	23 fc       	sbrc	r2, 3
     e78:	19 c0       	rjmp	.+50     	; 0xeac <vfprintf+0x1c8>
     e7a:	83 2d       	mov	r24, r3
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	48 16       	cp	r4, r24
     e80:	59 06       	cpc	r5, r25
     e82:	a0 f4       	brcc	.+40     	; 0xeac <vfprintf+0x1c8>
     e84:	b7 01       	movw	r22, r14
     e86:	80 e2       	ldi	r24, 0x20	; 32
     e88:	90 e0       	ldi	r25, 0x00	; 0
     e8a:	78 d2       	rcall	.+1264   	; 0x137c <fputc>
     e8c:	3a 94       	dec	r3
     e8e:	f5 cf       	rjmp	.-22     	; 0xe7a <vfprintf+0x196>
     e90:	f5 01       	movw	r30, r10
     e92:	27 fc       	sbrc	r2, 7
     e94:	85 91       	lpm	r24, Z+
     e96:	27 fe       	sbrs	r2, 7
     e98:	81 91       	ld	r24, Z+
     e9a:	5f 01       	movw	r10, r30
     e9c:	b7 01       	movw	r22, r14
     e9e:	90 e0       	ldi	r25, 0x00	; 0
     ea0:	6d d2       	rcall	.+1242   	; 0x137c <fputc>
     ea2:	31 10       	cpse	r3, r1
     ea4:	3a 94       	dec	r3
     ea6:	f1 e0       	ldi	r31, 0x01	; 1
     ea8:	4f 1a       	sub	r4, r31
     eaa:	51 08       	sbc	r5, r1
     eac:	41 14       	cp	r4, r1
     eae:	51 04       	cpc	r5, r1
     eb0:	79 f7       	brne	.-34     	; 0xe90 <vfprintf+0x1ac>
     eb2:	de c0       	rjmp	.+444    	; 0x1070 <vfprintf+0x38c>
     eb4:	84 36       	cpi	r24, 0x64	; 100
     eb6:	11 f0       	breq	.+4      	; 0xebc <vfprintf+0x1d8>
     eb8:	89 36       	cpi	r24, 0x69	; 105
     eba:	31 f5       	brne	.+76     	; 0xf08 <vfprintf+0x224>
     ebc:	f8 01       	movw	r30, r16
     ebe:	27 ff       	sbrs	r18, 7
     ec0:	07 c0       	rjmp	.+14     	; 0xed0 <vfprintf+0x1ec>
     ec2:	60 81       	ld	r22, Z
     ec4:	71 81       	ldd	r23, Z+1	; 0x01
     ec6:	82 81       	ldd	r24, Z+2	; 0x02
     ec8:	93 81       	ldd	r25, Z+3	; 0x03
     eca:	0c 5f       	subi	r16, 0xFC	; 252
     ecc:	1f 4f       	sbci	r17, 0xFF	; 255
     ece:	08 c0       	rjmp	.+16     	; 0xee0 <vfprintf+0x1fc>
     ed0:	60 81       	ld	r22, Z
     ed2:	71 81       	ldd	r23, Z+1	; 0x01
     ed4:	88 27       	eor	r24, r24
     ed6:	77 fd       	sbrc	r23, 7
     ed8:	80 95       	com	r24
     eda:	98 2f       	mov	r25, r24
     edc:	0e 5f       	subi	r16, 0xFE	; 254
     ede:	1f 4f       	sbci	r17, 0xFF	; 255
     ee0:	2f 76       	andi	r18, 0x6F	; 111
     ee2:	b2 2e       	mov	r11, r18
     ee4:	97 ff       	sbrs	r25, 7
     ee6:	09 c0       	rjmp	.+18     	; 0xefa <vfprintf+0x216>
     ee8:	90 95       	com	r25
     eea:	80 95       	com	r24
     eec:	70 95       	com	r23
     eee:	61 95       	neg	r22
     ef0:	7f 4f       	sbci	r23, 0xFF	; 255
     ef2:	8f 4f       	sbci	r24, 0xFF	; 255
     ef4:	9f 4f       	sbci	r25, 0xFF	; 255
     ef6:	20 68       	ori	r18, 0x80	; 128
     ef8:	b2 2e       	mov	r11, r18
     efa:	2a e0       	ldi	r18, 0x0A	; 10
     efc:	30 e0       	ldi	r19, 0x00	; 0
     efe:	a4 01       	movw	r20, r8
     f00:	6f d2       	rcall	.+1246   	; 0x13e0 <__ultoa_invert>
     f02:	a8 2e       	mov	r10, r24
     f04:	a8 18       	sub	r10, r8
     f06:	43 c0       	rjmp	.+134    	; 0xf8e <vfprintf+0x2aa>
     f08:	85 37       	cpi	r24, 0x75	; 117
     f0a:	29 f4       	brne	.+10     	; 0xf16 <vfprintf+0x232>
     f0c:	2f 7e       	andi	r18, 0xEF	; 239
     f0e:	b2 2e       	mov	r11, r18
     f10:	2a e0       	ldi	r18, 0x0A	; 10
     f12:	30 e0       	ldi	r19, 0x00	; 0
     f14:	25 c0       	rjmp	.+74     	; 0xf60 <vfprintf+0x27c>
     f16:	f2 2f       	mov	r31, r18
     f18:	f9 7f       	andi	r31, 0xF9	; 249
     f1a:	bf 2e       	mov	r11, r31
     f1c:	8f 36       	cpi	r24, 0x6F	; 111
     f1e:	c1 f0       	breq	.+48     	; 0xf50 <vfprintf+0x26c>
     f20:	18 f4       	brcc	.+6      	; 0xf28 <vfprintf+0x244>
     f22:	88 35       	cpi	r24, 0x58	; 88
     f24:	79 f0       	breq	.+30     	; 0xf44 <vfprintf+0x260>
     f26:	ad c0       	rjmp	.+346    	; 0x1082 <vfprintf+0x39e>
     f28:	80 37       	cpi	r24, 0x70	; 112
     f2a:	19 f0       	breq	.+6      	; 0xf32 <vfprintf+0x24e>
     f2c:	88 37       	cpi	r24, 0x78	; 120
     f2e:	21 f0       	breq	.+8      	; 0xf38 <vfprintf+0x254>
     f30:	a8 c0       	rjmp	.+336    	; 0x1082 <vfprintf+0x39e>
     f32:	2f 2f       	mov	r18, r31
     f34:	20 61       	ori	r18, 0x10	; 16
     f36:	b2 2e       	mov	r11, r18
     f38:	b4 fe       	sbrs	r11, 4
     f3a:	0d c0       	rjmp	.+26     	; 0xf56 <vfprintf+0x272>
     f3c:	8b 2d       	mov	r24, r11
     f3e:	84 60       	ori	r24, 0x04	; 4
     f40:	b8 2e       	mov	r11, r24
     f42:	09 c0       	rjmp	.+18     	; 0xf56 <vfprintf+0x272>
     f44:	24 ff       	sbrs	r18, 4
     f46:	0a c0       	rjmp	.+20     	; 0xf5c <vfprintf+0x278>
     f48:	9f 2f       	mov	r25, r31
     f4a:	96 60       	ori	r25, 0x06	; 6
     f4c:	b9 2e       	mov	r11, r25
     f4e:	06 c0       	rjmp	.+12     	; 0xf5c <vfprintf+0x278>
     f50:	28 e0       	ldi	r18, 0x08	; 8
     f52:	30 e0       	ldi	r19, 0x00	; 0
     f54:	05 c0       	rjmp	.+10     	; 0xf60 <vfprintf+0x27c>
     f56:	20 e1       	ldi	r18, 0x10	; 16
     f58:	30 e0       	ldi	r19, 0x00	; 0
     f5a:	02 c0       	rjmp	.+4      	; 0xf60 <vfprintf+0x27c>
     f5c:	20 e1       	ldi	r18, 0x10	; 16
     f5e:	32 e0       	ldi	r19, 0x02	; 2
     f60:	f8 01       	movw	r30, r16
     f62:	b7 fe       	sbrs	r11, 7
     f64:	07 c0       	rjmp	.+14     	; 0xf74 <vfprintf+0x290>
     f66:	60 81       	ld	r22, Z
     f68:	71 81       	ldd	r23, Z+1	; 0x01
     f6a:	82 81       	ldd	r24, Z+2	; 0x02
     f6c:	93 81       	ldd	r25, Z+3	; 0x03
     f6e:	0c 5f       	subi	r16, 0xFC	; 252
     f70:	1f 4f       	sbci	r17, 0xFF	; 255
     f72:	06 c0       	rjmp	.+12     	; 0xf80 <vfprintf+0x29c>
     f74:	60 81       	ld	r22, Z
     f76:	71 81       	ldd	r23, Z+1	; 0x01
     f78:	80 e0       	ldi	r24, 0x00	; 0
     f7a:	90 e0       	ldi	r25, 0x00	; 0
     f7c:	0e 5f       	subi	r16, 0xFE	; 254
     f7e:	1f 4f       	sbci	r17, 0xFF	; 255
     f80:	a4 01       	movw	r20, r8
     f82:	2e d2       	rcall	.+1116   	; 0x13e0 <__ultoa_invert>
     f84:	a8 2e       	mov	r10, r24
     f86:	a8 18       	sub	r10, r8
     f88:	fb 2d       	mov	r31, r11
     f8a:	ff 77       	andi	r31, 0x7F	; 127
     f8c:	bf 2e       	mov	r11, r31
     f8e:	b6 fe       	sbrs	r11, 6
     f90:	0b c0       	rjmp	.+22     	; 0xfa8 <vfprintf+0x2c4>
     f92:	2b 2d       	mov	r18, r11
     f94:	2e 7f       	andi	r18, 0xFE	; 254
     f96:	a5 14       	cp	r10, r5
     f98:	50 f4       	brcc	.+20     	; 0xfae <vfprintf+0x2ca>
     f9a:	b4 fe       	sbrs	r11, 4
     f9c:	0a c0       	rjmp	.+20     	; 0xfb2 <vfprintf+0x2ce>
     f9e:	b2 fc       	sbrc	r11, 2
     fa0:	08 c0       	rjmp	.+16     	; 0xfb2 <vfprintf+0x2ce>
     fa2:	2b 2d       	mov	r18, r11
     fa4:	2e 7e       	andi	r18, 0xEE	; 238
     fa6:	05 c0       	rjmp	.+10     	; 0xfb2 <vfprintf+0x2ce>
     fa8:	7a 2c       	mov	r7, r10
     faa:	2b 2d       	mov	r18, r11
     fac:	03 c0       	rjmp	.+6      	; 0xfb4 <vfprintf+0x2d0>
     fae:	7a 2c       	mov	r7, r10
     fb0:	01 c0       	rjmp	.+2      	; 0xfb4 <vfprintf+0x2d0>
     fb2:	75 2c       	mov	r7, r5
     fb4:	24 ff       	sbrs	r18, 4
     fb6:	0d c0       	rjmp	.+26     	; 0xfd2 <vfprintf+0x2ee>
     fb8:	fe 01       	movw	r30, r28
     fba:	ea 0d       	add	r30, r10
     fbc:	f1 1d       	adc	r31, r1
     fbe:	80 81       	ld	r24, Z
     fc0:	80 33       	cpi	r24, 0x30	; 48
     fc2:	11 f4       	brne	.+4      	; 0xfc8 <vfprintf+0x2e4>
     fc4:	29 7e       	andi	r18, 0xE9	; 233
     fc6:	09 c0       	rjmp	.+18     	; 0xfda <vfprintf+0x2f6>
     fc8:	22 ff       	sbrs	r18, 2
     fca:	06 c0       	rjmp	.+12     	; 0xfd8 <vfprintf+0x2f4>
     fcc:	73 94       	inc	r7
     fce:	73 94       	inc	r7
     fd0:	04 c0       	rjmp	.+8      	; 0xfda <vfprintf+0x2f6>
     fd2:	82 2f       	mov	r24, r18
     fd4:	86 78       	andi	r24, 0x86	; 134
     fd6:	09 f0       	breq	.+2      	; 0xfda <vfprintf+0x2f6>
     fd8:	73 94       	inc	r7
     fda:	23 fd       	sbrc	r18, 3
     fdc:	12 c0       	rjmp	.+36     	; 0x1002 <vfprintf+0x31e>
     fde:	20 ff       	sbrs	r18, 0
     fe0:	06 c0       	rjmp	.+12     	; 0xfee <vfprintf+0x30a>
     fe2:	5a 2c       	mov	r5, r10
     fe4:	73 14       	cp	r7, r3
     fe6:	18 f4       	brcc	.+6      	; 0xfee <vfprintf+0x30a>
     fe8:	53 0c       	add	r5, r3
     fea:	57 18       	sub	r5, r7
     fec:	73 2c       	mov	r7, r3
     fee:	73 14       	cp	r7, r3
     ff0:	60 f4       	brcc	.+24     	; 0x100a <vfprintf+0x326>
     ff2:	b7 01       	movw	r22, r14
     ff4:	80 e2       	ldi	r24, 0x20	; 32
     ff6:	90 e0       	ldi	r25, 0x00	; 0
     ff8:	2c 87       	std	Y+12, r18	; 0x0c
     ffa:	c0 d1       	rcall	.+896    	; 0x137c <fputc>
     ffc:	73 94       	inc	r7
     ffe:	2c 85       	ldd	r18, Y+12	; 0x0c
    1000:	f6 cf       	rjmp	.-20     	; 0xfee <vfprintf+0x30a>
    1002:	73 14       	cp	r7, r3
    1004:	10 f4       	brcc	.+4      	; 0x100a <vfprintf+0x326>
    1006:	37 18       	sub	r3, r7
    1008:	01 c0       	rjmp	.+2      	; 0x100c <vfprintf+0x328>
    100a:	31 2c       	mov	r3, r1
    100c:	24 ff       	sbrs	r18, 4
    100e:	11 c0       	rjmp	.+34     	; 0x1032 <vfprintf+0x34e>
    1010:	b7 01       	movw	r22, r14
    1012:	80 e3       	ldi	r24, 0x30	; 48
    1014:	90 e0       	ldi	r25, 0x00	; 0
    1016:	2c 87       	std	Y+12, r18	; 0x0c
    1018:	b1 d1       	rcall	.+866    	; 0x137c <fputc>
    101a:	2c 85       	ldd	r18, Y+12	; 0x0c
    101c:	22 ff       	sbrs	r18, 2
    101e:	16 c0       	rjmp	.+44     	; 0x104c <vfprintf+0x368>
    1020:	21 ff       	sbrs	r18, 1
    1022:	03 c0       	rjmp	.+6      	; 0x102a <vfprintf+0x346>
    1024:	88 e5       	ldi	r24, 0x58	; 88
    1026:	90 e0       	ldi	r25, 0x00	; 0
    1028:	02 c0       	rjmp	.+4      	; 0x102e <vfprintf+0x34a>
    102a:	88 e7       	ldi	r24, 0x78	; 120
    102c:	90 e0       	ldi	r25, 0x00	; 0
    102e:	b7 01       	movw	r22, r14
    1030:	0c c0       	rjmp	.+24     	; 0x104a <vfprintf+0x366>
    1032:	82 2f       	mov	r24, r18
    1034:	86 78       	andi	r24, 0x86	; 134
    1036:	51 f0       	breq	.+20     	; 0x104c <vfprintf+0x368>
    1038:	21 fd       	sbrc	r18, 1
    103a:	02 c0       	rjmp	.+4      	; 0x1040 <vfprintf+0x35c>
    103c:	80 e2       	ldi	r24, 0x20	; 32
    103e:	01 c0       	rjmp	.+2      	; 0x1042 <vfprintf+0x35e>
    1040:	8b e2       	ldi	r24, 0x2B	; 43
    1042:	27 fd       	sbrc	r18, 7
    1044:	8d e2       	ldi	r24, 0x2D	; 45
    1046:	b7 01       	movw	r22, r14
    1048:	90 e0       	ldi	r25, 0x00	; 0
    104a:	98 d1       	rcall	.+816    	; 0x137c <fputc>
    104c:	a5 14       	cp	r10, r5
    104e:	30 f4       	brcc	.+12     	; 0x105c <vfprintf+0x378>
    1050:	b7 01       	movw	r22, r14
    1052:	80 e3       	ldi	r24, 0x30	; 48
    1054:	90 e0       	ldi	r25, 0x00	; 0
    1056:	92 d1       	rcall	.+804    	; 0x137c <fputc>
    1058:	5a 94       	dec	r5
    105a:	f8 cf       	rjmp	.-16     	; 0x104c <vfprintf+0x368>
    105c:	aa 94       	dec	r10
    105e:	f4 01       	movw	r30, r8
    1060:	ea 0d       	add	r30, r10
    1062:	f1 1d       	adc	r31, r1
    1064:	80 81       	ld	r24, Z
    1066:	b7 01       	movw	r22, r14
    1068:	90 e0       	ldi	r25, 0x00	; 0
    106a:	88 d1       	rcall	.+784    	; 0x137c <fputc>
    106c:	a1 10       	cpse	r10, r1
    106e:	f6 cf       	rjmp	.-20     	; 0x105c <vfprintf+0x378>
    1070:	33 20       	and	r3, r3
    1072:	09 f4       	brne	.+2      	; 0x1076 <vfprintf+0x392>
    1074:	5d ce       	rjmp	.-838    	; 0xd30 <vfprintf+0x4c>
    1076:	b7 01       	movw	r22, r14
    1078:	80 e2       	ldi	r24, 0x20	; 32
    107a:	90 e0       	ldi	r25, 0x00	; 0
    107c:	7f d1       	rcall	.+766    	; 0x137c <fputc>
    107e:	3a 94       	dec	r3
    1080:	f7 cf       	rjmp	.-18     	; 0x1070 <vfprintf+0x38c>
    1082:	f7 01       	movw	r30, r14
    1084:	86 81       	ldd	r24, Z+6	; 0x06
    1086:	97 81       	ldd	r25, Z+7	; 0x07
    1088:	02 c0       	rjmp	.+4      	; 0x108e <vfprintf+0x3aa>
    108a:	8f ef       	ldi	r24, 0xFF	; 255
    108c:	9f ef       	ldi	r25, 0xFF	; 255
    108e:	2c 96       	adiw	r28, 0x0c	; 12
    1090:	0f b6       	in	r0, 0x3f	; 63
    1092:	f8 94       	cli
    1094:	de bf       	out	0x3e, r29	; 62
    1096:	0f be       	out	0x3f, r0	; 63
    1098:	cd bf       	out	0x3d, r28	; 61
    109a:	df 91       	pop	r29
    109c:	cf 91       	pop	r28
    109e:	1f 91       	pop	r17
    10a0:	0f 91       	pop	r16
    10a2:	ff 90       	pop	r15
    10a4:	ef 90       	pop	r14
    10a6:	df 90       	pop	r13
    10a8:	cf 90       	pop	r12
    10aa:	bf 90       	pop	r11
    10ac:	af 90       	pop	r10
    10ae:	9f 90       	pop	r9
    10b0:	8f 90       	pop	r8
    10b2:	7f 90       	pop	r7
    10b4:	6f 90       	pop	r6
    10b6:	5f 90       	pop	r5
    10b8:	4f 90       	pop	r4
    10ba:	3f 90       	pop	r3
    10bc:	2f 90       	pop	r2
    10be:	08 95       	ret

000010c0 <calloc>:
    10c0:	0f 93       	push	r16
    10c2:	1f 93       	push	r17
    10c4:	cf 93       	push	r28
    10c6:	df 93       	push	r29
    10c8:	86 9f       	mul	r24, r22
    10ca:	80 01       	movw	r16, r0
    10cc:	87 9f       	mul	r24, r23
    10ce:	10 0d       	add	r17, r0
    10d0:	96 9f       	mul	r25, r22
    10d2:	10 0d       	add	r17, r0
    10d4:	11 24       	eor	r1, r1
    10d6:	c8 01       	movw	r24, r16
    10d8:	0d d0       	rcall	.+26     	; 0x10f4 <malloc>
    10da:	ec 01       	movw	r28, r24
    10dc:	00 97       	sbiw	r24, 0x00	; 0
    10de:	21 f0       	breq	.+8      	; 0x10e8 <calloc+0x28>
    10e0:	a8 01       	movw	r20, r16
    10e2:	60 e0       	ldi	r22, 0x00	; 0
    10e4:	70 e0       	ldi	r23, 0x00	; 0
    10e6:	38 d1       	rcall	.+624    	; 0x1358 <memset>
    10e8:	ce 01       	movw	r24, r28
    10ea:	df 91       	pop	r29
    10ec:	cf 91       	pop	r28
    10ee:	1f 91       	pop	r17
    10f0:	0f 91       	pop	r16
    10f2:	08 95       	ret

000010f4 <malloc>:
    10f4:	cf 93       	push	r28
    10f6:	df 93       	push	r29
    10f8:	82 30       	cpi	r24, 0x02	; 2
    10fa:	91 05       	cpc	r25, r1
    10fc:	10 f4       	brcc	.+4      	; 0x1102 <malloc+0xe>
    10fe:	82 e0       	ldi	r24, 0x02	; 2
    1100:	90 e0       	ldi	r25, 0x00	; 0
    1102:	e0 91 80 02 	lds	r30, 0x0280
    1106:	f0 91 81 02 	lds	r31, 0x0281
    110a:	20 e0       	ldi	r18, 0x00	; 0
    110c:	30 e0       	ldi	r19, 0x00	; 0
    110e:	a0 e0       	ldi	r26, 0x00	; 0
    1110:	b0 e0       	ldi	r27, 0x00	; 0
    1112:	30 97       	sbiw	r30, 0x00	; 0
    1114:	39 f1       	breq	.+78     	; 0x1164 <malloc+0x70>
    1116:	40 81       	ld	r20, Z
    1118:	51 81       	ldd	r21, Z+1	; 0x01
    111a:	48 17       	cp	r20, r24
    111c:	59 07       	cpc	r21, r25
    111e:	b8 f0       	brcs	.+46     	; 0x114e <malloc+0x5a>
    1120:	48 17       	cp	r20, r24
    1122:	59 07       	cpc	r21, r25
    1124:	71 f4       	brne	.+28     	; 0x1142 <malloc+0x4e>
    1126:	82 81       	ldd	r24, Z+2	; 0x02
    1128:	93 81       	ldd	r25, Z+3	; 0x03
    112a:	10 97       	sbiw	r26, 0x00	; 0
    112c:	29 f0       	breq	.+10     	; 0x1138 <malloc+0x44>
    112e:	13 96       	adiw	r26, 0x03	; 3
    1130:	9c 93       	st	X, r25
    1132:	8e 93       	st	-X, r24
    1134:	12 97       	sbiw	r26, 0x02	; 2
    1136:	2c c0       	rjmp	.+88     	; 0x1190 <malloc+0x9c>
    1138:	90 93 81 02 	sts	0x0281, r25
    113c:	80 93 80 02 	sts	0x0280, r24
    1140:	27 c0       	rjmp	.+78     	; 0x1190 <malloc+0x9c>
    1142:	21 15       	cp	r18, r1
    1144:	31 05       	cpc	r19, r1
    1146:	31 f0       	breq	.+12     	; 0x1154 <malloc+0x60>
    1148:	42 17       	cp	r20, r18
    114a:	53 07       	cpc	r21, r19
    114c:	18 f0       	brcs	.+6      	; 0x1154 <malloc+0x60>
    114e:	a9 01       	movw	r20, r18
    1150:	db 01       	movw	r26, r22
    1152:	01 c0       	rjmp	.+2      	; 0x1156 <malloc+0x62>
    1154:	ef 01       	movw	r28, r30
    1156:	9a 01       	movw	r18, r20
    1158:	bd 01       	movw	r22, r26
    115a:	df 01       	movw	r26, r30
    115c:	02 80       	ldd	r0, Z+2	; 0x02
    115e:	f3 81       	ldd	r31, Z+3	; 0x03
    1160:	e0 2d       	mov	r30, r0
    1162:	d7 cf       	rjmp	.-82     	; 0x1112 <malloc+0x1e>
    1164:	21 15       	cp	r18, r1
    1166:	31 05       	cpc	r19, r1
    1168:	f9 f0       	breq	.+62     	; 0x11a8 <malloc+0xb4>
    116a:	28 1b       	sub	r18, r24
    116c:	39 0b       	sbc	r19, r25
    116e:	24 30       	cpi	r18, 0x04	; 4
    1170:	31 05       	cpc	r19, r1
    1172:	80 f4       	brcc	.+32     	; 0x1194 <malloc+0xa0>
    1174:	8a 81       	ldd	r24, Y+2	; 0x02
    1176:	9b 81       	ldd	r25, Y+3	; 0x03
    1178:	61 15       	cp	r22, r1
    117a:	71 05       	cpc	r23, r1
    117c:	21 f0       	breq	.+8      	; 0x1186 <malloc+0x92>
    117e:	fb 01       	movw	r30, r22
    1180:	93 83       	std	Z+3, r25	; 0x03
    1182:	82 83       	std	Z+2, r24	; 0x02
    1184:	04 c0       	rjmp	.+8      	; 0x118e <malloc+0x9a>
    1186:	90 93 81 02 	sts	0x0281, r25
    118a:	80 93 80 02 	sts	0x0280, r24
    118e:	fe 01       	movw	r30, r28
    1190:	32 96       	adiw	r30, 0x02	; 2
    1192:	44 c0       	rjmp	.+136    	; 0x121c <malloc+0x128>
    1194:	fe 01       	movw	r30, r28
    1196:	e2 0f       	add	r30, r18
    1198:	f3 1f       	adc	r31, r19
    119a:	81 93       	st	Z+, r24
    119c:	91 93       	st	Z+, r25
    119e:	22 50       	subi	r18, 0x02	; 2
    11a0:	31 09       	sbc	r19, r1
    11a2:	39 83       	std	Y+1, r19	; 0x01
    11a4:	28 83       	st	Y, r18
    11a6:	3a c0       	rjmp	.+116    	; 0x121c <malloc+0x128>
    11a8:	20 91 7e 02 	lds	r18, 0x027E
    11ac:	30 91 7f 02 	lds	r19, 0x027F
    11b0:	23 2b       	or	r18, r19
    11b2:	41 f4       	brne	.+16     	; 0x11c4 <malloc+0xd0>
    11b4:	20 91 02 02 	lds	r18, 0x0202
    11b8:	30 91 03 02 	lds	r19, 0x0203
    11bc:	30 93 7f 02 	sts	0x027F, r19
    11c0:	20 93 7e 02 	sts	0x027E, r18
    11c4:	20 91 00 02 	lds	r18, 0x0200
    11c8:	30 91 01 02 	lds	r19, 0x0201
    11cc:	21 15       	cp	r18, r1
    11ce:	31 05       	cpc	r19, r1
    11d0:	41 f4       	brne	.+16     	; 0x11e2 <malloc+0xee>
    11d2:	2d b7       	in	r18, 0x3d	; 61
    11d4:	3e b7       	in	r19, 0x3e	; 62
    11d6:	40 91 04 02 	lds	r20, 0x0204
    11da:	50 91 05 02 	lds	r21, 0x0205
    11de:	24 1b       	sub	r18, r20
    11e0:	35 0b       	sbc	r19, r21
    11e2:	e0 91 7e 02 	lds	r30, 0x027E
    11e6:	f0 91 7f 02 	lds	r31, 0x027F
    11ea:	e2 17       	cp	r30, r18
    11ec:	f3 07       	cpc	r31, r19
    11ee:	a0 f4       	brcc	.+40     	; 0x1218 <malloc+0x124>
    11f0:	2e 1b       	sub	r18, r30
    11f2:	3f 0b       	sbc	r19, r31
    11f4:	28 17       	cp	r18, r24
    11f6:	39 07       	cpc	r19, r25
    11f8:	78 f0       	brcs	.+30     	; 0x1218 <malloc+0x124>
    11fa:	ac 01       	movw	r20, r24
    11fc:	4e 5f       	subi	r20, 0xFE	; 254
    11fe:	5f 4f       	sbci	r21, 0xFF	; 255
    1200:	24 17       	cp	r18, r20
    1202:	35 07       	cpc	r19, r21
    1204:	48 f0       	brcs	.+18     	; 0x1218 <malloc+0x124>
    1206:	4e 0f       	add	r20, r30
    1208:	5f 1f       	adc	r21, r31
    120a:	50 93 7f 02 	sts	0x027F, r21
    120e:	40 93 7e 02 	sts	0x027E, r20
    1212:	81 93       	st	Z+, r24
    1214:	91 93       	st	Z+, r25
    1216:	02 c0       	rjmp	.+4      	; 0x121c <malloc+0x128>
    1218:	e0 e0       	ldi	r30, 0x00	; 0
    121a:	f0 e0       	ldi	r31, 0x00	; 0
    121c:	cf 01       	movw	r24, r30
    121e:	df 91       	pop	r29
    1220:	cf 91       	pop	r28
    1222:	08 95       	ret

00001224 <free>:
    1224:	cf 93       	push	r28
    1226:	df 93       	push	r29
    1228:	00 97       	sbiw	r24, 0x00	; 0
    122a:	09 f4       	brne	.+2      	; 0x122e <free+0xa>
    122c:	87 c0       	rjmp	.+270    	; 0x133c <free+0x118>
    122e:	fc 01       	movw	r30, r24
    1230:	32 97       	sbiw	r30, 0x02	; 2
    1232:	13 82       	std	Z+3, r1	; 0x03
    1234:	12 82       	std	Z+2, r1	; 0x02
    1236:	c0 91 80 02 	lds	r28, 0x0280
    123a:	d0 91 81 02 	lds	r29, 0x0281
    123e:	20 97       	sbiw	r28, 0x00	; 0
    1240:	81 f4       	brne	.+32     	; 0x1262 <free+0x3e>
    1242:	20 81       	ld	r18, Z
    1244:	31 81       	ldd	r19, Z+1	; 0x01
    1246:	28 0f       	add	r18, r24
    1248:	39 1f       	adc	r19, r25
    124a:	80 91 7e 02 	lds	r24, 0x027E
    124e:	90 91 7f 02 	lds	r25, 0x027F
    1252:	82 17       	cp	r24, r18
    1254:	93 07       	cpc	r25, r19
    1256:	79 f5       	brne	.+94     	; 0x12b6 <free+0x92>
    1258:	f0 93 7f 02 	sts	0x027F, r31
    125c:	e0 93 7e 02 	sts	0x027E, r30
    1260:	6d c0       	rjmp	.+218    	; 0x133c <free+0x118>
    1262:	de 01       	movw	r26, r28
    1264:	20 e0       	ldi	r18, 0x00	; 0
    1266:	30 e0       	ldi	r19, 0x00	; 0
    1268:	ae 17       	cp	r26, r30
    126a:	bf 07       	cpc	r27, r31
    126c:	50 f4       	brcc	.+20     	; 0x1282 <free+0x5e>
    126e:	12 96       	adiw	r26, 0x02	; 2
    1270:	4d 91       	ld	r20, X+
    1272:	5c 91       	ld	r21, X
    1274:	13 97       	sbiw	r26, 0x03	; 3
    1276:	9d 01       	movw	r18, r26
    1278:	41 15       	cp	r20, r1
    127a:	51 05       	cpc	r21, r1
    127c:	09 f1       	breq	.+66     	; 0x12c0 <free+0x9c>
    127e:	da 01       	movw	r26, r20
    1280:	f3 cf       	rjmp	.-26     	; 0x1268 <free+0x44>
    1282:	b3 83       	std	Z+3, r27	; 0x03
    1284:	a2 83       	std	Z+2, r26	; 0x02
    1286:	40 81       	ld	r20, Z
    1288:	51 81       	ldd	r21, Z+1	; 0x01
    128a:	84 0f       	add	r24, r20
    128c:	95 1f       	adc	r25, r21
    128e:	8a 17       	cp	r24, r26
    1290:	9b 07       	cpc	r25, r27
    1292:	71 f4       	brne	.+28     	; 0x12b0 <free+0x8c>
    1294:	8d 91       	ld	r24, X+
    1296:	9c 91       	ld	r25, X
    1298:	11 97       	sbiw	r26, 0x01	; 1
    129a:	84 0f       	add	r24, r20
    129c:	95 1f       	adc	r25, r21
    129e:	02 96       	adiw	r24, 0x02	; 2
    12a0:	91 83       	std	Z+1, r25	; 0x01
    12a2:	80 83       	st	Z, r24
    12a4:	12 96       	adiw	r26, 0x02	; 2
    12a6:	8d 91       	ld	r24, X+
    12a8:	9c 91       	ld	r25, X
    12aa:	13 97       	sbiw	r26, 0x03	; 3
    12ac:	93 83       	std	Z+3, r25	; 0x03
    12ae:	82 83       	std	Z+2, r24	; 0x02
    12b0:	21 15       	cp	r18, r1
    12b2:	31 05       	cpc	r19, r1
    12b4:	29 f4       	brne	.+10     	; 0x12c0 <free+0x9c>
    12b6:	f0 93 81 02 	sts	0x0281, r31
    12ba:	e0 93 80 02 	sts	0x0280, r30
    12be:	3e c0       	rjmp	.+124    	; 0x133c <free+0x118>
    12c0:	d9 01       	movw	r26, r18
    12c2:	13 96       	adiw	r26, 0x03	; 3
    12c4:	fc 93       	st	X, r31
    12c6:	ee 93       	st	-X, r30
    12c8:	12 97       	sbiw	r26, 0x02	; 2
    12ca:	4d 91       	ld	r20, X+
    12cc:	5d 91       	ld	r21, X+
    12ce:	a4 0f       	add	r26, r20
    12d0:	b5 1f       	adc	r27, r21
    12d2:	ea 17       	cp	r30, r26
    12d4:	fb 07       	cpc	r31, r27
    12d6:	79 f4       	brne	.+30     	; 0x12f6 <free+0xd2>
    12d8:	80 81       	ld	r24, Z
    12da:	91 81       	ldd	r25, Z+1	; 0x01
    12dc:	84 0f       	add	r24, r20
    12de:	95 1f       	adc	r25, r21
    12e0:	02 96       	adiw	r24, 0x02	; 2
    12e2:	d9 01       	movw	r26, r18
    12e4:	11 96       	adiw	r26, 0x01	; 1
    12e6:	9c 93       	st	X, r25
    12e8:	8e 93       	st	-X, r24
    12ea:	82 81       	ldd	r24, Z+2	; 0x02
    12ec:	93 81       	ldd	r25, Z+3	; 0x03
    12ee:	13 96       	adiw	r26, 0x03	; 3
    12f0:	9c 93       	st	X, r25
    12f2:	8e 93       	st	-X, r24
    12f4:	12 97       	sbiw	r26, 0x02	; 2
    12f6:	e0 e0       	ldi	r30, 0x00	; 0
    12f8:	f0 e0       	ldi	r31, 0x00	; 0
    12fa:	8a 81       	ldd	r24, Y+2	; 0x02
    12fc:	9b 81       	ldd	r25, Y+3	; 0x03
    12fe:	00 97       	sbiw	r24, 0x00	; 0
    1300:	19 f0       	breq	.+6      	; 0x1308 <free+0xe4>
    1302:	fe 01       	movw	r30, r28
    1304:	ec 01       	movw	r28, r24
    1306:	f9 cf       	rjmp	.-14     	; 0x12fa <free+0xd6>
    1308:	ce 01       	movw	r24, r28
    130a:	02 96       	adiw	r24, 0x02	; 2
    130c:	28 81       	ld	r18, Y
    130e:	39 81       	ldd	r19, Y+1	; 0x01
    1310:	82 0f       	add	r24, r18
    1312:	93 1f       	adc	r25, r19
    1314:	20 91 7e 02 	lds	r18, 0x027E
    1318:	30 91 7f 02 	lds	r19, 0x027F
    131c:	28 17       	cp	r18, r24
    131e:	39 07       	cpc	r19, r25
    1320:	69 f4       	brne	.+26     	; 0x133c <free+0x118>
    1322:	30 97       	sbiw	r30, 0x00	; 0
    1324:	29 f4       	brne	.+10     	; 0x1330 <free+0x10c>
    1326:	10 92 81 02 	sts	0x0281, r1
    132a:	10 92 80 02 	sts	0x0280, r1
    132e:	02 c0       	rjmp	.+4      	; 0x1334 <free+0x110>
    1330:	13 82       	std	Z+3, r1	; 0x03
    1332:	12 82       	std	Z+2, r1	; 0x02
    1334:	d0 93 7f 02 	sts	0x027F, r29
    1338:	c0 93 7e 02 	sts	0x027E, r28
    133c:	df 91       	pop	r29
    133e:	cf 91       	pop	r28
    1340:	08 95       	ret

00001342 <strnlen_P>:
    1342:	fc 01       	movw	r30, r24
    1344:	05 90       	lpm	r0, Z+
    1346:	61 50       	subi	r22, 0x01	; 1
    1348:	70 40       	sbci	r23, 0x00	; 0
    134a:	01 10       	cpse	r0, r1
    134c:	d8 f7       	brcc	.-10     	; 0x1344 <strnlen_P+0x2>
    134e:	80 95       	com	r24
    1350:	90 95       	com	r25
    1352:	8e 0f       	add	r24, r30
    1354:	9f 1f       	adc	r25, r31
    1356:	08 95       	ret

00001358 <memset>:
    1358:	dc 01       	movw	r26, r24
    135a:	01 c0       	rjmp	.+2      	; 0x135e <memset+0x6>
    135c:	6d 93       	st	X+, r22
    135e:	41 50       	subi	r20, 0x01	; 1
    1360:	50 40       	sbci	r21, 0x00	; 0
    1362:	e0 f7       	brcc	.-8      	; 0x135c <memset+0x4>
    1364:	08 95       	ret

00001366 <strnlen>:
    1366:	fc 01       	movw	r30, r24
    1368:	61 50       	subi	r22, 0x01	; 1
    136a:	70 40       	sbci	r23, 0x00	; 0
    136c:	01 90       	ld	r0, Z+
    136e:	01 10       	cpse	r0, r1
    1370:	d8 f7       	brcc	.-10     	; 0x1368 <strnlen+0x2>
    1372:	80 95       	com	r24
    1374:	90 95       	com	r25
    1376:	8e 0f       	add	r24, r30
    1378:	9f 1f       	adc	r25, r31
    137a:	08 95       	ret

0000137c <fputc>:
    137c:	0f 93       	push	r16
    137e:	1f 93       	push	r17
    1380:	cf 93       	push	r28
    1382:	df 93       	push	r29
    1384:	18 2f       	mov	r17, r24
    1386:	09 2f       	mov	r16, r25
    1388:	eb 01       	movw	r28, r22
    138a:	8b 81       	ldd	r24, Y+3	; 0x03
    138c:	81 fd       	sbrc	r24, 1
    138e:	03 c0       	rjmp	.+6      	; 0x1396 <fputc+0x1a>
    1390:	8f ef       	ldi	r24, 0xFF	; 255
    1392:	9f ef       	ldi	r25, 0xFF	; 255
    1394:	20 c0       	rjmp	.+64     	; 0x13d6 <fputc+0x5a>
    1396:	82 ff       	sbrs	r24, 2
    1398:	10 c0       	rjmp	.+32     	; 0x13ba <fputc+0x3e>
    139a:	4e 81       	ldd	r20, Y+6	; 0x06
    139c:	5f 81       	ldd	r21, Y+7	; 0x07
    139e:	2c 81       	ldd	r18, Y+4	; 0x04
    13a0:	3d 81       	ldd	r19, Y+5	; 0x05
    13a2:	42 17       	cp	r20, r18
    13a4:	53 07       	cpc	r21, r19
    13a6:	7c f4       	brge	.+30     	; 0x13c6 <fputc+0x4a>
    13a8:	e8 81       	ld	r30, Y
    13aa:	f9 81       	ldd	r31, Y+1	; 0x01
    13ac:	9f 01       	movw	r18, r30
    13ae:	2f 5f       	subi	r18, 0xFF	; 255
    13b0:	3f 4f       	sbci	r19, 0xFF	; 255
    13b2:	39 83       	std	Y+1, r19	; 0x01
    13b4:	28 83       	st	Y, r18
    13b6:	10 83       	st	Z, r17
    13b8:	06 c0       	rjmp	.+12     	; 0x13c6 <fputc+0x4a>
    13ba:	e8 85       	ldd	r30, Y+8	; 0x08
    13bc:	f9 85       	ldd	r31, Y+9	; 0x09
    13be:	81 2f       	mov	r24, r17
    13c0:	19 95       	eicall
    13c2:	89 2b       	or	r24, r25
    13c4:	29 f7       	brne	.-54     	; 0x1390 <fputc+0x14>
    13c6:	2e 81       	ldd	r18, Y+6	; 0x06
    13c8:	3f 81       	ldd	r19, Y+7	; 0x07
    13ca:	2f 5f       	subi	r18, 0xFF	; 255
    13cc:	3f 4f       	sbci	r19, 0xFF	; 255
    13ce:	3f 83       	std	Y+7, r19	; 0x07
    13d0:	2e 83       	std	Y+6, r18	; 0x06
    13d2:	81 2f       	mov	r24, r17
    13d4:	90 2f       	mov	r25, r16
    13d6:	df 91       	pop	r29
    13d8:	cf 91       	pop	r28
    13da:	1f 91       	pop	r17
    13dc:	0f 91       	pop	r16
    13de:	08 95       	ret

000013e0 <__ultoa_invert>:
    13e0:	fa 01       	movw	r30, r20
    13e2:	aa 27       	eor	r26, r26
    13e4:	28 30       	cpi	r18, 0x08	; 8
    13e6:	51 f1       	breq	.+84     	; 0x143c <__ultoa_invert+0x5c>
    13e8:	20 31       	cpi	r18, 0x10	; 16
    13ea:	81 f1       	breq	.+96     	; 0x144c <__ultoa_invert+0x6c>
    13ec:	e8 94       	clt
    13ee:	6f 93       	push	r22
    13f0:	6e 7f       	andi	r22, 0xFE	; 254
    13f2:	6e 5f       	subi	r22, 0xFE	; 254
    13f4:	7f 4f       	sbci	r23, 0xFF	; 255
    13f6:	8f 4f       	sbci	r24, 0xFF	; 255
    13f8:	9f 4f       	sbci	r25, 0xFF	; 255
    13fa:	af 4f       	sbci	r26, 0xFF	; 255
    13fc:	b1 e0       	ldi	r27, 0x01	; 1
    13fe:	3e d0       	rcall	.+124    	; 0x147c <__ultoa_invert+0x9c>
    1400:	b4 e0       	ldi	r27, 0x04	; 4
    1402:	3c d0       	rcall	.+120    	; 0x147c <__ultoa_invert+0x9c>
    1404:	67 0f       	add	r22, r23
    1406:	78 1f       	adc	r23, r24
    1408:	89 1f       	adc	r24, r25
    140a:	9a 1f       	adc	r25, r26
    140c:	a1 1d       	adc	r26, r1
    140e:	68 0f       	add	r22, r24
    1410:	79 1f       	adc	r23, r25
    1412:	8a 1f       	adc	r24, r26
    1414:	91 1d       	adc	r25, r1
    1416:	a1 1d       	adc	r26, r1
    1418:	6a 0f       	add	r22, r26
    141a:	71 1d       	adc	r23, r1
    141c:	81 1d       	adc	r24, r1
    141e:	91 1d       	adc	r25, r1
    1420:	a1 1d       	adc	r26, r1
    1422:	20 d0       	rcall	.+64     	; 0x1464 <__ultoa_invert+0x84>
    1424:	09 f4       	brne	.+2      	; 0x1428 <__ultoa_invert+0x48>
    1426:	68 94       	set
    1428:	3f 91       	pop	r19
    142a:	2a e0       	ldi	r18, 0x0A	; 10
    142c:	26 9f       	mul	r18, r22
    142e:	11 24       	eor	r1, r1
    1430:	30 19       	sub	r19, r0
    1432:	30 5d       	subi	r19, 0xD0	; 208
    1434:	31 93       	st	Z+, r19
    1436:	de f6       	brtc	.-74     	; 0x13ee <__ultoa_invert+0xe>
    1438:	cf 01       	movw	r24, r30
    143a:	08 95       	ret
    143c:	46 2f       	mov	r20, r22
    143e:	47 70       	andi	r20, 0x07	; 7
    1440:	40 5d       	subi	r20, 0xD0	; 208
    1442:	41 93       	st	Z+, r20
    1444:	b3 e0       	ldi	r27, 0x03	; 3
    1446:	0f d0       	rcall	.+30     	; 0x1466 <__ultoa_invert+0x86>
    1448:	c9 f7       	brne	.-14     	; 0x143c <__ultoa_invert+0x5c>
    144a:	f6 cf       	rjmp	.-20     	; 0x1438 <__ultoa_invert+0x58>
    144c:	46 2f       	mov	r20, r22
    144e:	4f 70       	andi	r20, 0x0F	; 15
    1450:	40 5d       	subi	r20, 0xD0	; 208
    1452:	4a 33       	cpi	r20, 0x3A	; 58
    1454:	18 f0       	brcs	.+6      	; 0x145c <__ultoa_invert+0x7c>
    1456:	49 5d       	subi	r20, 0xD9	; 217
    1458:	31 fd       	sbrc	r19, 1
    145a:	40 52       	subi	r20, 0x20	; 32
    145c:	41 93       	st	Z+, r20
    145e:	02 d0       	rcall	.+4      	; 0x1464 <__ultoa_invert+0x84>
    1460:	a9 f7       	brne	.-22     	; 0x144c <__ultoa_invert+0x6c>
    1462:	ea cf       	rjmp	.-44     	; 0x1438 <__ultoa_invert+0x58>
    1464:	b4 e0       	ldi	r27, 0x04	; 4
    1466:	a6 95       	lsr	r26
    1468:	97 95       	ror	r25
    146a:	87 95       	ror	r24
    146c:	77 95       	ror	r23
    146e:	67 95       	ror	r22
    1470:	ba 95       	dec	r27
    1472:	c9 f7       	brne	.-14     	; 0x1466 <__ultoa_invert+0x86>
    1474:	00 97       	sbiw	r24, 0x00	; 0
    1476:	61 05       	cpc	r22, r1
    1478:	71 05       	cpc	r23, r1
    147a:	08 95       	ret
    147c:	9b 01       	movw	r18, r22
    147e:	ac 01       	movw	r20, r24
    1480:	0a 2e       	mov	r0, r26
    1482:	06 94       	lsr	r0
    1484:	57 95       	ror	r21
    1486:	47 95       	ror	r20
    1488:	37 95       	ror	r19
    148a:	27 95       	ror	r18
    148c:	ba 95       	dec	r27
    148e:	c9 f7       	brne	.-14     	; 0x1482 <__ultoa_invert+0xa2>
    1490:	62 0f       	add	r22, r18
    1492:	73 1f       	adc	r23, r19
    1494:	84 1f       	adc	r24, r20
    1496:	95 1f       	adc	r25, r21
    1498:	a0 1d       	adc	r26, r0
    149a:	08 95       	ret

0000149c <_exit>:
    149c:	f8 94       	cli

0000149e <__stop_program>:
    149e:	ff cf       	rjmp	.-2      	; 0x149e <__stop_program>
