// Seed: 1208457795
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    output logic id_2,
    output id_3,
    output id_4,
    input logic id_5
);
  always @(posedge 1) begin
    for (id_4 = id_5; id_5; id_2 = id_5 & 1'b0 - 1) id_4 = id_5;
  end
  logic id_6;
  type_1 id_7 (
      ~0,
      id_2,
      1,
      id_5,
      1
  );
  assign id_1 = id_5;
  logic id_8;
  assign id_6 = 1;
  logic id_9;
  logic id_10;
  logic id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input id_10;
  input id_9;
  inout id_8;
  input id_7;
  inout id_6;
  output id_5;
  inout id_4;
  inout id_3;
  output id_2;
  input id_1;
  logic id_11;
endmodule
