
parking_sensor_NucleoF401RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d20  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08003ec0  08003ec0  00013ec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f14  08003f14  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08003f14  08003f14  00013f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f1c  08003f1c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f1c  08003f1c  00013f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f20  08003f20  00013f20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08003f24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e4  20000078  08003f9c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000025c  08003f9c  0002025c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006b9b  00000000  00000000  000200eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001627  00000000  00000000  00026c86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006d8  00000000  00000000  000282b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000518  00000000  00000000  00028988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001653f  00000000  00000000  00028ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008841  00000000  00000000  0003f3df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000884e3  00000000  00000000  00047c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001fa0  00000000  00000000  000d0104  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  000d20a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003ea8 	.word	0x08003ea8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	08003ea8 	.word	0x08003ea8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000590:	e7fe      	b.n	8000590 <NMI_Handler+0x4>

08000592 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000592:	b480      	push	{r7}
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000596:	e7fe      	b.n	8000596 <HardFault_Handler+0x4>

08000598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800059c:	e7fe      	b.n	800059c <MemManage_Handler+0x4>

0800059e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800059e:	b480      	push	{r7}
 80005a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005a2:	e7fe      	b.n	80005a2 <BusFault_Handler+0x4>

080005a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005a8:	e7fe      	b.n	80005a8 <UsageFault_Handler+0x4>

080005aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005aa:	b480      	push	{r7}
 80005ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005ae:	bf00      	nop
 80005b0:	46bd      	mov	sp, r7
 80005b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b6:	4770      	bx	lr

080005b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005bc:	bf00      	nop
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr

080005c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005c6:	b480      	push	{r7}
 80005c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005ca:	bf00      	nop
 80005cc:	46bd      	mov	sp, r7
 80005ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d2:	4770      	bx	lr

080005d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005d8:	f001 f93a 	bl	8001850 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}

080005e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b086      	sub	sp, #24
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005e8:	4a14      	ldr	r2, [pc, #80]	; (800063c <_sbrk+0x5c>)
 80005ea:	4b15      	ldr	r3, [pc, #84]	; (8000640 <_sbrk+0x60>)
 80005ec:	1ad3      	subs	r3, r2, r3
 80005ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005f0:	697b      	ldr	r3, [r7, #20]
 80005f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005f4:	4b13      	ldr	r3, [pc, #76]	; (8000644 <_sbrk+0x64>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d102      	bne.n	8000602 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005fc:	4b11      	ldr	r3, [pc, #68]	; (8000644 <_sbrk+0x64>)
 80005fe:	4a12      	ldr	r2, [pc, #72]	; (8000648 <_sbrk+0x68>)
 8000600:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000602:	4b10      	ldr	r3, [pc, #64]	; (8000644 <_sbrk+0x64>)
 8000604:	681a      	ldr	r2, [r3, #0]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4413      	add	r3, r2
 800060a:	693a      	ldr	r2, [r7, #16]
 800060c:	429a      	cmp	r2, r3
 800060e:	d207      	bcs.n	8000620 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000610:	f002 ffce 	bl	80035b0 <__errno>
 8000614:	4603      	mov	r3, r0
 8000616:	220c      	movs	r2, #12
 8000618:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800061a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800061e:	e009      	b.n	8000634 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000620:	4b08      	ldr	r3, [pc, #32]	; (8000644 <_sbrk+0x64>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000626:	4b07      	ldr	r3, [pc, #28]	; (8000644 <_sbrk+0x64>)
 8000628:	681a      	ldr	r2, [r3, #0]
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	4413      	add	r3, r2
 800062e:	4a05      	ldr	r2, [pc, #20]	; (8000644 <_sbrk+0x64>)
 8000630:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000632:	68fb      	ldr	r3, [r7, #12]
}
 8000634:	4618      	mov	r0, r3
 8000636:	3718      	adds	r7, #24
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	20018000 	.word	0x20018000
 8000640:	00000400 	.word	0x00000400
 8000644:	20000094 	.word	0x20000094
 8000648:	20000260 	.word	0x20000260

0800064c <nRF24_Reset>:
static uint8_t DYNPD_DFT_VALUE = 0x00; // 0x00
static uint8_t FEATURE_DFT_VALUE = 0x00; // 0x00

/* Private functions ---------------------------------------------------------*/
static nRF24_Status_t nRF24_Reset()
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | CONFIG, &CONFIG_DFT_VALUE));
 8000650:	2201      	movs	r2, #1
 8000652:	49ba      	ldr	r1, [pc, #744]	; (800093c <nRF24_Reset+0x2f0>)
 8000654:	2020      	movs	r0, #32
 8000656:	f000 fad3 	bl	8000c00 <nRF24_SendCmd>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d006      	beq.n	800066e <nRF24_Reset+0x22>
 8000660:	2201      	movs	r2, #1
 8000662:	49b6      	ldr	r1, [pc, #728]	; (800093c <nRF24_Reset+0x2f0>)
 8000664:	2020      	movs	r0, #32
 8000666:	f000 facb 	bl	8000c00 <nRF24_SendCmd>
 800066a:	4603      	mov	r3, r0
 800066c:	e1d9      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | EN_AA, &EN_AA_DFT_VALUE));
 800066e:	2201      	movs	r2, #1
 8000670:	49b3      	ldr	r1, [pc, #716]	; (8000940 <nRF24_Reset+0x2f4>)
 8000672:	2021      	movs	r0, #33	; 0x21
 8000674:	f000 fac4 	bl	8000c00 <nRF24_SendCmd>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d006      	beq.n	800068c <nRF24_Reset+0x40>
 800067e:	2201      	movs	r2, #1
 8000680:	49af      	ldr	r1, [pc, #700]	; (8000940 <nRF24_Reset+0x2f4>)
 8000682:	2021      	movs	r0, #33	; 0x21
 8000684:	f000 fabc 	bl	8000c00 <nRF24_SendCmd>
 8000688:	4603      	mov	r3, r0
 800068a:	e1ca      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | EN_RXADDR, &EN_RXADDR_DFT_VALUE));
 800068c:	2201      	movs	r2, #1
 800068e:	49ad      	ldr	r1, [pc, #692]	; (8000944 <nRF24_Reset+0x2f8>)
 8000690:	2022      	movs	r0, #34	; 0x22
 8000692:	f000 fab5 	bl	8000c00 <nRF24_SendCmd>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d006      	beq.n	80006aa <nRF24_Reset+0x5e>
 800069c:	2201      	movs	r2, #1
 800069e:	49a9      	ldr	r1, [pc, #676]	; (8000944 <nRF24_Reset+0x2f8>)
 80006a0:	2022      	movs	r0, #34	; 0x22
 80006a2:	f000 faad 	bl	8000c00 <nRF24_SendCmd>
 80006a6:	4603      	mov	r3, r0
 80006a8:	e1bb      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | SETUP_AW, &SETUP_AW_DFT_VALUE));
 80006aa:	2201      	movs	r2, #1
 80006ac:	49a6      	ldr	r1, [pc, #664]	; (8000948 <nRF24_Reset+0x2fc>)
 80006ae:	2023      	movs	r0, #35	; 0x23
 80006b0:	f000 faa6 	bl	8000c00 <nRF24_SendCmd>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d006      	beq.n	80006c8 <nRF24_Reset+0x7c>
 80006ba:	2201      	movs	r2, #1
 80006bc:	49a2      	ldr	r1, [pc, #648]	; (8000948 <nRF24_Reset+0x2fc>)
 80006be:	2023      	movs	r0, #35	; 0x23
 80006c0:	f000 fa9e 	bl	8000c00 <nRF24_SendCmd>
 80006c4:	4603      	mov	r3, r0
 80006c6:	e1ac      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | SETUP_RETR, &SETUP_RETR_DFT_VALUE));
 80006c8:	2201      	movs	r2, #1
 80006ca:	49a0      	ldr	r1, [pc, #640]	; (800094c <nRF24_Reset+0x300>)
 80006cc:	2024      	movs	r0, #36	; 0x24
 80006ce:	f000 fa97 	bl	8000c00 <nRF24_SendCmd>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d006      	beq.n	80006e6 <nRF24_Reset+0x9a>
 80006d8:	2201      	movs	r2, #1
 80006da:	499c      	ldr	r1, [pc, #624]	; (800094c <nRF24_Reset+0x300>)
 80006dc:	2024      	movs	r0, #36	; 0x24
 80006de:	f000 fa8f 	bl	8000c00 <nRF24_SendCmd>
 80006e2:	4603      	mov	r3, r0
 80006e4:	e19d      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RF_CH, &RF_CH_DFT_VALUE));
 80006e6:	2201      	movs	r2, #1
 80006e8:	4999      	ldr	r1, [pc, #612]	; (8000950 <nRF24_Reset+0x304>)
 80006ea:	2025      	movs	r0, #37	; 0x25
 80006ec:	f000 fa88 	bl	8000c00 <nRF24_SendCmd>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d006      	beq.n	8000704 <nRF24_Reset+0xb8>
 80006f6:	2201      	movs	r2, #1
 80006f8:	4995      	ldr	r1, [pc, #596]	; (8000950 <nRF24_Reset+0x304>)
 80006fa:	2025      	movs	r0, #37	; 0x25
 80006fc:	f000 fa80 	bl	8000c00 <nRF24_SendCmd>
 8000700:	4603      	mov	r3, r0
 8000702:	e18e      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RF_SETUP, &RF_SETUP_DFT_VALUE));
 8000704:	2201      	movs	r2, #1
 8000706:	4993      	ldr	r1, [pc, #588]	; (8000954 <nRF24_Reset+0x308>)
 8000708:	2026      	movs	r0, #38	; 0x26
 800070a:	f000 fa79 	bl	8000c00 <nRF24_SendCmd>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d006      	beq.n	8000722 <nRF24_Reset+0xd6>
 8000714:	2201      	movs	r2, #1
 8000716:	498f      	ldr	r1, [pc, #572]	; (8000954 <nRF24_Reset+0x308>)
 8000718:	2026      	movs	r0, #38	; 0x26
 800071a:	f000 fa71 	bl	8000c00 <nRF24_SendCmd>
 800071e:	4603      	mov	r3, r0
 8000720:	e17f      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | STATUS, &STATUS_DFT_VALUE));
 8000722:	2201      	movs	r2, #1
 8000724:	498c      	ldr	r1, [pc, #560]	; (8000958 <nRF24_Reset+0x30c>)
 8000726:	2027      	movs	r0, #39	; 0x27
 8000728:	f000 fa6a 	bl	8000c00 <nRF24_SendCmd>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d006      	beq.n	8000740 <nRF24_Reset+0xf4>
 8000732:	2201      	movs	r2, #1
 8000734:	4988      	ldr	r1, [pc, #544]	; (8000958 <nRF24_Reset+0x30c>)
 8000736:	2027      	movs	r0, #39	; 0x27
 8000738:	f000 fa62 	bl	8000c00 <nRF24_SendCmd>
 800073c:	4603      	mov	r3, r0
 800073e:	e170      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RX_ADDR_P0, RX_ADDR_PO_DFT_VALUE));
 8000740:	2201      	movs	r2, #1
 8000742:	4986      	ldr	r1, [pc, #536]	; (800095c <nRF24_Reset+0x310>)
 8000744:	202a      	movs	r0, #42	; 0x2a
 8000746:	f000 fa5b 	bl	8000c00 <nRF24_SendCmd>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d006      	beq.n	800075e <nRF24_Reset+0x112>
 8000750:	2201      	movs	r2, #1
 8000752:	4982      	ldr	r1, [pc, #520]	; (800095c <nRF24_Reset+0x310>)
 8000754:	202a      	movs	r0, #42	; 0x2a
 8000756:	f000 fa53 	bl	8000c00 <nRF24_SendCmd>
 800075a:	4603      	mov	r3, r0
 800075c:	e161      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RX_ADDR_P1, RX_ADDR_P1_DFT_VALUE));
 800075e:	2201      	movs	r2, #1
 8000760:	497f      	ldr	r1, [pc, #508]	; (8000960 <nRF24_Reset+0x314>)
 8000762:	202b      	movs	r0, #43	; 0x2b
 8000764:	f000 fa4c 	bl	8000c00 <nRF24_SendCmd>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d006      	beq.n	800077c <nRF24_Reset+0x130>
 800076e:	2201      	movs	r2, #1
 8000770:	497b      	ldr	r1, [pc, #492]	; (8000960 <nRF24_Reset+0x314>)
 8000772:	202b      	movs	r0, #43	; 0x2b
 8000774:	f000 fa44 	bl	8000c00 <nRF24_SendCmd>
 8000778:	4603      	mov	r3, r0
 800077a:	e152      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RX_ADDR_P2, &RX_ADDR_P2_DFT_VALUE));
 800077c:	2201      	movs	r2, #1
 800077e:	4979      	ldr	r1, [pc, #484]	; (8000964 <nRF24_Reset+0x318>)
 8000780:	202c      	movs	r0, #44	; 0x2c
 8000782:	f000 fa3d 	bl	8000c00 <nRF24_SendCmd>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d006      	beq.n	800079a <nRF24_Reset+0x14e>
 800078c:	2201      	movs	r2, #1
 800078e:	4975      	ldr	r1, [pc, #468]	; (8000964 <nRF24_Reset+0x318>)
 8000790:	202c      	movs	r0, #44	; 0x2c
 8000792:	f000 fa35 	bl	8000c00 <nRF24_SendCmd>
 8000796:	4603      	mov	r3, r0
 8000798:	e143      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RX_ADDR_P3, &RX_ADDR_P3_DFT_VALUE));
 800079a:	2201      	movs	r2, #1
 800079c:	4972      	ldr	r1, [pc, #456]	; (8000968 <nRF24_Reset+0x31c>)
 800079e:	202d      	movs	r0, #45	; 0x2d
 80007a0:	f000 fa2e 	bl	8000c00 <nRF24_SendCmd>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d006      	beq.n	80007b8 <nRF24_Reset+0x16c>
 80007aa:	2201      	movs	r2, #1
 80007ac:	496e      	ldr	r1, [pc, #440]	; (8000968 <nRF24_Reset+0x31c>)
 80007ae:	202d      	movs	r0, #45	; 0x2d
 80007b0:	f000 fa26 	bl	8000c00 <nRF24_SendCmd>
 80007b4:	4603      	mov	r3, r0
 80007b6:	e134      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RX_ADDR_P4, &RX_ADDR_P4_DFT_VALUE));
 80007b8:	2201      	movs	r2, #1
 80007ba:	496c      	ldr	r1, [pc, #432]	; (800096c <nRF24_Reset+0x320>)
 80007bc:	202e      	movs	r0, #46	; 0x2e
 80007be:	f000 fa1f 	bl	8000c00 <nRF24_SendCmd>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d006      	beq.n	80007d6 <nRF24_Reset+0x18a>
 80007c8:	2201      	movs	r2, #1
 80007ca:	4968      	ldr	r1, [pc, #416]	; (800096c <nRF24_Reset+0x320>)
 80007cc:	202e      	movs	r0, #46	; 0x2e
 80007ce:	f000 fa17 	bl	8000c00 <nRF24_SendCmd>
 80007d2:	4603      	mov	r3, r0
 80007d4:	e125      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RX_ADDR_P5, &RX_ADDR_P5_DFT_VALUE));
 80007d6:	2201      	movs	r2, #1
 80007d8:	4965      	ldr	r1, [pc, #404]	; (8000970 <nRF24_Reset+0x324>)
 80007da:	202f      	movs	r0, #47	; 0x2f
 80007dc:	f000 fa10 	bl	8000c00 <nRF24_SendCmd>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d006      	beq.n	80007f4 <nRF24_Reset+0x1a8>
 80007e6:	2201      	movs	r2, #1
 80007e8:	4961      	ldr	r1, [pc, #388]	; (8000970 <nRF24_Reset+0x324>)
 80007ea:	202f      	movs	r0, #47	; 0x2f
 80007ec:	f000 fa08 	bl	8000c00 <nRF24_SendCmd>
 80007f0:	4603      	mov	r3, r0
 80007f2:	e116      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | TX_ADDR, TX_ADDR_DFT_VALUE));
 80007f4:	2201      	movs	r2, #1
 80007f6:	495f      	ldr	r1, [pc, #380]	; (8000974 <nRF24_Reset+0x328>)
 80007f8:	2030      	movs	r0, #48	; 0x30
 80007fa:	f000 fa01 	bl	8000c00 <nRF24_SendCmd>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d006      	beq.n	8000812 <nRF24_Reset+0x1c6>
 8000804:	2201      	movs	r2, #1
 8000806:	495b      	ldr	r1, [pc, #364]	; (8000974 <nRF24_Reset+0x328>)
 8000808:	2030      	movs	r0, #48	; 0x30
 800080a:	f000 f9f9 	bl	8000c00 <nRF24_SendCmd>
 800080e:	4603      	mov	r3, r0
 8000810:	e107      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RX_PW_P0, &RX_PW_P0_DFT_VALUE));
 8000812:	2201      	movs	r2, #1
 8000814:	4958      	ldr	r1, [pc, #352]	; (8000978 <nRF24_Reset+0x32c>)
 8000816:	2031      	movs	r0, #49	; 0x31
 8000818:	f000 f9f2 	bl	8000c00 <nRF24_SendCmd>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d006      	beq.n	8000830 <nRF24_Reset+0x1e4>
 8000822:	2201      	movs	r2, #1
 8000824:	4954      	ldr	r1, [pc, #336]	; (8000978 <nRF24_Reset+0x32c>)
 8000826:	2031      	movs	r0, #49	; 0x31
 8000828:	f000 f9ea 	bl	8000c00 <nRF24_SendCmd>
 800082c:	4603      	mov	r3, r0
 800082e:	e0f8      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RX_PW_P1, &RX_PW_P1_DFT_VALUE));
 8000830:	2201      	movs	r2, #1
 8000832:	4952      	ldr	r1, [pc, #328]	; (800097c <nRF24_Reset+0x330>)
 8000834:	2032      	movs	r0, #50	; 0x32
 8000836:	f000 f9e3 	bl	8000c00 <nRF24_SendCmd>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d006      	beq.n	800084e <nRF24_Reset+0x202>
 8000840:	2201      	movs	r2, #1
 8000842:	494e      	ldr	r1, [pc, #312]	; (800097c <nRF24_Reset+0x330>)
 8000844:	2032      	movs	r0, #50	; 0x32
 8000846:	f000 f9db 	bl	8000c00 <nRF24_SendCmd>
 800084a:	4603      	mov	r3, r0
 800084c:	e0e9      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RX_PW_P2, &RX_PW_P2_DFT_VALUE));
 800084e:	2201      	movs	r2, #1
 8000850:	494b      	ldr	r1, [pc, #300]	; (8000980 <nRF24_Reset+0x334>)
 8000852:	2033      	movs	r0, #51	; 0x33
 8000854:	f000 f9d4 	bl	8000c00 <nRF24_SendCmd>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d006      	beq.n	800086c <nRF24_Reset+0x220>
 800085e:	2201      	movs	r2, #1
 8000860:	4947      	ldr	r1, [pc, #284]	; (8000980 <nRF24_Reset+0x334>)
 8000862:	2033      	movs	r0, #51	; 0x33
 8000864:	f000 f9cc 	bl	8000c00 <nRF24_SendCmd>
 8000868:	4603      	mov	r3, r0
 800086a:	e0da      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RX_PW_P3, &RX_PW_P3_DFT_VALUE));
 800086c:	2201      	movs	r2, #1
 800086e:	4945      	ldr	r1, [pc, #276]	; (8000984 <nRF24_Reset+0x338>)
 8000870:	2034      	movs	r0, #52	; 0x34
 8000872:	f000 f9c5 	bl	8000c00 <nRF24_SendCmd>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d006      	beq.n	800088a <nRF24_Reset+0x23e>
 800087c:	2201      	movs	r2, #1
 800087e:	4941      	ldr	r1, [pc, #260]	; (8000984 <nRF24_Reset+0x338>)
 8000880:	2034      	movs	r0, #52	; 0x34
 8000882:	f000 f9bd 	bl	8000c00 <nRF24_SendCmd>
 8000886:	4603      	mov	r3, r0
 8000888:	e0cb      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RX_PW_P4, &RX_PW_P4_DFT_VALUE));
 800088a:	2201      	movs	r2, #1
 800088c:	493e      	ldr	r1, [pc, #248]	; (8000988 <nRF24_Reset+0x33c>)
 800088e:	2035      	movs	r0, #53	; 0x35
 8000890:	f000 f9b6 	bl	8000c00 <nRF24_SendCmd>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d006      	beq.n	80008a8 <nRF24_Reset+0x25c>
 800089a:	2201      	movs	r2, #1
 800089c:	493a      	ldr	r1, [pc, #232]	; (8000988 <nRF24_Reset+0x33c>)
 800089e:	2035      	movs	r0, #53	; 0x35
 80008a0:	f000 f9ae 	bl	8000c00 <nRF24_SendCmd>
 80008a4:	4603      	mov	r3, r0
 80008a6:	e0bc      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RX_PW_P5, &RX_PW_P5_DFT_VALUE));
 80008a8:	2201      	movs	r2, #1
 80008aa:	4938      	ldr	r1, [pc, #224]	; (800098c <nRF24_Reset+0x340>)
 80008ac:	2036      	movs	r0, #54	; 0x36
 80008ae:	f000 f9a7 	bl	8000c00 <nRF24_SendCmd>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d006      	beq.n	80008c6 <nRF24_Reset+0x27a>
 80008b8:	2201      	movs	r2, #1
 80008ba:	4934      	ldr	r1, [pc, #208]	; (800098c <nRF24_Reset+0x340>)
 80008bc:	2036      	movs	r0, #54	; 0x36
 80008be:	f000 f99f 	bl	8000c00 <nRF24_SendCmd>
 80008c2:	4603      	mov	r3, r0
 80008c4:	e0ad      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | FIFO_STATUS, &FIFO_STATUS_DFT_VALUE));
 80008c6:	2201      	movs	r2, #1
 80008c8:	4931      	ldr	r1, [pc, #196]	; (8000990 <nRF24_Reset+0x344>)
 80008ca:	2037      	movs	r0, #55	; 0x37
 80008cc:	f000 f998 	bl	8000c00 <nRF24_SendCmd>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d006      	beq.n	80008e4 <nRF24_Reset+0x298>
 80008d6:	2201      	movs	r2, #1
 80008d8:	492d      	ldr	r1, [pc, #180]	; (8000990 <nRF24_Reset+0x344>)
 80008da:	2037      	movs	r0, #55	; 0x37
 80008dc:	f000 f990 	bl	8000c00 <nRF24_SendCmd>
 80008e0:	4603      	mov	r3, r0
 80008e2:	e09e      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | DYNPD, &DYNPD_DFT_VALUE));
 80008e4:	2201      	movs	r2, #1
 80008e6:	492b      	ldr	r1, [pc, #172]	; (8000994 <nRF24_Reset+0x348>)
 80008e8:	203c      	movs	r0, #60	; 0x3c
 80008ea:	f000 f989 	bl	8000c00 <nRF24_SendCmd>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d006      	beq.n	8000902 <nRF24_Reset+0x2b6>
 80008f4:	2201      	movs	r2, #1
 80008f6:	4927      	ldr	r1, [pc, #156]	; (8000994 <nRF24_Reset+0x348>)
 80008f8:	203c      	movs	r0, #60	; 0x3c
 80008fa:	f000 f981 	bl	8000c00 <nRF24_SendCmd>
 80008fe:	4603      	mov	r3, r0
 8000900:	e08f      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | FEATURE, &FEATURE_DFT_VALUE));
 8000902:	2201      	movs	r2, #1
 8000904:	4924      	ldr	r1, [pc, #144]	; (8000998 <nRF24_Reset+0x34c>)
 8000906:	203d      	movs	r0, #61	; 0x3d
 8000908:	f000 f97a 	bl	8000c00 <nRF24_SendCmd>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d006      	beq.n	8000920 <nRF24_Reset+0x2d4>
 8000912:	2201      	movs	r2, #1
 8000914:	4920      	ldr	r1, [pc, #128]	; (8000998 <nRF24_Reset+0x34c>)
 8000916:	203d      	movs	r0, #61	; 0x3d
 8000918:	f000 f972 	bl	8000c00 <nRF24_SendCmd>
 800091c:	4603      	mov	r3, r0
 800091e:	e080      	b.n	8000a22 <nRF24_Reset+0x3d6>

    // Clean IRQ registers
    CHECK_INTERNAL(nRF24_SetRegister(STATUS, RX_DR));
 8000920:	2140      	movs	r1, #64	; 0x40
 8000922:	2007      	movs	r0, #7
 8000924:	f000 f9da 	bl	8000cdc <nRF24_SetRegister>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d036      	beq.n	800099c <nRF24_Reset+0x350>
 800092e:	2140      	movs	r1, #64	; 0x40
 8000930:	2007      	movs	r0, #7
 8000932:	f000 f9d3 	bl	8000cdc <nRF24_SetRegister>
 8000936:	4603      	mov	r3, r0
 8000938:	e073      	b.n	8000a22 <nRF24_Reset+0x3d6>
 800093a:	bf00      	nop
 800093c:	20000000 	.word	0x20000000
 8000940:	20000001 	.word	0x20000001
 8000944:	20000002 	.word	0x20000002
 8000948:	20000003 	.word	0x20000003
 800094c:	20000004 	.word	0x20000004
 8000950:	20000005 	.word	0x20000005
 8000954:	20000006 	.word	0x20000006
 8000958:	20000007 	.word	0x20000007
 800095c:	20000008 	.word	0x20000008
 8000960:	2000000c 	.word	0x2000000c
 8000964:	20000010 	.word	0x20000010
 8000968:	20000011 	.word	0x20000011
 800096c:	20000012 	.word	0x20000012
 8000970:	20000013 	.word	0x20000013
 8000974:	20000014 	.word	0x20000014
 8000978:	200000f8 	.word	0x200000f8
 800097c:	200000f9 	.word	0x200000f9
 8000980:	200000fa 	.word	0x200000fa
 8000984:	200000fb 	.word	0x200000fb
 8000988:	200000fc 	.word	0x200000fc
 800098c:	200000fd 	.word	0x200000fd
 8000990:	20000018 	.word	0x20000018
 8000994:	200000fe 	.word	0x200000fe
 8000998:	200000ff 	.word	0x200000ff
    CHECK_INTERNAL(nRF24_SetRegister(STATUS, TX_DS));
 800099c:	2120      	movs	r1, #32
 800099e:	2007      	movs	r0, #7
 80009a0:	f000 f99c 	bl	8000cdc <nRF24_SetRegister>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d005      	beq.n	80009b6 <nRF24_Reset+0x36a>
 80009aa:	2120      	movs	r1, #32
 80009ac:	2007      	movs	r0, #7
 80009ae:	f000 f995 	bl	8000cdc <nRF24_SetRegister>
 80009b2:	4603      	mov	r3, r0
 80009b4:	e035      	b.n	8000a22 <nRF24_Reset+0x3d6>
    CHECK_INTERNAL(nRF24_SetRegister(STATUS, MAX_RT));
 80009b6:	2110      	movs	r1, #16
 80009b8:	2007      	movs	r0, #7
 80009ba:	f000 f98f 	bl	8000cdc <nRF24_SetRegister>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d005      	beq.n	80009d0 <nRF24_Reset+0x384>
 80009c4:	2110      	movs	r1, #16
 80009c6:	2007      	movs	r0, #7
 80009c8:	f000 f988 	bl	8000cdc <nRF24_SetRegister>
 80009cc:	4603      	mov	r3, r0
 80009ce:	e028      	b.n	8000a22 <nRF24_Reset+0x3d6>

    if (nRF24_IsRxFull()) {
 80009d0:	f000 fde6 	bl	80015a0 <nRF24_IsRxFull>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d00e      	beq.n	80009f8 <nRF24_Reset+0x3ac>
        CHECK_INTERNAL(nRF24_SendFlushRx());
 80009da:	2201      	movs	r2, #1
 80009dc:	2100      	movs	r1, #0
 80009de:	20e2      	movs	r0, #226	; 0xe2
 80009e0:	f000 f90e 	bl	8000c00 <nRF24_SendCmd>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d006      	beq.n	80009f8 <nRF24_Reset+0x3ac>
 80009ea:	2201      	movs	r2, #1
 80009ec:	2100      	movs	r1, #0
 80009ee:	20e2      	movs	r0, #226	; 0xe2
 80009f0:	f000 f906 	bl	8000c00 <nRF24_SendCmd>
 80009f4:	4603      	mov	r3, r0
 80009f6:	e014      	b.n	8000a22 <nRF24_Reset+0x3d6>
    }

    if (nRF24_IsTxFull()) {
 80009f8:	f000 fdb6 	bl	8001568 <nRF24_IsTxFull>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d00e      	beq.n	8000a20 <nRF24_Reset+0x3d4>
        CHECK_INTERNAL(nRF24_SendFlushTx());
 8000a02:	2201      	movs	r2, #1
 8000a04:	2100      	movs	r1, #0
 8000a06:	20e1      	movs	r0, #225	; 0xe1
 8000a08:	f000 f8fa 	bl	8000c00 <nRF24_SendCmd>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d006      	beq.n	8000a20 <nRF24_Reset+0x3d4>
 8000a12:	2201      	movs	r2, #1
 8000a14:	2100      	movs	r1, #0
 8000a16:	20e1      	movs	r0, #225	; 0xe1
 8000a18:	f000 f8f2 	bl	8000c00 <nRF24_SendCmd>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	e000      	b.n	8000a22 <nRF24_Reset+0x3d6>
    }


    return NRF24_OK;
 8000a20:	2300      	movs	r3, #0
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop

08000a28 <nRF24_UpdateMode>:

static nRF24_Status_t nRF24_UpdateMode(const operationModes_t mode)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	4603      	mov	r3, r0
 8000a30:	71fb      	strb	r3, [r7, #7]
    uint8_t register_value = 0;
 8000a32:	2300      	movs	r3, #0
 8000a34:	73fb      	strb	r3, [r7, #15]

    if (operationCurrentMode == mode) {
 8000a36:	4b70      	ldr	r3, [pc, #448]	; (8000bf8 <nRF24_UpdateMode+0x1d0>)
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	79fa      	ldrb	r2, [r7, #7]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d101      	bne.n	8000a44 <nRF24_UpdateMode+0x1c>
        return NRF24_OK;
 8000a40:	2300      	movs	r3, #0
 8000a42:	e0d4      	b.n	8000bee <nRF24_UpdateMode+0x1c6>
    }

    CHECK_INTERNAL(nRF24_SendReadCmd(R_REGISTER | CONFIG, &register_value));
 8000a44:	f107 030f 	add.w	r3, r7, #15
 8000a48:	2201      	movs	r2, #1
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	2000      	movs	r0, #0
 8000a4e:	f000 f8d7 	bl	8000c00 <nRF24_SendCmd>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d008      	beq.n	8000a6a <nRF24_UpdateMode+0x42>
 8000a58:	f107 030f 	add.w	r3, r7, #15
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	4619      	mov	r1, r3
 8000a60:	2000      	movs	r0, #0
 8000a62:	f000 f8cd 	bl	8000c00 <nRF24_SendCmd>
 8000a66:	4603      	mov	r3, r0
 8000a68:	e0c1      	b.n	8000bee <nRF24_UpdateMode+0x1c6>

    switch (operationCurrentMode) {
 8000a6a:	4b63      	ldr	r3, [pc, #396]	; (8000bf8 <nRF24_UpdateMode+0x1d0>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	2b04      	cmp	r3, #4
 8000a70:	f300 80b4 	bgt.w	8000bdc <nRF24_UpdateMode+0x1b4>
 8000a74:	2b03      	cmp	r3, #3
 8000a76:	f280 80a7 	bge.w	8000bc8 <nRF24_UpdateMode+0x1a0>
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d002      	beq.n	8000a84 <nRF24_UpdateMode+0x5c>
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d020      	beq.n	8000ac4 <nRF24_UpdateMode+0x9c>
            if (mode == STANDBYI) {
                nRF24_CE_LOW();
            }
            break;
        default:
            break;
 8000a82:	e0ab      	b.n	8000bdc <nRF24_UpdateMode+0x1b4>
            if (mode == STANDBYI) {
 8000a84:	79fb      	ldrb	r3, [r7, #7]
 8000a86:	2b01      	cmp	r3, #1
 8000a88:	f040 80aa 	bne.w	8000be0 <nRF24_UpdateMode+0x1b8>
                register_value |= PWR_UP;
 8000a8c:	7bfb      	ldrb	r3, [r7, #15]
 8000a8e:	f043 0302 	orr.w	r3, r3, #2
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	73fb      	strb	r3, [r7, #15]
                CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | CONFIG, &(register_value)));
 8000a96:	f107 030f 	add.w	r3, r7, #15
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	2020      	movs	r0, #32
 8000aa0:	f000 f8ae 	bl	8000c00 <nRF24_SendCmd>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d008      	beq.n	8000abc <nRF24_UpdateMode+0x94>
 8000aaa:	f107 030f 	add.w	r3, r7, #15
 8000aae:	2201      	movs	r2, #1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	2020      	movs	r0, #32
 8000ab4:	f000 f8a4 	bl	8000c00 <nRF24_SendCmd>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	e098      	b.n	8000bee <nRF24_UpdateMode+0x1c6>
                HAL_Delay(START_UP_DELAY_MS);
 8000abc:	2002      	movs	r0, #2
 8000abe:	f000 fee7 	bl	8001890 <HAL_Delay>
            break;
 8000ac2:	e08d      	b.n	8000be0 <nRF24_UpdateMode+0x1b8>
            switch (mode) {
 8000ac4:	79fb      	ldrb	r3, [r7, #7]
 8000ac6:	2b04      	cmp	r3, #4
 8000ac8:	d040      	beq.n	8000b4c <nRF24_UpdateMode+0x124>
 8000aca:	2b04      	cmp	r3, #4
 8000acc:	dc60      	bgt.n	8000b90 <nRF24_UpdateMode+0x168>
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d002      	beq.n	8000ad8 <nRF24_UpdateMode+0xb0>
 8000ad2:	2b03      	cmp	r3, #3
 8000ad4:	d018      	beq.n	8000b08 <nRF24_UpdateMode+0xe0>
 8000ad6:	e05b      	b.n	8000b90 <nRF24_UpdateMode+0x168>
                    register_value &= ~PWR_UP;
 8000ad8:	7bfb      	ldrb	r3, [r7, #15]
 8000ada:	f023 0302 	bic.w	r3, r3, #2
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	73fb      	strb	r3, [r7, #15]
                    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | CONFIG, &(register_value)));
 8000ae2:	f107 030f 	add.w	r3, r7, #15
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	2020      	movs	r0, #32
 8000aec:	f000 f888 	bl	8000c00 <nRF24_SendCmd>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d064      	beq.n	8000bc0 <nRF24_UpdateMode+0x198>
 8000af6:	f107 030f 	add.w	r3, r7, #15
 8000afa:	2201      	movs	r2, #1
 8000afc:	4619      	mov	r1, r3
 8000afe:	2020      	movs	r0, #32
 8000b00:	f000 f87e 	bl	8000c00 <nRF24_SendCmd>
 8000b04:	4603      	mov	r3, r0
 8000b06:	e072      	b.n	8000bee <nRF24_UpdateMode+0x1c6>
                    register_value |= PRIM_RX;
 8000b08:	7bfb      	ldrb	r3, [r7, #15]
 8000b0a:	f043 0301 	orr.w	r3, r3, #1
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	73fb      	strb	r3, [r7, #15]
                    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | CONFIG, &(register_value)));
 8000b12:	f107 030f 	add.w	r3, r7, #15
 8000b16:	2201      	movs	r2, #1
 8000b18:	4619      	mov	r1, r3
 8000b1a:	2020      	movs	r0, #32
 8000b1c:	f000 f870 	bl	8000c00 <nRF24_SendCmd>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d008      	beq.n	8000b38 <nRF24_UpdateMode+0x110>
 8000b26:	f107 030f 	add.w	r3, r7, #15
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	2020      	movs	r0, #32
 8000b30:	f000 f866 	bl	8000c00 <nRF24_SendCmd>
 8000b34:	4603      	mov	r3, r0
 8000b36:	e05a      	b.n	8000bee <nRF24_UpdateMode+0x1c6>
                    nRF24_CE_HIGH();
 8000b38:	2201      	movs	r2, #1
 8000b3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b3e:	482f      	ldr	r0, [pc, #188]	; (8000bfc <nRF24_UpdateMode+0x1d4>)
 8000b40:	f001 f960 	bl	8001e04 <HAL_GPIO_WritePin>
                    HAL_Delay(RX_DELAY_MS);
 8000b44:	2001      	movs	r0, #1
 8000b46:	f000 fea3 	bl	8001890 <HAL_Delay>
                    break;
 8000b4a:	e03c      	b.n	8000bc6 <nRF24_UpdateMode+0x19e>
                    register_value &= ~PRIM_RX;
 8000b4c:	7bfb      	ldrb	r3, [r7, #15]
 8000b4e:	f023 0301 	bic.w	r3, r3, #1
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	73fb      	strb	r3, [r7, #15]
                    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | CONFIG, &(register_value)));
 8000b56:	f107 030f 	add.w	r3, r7, #15
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	2020      	movs	r0, #32
 8000b60:	f000 f84e 	bl	8000c00 <nRF24_SendCmd>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d008      	beq.n	8000b7c <nRF24_UpdateMode+0x154>
 8000b6a:	f107 030f 	add.w	r3, r7, #15
 8000b6e:	2201      	movs	r2, #1
 8000b70:	4619      	mov	r1, r3
 8000b72:	2020      	movs	r0, #32
 8000b74:	f000 f844 	bl	8000c00 <nRF24_SendCmd>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	e038      	b.n	8000bee <nRF24_UpdateMode+0x1c6>
                    nRF24_CE_HIGH();
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b82:	481e      	ldr	r0, [pc, #120]	; (8000bfc <nRF24_UpdateMode+0x1d4>)
 8000b84:	f001 f93e 	bl	8001e04 <HAL_GPIO_WritePin>
                    HAL_Delay(TX_DELAY_MS);
 8000b88:	2001      	movs	r0, #1
 8000b8a:	f000 fe81 	bl	8001890 <HAL_Delay>
                    break;
 8000b8e:	e01a      	b.n	8000bc6 <nRF24_UpdateMode+0x19e>
                    register_value &= ~PWR_UP;
 8000b90:	7bfb      	ldrb	r3, [r7, #15]
 8000b92:	f023 0302 	bic.w	r3, r3, #2
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	73fb      	strb	r3, [r7, #15]
                    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | CONFIG, &(register_value)));
 8000b9a:	f107 030f 	add.w	r3, r7, #15
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	2020      	movs	r0, #32
 8000ba4:	f000 f82c 	bl	8000c00 <nRF24_SendCmd>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d00a      	beq.n	8000bc4 <nRF24_UpdateMode+0x19c>
 8000bae:	f107 030f 	add.w	r3, r7, #15
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	2020      	movs	r0, #32
 8000bb8:	f000 f822 	bl	8000c00 <nRF24_SendCmd>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	e016      	b.n	8000bee <nRF24_UpdateMode+0x1c6>
                    break;
 8000bc0:	bf00      	nop
 8000bc2:	e010      	b.n	8000be6 <nRF24_UpdateMode+0x1be>
                    break;
 8000bc4:	bf00      	nop
            break;
 8000bc6:	e00e      	b.n	8000be6 <nRF24_UpdateMode+0x1be>
            if (mode == STANDBYI) {
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d10a      	bne.n	8000be4 <nRF24_UpdateMode+0x1bc>
                nRF24_CE_LOW();
 8000bce:	2200      	movs	r2, #0
 8000bd0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bd4:	4809      	ldr	r0, [pc, #36]	; (8000bfc <nRF24_UpdateMode+0x1d4>)
 8000bd6:	f001 f915 	bl	8001e04 <HAL_GPIO_WritePin>
            break;
 8000bda:	e003      	b.n	8000be4 <nRF24_UpdateMode+0x1bc>
            break;
 8000bdc:	bf00      	nop
 8000bde:	e002      	b.n	8000be6 <nRF24_UpdateMode+0x1be>
            break;
 8000be0:	bf00      	nop
 8000be2:	e000      	b.n	8000be6 <nRF24_UpdateMode+0x1be>
            break;
 8000be4:	bf00      	nop
    }

    operationCurrentMode = mode;
 8000be6:	4a04      	ldr	r2, [pc, #16]	; (8000bf8 <nRF24_UpdateMode+0x1d0>)
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	7013      	strb	r3, [r2, #0]

    return NRF24_OK;
 8000bec:	2300      	movs	r3, #0
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3710      	adds	r7, #16
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	20000098 	.word	0x20000098
 8000bfc:	40020000 	.word	0x40020000

08000c00 <nRF24_SendCmd>:

static nRF24_Status_t nRF24_SendCmd(uint8_t cmd, uint8_t * value, const uint8_t length)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af02      	add	r7, sp, #8
 8000c06:	4603      	mov	r3, r0
 8000c08:	6039      	str	r1, [r7, #0]
 8000c0a:	71fb      	strb	r3, [r7, #7]
 8000c0c:	4613      	mov	r3, r2
 8000c0e:	71bb      	strb	r3, [r7, #6]
    /* Start SPI communication */
    SPIx_CS_LOW();
 8000c10:	2200      	movs	r2, #0
 8000c12:	2110      	movs	r1, #16
 8000c14:	482e      	ldr	r0, [pc, #184]	; (8000cd0 <nRF24_SendCmd+0xd0>)
 8000c16:	f001 f8f5 	bl	8001e04 <HAL_GPIO_WritePin>

    //HAL_Delay(1);

    /* Send command */
    CHECK_SPI(HAL_SPI_TransmitReceive(&hspi1, &cmd, &(hnrf24->StatusRegister), 1, SPIx_TIMEOUT_MAX));
 8000c1a:	4b2e      	ldr	r3, [pc, #184]	; (8000cd4 <nRF24_SendCmd+0xd4>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f103 020d 	add.w	r2, r3, #13
 8000c22:	1df9      	adds	r1, r7, #7
 8000c24:	f242 7310 	movw	r3, #10000	; 0x2710
 8000c28:	9300      	str	r3, [sp, #0]
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	482a      	ldr	r0, [pc, #168]	; (8000cd8 <nRF24_SendCmd+0xd8>)
 8000c2e:	f002 f855 	bl	8002cdc <HAL_SPI_TransmitReceive>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <nRF24_SendCmd+0x3c>
 8000c38:	2303      	movs	r3, #3
 8000c3a:	e044      	b.n	8000cc6 <nRF24_SendCmd+0xc6>

    if (cmd == FLUSH_TX || cmd == FLUSH_RX || cmd == REUSE_TX_PL || cmd == NOP) {
 8000c3c:	79fb      	ldrb	r3, [r7, #7]
 8000c3e:	2be1      	cmp	r3, #225	; 0xe1
 8000c40:	d03b      	beq.n	8000cba <nRF24_SendCmd+0xba>
 8000c42:	79fb      	ldrb	r3, [r7, #7]
 8000c44:	2be2      	cmp	r3, #226	; 0xe2
 8000c46:	d038      	beq.n	8000cba <nRF24_SendCmd+0xba>
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	2be3      	cmp	r3, #227	; 0xe3
 8000c4c:	d035      	beq.n	8000cba <nRF24_SendCmd+0xba>
 8000c4e:	79fb      	ldrb	r3, [r7, #7]
 8000c50:	2bff      	cmp	r3, #255	; 0xff
 8000c52:	d032      	beq.n	8000cba <nRF24_SendCmd+0xba>
    } else if (((cmd & W_REGISTER_MASK) == W_REGISTER) || cmd == W_TX_PAYLOAD || cmd == W_TX_PAYLOAD_NOACK || cmd == W_ACK_PAYLOAD) {
 8000c54:	79fb      	ldrb	r3, [r7, #7]
 8000c56:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8000c5a:	2b20      	cmp	r3, #32
 8000c5c:	d008      	beq.n	8000c70 <nRF24_SendCmd+0x70>
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	2ba0      	cmp	r3, #160	; 0xa0
 8000c62:	d005      	beq.n	8000c70 <nRF24_SendCmd+0x70>
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	2bb0      	cmp	r3, #176	; 0xb0
 8000c68:	d002      	beq.n	8000c70 <nRF24_SendCmd+0x70>
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	2ba8      	cmp	r3, #168	; 0xa8
 8000c6e:	d10c      	bne.n	8000c8a <nRF24_SendCmd+0x8a>
        CHECK_SPI(HAL_SPI_Transmit(&hspi1, value, length, SPIx_TIMEOUT_MAX));
 8000c70:	79bb      	ldrb	r3, [r7, #6]
 8000c72:	b29a      	uxth	r2, r3
 8000c74:	f242 7310 	movw	r3, #10000	; 0x2710
 8000c78:	6839      	ldr	r1, [r7, #0]
 8000c7a:	4817      	ldr	r0, [pc, #92]	; (8000cd8 <nRF24_SendCmd+0xd8>)
 8000c7c:	f001 fde1 	bl	8002842 <HAL_SPI_Transmit>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d019      	beq.n	8000cba <nRF24_SendCmd+0xba>
 8000c86:	2303      	movs	r3, #3
 8000c88:	e01d      	b.n	8000cc6 <nRF24_SendCmd+0xc6>
    } else if (((cmd & R_REGISTER_MASK) == R_REGISTER) || cmd == R_RX_PAYLOAD || cmd == R_RX_PL_WID) {
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d005      	beq.n	8000ca0 <nRF24_SendCmd+0xa0>
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	2b61      	cmp	r3, #97	; 0x61
 8000c98:	d002      	beq.n	8000ca0 <nRF24_SendCmd+0xa0>
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	2b60      	cmp	r3, #96	; 0x60
 8000c9e:	d10c      	bne.n	8000cba <nRF24_SendCmd+0xba>
        CHECK_SPI(HAL_SPI_Receive(&hspi1, value, length, SPIx_TIMEOUT_MAX));
 8000ca0:	79bb      	ldrb	r3, [r7, #6]
 8000ca2:	b29a      	uxth	r2, r3
 8000ca4:	f242 7310 	movw	r3, #10000	; 0x2710
 8000ca8:	6839      	ldr	r1, [r7, #0]
 8000caa:	480b      	ldr	r0, [pc, #44]	; (8000cd8 <nRF24_SendCmd+0xd8>)
 8000cac:	f001 ff05 	bl	8002aba <HAL_SPI_Receive>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <nRF24_SendCmd+0xba>
 8000cb6:	2303      	movs	r3, #3
 8000cb8:	e005      	b.n	8000cc6 <nRF24_SendCmd+0xc6>
    }

    //HAL_Delay(1);

    /* Stop SPI communication */
    SPIx_CS_HIGH();
 8000cba:	2201      	movs	r2, #1
 8000cbc:	2110      	movs	r1, #16
 8000cbe:	4804      	ldr	r0, [pc, #16]	; (8000cd0 <nRF24_SendCmd+0xd0>)
 8000cc0:	f001 f8a0 	bl	8001e04 <HAL_GPIO_WritePin>

    //HAL_Delay(1);

    return NRF24_OK;
 8000cc4:	2300      	movs	r3, #0
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40020000 	.word	0x40020000
 8000cd4:	200000f4 	.word	0x200000f4
 8000cd8:	2000009c 	.word	0x2000009c

08000cdc <nRF24_SetRegister>:

static nRF24_Status_t nRF24_SetRegister(const uint8_t registerName, const uint8_t bit)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	460a      	mov	r2, r1
 8000ce6:	71fb      	strb	r3, [r7, #7]
 8000ce8:	4613      	mov	r3, r2
 8000cea:	71bb      	strb	r3, [r7, #6]
    uint8_t registerValue = 0;
 8000cec:	2300      	movs	r3, #0
 8000cee:	73fb      	strb	r3, [r7, #15]

    CHECK_INTERNAL(nRF24_SendReadCmd(R_REGISTER | registerName, &registerValue));
 8000cf0:	f107 010f 	add.w	r1, r7, #15
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff ff81 	bl	8000c00 <nRF24_SendCmd>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d008      	beq.n	8000d16 <nRF24_SetRegister+0x3a>
 8000d04:	f107 010f 	add.w	r1, r7, #15
 8000d08:	79fb      	ldrb	r3, [r7, #7]
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff ff77 	bl	8000c00 <nRF24_SendCmd>
 8000d12:	4603      	mov	r3, r0
 8000d14:	e01e      	b.n	8000d54 <nRF24_SetRegister+0x78>
    registerValue |= bit;
 8000d16:	7bfa      	ldrb	r2, [r7, #15]
 8000d18:	79bb      	ldrb	r3, [r7, #6]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	73fb      	strb	r3, [r7, #15]
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | registerName, &(registerValue)));
 8000d20:	79fb      	ldrb	r3, [r7, #7]
 8000d22:	f043 0320 	orr.w	r3, r3, #32
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	f107 010f 	add.w	r1, r7, #15
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f7ff ff66 	bl	8000c00 <nRF24_SendCmd>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d00b      	beq.n	8000d52 <nRF24_SetRegister+0x76>
 8000d3a:	79fb      	ldrb	r3, [r7, #7]
 8000d3c:	f043 0320 	orr.w	r3, r3, #32
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	f107 010f 	add.w	r1, r7, #15
 8000d46:	2201      	movs	r2, #1
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff ff59 	bl	8000c00 <nRF24_SendCmd>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	e000      	b.n	8000d54 <nRF24_SetRegister+0x78>

    return NRF24_OK;
 8000d52:	2300      	movs	r3, #0
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3710      	adds	r7, #16
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <nRF24_ResetRegister>:

static nRF24_Status_t nRF24_ResetRegister(const uint8_t registerName, const uint8_t bit)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	4603      	mov	r3, r0
 8000d64:	460a      	mov	r2, r1
 8000d66:	71fb      	strb	r3, [r7, #7]
 8000d68:	4613      	mov	r3, r2
 8000d6a:	71bb      	strb	r3, [r7, #6]
    uint8_t registerValue = 0;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	73fb      	strb	r3, [r7, #15]

    CHECK_INTERNAL(nRF24_SendReadCmd(R_REGISTER | registerName, &registerValue));
 8000d70:	f107 010f 	add.w	r1, r7, #15
 8000d74:	79fb      	ldrb	r3, [r7, #7]
 8000d76:	2201      	movs	r2, #1
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f7ff ff41 	bl	8000c00 <nRF24_SendCmd>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d008      	beq.n	8000d96 <nRF24_ResetRegister+0x3a>
 8000d84:	f107 010f 	add.w	r1, r7, #15
 8000d88:	79fb      	ldrb	r3, [r7, #7]
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f7ff ff37 	bl	8000c00 <nRF24_SendCmd>
 8000d92:	4603      	mov	r3, r0
 8000d94:	e023      	b.n	8000dde <nRF24_ResetRegister+0x82>
    registerValue &= ~(bit);
 8000d96:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000d9a:	43db      	mvns	r3, r3
 8000d9c:	b25a      	sxtb	r2, r3
 8000d9e:	7bfb      	ldrb	r3, [r7, #15]
 8000da0:	b25b      	sxtb	r3, r3
 8000da2:	4013      	ands	r3, r2
 8000da4:	b25b      	sxtb	r3, r3
 8000da6:	b2db      	uxtb	r3, r3
 8000da8:	73fb      	strb	r3, [r7, #15]
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | registerName, &(registerValue)));
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	f043 0320 	orr.w	r3, r3, #32
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	f107 010f 	add.w	r1, r7, #15
 8000db6:	2201      	movs	r2, #1
 8000db8:	4618      	mov	r0, r3
 8000dba:	f7ff ff21 	bl	8000c00 <nRF24_SendCmd>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d00b      	beq.n	8000ddc <nRF24_ResetRegister+0x80>
 8000dc4:	79fb      	ldrb	r3, [r7, #7]
 8000dc6:	f043 0320 	orr.w	r3, r3, #32
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	f107 010f 	add.w	r1, r7, #15
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f7ff ff14 	bl	8000c00 <nRF24_SendCmd>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	e000      	b.n	8000dde <nRF24_ResetRegister+0x82>

    return NRF24_OK;
 8000ddc:	2300      	movs	r3, #0
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3710      	adds	r7, #16
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
	...

08000de8 <HAL_SPI_MspInit>:

/**
  * @brief  Initializes SPI MSP.
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b08c      	sub	sp, #48	; 0x30
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef  GPIO_InitStruct;

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    SPIx_SCK_GPIO_CLK_ENABLE();
 8000df0:	2300      	movs	r3, #0
 8000df2:	61bb      	str	r3, [r7, #24]
 8000df4:	4b37      	ldr	r3, [pc, #220]	; (8000ed4 <HAL_SPI_MspInit+0xec>)
 8000df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df8:	4a36      	ldr	r2, [pc, #216]	; (8000ed4 <HAL_SPI_MspInit+0xec>)
 8000dfa:	f043 0301 	orr.w	r3, r3, #1
 8000dfe:	6313      	str	r3, [r2, #48]	; 0x30
 8000e00:	4b34      	ldr	r3, [pc, #208]	; (8000ed4 <HAL_SPI_MspInit+0xec>)
 8000e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e04:	f003 0301 	and.w	r3, r3, #1
 8000e08:	61bb      	str	r3, [r7, #24]
 8000e0a:	69bb      	ldr	r3, [r7, #24]
    SPIx_MISO_MOSI_GPIO_CLK_ENABLE();
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]
 8000e10:	4b30      	ldr	r3, [pc, #192]	; (8000ed4 <HAL_SPI_MspInit+0xec>)
 8000e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e14:	4a2f      	ldr	r2, [pc, #188]	; (8000ed4 <HAL_SPI_MspInit+0xec>)
 8000e16:	f043 0301 	orr.w	r3, r3, #1
 8000e1a:	6313      	str	r3, [r2, #48]	; 0x30
 8000e1c:	4b2d      	ldr	r3, [pc, #180]	; (8000ed4 <HAL_SPI_MspInit+0xec>)
 8000e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e20:	f003 0301 	and.w	r3, r3, #1
 8000e24:	617b      	str	r3, [r7, #20]
 8000e26:	697b      	ldr	r3, [r7, #20]
    SPIx_CS_GPIO_CLK_ENABLE();
 8000e28:	2300      	movs	r3, #0
 8000e2a:	613b      	str	r3, [r7, #16]
 8000e2c:	4b29      	ldr	r3, [pc, #164]	; (8000ed4 <HAL_SPI_MspInit+0xec>)
 8000e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e30:	4a28      	ldr	r2, [pc, #160]	; (8000ed4 <HAL_SPI_MspInit+0xec>)
 8000e32:	f043 0301 	orr.w	r3, r3, #1
 8000e36:	6313      	str	r3, [r2, #48]	; 0x30
 8000e38:	4b26      	ldr	r3, [pc, #152]	; (8000ed4 <HAL_SPI_MspInit+0xec>)
 8000e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3c:	f003 0301 	and.w	r3, r3, #1
 8000e40:	613b      	str	r3, [r7, #16]
 8000e42:	693b      	ldr	r3, [r7, #16]

    /* Configure SPI SCK */
    GPIO_InitStruct.Pin = SPIx_SCK_PIN;
 8000e44:	2320      	movs	r3, #32
 8000e46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull  = GPIO_PULLDOWN;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000e50:	2303      	movs	r3, #3
 8000e52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = SPIx_SCK_AF;
 8000e54:	2305      	movs	r3, #5
 8000e56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SPIx_SCK_GPIO_PORT, &GPIO_InitStruct);
 8000e58:	f107 031c 	add.w	r3, r7, #28
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	481e      	ldr	r0, [pc, #120]	; (8000ed8 <HAL_SPI_MspInit+0xf0>)
 8000e60:	f000 fe4c 	bl	8001afc <HAL_GPIO_Init>

    /* Configure SPI MISO and MOSI */
    GPIO_InitStruct.Pin = SPIx_MOSI_PIN;
 8000e64:	2380      	movs	r3, #128	; 0x80
 8000e66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e68:	2302      	movs	r3, #2
 8000e6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000e6c:	2303      	movs	r3, #3
 8000e6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = SPIx_MISO_MOSI_AF;
 8000e70:	2305      	movs	r3, #5
 8000e72:	62fb      	str	r3, [r7, #44]	; 0x2c
    //GPIO_InitStruct.Pull  = GPIO_PULLDOWN;
    HAL_GPIO_Init(SPIx_MISO_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8000e74:	f107 031c 	add.w	r3, r7, #28
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4817      	ldr	r0, [pc, #92]	; (8000ed8 <HAL_SPI_MspInit+0xf0>)
 8000e7c:	f000 fe3e 	bl	8001afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPIx_MISO_PIN;
 8000e80:	2340      	movs	r3, #64	; 0x40
 8000e82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull  = GPIO_PULLDOWN;
 8000e84:	2302      	movs	r3, #2
 8000e86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SPIx_MISO_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8000e88:	f107 031c 	add.w	r3, r7, #28
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4812      	ldr	r0, [pc, #72]	; (8000ed8 <HAL_SPI_MspInit+0xf0>)
 8000e90:	f000 fe34 	bl	8001afc <HAL_GPIO_Init>

    /* Configure SPI CS */
    GPIO_InitStruct.Pin = SPIx_CS_PIN;
 8000e94:	2310      	movs	r3, #16
 8000e96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(SPIx_CS_GPIO_PORT, &GPIO_InitStruct);
 8000ea4:	f107 031c 	add.w	r3, r7, #28
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	480b      	ldr	r0, [pc, #44]	; (8000ed8 <HAL_SPI_MspInit+0xf0>)
 8000eac:	f000 fe26 	bl	8001afc <HAL_GPIO_Init>

    /*** Configure the SPI peripheral ***/
    /* Enable SPI clock */
    SPIx_CLK_ENABLE();
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60fb      	str	r3, [r7, #12]
 8000eb4:	4b07      	ldr	r3, [pc, #28]	; (8000ed4 <HAL_SPI_MspInit+0xec>)
 8000eb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eb8:	4a06      	ldr	r2, [pc, #24]	; (8000ed4 <HAL_SPI_MspInit+0xec>)
 8000eba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ebe:	6453      	str	r3, [r2, #68]	; 0x44
 8000ec0:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <HAL_SPI_MspInit+0xec>)
 8000ec2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ec4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ec8:	60fb      	str	r3, [r7, #12]
 8000eca:	68fb      	ldr	r3, [r7, #12]
}
 8000ecc:	bf00      	nop
 8000ece:	3730      	adds	r7, #48	; 0x30
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	40023800 	.word	0x40023800
 8000ed8:	40020000 	.word	0x40020000

08000edc <mySPIx_Init>:

/**
  * @brief  Initializes SPI.
  */
static void mySPIx_Init()
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
    if(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET) {
 8000ee0:	4818      	ldr	r0, [pc, #96]	; (8000f44 <mySPIx_Init+0x68>)
 8000ee2:	f002 f89d 	bl	8003020 <HAL_SPI_GetState>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d128      	bne.n	8000f3e <mySPIx_Init+0x62>
        /* SPI Config */
        hspi1.Instance = SPIx;
 8000eec:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <mySPIx_Init+0x68>)
 8000eee:	4a16      	ldr	r2, [pc, #88]	; (8000f48 <mySPIx_Init+0x6c>)
 8000ef0:	601a      	str	r2, [r3, #0]
            - SD card SPI interface max baudrate is 25MHz for write/read
        to feat these constraints SPI baudrate is set to:
            - For STM32F412ZG devices: 12,5 MHz maximum (PCLK2/SPI_BAUDRATEPRESCALER_8 = 100 MHz/8 = 12,5 MHz)
            - For STM32F446ZE/STM32F429ZI devices: 11,25 MHz maximum (PCLK2/SPI_BAUDRATEPRESCALER_8 = 90 MHz/8 = 11,25 MHz)
        */
        hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ef2:	4b14      	ldr	r3, [pc, #80]	; (8000f44 <mySPIx_Init+0x68>)
 8000ef4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ef8:	605a      	str	r2, [r3, #4]
        hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000efa:	4b12      	ldr	r3, [pc, #72]	; (8000f44 <mySPIx_Init+0x68>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	609a      	str	r2, [r3, #8]
        hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f00:	4b10      	ldr	r3, [pc, #64]	; (8000f44 <mySPIx_Init+0x68>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	60da      	str	r2, [r3, #12]
        hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f06:	4b0f      	ldr	r3, [pc, #60]	; (8000f44 <mySPIx_Init+0x68>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	611a      	str	r2, [r3, #16]
        hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f0c:	4b0d      	ldr	r3, [pc, #52]	; (8000f44 <mySPIx_Init+0x68>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	615a      	str	r2, [r3, #20]
        hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f12:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <mySPIx_Init+0x68>)
 8000f14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f18:	619a      	str	r2, [r3, #24]
        hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	; (8000f44 <mySPIx_Init+0x68>)
 8000f1c:	2238      	movs	r2, #56	; 0x38
 8000f1e:	61da      	str	r2, [r3, #28]
        hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f20:	4b08      	ldr	r3, [pc, #32]	; (8000f44 <mySPIx_Init+0x68>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	621a      	str	r2, [r3, #32]
        hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f26:	4b07      	ldr	r3, [pc, #28]	; (8000f44 <mySPIx_Init+0x68>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	625a      	str	r2, [r3, #36]	; 0x24
        hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f2c:	4b05      	ldr	r3, [pc, #20]	; (8000f44 <mySPIx_Init+0x68>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	629a      	str	r2, [r3, #40]	; 0x28
        hspi1.Init.CRCPolynomial = 10;
 8000f32:	4b04      	ldr	r3, [pc, #16]	; (8000f44 <mySPIx_Init+0x68>)
 8000f34:	220a      	movs	r2, #10
 8000f36:	62da      	str	r2, [r3, #44]	; 0x2c

        //HAL_SPI_MspInit(&hspi1);
        HAL_SPI_Init(&hspi1);
 8000f38:	4802      	ldr	r0, [pc, #8]	; (8000f44 <mySPIx_Init+0x68>)
 8000f3a:	f001 fbf9 	bl	8002730 <HAL_SPI_Init>
    }
}
 8000f3e:	bf00      	nop
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	2000009c 	.word	0x2000009c
 8000f48:	40013000 	.word	0x40013000

08000f4c <myGPIO_Init>:

static void myGPIO_Init()
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b088      	sub	sp, #32
 8000f50:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef  GPIO_InitStruct;

    /* GPIO Ports Clock Enable */
    nRF24_CE_GPIO_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	60bb      	str	r3, [r7, #8]
 8000f56:	4b24      	ldr	r3, [pc, #144]	; (8000fe8 <myGPIO_Init+0x9c>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5a:	4a23      	ldr	r2, [pc, #140]	; (8000fe8 <myGPIO_Init+0x9c>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	6313      	str	r3, [r2, #48]	; 0x30
 8000f62:	4b21      	ldr	r3, [pc, #132]	; (8000fe8 <myGPIO_Init+0x9c>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68bb      	ldr	r3, [r7, #8]
    nRF24_IRQ_GPIO_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	607b      	str	r3, [r7, #4]
 8000f72:	4b1d      	ldr	r3, [pc, #116]	; (8000fe8 <myGPIO_Init+0x9c>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f76:	4a1c      	ldr	r2, [pc, #112]	; (8000fe8 <myGPIO_Init+0x9c>)
 8000f78:	f043 0301 	orr.w	r3, r3, #1
 8000f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f7e:	4b1a      	ldr	r3, [pc, #104]	; (8000fe8 <myGPIO_Init+0x9c>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f82:	f003 0301 	and.w	r3, r3, #1
 8000f86:	607b      	str	r3, [r7, #4]
 8000f88:	687b      	ldr	r3, [r7, #4]

    HAL_GPIO_WritePin(nRF24_CE_GPIO_PORT, nRF24_CE_PIN, GPIO_PIN_RESET);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f90:	4816      	ldr	r0, [pc, #88]	; (8000fec <myGPIO_Init+0xa0>)
 8000f92:	f000 ff37 	bl	8001e04 <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = nRF24_CE_PIN;
 8000f96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f9a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(nRF24_CE_GPIO_PORT, &GPIO_InitStruct);
 8000fa8:	f107 030c 	add.w	r3, r7, #12
 8000fac:	4619      	mov	r1, r3
 8000fae:	480f      	ldr	r0, [pc, #60]	; (8000fec <myGPIO_Init+0xa0>)
 8000fb0:	f000 fda4 	bl	8001afc <HAL_GPIO_Init>

    /* Configure IRQ GPIO pin */
    GPIO_InitStruct.Pin = nRF24_IRQ_PIN;
 8000fb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fb8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fba:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000fbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(nRF24_IRQ_GPIO_PORT, &GPIO_InitStruct);
 8000fc4:	f107 030c 	add.w	r3, r7, #12
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4808      	ldr	r0, [pc, #32]	; (8000fec <myGPIO_Init+0xa0>)
 8000fcc:	f000 fd96 	bl	8001afc <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    /* PROBABLEMENTE ESTO ESTE MAL */
    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 15, 15);
 8000fd0:	220f      	movs	r2, #15
 8000fd2:	210f      	movs	r1, #15
 8000fd4:	2028      	movs	r0, #40	; 0x28
 8000fd6:	f000 fd5a 	bl	8001a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000fda:	2028      	movs	r0, #40	; 0x28
 8000fdc:	f000 fd73 	bl	8001ac6 <HAL_NVIC_EnableIRQ>
}
 8000fe0:	bf00      	nop
 8000fe2:	3720      	adds	r7, #32
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	40023800 	.word	0x40023800
 8000fec:	40020000 	.word	0x40020000

08000ff0 <nRF24_CheckPacketLostCount>:

static nRF24_Status_t nRF24_CheckPacketLostCount()
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
    uint8_t observe = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	71fb      	strb	r3, [r7, #7]
    uint8_t register_value = 0;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	71bb      	strb	r3, [r7, #6]

    CHECK_INTERNAL(nRF24_SendReadCmd(R_REGISTER | OBSERVE_TX, &observe));
 8000ffe:	1dfb      	adds	r3, r7, #7
 8001000:	2201      	movs	r2, #1
 8001002:	4619      	mov	r1, r3
 8001004:	2008      	movs	r0, #8
 8001006:	f7ff fdfb 	bl	8000c00 <nRF24_SendCmd>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d007      	beq.n	8001020 <nRF24_CheckPacketLostCount+0x30>
 8001010:	1dfb      	adds	r3, r7, #7
 8001012:	2201      	movs	r2, #1
 8001014:	4619      	mov	r1, r3
 8001016:	2008      	movs	r0, #8
 8001018:	f7ff fdf2 	bl	8000c00 <nRF24_SendCmd>
 800101c:	4603      	mov	r3, r0
 800101e:	e037      	b.n	8001090 <nRF24_CheckPacketLostCount+0xa0>

    // PLOS_COUNT has reached its limit (0xF0)
    if ((observe & 0xF0) == 0xF0) {
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001026:	2bf0      	cmp	r3, #240	; 0xf0
 8001028:	d131      	bne.n	800108e <nRF24_CheckPacketLostCount+0x9e>
        // Clear PLOS_CNT starting a transmission session
        CHECK_INTERNAL(nRF24_SendReadCmd(R_REGISTER | RF_CH, &register_value));
 800102a:	1dbb      	adds	r3, r7, #6
 800102c:	2201      	movs	r2, #1
 800102e:	4619      	mov	r1, r3
 8001030:	2005      	movs	r0, #5
 8001032:	f7ff fde5 	bl	8000c00 <nRF24_SendCmd>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d007      	beq.n	800104c <nRF24_CheckPacketLostCount+0x5c>
 800103c:	1dbb      	adds	r3, r7, #6
 800103e:	2201      	movs	r2, #1
 8001040:	4619      	mov	r1, r3
 8001042:	2005      	movs	r0, #5
 8001044:	f7ff fddc 	bl	8000c00 <nRF24_SendCmd>
 8001048:	4603      	mov	r3, r0
 800104a:	e021      	b.n	8001090 <nRF24_CheckPacketLostCount+0xa0>
        hnrf24->Init.RfChannel &= ~(0b10000000);
 800104c:	4b12      	ldr	r3, [pc, #72]	; (8001098 <nRF24_CheckPacketLostCount+0xa8>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	799a      	ldrb	r2, [r3, #6]
 8001052:	4b11      	ldr	r3, [pc, #68]	; (8001098 <nRF24_CheckPacketLostCount+0xa8>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800105a:	b2d2      	uxtb	r2, r2
 800105c:	719a      	strb	r2, [r3, #6]
        register_value |= hnrf24->Init.RfChannel;
 800105e:	4b0e      	ldr	r3, [pc, #56]	; (8001098 <nRF24_CheckPacketLostCount+0xa8>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	799a      	ldrb	r2, [r3, #6]
 8001064:	79bb      	ldrb	r3, [r7, #6]
 8001066:	4313      	orrs	r3, r2
 8001068:	b2db      	uxtb	r3, r3
 800106a:	71bb      	strb	r3, [r7, #6]
        CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RF_CH, &register_value));
 800106c:	1dbb      	adds	r3, r7, #6
 800106e:	2201      	movs	r2, #1
 8001070:	4619      	mov	r1, r3
 8001072:	2025      	movs	r0, #37	; 0x25
 8001074:	f7ff fdc4 	bl	8000c00 <nRF24_SendCmd>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d007      	beq.n	800108e <nRF24_CheckPacketLostCount+0x9e>
 800107e:	1dbb      	adds	r3, r7, #6
 8001080:	2201      	movs	r2, #1
 8001082:	4619      	mov	r1, r3
 8001084:	2025      	movs	r0, #37	; 0x25
 8001086:	f7ff fdbb 	bl	8000c00 <nRF24_SendCmd>
 800108a:	4603      	mov	r3, r0
 800108c:	e000      	b.n	8001090 <nRF24_CheckPacketLostCount+0xa0>
    }

    return NRF24_OK;
 800108e:	2300      	movs	r3, #0
}
 8001090:	4618      	mov	r0, r3
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	200000f4 	.word	0x200000f4

0800109c <nRF24_Init>:

/* Public functions ----------------------------------------------------------*/
nRF24_Status_t nRF24_Init(nRF24_HandleTypeDef * pHnrf24)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
    uint8_t register_value = 0;
 80010a4:	2300      	movs	r3, #0
 80010a6:	73fb      	strb	r3, [r7, #15]

    hnrf24 = pHnrf24;
 80010a8:	4aa8      	ldr	r2, [pc, #672]	; (800134c <nRF24_Init+0x2b0>)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6013      	str	r3, [r2, #0]

    myGPIO_Init();
 80010ae:	f7ff ff4d 	bl	8000f4c <myGPIO_Init>
    mySPIx_Init();
 80010b2:	f7ff ff13 	bl	8000edc <mySPIx_Init>

    HAL_Delay(10);
 80010b6:	200a      	movs	r0, #10
 80010b8:	f000 fbea 	bl	8001890 <HAL_Delay>
    CHECK_INTERNAL(nRF24_Reset());
 80010bc:	f7ff fac6 	bl	800064c <nRF24_Reset>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d003      	beq.n	80010ce <nRF24_Init+0x32>
 80010c6:	f7ff fac1 	bl	800064c <nRF24_Reset>
 80010ca:	4603      	mov	r3, r0
 80010cc:	e1e3      	b.n	8001496 <nRF24_Init+0x3fa>
    HAL_Delay(10);
 80010ce:	200a      	movs	r0, #10
 80010d0:	f000 fbde 	bl	8001890 <HAL_Delay>
    CHECK_INTERNAL(nRF24_UpdateMode(POWER_DOWN));
 80010d4:	2000      	movs	r0, #0
 80010d6:	f7ff fca7 	bl	8000a28 <nRF24_UpdateMode>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d004      	beq.n	80010ea <nRF24_Init+0x4e>
 80010e0:	2000      	movs	r0, #0
 80010e2:	f7ff fca1 	bl	8000a28 <nRF24_UpdateMode>
 80010e6:	4603      	mov	r3, r0
 80010e8:	e1d5      	b.n	8001496 <nRF24_Init+0x3fa>
    HAL_Delay(10);
 80010ea:	200a      	movs	r0, #10
 80010ec:	f000 fbd0 	bl	8001890 <HAL_Delay>
    CHECK_INTERNAL(nRF24_SendReadCmd(R_REGISTER | CONFIG, &register_value));
 80010f0:	f107 030f 	add.w	r3, r7, #15
 80010f4:	2201      	movs	r2, #1
 80010f6:	4619      	mov	r1, r3
 80010f8:	2000      	movs	r0, #0
 80010fa:	f7ff fd81 	bl	8000c00 <nRF24_SendCmd>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d008      	beq.n	8001116 <nRF24_Init+0x7a>
 8001104:	f107 030f 	add.w	r3, r7, #15
 8001108:	2201      	movs	r2, #1
 800110a:	4619      	mov	r1, r3
 800110c:	2000      	movs	r0, #0
 800110e:	f7ff fd77 	bl	8000c00 <nRF24_SendCmd>
 8001112:	4603      	mov	r3, r0
 8001114:	e1bf      	b.n	8001496 <nRF24_Init+0x3fa>
    // Responde 0x08
    //register_value |= hnrf24->Init.CrcEnable ? EN_CRC : 0x00;
    //register_value |= hnrf24->Init.CrcEncodingScheme ? CRCO : 0x00;
    //register_value |= hnrf24->Init.PrimRx ? PRIM_RX : ~PRIM_RX;

    register_value &= ~(EN_CRC | CRCO); // Limpiar los bits EN_CRC y CRCO en register_value
 8001116:	7bfb      	ldrb	r3, [r7, #15]
 8001118:	f023 030c 	bic.w	r3, r3, #12
 800111c:	b2db      	uxtb	r3, r3
 800111e:	73fb      	strb	r3, [r7, #15]
    if (hnrf24->Init.CrcEnable) {
 8001120:	4b8a      	ldr	r3, [pc, #552]	; (800134c <nRF24_Init+0x2b0>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d004      	beq.n	8001134 <nRF24_Init+0x98>
        register_value |= EN_CRC; // Establecer el bit EN_CRC si CrcEnable es verdadero
 800112a:	7bfb      	ldrb	r3, [r7, #15]
 800112c:	f043 0308 	orr.w	r3, r3, #8
 8001130:	b2db      	uxtb	r3, r3
 8001132:	73fb      	strb	r3, [r7, #15]
    }
    if (hnrf24->Init.CrcEncodingScheme == CRC_ENCODING_2_BYTES) {
 8001134:	4b85      	ldr	r3, [pc, #532]	; (800134c <nRF24_Init+0x2b0>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	785b      	ldrb	r3, [r3, #1]
 800113a:	2b01      	cmp	r3, #1
 800113c:	d104      	bne.n	8001148 <nRF24_Init+0xac>
        register_value |= CRCO; // Establecer el bit CRCO si CrcEncodingScheme es CRC_ENCODING_2_BYTES
 800113e:	7bfb      	ldrb	r3, [r7, #15]
 8001140:	f043 0304 	orr.w	r3, r3, #4
 8001144:	b2db      	uxtb	r3, r3
 8001146:	73fb      	strb	r3, [r7, #15]
    }
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | CONFIG, &register_value));
 8001148:	f107 030f 	add.w	r3, r7, #15
 800114c:	2201      	movs	r2, #1
 800114e:	4619      	mov	r1, r3
 8001150:	2020      	movs	r0, #32
 8001152:	f7ff fd55 	bl	8000c00 <nRF24_SendCmd>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d008      	beq.n	800116e <nRF24_Init+0xd2>
 800115c:	f107 030f 	add.w	r3, r7, #15
 8001160:	2201      	movs	r2, #1
 8001162:	4619      	mov	r1, r3
 8001164:	2020      	movs	r0, #32
 8001166:	f7ff fd4b 	bl	8000c00 <nRF24_SendCmd>
 800116a:	4603      	mov	r3, r0
 800116c:	e193      	b.n	8001496 <nRF24_Init+0x3fa>

    nRF24_SetFeature(EN_ACK_PAY, hnrf24->Init.AutoAckEnable);
 800116e:	4b77      	ldr	r3, [pc, #476]	; (800134c <nRF24_Init+0x2b0>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	789b      	ldrb	r3, [r3, #2]
 8001174:	2b00      	cmp	r3, #0
 8001176:	bf14      	ite	ne
 8001178:	2301      	movne	r3, #1
 800117a:	2300      	moveq	r3, #0
 800117c:	b2db      	uxtb	r3, r3
 800117e:	4619      	mov	r1, r3
 8001180:	2002      	movs	r0, #2
 8001182:	f000 f9c3 	bl	800150c <nRF24_SetFeature>
    CHECK_INTERNAL(nRF24_SendReadCmd(R_REGISTER | EN_AA, &register_value));
 8001186:	f107 030f 	add.w	r3, r7, #15
 800118a:	2201      	movs	r2, #1
 800118c:	4619      	mov	r1, r3
 800118e:	2001      	movs	r0, #1
 8001190:	f7ff fd36 	bl	8000c00 <nRF24_SendCmd>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d008      	beq.n	80011ac <nRF24_Init+0x110>
 800119a:	f107 030f 	add.w	r3, r7, #15
 800119e:	2201      	movs	r2, #1
 80011a0:	4619      	mov	r1, r3
 80011a2:	2001      	movs	r0, #1
 80011a4:	f7ff fd2c 	bl	8000c00 <nRF24_SendCmd>
 80011a8:	4603      	mov	r3, r0
 80011aa:	e174      	b.n	8001496 <nRF24_Init+0x3fa>
    // Protection for AutoAckDataPipes
    hnrf24->Init.AutoAckDataPipes &= ~(0b11000000);
 80011ac:	4b67      	ldr	r3, [pc, #412]	; (800134c <nRF24_Init+0x2b0>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	78da      	ldrb	r2, [r3, #3]
 80011b2:	4b66      	ldr	r3, [pc, #408]	; (800134c <nRF24_Init+0x2b0>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80011ba:	b2d2      	uxtb	r2, r2
 80011bc:	70da      	strb	r2, [r3, #3]
    register_value |= hnrf24->Init.AutoAckDataPipes;
 80011be:	4b63      	ldr	r3, [pc, #396]	; (800134c <nRF24_Init+0x2b0>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	78da      	ldrb	r2, [r3, #3]
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	73fb      	strb	r3, [r7, #15]
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | EN_AA, &register_value));
 80011cc:	f107 030f 	add.w	r3, r7, #15
 80011d0:	2201      	movs	r2, #1
 80011d2:	4619      	mov	r1, r3
 80011d4:	2021      	movs	r0, #33	; 0x21
 80011d6:	f7ff fd13 	bl	8000c00 <nRF24_SendCmd>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d008      	beq.n	80011f2 <nRF24_Init+0x156>
 80011e0:	f107 030f 	add.w	r3, r7, #15
 80011e4:	2201      	movs	r2, #1
 80011e6:	4619      	mov	r1, r3
 80011e8:	2021      	movs	r0, #33	; 0x21
 80011ea:	f7ff fd09 	bl	8000c00 <nRF24_SendCmd>
 80011ee:	4603      	mov	r3, r0
 80011f0:	e151      	b.n	8001496 <nRF24_Init+0x3fa>

    CHECK_INTERNAL(nRF24_SendReadCmd(R_REGISTER | EN_RXADDR, &register_value));
 80011f2:	f107 030f 	add.w	r3, r7, #15
 80011f6:	2201      	movs	r2, #1
 80011f8:	4619      	mov	r1, r3
 80011fa:	2002      	movs	r0, #2
 80011fc:	f7ff fd00 	bl	8000c00 <nRF24_SendCmd>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d008      	beq.n	8001218 <nRF24_Init+0x17c>
 8001206:	f107 030f 	add.w	r3, r7, #15
 800120a:	2201      	movs	r2, #1
 800120c:	4619      	mov	r1, r3
 800120e:	2002      	movs	r0, #2
 8001210:	f7ff fcf6 	bl	8000c00 <nRF24_SendCmd>
 8001214:	4603      	mov	r3, r0
 8001216:	e13e      	b.n	8001496 <nRF24_Init+0x3fa>
    // Protection for RxDataPipes
    hnrf24->Init.RxDataPipes &= ~(0b11000000);
 8001218:	4b4c      	ldr	r3, [pc, #304]	; (800134c <nRF24_Init+0x2b0>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	791a      	ldrb	r2, [r3, #4]
 800121e:	4b4b      	ldr	r3, [pc, #300]	; (800134c <nRF24_Init+0x2b0>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001226:	b2d2      	uxtb	r2, r2
 8001228:	711a      	strb	r2, [r3, #4]
    register_value |= hnrf24->Init.RxDataPipes;
 800122a:	4b48      	ldr	r3, [pc, #288]	; (800134c <nRF24_Init+0x2b0>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	791a      	ldrb	r2, [r3, #4]
 8001230:	7bfb      	ldrb	r3, [r7, #15]
 8001232:	4313      	orrs	r3, r2
 8001234:	b2db      	uxtb	r3, r3
 8001236:	73fb      	strb	r3, [r7, #15]
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | EN_RXADDR, &register_value));
 8001238:	f107 030f 	add.w	r3, r7, #15
 800123c:	2201      	movs	r2, #1
 800123e:	4619      	mov	r1, r3
 8001240:	2022      	movs	r0, #34	; 0x22
 8001242:	f7ff fcdd 	bl	8000c00 <nRF24_SendCmd>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d008      	beq.n	800125e <nRF24_Init+0x1c2>
 800124c:	f107 030f 	add.w	r3, r7, #15
 8001250:	2201      	movs	r2, #1
 8001252:	4619      	mov	r1, r3
 8001254:	2022      	movs	r0, #34	; 0x22
 8001256:	f7ff fcd3 	bl	8000c00 <nRF24_SendCmd>
 800125a:	4603      	mov	r3, r0
 800125c:	e11b      	b.n	8001496 <nRF24_Init+0x3fa>

    CHECK_INTERNAL(nRF24_SendReadCmd(R_REGISTER | SETUP_AW, &register_value));
 800125e:	f107 030f 	add.w	r3, r7, #15
 8001262:	2201      	movs	r2, #1
 8001264:	4619      	mov	r1, r3
 8001266:	2003      	movs	r0, #3
 8001268:	f7ff fcca 	bl	8000c00 <nRF24_SendCmd>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d008      	beq.n	8001284 <nRF24_Init+0x1e8>
 8001272:	f107 030f 	add.w	r3, r7, #15
 8001276:	2201      	movs	r2, #1
 8001278:	4619      	mov	r1, r3
 800127a:	2003      	movs	r0, #3
 800127c:	f7ff fcc0 	bl	8000c00 <nRF24_SendCmd>
 8001280:	4603      	mov	r3, r0
 8001282:	e108      	b.n	8001496 <nRF24_Init+0x3fa>
    register_value |= hnrf24->Init.Aw;
 8001284:	4b31      	ldr	r3, [pc, #196]	; (800134c <nRF24_Init+0x2b0>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	795a      	ldrb	r2, [r3, #5]
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	4313      	orrs	r3, r2
 800128e:	b2db      	uxtb	r3, r3
 8001290:	73fb      	strb	r3, [r7, #15]
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | SETUP_AW, &register_value));
 8001292:	f107 030f 	add.w	r3, r7, #15
 8001296:	2201      	movs	r2, #1
 8001298:	4619      	mov	r1, r3
 800129a:	2023      	movs	r0, #35	; 0x23
 800129c:	f7ff fcb0 	bl	8000c00 <nRF24_SendCmd>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d008      	beq.n	80012b8 <nRF24_Init+0x21c>
 80012a6:	f107 030f 	add.w	r3, r7, #15
 80012aa:	2201      	movs	r2, #1
 80012ac:	4619      	mov	r1, r3
 80012ae:	2023      	movs	r0, #35	; 0x23
 80012b0:	f7ff fca6 	bl	8000c00 <nRF24_SendCmd>
 80012b4:	4603      	mov	r3, r0
 80012b6:	e0ee      	b.n	8001496 <nRF24_Init+0x3fa>

    CHECK_INTERNAL(nRF24_SendReadCmd(R_REGISTER | RF_CH, &register_value));
 80012b8:	f107 030f 	add.w	r3, r7, #15
 80012bc:	2201      	movs	r2, #1
 80012be:	4619      	mov	r1, r3
 80012c0:	2005      	movs	r0, #5
 80012c2:	f7ff fc9d 	bl	8000c00 <nRF24_SendCmd>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d008      	beq.n	80012de <nRF24_Init+0x242>
 80012cc:	f107 030f 	add.w	r3, r7, #15
 80012d0:	2201      	movs	r2, #1
 80012d2:	4619      	mov	r1, r3
 80012d4:	2005      	movs	r0, #5
 80012d6:	f7ff fc93 	bl	8000c00 <nRF24_SendCmd>
 80012da:	4603      	mov	r3, r0
 80012dc:	e0db      	b.n	8001496 <nRF24_Init+0x3fa>
    hnrf24->Init.RfChannel &= ~(0b10000000);
 80012de:	4b1b      	ldr	r3, [pc, #108]	; (800134c <nRF24_Init+0x2b0>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	799a      	ldrb	r2, [r3, #6]
 80012e4:	4b19      	ldr	r3, [pc, #100]	; (800134c <nRF24_Init+0x2b0>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80012ec:	b2d2      	uxtb	r2, r2
 80012ee:	719a      	strb	r2, [r3, #6]
    register_value |= hnrf24->Init.RfChannel;
 80012f0:	4b16      	ldr	r3, [pc, #88]	; (800134c <nRF24_Init+0x2b0>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	799a      	ldrb	r2, [r3, #6]
 80012f6:	7bfb      	ldrb	r3, [r7, #15]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	73fb      	strb	r3, [r7, #15]
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RF_CH, &register_value));
 80012fe:	f107 030f 	add.w	r3, r7, #15
 8001302:	2201      	movs	r2, #1
 8001304:	4619      	mov	r1, r3
 8001306:	2025      	movs	r0, #37	; 0x25
 8001308:	f7ff fc7a 	bl	8000c00 <nRF24_SendCmd>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d008      	beq.n	8001324 <nRF24_Init+0x288>
 8001312:	f107 030f 	add.w	r3, r7, #15
 8001316:	2201      	movs	r2, #1
 8001318:	4619      	mov	r1, r3
 800131a:	2025      	movs	r0, #37	; 0x25
 800131c:	f7ff fc70 	bl	8000c00 <nRF24_SendCmd>
 8001320:	4603      	mov	r3, r0
 8001322:	e0b8      	b.n	8001496 <nRF24_Init+0x3fa>

    CHECK_INTERNAL(nRF24_SendReadCmd(R_REGISTER | RF_SETUP, &register_value));
 8001324:	f107 030f 	add.w	r3, r7, #15
 8001328:	2201      	movs	r2, #1
 800132a:	4619      	mov	r1, r3
 800132c:	2006      	movs	r0, #6
 800132e:	f7ff fc67 	bl	8000c00 <nRF24_SendCmd>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d00b      	beq.n	8001350 <nRF24_Init+0x2b4>
 8001338:	f107 030f 	add.w	r3, r7, #15
 800133c:	2201      	movs	r2, #1
 800133e:	4619      	mov	r1, r3
 8001340:	2006      	movs	r0, #6
 8001342:	f7ff fc5d 	bl	8000c00 <nRF24_SendCmd>
 8001346:	4603      	mov	r3, r0
 8001348:	e0a5      	b.n	8001496 <nRF24_Init+0x3fa>
 800134a:	bf00      	nop
 800134c:	200000f4 	.word	0x200000f4
    register_value &= ~(CONT_WAVE); // Limpiar los bits CONT_WAVE en register_value
 8001350:	7bfb      	ldrb	r3, [r7, #15]
 8001352:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001356:	b2db      	uxtb	r3, r3
 8001358:	73fb      	strb	r3, [r7, #15]
    if (hnrf24->Init.ContWave) {
 800135a:	4b51      	ldr	r3, [pc, #324]	; (80014a0 <nRF24_Init+0x404>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	79db      	ldrb	r3, [r3, #7]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d004      	beq.n	800136e <nRF24_Init+0x2d2>
        register_value |= CONT_WAVE; // Establecer el bit CONT_WAVE si ContWave es verdadero
 8001364:	7bfb      	ldrb	r3, [r7, #15]
 8001366:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800136a:	b2db      	uxtb	r3, r3
 800136c:	73fb      	strb	r3, [r7, #15]
    }
    //register_value |= hnrf24->Init.ContWave ? CONT_WAVE : ~CONT_WAVE;
    register_value &= ~(RF_DR_LOW | RF_DR_HIGH);
 800136e:	7bfb      	ldrb	r3, [r7, #15]
 8001370:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8001374:	b2db      	uxtb	r3, r3
 8001376:	73fb      	strb	r3, [r7, #15]
    register_value |= hnrf24->Init.RfDataRate;
 8001378:	4b49      	ldr	r3, [pc, #292]	; (80014a0 <nRF24_Init+0x404>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	7a5a      	ldrb	r2, [r3, #9]
 800137e:	7bfb      	ldrb	r3, [r7, #15]
 8001380:	4313      	orrs	r3, r2
 8001382:	b2db      	uxtb	r3, r3
 8001384:	73fb      	strb	r3, [r7, #15]
    register_value &= ~(RF_PWR_2 | RF_PWR_1);
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	f023 0306 	bic.w	r3, r3, #6
 800138c:	b2db      	uxtb	r3, r3
 800138e:	73fb      	strb	r3, [r7, #15]
    register_value |= hnrf24->Init.RfPower;
 8001390:	4b43      	ldr	r3, [pc, #268]	; (80014a0 <nRF24_Init+0x404>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	7a1a      	ldrb	r2, [r3, #8]
 8001396:	7bfb      	ldrb	r3, [r7, #15]
 8001398:	4313      	orrs	r3, r2
 800139a:	b2db      	uxtb	r3, r3
 800139c:	73fb      	strb	r3, [r7, #15]
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | RF_SETUP, &register_value));
 800139e:	f107 030f 	add.w	r3, r7, #15
 80013a2:	2201      	movs	r2, #1
 80013a4:	4619      	mov	r1, r3
 80013a6:	2026      	movs	r0, #38	; 0x26
 80013a8:	f7ff fc2a 	bl	8000c00 <nRF24_SendCmd>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d008      	beq.n	80013c4 <nRF24_Init+0x328>
 80013b2:	f107 030f 	add.w	r3, r7, #15
 80013b6:	2201      	movs	r2, #1
 80013b8:	4619      	mov	r1, r3
 80013ba:	2026      	movs	r0, #38	; 0x26
 80013bc:	f7ff fc20 	bl	8000c00 <nRF24_SendCmd>
 80013c0:	4603      	mov	r3, r0
 80013c2:	e068      	b.n	8001496 <nRF24_Init+0x3fa>

    nRF24_SetFeature(EN_DPL, hnrf24->Init.DplEnable);
 80013c4:	4b36      	ldr	r3, [pc, #216]	; (80014a0 <nRF24_Init+0x404>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	7a9b      	ldrb	r3, [r3, #10]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	bf14      	ite	ne
 80013ce:	2301      	movne	r3, #1
 80013d0:	2300      	moveq	r3, #0
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	4619      	mov	r1, r3
 80013d6:	2004      	movs	r0, #4
 80013d8:	f000 f898 	bl	800150c <nRF24_SetFeature>
    CHECK_INTERNAL(nRF24_SendReadCmd(R_REGISTER | DYNPD, &register_value));
 80013dc:	f107 030f 	add.w	r3, r7, #15
 80013e0:	2201      	movs	r2, #1
 80013e2:	4619      	mov	r1, r3
 80013e4:	201c      	movs	r0, #28
 80013e6:	f7ff fc0b 	bl	8000c00 <nRF24_SendCmd>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d008      	beq.n	8001402 <nRF24_Init+0x366>
 80013f0:	f107 030f 	add.w	r3, r7, #15
 80013f4:	2201      	movs	r2, #1
 80013f6:	4619      	mov	r1, r3
 80013f8:	201c      	movs	r0, #28
 80013fa:	f7ff fc01 	bl	8000c00 <nRF24_SendCmd>
 80013fe:	4603      	mov	r3, r0
 8001400:	e049      	b.n	8001496 <nRF24_Init+0x3fa>
    //Protection for DplEnableDataPipes
    hnrf24->Init.DplEnableDataPipes &= ~(0b11000000);
 8001402:	4b27      	ldr	r3, [pc, #156]	; (80014a0 <nRF24_Init+0x404>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	7ada      	ldrb	r2, [r3, #11]
 8001408:	4b25      	ldr	r3, [pc, #148]	; (80014a0 <nRF24_Init+0x404>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001410:	b2d2      	uxtb	r2, r2
 8001412:	72da      	strb	r2, [r3, #11]
    register_value |= hnrf24->Init.DplEnableDataPipes;
 8001414:	4b22      	ldr	r3, [pc, #136]	; (80014a0 <nRF24_Init+0x404>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	7ada      	ldrb	r2, [r3, #11]
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	4313      	orrs	r3, r2
 800141e:	b2db      	uxtb	r3, r3
 8001420:	73fb      	strb	r3, [r7, #15]
    CHECK_INTERNAL(nRF24_SendWriteCmd(W_REGISTER | DYNPD, &register_value));
 8001422:	f107 030f 	add.w	r3, r7, #15
 8001426:	2201      	movs	r2, #1
 8001428:	4619      	mov	r1, r3
 800142a:	203c      	movs	r0, #60	; 0x3c
 800142c:	f7ff fbe8 	bl	8000c00 <nRF24_SendCmd>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d008      	beq.n	8001448 <nRF24_Init+0x3ac>
 8001436:	f107 030f 	add.w	r3, r7, #15
 800143a:	2201      	movs	r2, #1
 800143c:	4619      	mov	r1, r3
 800143e:	203c      	movs	r0, #60	; 0x3c
 8001440:	f7ff fbde 	bl	8000c00 <nRF24_SendCmd>
 8001444:	4603      	mov	r3, r0
 8001446:	e026      	b.n	8001496 <nRF24_Init+0x3fa>

    nRF24_SetFeature(EN_DYN_ACK, hnrf24->Init.DynAckEnable);
 8001448:	4b15      	ldr	r3, [pc, #84]	; (80014a0 <nRF24_Init+0x404>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	7b1b      	ldrb	r3, [r3, #12]
 800144e:	2b00      	cmp	r3, #0
 8001450:	bf14      	ite	ne
 8001452:	2301      	movne	r3, #1
 8001454:	2300      	moveq	r3, #0
 8001456:	b2db      	uxtb	r3, r3
 8001458:	4619      	mov	r1, r3
 800145a:	2001      	movs	r0, #1
 800145c:	f000 f856 	bl	800150c <nRF24_SetFeature>
    HAL_Delay(10);
 8001460:	200a      	movs	r0, #10
 8001462:	f000 fa15 	bl	8001890 <HAL_Delay>
    nRF24_UpdateMode(STANDBYI);
 8001466:	2001      	movs	r0, #1
 8001468:	f7ff fade 	bl	8000a28 <nRF24_UpdateMode>
    HAL_Delay(10);
 800146c:	200a      	movs	r0, #10
 800146e:	f000 fa0f 	bl	8001890 <HAL_Delay>
    if (hnrf24->DeviceMode == TRANSMITTER_MODE) {
 8001472:	4b0b      	ldr	r3, [pc, #44]	; (80014a0 <nRF24_Init+0x404>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	7b9b      	ldrb	r3, [r3, #14]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d103      	bne.n	8001484 <nRF24_Init+0x3e8>
        nRF24_UpdateMode(PTX);
 800147c:	2004      	movs	r0, #4
 800147e:	f7ff fad3 	bl	8000a28 <nRF24_UpdateMode>
 8001482:	e007      	b.n	8001494 <nRF24_Init+0x3f8>
    } else if (hnrf24->DeviceMode == RECEIVER_MODE) {
 8001484:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <nRF24_Init+0x404>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	7b9b      	ldrb	r3, [r3, #14]
 800148a:	2b02      	cmp	r3, #2
 800148c:	d102      	bne.n	8001494 <nRF24_Init+0x3f8>
        nRF24_UpdateMode(PRX);
 800148e:	2003      	movs	r0, #3
 8001490:	f7ff faca 	bl	8000a28 <nRF24_UpdateMode>
    }

    return NRF24_OK;
 8001494:	2300      	movs	r3, #0
}
 8001496:	4618      	mov	r0, r3
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200000f4 	.word	0x200000f4

080014a4 <nRF24_Transmit>:

nRF24_Status_t nRF24_Transmit(uint8_t * pTxBuffer, uint8_t length)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	460b      	mov	r3, r1
 80014ae:	70fb      	strb	r3, [r7, #3]
    CHECK_NULL(pTxBuffer);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d101      	bne.n	80014ba <nRF24_Transmit+0x16>
 80014b6:	2301      	movs	r3, #1
 80014b8:	e021      	b.n	80014fe <nRF24_Transmit+0x5a>

    // TODO: Agregar chequeo del largo
    // Maximo aceptable
    // Que no sea mas grande que el buffer

    if (operationCurrentMode != PTX) {
 80014ba:	4b13      	ldr	r3, [pc, #76]	; (8001508 <nRF24_Transmit+0x64>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b04      	cmp	r3, #4
 80014c0:	d001      	beq.n	80014c6 <nRF24_Transmit+0x22>
        return ERROR_INVALID_MODE;
 80014c2:	2305      	movs	r3, #5
 80014c4:	e01b      	b.n	80014fe <nRF24_Transmit+0x5a>
    }

    if (nRF24_IsTxFull()) {
 80014c6:	f000 f84f 	bl	8001568 <nRF24_IsTxFull>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d004      	beq.n	80014da <nRF24_Transmit+0x36>
        nRF24_SendFlushTx();
 80014d0:	2201      	movs	r2, #1
 80014d2:	2100      	movs	r1, #0
 80014d4:	20e1      	movs	r0, #225	; 0xe1
 80014d6:	f7ff fb93 	bl	8000c00 <nRF24_SendCmd>
    }

    // TODO: Puedo transmitir con ACK y sin ACK
    // W_TX_PAYLOAD o W_TX_PAYLOAD_NOACK
    CHECK_INTERNAL(nRF24_SendWriteTxPlCmd(pTxBuffer, length));
 80014da:	78fb      	ldrb	r3, [r7, #3]
 80014dc:	461a      	mov	r2, r3
 80014de:	6879      	ldr	r1, [r7, #4]
 80014e0:	20a0      	movs	r0, #160	; 0xa0
 80014e2:	f7ff fb8d 	bl	8000c00 <nRF24_SendCmd>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d007      	beq.n	80014fc <nRF24_Transmit+0x58>
 80014ec:	78fb      	ldrb	r3, [r7, #3]
 80014ee:	461a      	mov	r2, r3
 80014f0:	6879      	ldr	r1, [r7, #4]
 80014f2:	20a0      	movs	r0, #160	; 0xa0
 80014f4:	f7ff fb84 	bl	8000c00 <nRF24_SendCmd>
 80014f8:	4603      	mov	r3, r0
 80014fa:	e000      	b.n	80014fe <nRF24_Transmit+0x5a>

    return NRF24_OK;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000098 	.word	0x20000098

0800150c <nRF24_SetFeature>:

    return NRF24_OK;
}

nRF24_Status_t nRF24_SetFeature(const uint8_t bit, const bool_t enable)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	460a      	mov	r2, r1
 8001516:	71fb      	strb	r3, [r7, #7]
 8001518:	4613      	mov	r3, r2
 800151a:	71bb      	strb	r3, [r7, #6]
    if (enable) {
 800151c:	79bb      	ldrb	r3, [r7, #6]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d00e      	beq.n	8001540 <nRF24_SetFeature+0x34>
        CHECK_INTERNAL(nRF24_SetRegister(FEATURE, bit));
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	4619      	mov	r1, r3
 8001526:	201d      	movs	r0, #29
 8001528:	f7ff fbd8 	bl	8000cdc <nRF24_SetRegister>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d015      	beq.n	800155e <nRF24_SetFeature+0x52>
 8001532:	79fb      	ldrb	r3, [r7, #7]
 8001534:	4619      	mov	r1, r3
 8001536:	201d      	movs	r0, #29
 8001538:	f7ff fbd0 	bl	8000cdc <nRF24_SetRegister>
 800153c:	4603      	mov	r3, r0
 800153e:	e00f      	b.n	8001560 <nRF24_SetFeature+0x54>
    } else {
        CHECK_INTERNAL(nRF24_ResetRegister(FEATURE, bit));
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	4619      	mov	r1, r3
 8001544:	201d      	movs	r0, #29
 8001546:	f7ff fc09 	bl	8000d5c <nRF24_ResetRegister>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d006      	beq.n	800155e <nRF24_SetFeature+0x52>
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	4619      	mov	r1, r3
 8001554:	201d      	movs	r0, #29
 8001556:	f7ff fc01 	bl	8000d5c <nRF24_ResetRegister>
 800155a:	4603      	mov	r3, r0
 800155c:	e000      	b.n	8001560 <nRF24_SetFeature+0x54>
    }

    return NRF24_OK;
 800155e:	2300      	movs	r3, #0
}
 8001560:	4618      	mov	r0, r3
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <nRF24_IsTxFull>:

    return NRF24_OK;
}

bool_t nRF24_IsTxFull()
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
    uint8_t register_fifo_status = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	71fb      	strb	r3, [r7, #7]

    if (nRF24_SendReadCmd(R_REGISTER | FIFO_STATUS, &register_fifo_status) != NRF24_OK) {
 8001572:	1dfb      	adds	r3, r7, #7
 8001574:	2201      	movs	r2, #1
 8001576:	4619      	mov	r1, r3
 8001578:	2017      	movs	r0, #23
 800157a:	f7ff fb41 	bl	8000c00 <nRF24_SendCmd>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <nRF24_IsTxFull+0x20>
        return false;
 8001584:	2300      	movs	r3, #0
 8001586:	e007      	b.n	8001598 <nRF24_IsTxFull+0x30>
    }

    if (register_fifo_status & TX_FULL) {
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	f003 0320 	and.w	r3, r3, #32
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <nRF24_IsTxFull+0x2e>
        return true;
 8001592:	2301      	movs	r3, #1
 8001594:	e000      	b.n	8001598 <nRF24_IsTxFull+0x30>
    }

    return false;
 8001596:	2300      	movs	r3, #0
}
 8001598:	4618      	mov	r0, r3
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <nRF24_IsRxFull>:

    return false;
}

bool_t nRF24_IsRxFull()
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
    uint8_t register_fifo_status = 0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	71fb      	strb	r3, [r7, #7]

    if (nRF24_SendReadCmd(R_REGISTER | FIFO_STATUS, &register_fifo_status) != NRF24_OK) {
 80015aa:	1dfb      	adds	r3, r7, #7
 80015ac:	2201      	movs	r2, #1
 80015ae:	4619      	mov	r1, r3
 80015b0:	2017      	movs	r0, #23
 80015b2:	f7ff fb25 	bl	8000c00 <nRF24_SendCmd>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <nRF24_IsRxFull+0x20>
        return false;
 80015bc:	2300      	movs	r3, #0
 80015be:	e007      	b.n	80015d0 <nRF24_IsRxFull+0x30>
    }

    if (register_fifo_status & RX_FULL) {
 80015c0:	79fb      	ldrb	r3, [r7, #7]
 80015c2:	f003 0302 	and.w	r3, r3, #2
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <nRF24_IsRxFull+0x2e>
        return true;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e000      	b.n	80015d0 <nRF24_IsRxFull+0x30>
    }

    return false;
 80015ce:	2300      	movs	r3, #0
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <nRF24_GetStatus>:

nRF24_Status_t nRF24_GetStatus(uint8_t *status)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
    CHECK_NULL(status);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d101      	bne.n	80015ea <nRF24_GetStatus+0x12>
 80015e6:	2301      	movs	r3, #1
 80015e8:	e00f      	b.n	800160a <nRF24_GetStatus+0x32>

    CHECK_INTERNAL(nRF24_SendReadCmd(R_REGISTER | STATUS, status));
 80015ea:	2201      	movs	r2, #1
 80015ec:	6879      	ldr	r1, [r7, #4]
 80015ee:	2007      	movs	r0, #7
 80015f0:	f7ff fb06 	bl	8000c00 <nRF24_SendCmd>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d006      	beq.n	8001608 <nRF24_GetStatus+0x30>
 80015fa:	2201      	movs	r2, #1
 80015fc:	6879      	ldr	r1, [r7, #4]
 80015fe:	2007      	movs	r0, #7
 8001600:	f7ff fafe 	bl	8000c00 <nRF24_SendCmd>
 8001604:	4603      	mov	r3, r0
 8001606:	e000      	b.n	800160a <nRF24_GetStatus+0x32>
    return NRF24_OK;
 8001608:	2300      	movs	r3, #0
}
 800160a:	4618      	mov	r0, r3
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
	...

08001614 <HAL_GPIO_EXTI_Callback>:
    }
    return NRF24_OK;
}

void HAL_GPIO_EXTI_Callback(uint16_t gpio)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b08c      	sub	sp, #48	; 0x30
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	80fb      	strh	r3, [r7, #6]
    uint8_t status = 0, event_type = 0, width = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8001624:	2300      	movs	r3, #0
 8001626:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800162a:	2300      	movs	r3, #0
 800162c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    uint16_t data_src = 0;
 8001630:	2300      	movs	r3, #0
 8001632:	85bb      	strh	r3, [r7, #44]	; 0x2c
    uint8_t buf[32];

    memset(buf, 0, sizeof(buf));
 8001634:	f107 0308 	add.w	r3, r7, #8
 8001638:	2220      	movs	r2, #32
 800163a:	2100      	movs	r1, #0
 800163c:	4618      	mov	r0, r3
 800163e:	f001 ffaf 	bl	80035a0 <memset>
    if (gpio == nRF24_IRQ_PIN) {
 8001642:	88fb      	ldrh	r3, [r7, #6]
 8001644:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001648:	f040 8084 	bne.w	8001754 <HAL_GPIO_EXTI_Callback+0x140>
        nRF24_GetStatus(&status);
 800164c:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 8001650:	4618      	mov	r0, r3
 8001652:	f7ff ffc1 	bl	80015d8 <nRF24_GetStatus>
        data_src = (status & 0x0E) >> 1;
 8001656:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800165a:	105b      	asrs	r3, r3, #1
 800165c:	b29b      	uxth	r3, r3
 800165e:	f003 0307 	and.w	r3, r3, #7
 8001662:	85bb      	strh	r3, [r7, #44]	; 0x2c
        if ((status & 0x40) >> EVENT_RX_DR) {  // RX_DR
 8001664:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800166c:	2b00      	cmp	r3, #0
 800166e:	d03f      	beq.n	80016f0 <HAL_GPIO_EXTI_Callback+0xdc>
            event_type = EVENT_RX_DR;
 8001670:	2306      	movs	r3, #6
 8001672:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            if (nRF24_SendReadRxPlWidthCmd(&width) == NRF24_OK) {
 8001676:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800167a:	2201      	movs	r2, #1
 800167c:	4619      	mov	r1, r3
 800167e:	2060      	movs	r0, #96	; 0x60
 8001680:	f7ff fabe 	bl	8000c00 <nRF24_SendCmd>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d132      	bne.n	80016f0 <HAL_GPIO_EXTI_Callback+0xdc>
                if (width > 32) {
 800168a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800168e:	2b20      	cmp	r3, #32
 8001690:	d919      	bls.n	80016c6 <HAL_GPIO_EXTI_Callback+0xb2>
                    nRF24_UpdateMode(STANDBYI);
 8001692:	2001      	movs	r0, #1
 8001694:	f7ff f9c8 	bl	8000a28 <nRF24_UpdateMode>
                    nRF24_SendFlushRx();
 8001698:	2201      	movs	r2, #1
 800169a:	2100      	movs	r1, #0
 800169c:	20e2      	movs	r0, #226	; 0xe2
 800169e:	f7ff faaf 	bl	8000c00 <nRF24_SendCmd>
                    if (hnrf24->DeviceMode == TRANSMITTER_MODE) {
 80016a2:	4b34      	ldr	r3, [pc, #208]	; (8001774 <HAL_GPIO_EXTI_Callback+0x160>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	7b9b      	ldrb	r3, [r3, #14]
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d103      	bne.n	80016b4 <HAL_GPIO_EXTI_Callback+0xa0>
                        nRF24_UpdateMode(PTX);
 80016ac:	2004      	movs	r0, #4
 80016ae:	f7ff f9bb 	bl	8000a28 <nRF24_UpdateMode>
 80016b2:	e019      	b.n	80016e8 <HAL_GPIO_EXTI_Callback+0xd4>
                    } else if (hnrf24->DeviceMode == RECEIVER_MODE) {
 80016b4:	4b2f      	ldr	r3, [pc, #188]	; (8001774 <HAL_GPIO_EXTI_Callback+0x160>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	7b9b      	ldrb	r3, [r3, #14]
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d114      	bne.n	80016e8 <HAL_GPIO_EXTI_Callback+0xd4>
                        nRF24_UpdateMode(PRX);
 80016be:	2003      	movs	r0, #3
 80016c0:	f7ff f9b2 	bl	8000a28 <nRF24_UpdateMode>
 80016c4:	e010      	b.n	80016e8 <HAL_GPIO_EXTI_Callback+0xd4>
                    }
                }
                else {
                    nRF24_SendReadRxPlCmd(buf, width);
 80016c6:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 80016ca:	f107 0308 	add.w	r3, r7, #8
 80016ce:	4619      	mov	r1, r3
 80016d0:	2061      	movs	r0, #97	; 0x61
 80016d2:	f7ff fa95 	bl	8000c00 <nRF24_SendCmd>
                    nRF24_IRQ_Callback(event_type, data_src, buf, width);
 80016d6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80016da:	f107 0208 	add.w	r2, r7, #8
 80016de:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 80016e0:	f897 002f 	ldrb.w	r0, [r7, #47]	; 0x2f
 80016e4:	f001 fe02 	bl	80032ec <nRF24_IRQ_Callback>
                }
                nRF24_SetRegister(STATUS, RX_DR);
 80016e8:	2140      	movs	r1, #64	; 0x40
 80016ea:	2007      	movs	r0, #7
 80016ec:	f7ff faf6 	bl	8000cdc <nRF24_SetRegister>
            }
        }

        if ((status & 0x20) >> EVENT_TX_DS) {  // TX_DS
 80016f0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80016f4:	f003 0320 	and.w	r3, r3, #32
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d00e      	beq.n	800171a <HAL_GPIO_EXTI_Callback+0x106>
            event_type = EVENT_TX_DS;
 80016fc:	2305      	movs	r3, #5
 80016fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            nRF24_IRQ_Callback(event_type, data_src, buf, 0);
 8001702:	f107 0208 	add.w	r2, r7, #8
 8001706:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 8001708:	f897 002f 	ldrb.w	r0, [r7, #47]	; 0x2f
 800170c:	2300      	movs	r3, #0
 800170e:	f001 fded 	bl	80032ec <nRF24_IRQ_Callback>
            nRF24_SetRegister(STATUS, TX_DS);
 8001712:	2120      	movs	r1, #32
 8001714:	2007      	movs	r0, #7
 8001716:	f7ff fae1 	bl	8000cdc <nRF24_SetRegister>
        }

        if ((status & 0x10) >> EVENT_MAX_RT) {  // MAX_RT
 800171a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800171e:	f003 0310 	and.w	r3, r3, #16
 8001722:	2b00      	cmp	r3, #0
 8001724:	d022      	beq.n	800176c <HAL_GPIO_EXTI_Callback+0x158>
            event_type = EVENT_MAX_RT;
 8001726:	2304      	movs	r3, #4
 8001728:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            nRF24_IRQ_Callback(event_type, data_src, buf, 0);
 800172c:	f107 0208 	add.w	r2, r7, #8
 8001730:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 8001732:	f897 002f 	ldrb.w	r0, [r7, #47]	; 0x2f
 8001736:	2300      	movs	r3, #0
 8001738:	f001 fdd8 	bl	80032ec <nRF24_IRQ_Callback>
            nRF24_SetRegister(STATUS, MAX_RT);
 800173c:	2110      	movs	r1, #16
 800173e:	2007      	movs	r0, #7
 8001740:	f7ff facc 	bl	8000cdc <nRF24_SetRegister>
            nRF24_SendFlushTx();
 8001744:	2201      	movs	r2, #1
 8001746:	2100      	movs	r1, #0
 8001748:	20e1      	movs	r0, #225	; 0xe1
 800174a:	f7ff fa59 	bl	8000c00 <nRF24_SendCmd>
            nRF24_CheckPacketLostCount();
 800174e:	f7ff fc4f 	bl	8000ff0 <nRF24_CheckPacketLostCount>

    } else {
        event_type = EVENT_GPIO_IRQ;  // STM32 gpio irq except nRF24L01 IRQ
        nRF24_IRQ_Callback(event_type, gpio, buf, width);
    }
}
 8001752:	e00b      	b.n	800176c <HAL_GPIO_EXTI_Callback+0x158>
        event_type = EVENT_GPIO_IRQ;  // STM32 gpio irq except nRF24L01 IRQ
 8001754:	2307      	movs	r3, #7
 8001756:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        nRF24_IRQ_Callback(event_type, gpio, buf, width);
 800175a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800175e:	f107 0208 	add.w	r2, r7, #8
 8001762:	88f9      	ldrh	r1, [r7, #6]
 8001764:	f897 002f 	ldrb.w	r0, [r7, #47]	; 0x2f
 8001768:	f001 fdc0 	bl	80032ec <nRF24_IRQ_Callback>
}
 800176c:	bf00      	nop
 800176e:	3730      	adds	r7, #48	; 0x30
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	200000f4 	.word	0x200000f4

08001778 <EXTI15_10_IRQHandler>:
            break;
    }
}

void EXTI15_10_IRQHandler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(nRF24_IRQ_PIN);
 800177c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001780:	f000 fb5a 	bl	8001e38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001784:	bf00      	nop
 8001786:	bd80      	pop	{r7, pc}

08001788 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800178c:	4b06      	ldr	r3, [pc, #24]	; (80017a8 <SystemInit+0x20>)
 800178e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001792:	4a05      	ldr	r2, [pc, #20]	; (80017a8 <SystemInit+0x20>)
 8001794:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001798:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017b0:	4b0e      	ldr	r3, [pc, #56]	; (80017ec <HAL_Init+0x40>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a0d      	ldr	r2, [pc, #52]	; (80017ec <HAL_Init+0x40>)
 80017b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017bc:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <HAL_Init+0x40>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a0a      	ldr	r2, [pc, #40]	; (80017ec <HAL_Init+0x40>)
 80017c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017c8:	4b08      	ldr	r3, [pc, #32]	; (80017ec <HAL_Init+0x40>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a07      	ldr	r2, [pc, #28]	; (80017ec <HAL_Init+0x40>)
 80017ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017d4:	2003      	movs	r0, #3
 80017d6:	f000 f94f 	bl	8001a78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017da:	2000      	movs	r0, #0
 80017dc:	f000 f808 	bl	80017f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017e0:	f001 fd5c 	bl	800329c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40023c00 	.word	0x40023c00

080017f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017f8:	4b12      	ldr	r3, [pc, #72]	; (8001844 <HAL_InitTick+0x54>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	4b12      	ldr	r3, [pc, #72]	; (8001848 <HAL_InitTick+0x58>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	4619      	mov	r1, r3
 8001802:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001806:	fbb3 f3f1 	udiv	r3, r3, r1
 800180a:	fbb2 f3f3 	udiv	r3, r2, r3
 800180e:	4618      	mov	r0, r3
 8001810:	f000 f967 	bl	8001ae2 <HAL_SYSTICK_Config>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e00e      	b.n	800183c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2b0f      	cmp	r3, #15
 8001822:	d80a      	bhi.n	800183a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001824:	2200      	movs	r2, #0
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800182c:	f000 f92f 	bl	8001a8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001830:	4a06      	ldr	r2, [pc, #24]	; (800184c <HAL_InitTick+0x5c>)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001836:	2300      	movs	r3, #0
 8001838:	e000      	b.n	800183c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
}
 800183c:	4618      	mov	r0, r3
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	2000001c 	.word	0x2000001c
 8001848:	20000024 	.word	0x20000024
 800184c:	20000020 	.word	0x20000020

08001850 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001854:	4b06      	ldr	r3, [pc, #24]	; (8001870 <HAL_IncTick+0x20>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	461a      	mov	r2, r3
 800185a:	4b06      	ldr	r3, [pc, #24]	; (8001874 <HAL_IncTick+0x24>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4413      	add	r3, r2
 8001860:	4a04      	ldr	r2, [pc, #16]	; (8001874 <HAL_IncTick+0x24>)
 8001862:	6013      	str	r3, [r2, #0]
}
 8001864:	bf00      	nop
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	20000024 	.word	0x20000024
 8001874:	20000100 	.word	0x20000100

08001878 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  return uwTick;
 800187c:	4b03      	ldr	r3, [pc, #12]	; (800188c <HAL_GetTick+0x14>)
 800187e:	681b      	ldr	r3, [r3, #0]
}
 8001880:	4618      	mov	r0, r3
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	20000100 	.word	0x20000100

08001890 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001898:	f7ff ffee 	bl	8001878 <HAL_GetTick>
 800189c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018a8:	d005      	beq.n	80018b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018aa:	4b0a      	ldr	r3, [pc, #40]	; (80018d4 <HAL_Delay+0x44>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	461a      	mov	r2, r3
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	4413      	add	r3, r2
 80018b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018b6:	bf00      	nop
 80018b8:	f7ff ffde 	bl	8001878 <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	68fa      	ldr	r2, [r7, #12]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d8f7      	bhi.n	80018b8 <HAL_Delay+0x28>
  {
  }
}
 80018c8:	bf00      	nop
 80018ca:	bf00      	nop
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20000024 	.word	0x20000024

080018d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018e8:	4b0c      	ldr	r3, [pc, #48]	; (800191c <__NVIC_SetPriorityGrouping+0x44>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ee:	68ba      	ldr	r2, [r7, #8]
 80018f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018f4:	4013      	ands	r3, r2
 80018f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001900:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001904:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001908:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800190a:	4a04      	ldr	r2, [pc, #16]	; (800191c <__NVIC_SetPriorityGrouping+0x44>)
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	60d3      	str	r3, [r2, #12]
}
 8001910:	bf00      	nop
 8001912:	3714      	adds	r7, #20
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001924:	4b04      	ldr	r3, [pc, #16]	; (8001938 <__NVIC_GetPriorityGrouping+0x18>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	0a1b      	lsrs	r3, r3, #8
 800192a:	f003 0307 	and.w	r3, r3, #7
}
 800192e:	4618      	mov	r0, r3
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194a:	2b00      	cmp	r3, #0
 800194c:	db0b      	blt.n	8001966 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	f003 021f 	and.w	r2, r3, #31
 8001954:	4907      	ldr	r1, [pc, #28]	; (8001974 <__NVIC_EnableIRQ+0x38>)
 8001956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195a:	095b      	lsrs	r3, r3, #5
 800195c:	2001      	movs	r0, #1
 800195e:	fa00 f202 	lsl.w	r2, r0, r2
 8001962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001966:	bf00      	nop
 8001968:	370c      	adds	r7, #12
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	e000e100 	.word	0xe000e100

08001978 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	6039      	str	r1, [r7, #0]
 8001982:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001988:	2b00      	cmp	r3, #0
 800198a:	db0a      	blt.n	80019a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	b2da      	uxtb	r2, r3
 8001990:	490c      	ldr	r1, [pc, #48]	; (80019c4 <__NVIC_SetPriority+0x4c>)
 8001992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001996:	0112      	lsls	r2, r2, #4
 8001998:	b2d2      	uxtb	r2, r2
 800199a:	440b      	add	r3, r1
 800199c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019a0:	e00a      	b.n	80019b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	b2da      	uxtb	r2, r3
 80019a6:	4908      	ldr	r1, [pc, #32]	; (80019c8 <__NVIC_SetPriority+0x50>)
 80019a8:	79fb      	ldrb	r3, [r7, #7]
 80019aa:	f003 030f 	and.w	r3, r3, #15
 80019ae:	3b04      	subs	r3, #4
 80019b0:	0112      	lsls	r2, r2, #4
 80019b2:	b2d2      	uxtb	r2, r2
 80019b4:	440b      	add	r3, r1
 80019b6:	761a      	strb	r2, [r3, #24]
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr
 80019c4:	e000e100 	.word	0xe000e100
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b089      	sub	sp, #36	; 0x24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	f003 0307 	and.w	r3, r3, #7
 80019de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	f1c3 0307 	rsb	r3, r3, #7
 80019e6:	2b04      	cmp	r3, #4
 80019e8:	bf28      	it	cs
 80019ea:	2304      	movcs	r3, #4
 80019ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	3304      	adds	r3, #4
 80019f2:	2b06      	cmp	r3, #6
 80019f4:	d902      	bls.n	80019fc <NVIC_EncodePriority+0x30>
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	3b03      	subs	r3, #3
 80019fa:	e000      	b.n	80019fe <NVIC_EncodePriority+0x32>
 80019fc:	2300      	movs	r3, #0
 80019fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	43da      	mvns	r2, r3
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	401a      	ands	r2, r3
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a14:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a1e:	43d9      	mvns	r1, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a24:	4313      	orrs	r3, r2
         );
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3724      	adds	r7, #36	; 0x24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
	...

08001a34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a44:	d301      	bcc.n	8001a4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a46:	2301      	movs	r3, #1
 8001a48:	e00f      	b.n	8001a6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a4a:	4a0a      	ldr	r2, [pc, #40]	; (8001a74 <SysTick_Config+0x40>)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a52:	210f      	movs	r1, #15
 8001a54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a58:	f7ff ff8e 	bl	8001978 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a5c:	4b05      	ldr	r3, [pc, #20]	; (8001a74 <SysTick_Config+0x40>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a62:	4b04      	ldr	r3, [pc, #16]	; (8001a74 <SysTick_Config+0x40>)
 8001a64:	2207      	movs	r2, #7
 8001a66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	e000e010 	.word	0xe000e010

08001a78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f7ff ff29 	bl	80018d8 <__NVIC_SetPriorityGrouping>
}
 8001a86:	bf00      	nop
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b086      	sub	sp, #24
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	4603      	mov	r3, r0
 8001a96:	60b9      	str	r1, [r7, #8]
 8001a98:	607a      	str	r2, [r7, #4]
 8001a9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001aa0:	f7ff ff3e 	bl	8001920 <__NVIC_GetPriorityGrouping>
 8001aa4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	68b9      	ldr	r1, [r7, #8]
 8001aaa:	6978      	ldr	r0, [r7, #20]
 8001aac:	f7ff ff8e 	bl	80019cc <NVIC_EncodePriority>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ab6:	4611      	mov	r1, r2
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff ff5d 	bl	8001978 <__NVIC_SetPriority>
}
 8001abe:	bf00      	nop
 8001ac0:	3718      	adds	r7, #24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b082      	sub	sp, #8
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	4603      	mov	r3, r0
 8001ace:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff ff31 	bl	800193c <__NVIC_EnableIRQ>
}
 8001ada:	bf00      	nop
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b082      	sub	sp, #8
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7ff ffa2 	bl	8001a34 <SysTick_Config>
 8001af0:	4603      	mov	r3, r0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
	...

08001afc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b089      	sub	sp, #36	; 0x24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b06:	2300      	movs	r3, #0
 8001b08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b12:	2300      	movs	r3, #0
 8001b14:	61fb      	str	r3, [r7, #28]
 8001b16:	e159      	b.n	8001dcc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b18:	2201      	movs	r2, #1
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	697a      	ldr	r2, [r7, #20]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b2c:	693a      	ldr	r2, [r7, #16]
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	f040 8148 	bne.w	8001dc6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f003 0303 	and.w	r3, r3, #3
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d005      	beq.n	8001b4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d130      	bne.n	8001bb0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	2203      	movs	r2, #3
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	4013      	ands	r3, r2
 8001b64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	68da      	ldr	r2, [r3, #12]
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b84:	2201      	movs	r2, #1
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	43db      	mvns	r3, r3
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	4013      	ands	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	091b      	lsrs	r3, r3, #4
 8001b9a:	f003 0201 	and.w	r2, r3, #1
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f003 0303 	and.w	r3, r3, #3
 8001bb8:	2b03      	cmp	r3, #3
 8001bba:	d017      	beq.n	8001bec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	2203      	movs	r2, #3
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	689a      	ldr	r2, [r3, #8]
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	69ba      	ldr	r2, [r7, #24]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f003 0303 	and.w	r3, r3, #3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d123      	bne.n	8001c40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	08da      	lsrs	r2, r3, #3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	3208      	adds	r2, #8
 8001c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	f003 0307 	and.w	r3, r3, #7
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	220f      	movs	r2, #15
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	43db      	mvns	r3, r3
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	691a      	ldr	r2, [r3, #16]
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	f003 0307 	and.w	r3, r3, #7
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	08da      	lsrs	r2, r3, #3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	3208      	adds	r2, #8
 8001c3a:	69b9      	ldr	r1, [r7, #24]
 8001c3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	2203      	movs	r2, #3
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	43db      	mvns	r3, r3
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	4013      	ands	r3, r2
 8001c56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f003 0203 	and.w	r2, r3, #3
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	f000 80a2 	beq.w	8001dc6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	4b57      	ldr	r3, [pc, #348]	; (8001de4 <HAL_GPIO_Init+0x2e8>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8a:	4a56      	ldr	r2, [pc, #344]	; (8001de4 <HAL_GPIO_Init+0x2e8>)
 8001c8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c90:	6453      	str	r3, [r2, #68]	; 0x44
 8001c92:	4b54      	ldr	r3, [pc, #336]	; (8001de4 <HAL_GPIO_Init+0x2e8>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c9a:	60fb      	str	r3, [r7, #12]
 8001c9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c9e:	4a52      	ldr	r2, [pc, #328]	; (8001de8 <HAL_GPIO_Init+0x2ec>)
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	089b      	lsrs	r3, r3, #2
 8001ca4:	3302      	adds	r3, #2
 8001ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	f003 0303 	and.w	r3, r3, #3
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	220f      	movs	r2, #15
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a49      	ldr	r2, [pc, #292]	; (8001dec <HAL_GPIO_Init+0x2f0>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d019      	beq.n	8001cfe <HAL_GPIO_Init+0x202>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a48      	ldr	r2, [pc, #288]	; (8001df0 <HAL_GPIO_Init+0x2f4>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d013      	beq.n	8001cfa <HAL_GPIO_Init+0x1fe>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a47      	ldr	r2, [pc, #284]	; (8001df4 <HAL_GPIO_Init+0x2f8>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d00d      	beq.n	8001cf6 <HAL_GPIO_Init+0x1fa>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a46      	ldr	r2, [pc, #280]	; (8001df8 <HAL_GPIO_Init+0x2fc>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d007      	beq.n	8001cf2 <HAL_GPIO_Init+0x1f6>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a45      	ldr	r2, [pc, #276]	; (8001dfc <HAL_GPIO_Init+0x300>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d101      	bne.n	8001cee <HAL_GPIO_Init+0x1f2>
 8001cea:	2304      	movs	r3, #4
 8001cec:	e008      	b.n	8001d00 <HAL_GPIO_Init+0x204>
 8001cee:	2307      	movs	r3, #7
 8001cf0:	e006      	b.n	8001d00 <HAL_GPIO_Init+0x204>
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e004      	b.n	8001d00 <HAL_GPIO_Init+0x204>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	e002      	b.n	8001d00 <HAL_GPIO_Init+0x204>
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e000      	b.n	8001d00 <HAL_GPIO_Init+0x204>
 8001cfe:	2300      	movs	r3, #0
 8001d00:	69fa      	ldr	r2, [r7, #28]
 8001d02:	f002 0203 	and.w	r2, r2, #3
 8001d06:	0092      	lsls	r2, r2, #2
 8001d08:	4093      	lsls	r3, r2
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d10:	4935      	ldr	r1, [pc, #212]	; (8001de8 <HAL_GPIO_Init+0x2ec>)
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	089b      	lsrs	r3, r3, #2
 8001d16:	3302      	adds	r3, #2
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d1e:	4b38      	ldr	r3, [pc, #224]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	43db      	mvns	r3, r3
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d003      	beq.n	8001d42 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d42:	4a2f      	ldr	r2, [pc, #188]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d48:	4b2d      	ldr	r3, [pc, #180]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	43db      	mvns	r3, r3
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	4013      	ands	r3, r2
 8001d56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d003      	beq.n	8001d6c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d6c:	4a24      	ldr	r2, [pc, #144]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d72:	4b23      	ldr	r3, [pc, #140]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d003      	beq.n	8001d96 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001d8e:	69ba      	ldr	r2, [r7, #24]
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d96:	4a1a      	ldr	r2, [pc, #104]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d9c:	4b18      	ldr	r3, [pc, #96]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	43db      	mvns	r3, r3
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4013      	ands	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d003      	beq.n	8001dc0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001dc0:	4a0f      	ldr	r2, [pc, #60]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	3301      	adds	r3, #1
 8001dca:	61fb      	str	r3, [r7, #28]
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	2b0f      	cmp	r3, #15
 8001dd0:	f67f aea2 	bls.w	8001b18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001dd4:	bf00      	nop
 8001dd6:	bf00      	nop
 8001dd8:	3724      	adds	r7, #36	; 0x24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	40023800 	.word	0x40023800
 8001de8:	40013800 	.word	0x40013800
 8001dec:	40020000 	.word	0x40020000
 8001df0:	40020400 	.word	0x40020400
 8001df4:	40020800 	.word	0x40020800
 8001df8:	40020c00 	.word	0x40020c00
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	40013c00 	.word	0x40013c00

08001e04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	807b      	strh	r3, [r7, #2]
 8001e10:	4613      	mov	r3, r2
 8001e12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e14:	787b      	ldrb	r3, [r7, #1]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d003      	beq.n	8001e22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e1a:	887a      	ldrh	r2, [r7, #2]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e20:	e003      	b.n	8001e2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e22:	887b      	ldrh	r3, [r7, #2]
 8001e24:	041a      	lsls	r2, r3, #16
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	619a      	str	r2, [r3, #24]
}
 8001e2a:	bf00      	nop
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
	...

08001e38 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	4603      	mov	r3, r0
 8001e40:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001e42:	4b08      	ldr	r3, [pc, #32]	; (8001e64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e44:	695a      	ldr	r2, [r3, #20]
 8001e46:	88fb      	ldrh	r3, [r7, #6]
 8001e48:	4013      	ands	r3, r2
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d006      	beq.n	8001e5c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001e4e:	4a05      	ldr	r2, [pc, #20]	; (8001e64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e50:	88fb      	ldrh	r3, [r7, #6]
 8001e52:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001e54:	88fb      	ldrh	r3, [r7, #6]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7ff fbdc 	bl	8001614 <HAL_GPIO_EXTI_Callback>
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	3708      	adds	r7, #8
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40013c00 	.word	0x40013c00

08001e68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d101      	bne.n	8001e7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e267      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d075      	beq.n	8001f72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001e86:	4b88      	ldr	r3, [pc, #544]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	f003 030c 	and.w	r3, r3, #12
 8001e8e:	2b04      	cmp	r3, #4
 8001e90:	d00c      	beq.n	8001eac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e92:	4b85      	ldr	r3, [pc, #532]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001e9a:	2b08      	cmp	r3, #8
 8001e9c:	d112      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e9e:	4b82      	ldr	r3, [pc, #520]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ea6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001eaa:	d10b      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eac:	4b7e      	ldr	r3, [pc, #504]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d05b      	beq.n	8001f70 <HAL_RCC_OscConfig+0x108>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d157      	bne.n	8001f70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e242      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ecc:	d106      	bne.n	8001edc <HAL_RCC_OscConfig+0x74>
 8001ece:	4b76      	ldr	r3, [pc, #472]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a75      	ldr	r2, [pc, #468]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001ed4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ed8:	6013      	str	r3, [r2, #0]
 8001eda:	e01d      	b.n	8001f18 <HAL_RCC_OscConfig+0xb0>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ee4:	d10c      	bne.n	8001f00 <HAL_RCC_OscConfig+0x98>
 8001ee6:	4b70      	ldr	r3, [pc, #448]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a6f      	ldr	r2, [pc, #444]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001eec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ef0:	6013      	str	r3, [r2, #0]
 8001ef2:	4b6d      	ldr	r3, [pc, #436]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a6c      	ldr	r2, [pc, #432]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001efc:	6013      	str	r3, [r2, #0]
 8001efe:	e00b      	b.n	8001f18 <HAL_RCC_OscConfig+0xb0>
 8001f00:	4b69      	ldr	r3, [pc, #420]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a68      	ldr	r2, [pc, #416]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f0a:	6013      	str	r3, [r2, #0]
 8001f0c:	4b66      	ldr	r3, [pc, #408]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a65      	ldr	r2, [pc, #404]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d013      	beq.n	8001f48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f20:	f7ff fcaa 	bl	8001878 <HAL_GetTick>
 8001f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f28:	f7ff fca6 	bl	8001878 <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b64      	cmp	r3, #100	; 0x64
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e207      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f3a:	4b5b      	ldr	r3, [pc, #364]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d0f0      	beq.n	8001f28 <HAL_RCC_OscConfig+0xc0>
 8001f46:	e014      	b.n	8001f72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f48:	f7ff fc96 	bl	8001878 <HAL_GetTick>
 8001f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f50:	f7ff fc92 	bl	8001878 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b64      	cmp	r3, #100	; 0x64
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e1f3      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f62:	4b51      	ldr	r3, [pc, #324]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1f0      	bne.n	8001f50 <HAL_RCC_OscConfig+0xe8>
 8001f6e:	e000      	b.n	8001f72 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d063      	beq.n	8002046 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001f7e:	4b4a      	ldr	r3, [pc, #296]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	f003 030c 	and.w	r3, r3, #12
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00b      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f8a:	4b47      	ldr	r3, [pc, #284]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001f92:	2b08      	cmp	r3, #8
 8001f94:	d11c      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f96:	4b44      	ldr	r3, [pc, #272]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d116      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fa2:	4b41      	ldr	r3, [pc, #260]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d005      	beq.n	8001fba <HAL_RCC_OscConfig+0x152>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	68db      	ldr	r3, [r3, #12]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d001      	beq.n	8001fba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e1c7      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fba:	4b3b      	ldr	r3, [pc, #236]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	691b      	ldr	r3, [r3, #16]
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	4937      	ldr	r1, [pc, #220]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fce:	e03a      	b.n	8002046 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d020      	beq.n	800201a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fd8:	4b34      	ldr	r3, [pc, #208]	; (80020ac <HAL_RCC_OscConfig+0x244>)
 8001fda:	2201      	movs	r2, #1
 8001fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fde:	f7ff fc4b 	bl	8001878 <HAL_GetTick>
 8001fe2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fe4:	e008      	b.n	8001ff8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fe6:	f7ff fc47 	bl	8001878 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e1a8      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ff8:	4b2b      	ldr	r3, [pc, #172]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0302 	and.w	r3, r3, #2
 8002000:	2b00      	cmp	r3, #0
 8002002:	d0f0      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002004:	4b28      	ldr	r3, [pc, #160]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	691b      	ldr	r3, [r3, #16]
 8002010:	00db      	lsls	r3, r3, #3
 8002012:	4925      	ldr	r1, [pc, #148]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 8002014:	4313      	orrs	r3, r2
 8002016:	600b      	str	r3, [r1, #0]
 8002018:	e015      	b.n	8002046 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800201a:	4b24      	ldr	r3, [pc, #144]	; (80020ac <HAL_RCC_OscConfig+0x244>)
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002020:	f7ff fc2a 	bl	8001878 <HAL_GetTick>
 8002024:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002026:	e008      	b.n	800203a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002028:	f7ff fc26 	bl	8001878 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	2b02      	cmp	r3, #2
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e187      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800203a:	4b1b      	ldr	r3, [pc, #108]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1f0      	bne.n	8002028 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0308 	and.w	r3, r3, #8
 800204e:	2b00      	cmp	r3, #0
 8002050:	d036      	beq.n	80020c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d016      	beq.n	8002088 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800205a:	4b15      	ldr	r3, [pc, #84]	; (80020b0 <HAL_RCC_OscConfig+0x248>)
 800205c:	2201      	movs	r2, #1
 800205e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002060:	f7ff fc0a 	bl	8001878 <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002066:	e008      	b.n	800207a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002068:	f7ff fc06 	bl	8001878 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d901      	bls.n	800207a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e167      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800207a:	4b0b      	ldr	r3, [pc, #44]	; (80020a8 <HAL_RCC_OscConfig+0x240>)
 800207c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d0f0      	beq.n	8002068 <HAL_RCC_OscConfig+0x200>
 8002086:	e01b      	b.n	80020c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002088:	4b09      	ldr	r3, [pc, #36]	; (80020b0 <HAL_RCC_OscConfig+0x248>)
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800208e:	f7ff fbf3 	bl	8001878 <HAL_GetTick>
 8002092:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002094:	e00e      	b.n	80020b4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002096:	f7ff fbef 	bl	8001878 <HAL_GetTick>
 800209a:	4602      	mov	r2, r0
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d907      	bls.n	80020b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e150      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
 80020a8:	40023800 	.word	0x40023800
 80020ac:	42470000 	.word	0x42470000
 80020b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020b4:	4b88      	ldr	r3, [pc, #544]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80020b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020b8:	f003 0302 	and.w	r3, r3, #2
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1ea      	bne.n	8002096 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0304 	and.w	r3, r3, #4
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	f000 8097 	beq.w	80021fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ce:	2300      	movs	r3, #0
 80020d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020d2:	4b81      	ldr	r3, [pc, #516]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80020d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d10f      	bne.n	80020fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	60bb      	str	r3, [r7, #8]
 80020e2:	4b7d      	ldr	r3, [pc, #500]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80020e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e6:	4a7c      	ldr	r2, [pc, #496]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80020e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020ec:	6413      	str	r3, [r2, #64]	; 0x40
 80020ee:	4b7a      	ldr	r3, [pc, #488]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f6:	60bb      	str	r3, [r7, #8]
 80020f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020fa:	2301      	movs	r3, #1
 80020fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020fe:	4b77      	ldr	r3, [pc, #476]	; (80022dc <HAL_RCC_OscConfig+0x474>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002106:	2b00      	cmp	r3, #0
 8002108:	d118      	bne.n	800213c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800210a:	4b74      	ldr	r3, [pc, #464]	; (80022dc <HAL_RCC_OscConfig+0x474>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a73      	ldr	r2, [pc, #460]	; (80022dc <HAL_RCC_OscConfig+0x474>)
 8002110:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002114:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002116:	f7ff fbaf 	bl	8001878 <HAL_GetTick>
 800211a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800211c:	e008      	b.n	8002130 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800211e:	f7ff fbab 	bl	8001878 <HAL_GetTick>
 8002122:	4602      	mov	r2, r0
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	2b02      	cmp	r3, #2
 800212a:	d901      	bls.n	8002130 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e10c      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002130:	4b6a      	ldr	r3, [pc, #424]	; (80022dc <HAL_RCC_OscConfig+0x474>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002138:	2b00      	cmp	r3, #0
 800213a:	d0f0      	beq.n	800211e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d106      	bne.n	8002152 <HAL_RCC_OscConfig+0x2ea>
 8002144:	4b64      	ldr	r3, [pc, #400]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002148:	4a63      	ldr	r2, [pc, #396]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 800214a:	f043 0301 	orr.w	r3, r3, #1
 800214e:	6713      	str	r3, [r2, #112]	; 0x70
 8002150:	e01c      	b.n	800218c <HAL_RCC_OscConfig+0x324>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	2b05      	cmp	r3, #5
 8002158:	d10c      	bne.n	8002174 <HAL_RCC_OscConfig+0x30c>
 800215a:	4b5f      	ldr	r3, [pc, #380]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 800215c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800215e:	4a5e      	ldr	r2, [pc, #376]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002160:	f043 0304 	orr.w	r3, r3, #4
 8002164:	6713      	str	r3, [r2, #112]	; 0x70
 8002166:	4b5c      	ldr	r3, [pc, #368]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800216a:	4a5b      	ldr	r2, [pc, #364]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	6713      	str	r3, [r2, #112]	; 0x70
 8002172:	e00b      	b.n	800218c <HAL_RCC_OscConfig+0x324>
 8002174:	4b58      	ldr	r3, [pc, #352]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002176:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002178:	4a57      	ldr	r2, [pc, #348]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 800217a:	f023 0301 	bic.w	r3, r3, #1
 800217e:	6713      	str	r3, [r2, #112]	; 0x70
 8002180:	4b55      	ldr	r3, [pc, #340]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002184:	4a54      	ldr	r2, [pc, #336]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002186:	f023 0304 	bic.w	r3, r3, #4
 800218a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d015      	beq.n	80021c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002194:	f7ff fb70 	bl	8001878 <HAL_GetTick>
 8002198:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800219a:	e00a      	b.n	80021b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800219c:	f7ff fb6c 	bl	8001878 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d901      	bls.n	80021b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e0cb      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021b2:	4b49      	ldr	r3, [pc, #292]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80021b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021b6:	f003 0302 	and.w	r3, r3, #2
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d0ee      	beq.n	800219c <HAL_RCC_OscConfig+0x334>
 80021be:	e014      	b.n	80021ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021c0:	f7ff fb5a 	bl	8001878 <HAL_GetTick>
 80021c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021c6:	e00a      	b.n	80021de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021c8:	f7ff fb56 	bl	8001878 <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e0b5      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021de:	4b3e      	ldr	r3, [pc, #248]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80021e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d1ee      	bne.n	80021c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80021ea:	7dfb      	ldrb	r3, [r7, #23]
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d105      	bne.n	80021fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021f0:	4b39      	ldr	r3, [pc, #228]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80021f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f4:	4a38      	ldr	r2, [pc, #224]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80021f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	2b00      	cmp	r3, #0
 8002202:	f000 80a1 	beq.w	8002348 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002206:	4b34      	ldr	r3, [pc, #208]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f003 030c 	and.w	r3, r3, #12
 800220e:	2b08      	cmp	r3, #8
 8002210:	d05c      	beq.n	80022cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	2b02      	cmp	r3, #2
 8002218:	d141      	bne.n	800229e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800221a:	4b31      	ldr	r3, [pc, #196]	; (80022e0 <HAL_RCC_OscConfig+0x478>)
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002220:	f7ff fb2a 	bl	8001878 <HAL_GetTick>
 8002224:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002226:	e008      	b.n	800223a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002228:	f7ff fb26 	bl	8001878 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b02      	cmp	r3, #2
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e087      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800223a:	4b27      	ldr	r3, [pc, #156]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d1f0      	bne.n	8002228 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	69da      	ldr	r2, [r3, #28]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	431a      	orrs	r2, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002254:	019b      	lsls	r3, r3, #6
 8002256:	431a      	orrs	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225c:	085b      	lsrs	r3, r3, #1
 800225e:	3b01      	subs	r3, #1
 8002260:	041b      	lsls	r3, r3, #16
 8002262:	431a      	orrs	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002268:	061b      	lsls	r3, r3, #24
 800226a:	491b      	ldr	r1, [pc, #108]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 800226c:	4313      	orrs	r3, r2
 800226e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002270:	4b1b      	ldr	r3, [pc, #108]	; (80022e0 <HAL_RCC_OscConfig+0x478>)
 8002272:	2201      	movs	r2, #1
 8002274:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002276:	f7ff faff 	bl	8001878 <HAL_GetTick>
 800227a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800227c:	e008      	b.n	8002290 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800227e:	f7ff fafb 	bl	8001878 <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d901      	bls.n	8002290 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e05c      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002290:	4b11      	ldr	r3, [pc, #68]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002298:	2b00      	cmp	r3, #0
 800229a:	d0f0      	beq.n	800227e <HAL_RCC_OscConfig+0x416>
 800229c:	e054      	b.n	8002348 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800229e:	4b10      	ldr	r3, [pc, #64]	; (80022e0 <HAL_RCC_OscConfig+0x478>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a4:	f7ff fae8 	bl	8001878 <HAL_GetTick>
 80022a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022aa:	e008      	b.n	80022be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022ac:	f7ff fae4 	bl	8001878 <HAL_GetTick>
 80022b0:	4602      	mov	r2, r0
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d901      	bls.n	80022be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e045      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022be:	4b06      	ldr	r3, [pc, #24]	; (80022d8 <HAL_RCC_OscConfig+0x470>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d1f0      	bne.n	80022ac <HAL_RCC_OscConfig+0x444>
 80022ca:	e03d      	b.n	8002348 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d107      	bne.n	80022e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e038      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
 80022d8:	40023800 	.word	0x40023800
 80022dc:	40007000 	.word	0x40007000
 80022e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80022e4:	4b1b      	ldr	r3, [pc, #108]	; (8002354 <HAL_RCC_OscConfig+0x4ec>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d028      	beq.n	8002344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d121      	bne.n	8002344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800230a:	429a      	cmp	r2, r3
 800230c:	d11a      	bne.n	8002344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800230e:	68fa      	ldr	r2, [r7, #12]
 8002310:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002314:	4013      	ands	r3, r2
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800231a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800231c:	4293      	cmp	r3, r2
 800231e:	d111      	bne.n	8002344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800232a:	085b      	lsrs	r3, r3, #1
 800232c:	3b01      	subs	r3, #1
 800232e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002330:	429a      	cmp	r2, r3
 8002332:	d107      	bne.n	8002344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800233e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002340:	429a      	cmp	r2, r3
 8002342:	d001      	beq.n	8002348 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e000      	b.n	800234a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3718      	adds	r7, #24
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40023800 	.word	0x40023800

08002358 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d101      	bne.n	800236c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e0cc      	b.n	8002506 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800236c:	4b68      	ldr	r3, [pc, #416]	; (8002510 <HAL_RCC_ClockConfig+0x1b8>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0307 	and.w	r3, r3, #7
 8002374:	683a      	ldr	r2, [r7, #0]
 8002376:	429a      	cmp	r2, r3
 8002378:	d90c      	bls.n	8002394 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800237a:	4b65      	ldr	r3, [pc, #404]	; (8002510 <HAL_RCC_ClockConfig+0x1b8>)
 800237c:	683a      	ldr	r2, [r7, #0]
 800237e:	b2d2      	uxtb	r2, r2
 8002380:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002382:	4b63      	ldr	r3, [pc, #396]	; (8002510 <HAL_RCC_ClockConfig+0x1b8>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0307 	and.w	r3, r3, #7
 800238a:	683a      	ldr	r2, [r7, #0]
 800238c:	429a      	cmp	r2, r3
 800238e:	d001      	beq.n	8002394 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e0b8      	b.n	8002506 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0302 	and.w	r3, r3, #2
 800239c:	2b00      	cmp	r3, #0
 800239e:	d020      	beq.n	80023e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0304 	and.w	r3, r3, #4
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d005      	beq.n	80023b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023ac:	4b59      	ldr	r3, [pc, #356]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	4a58      	ldr	r2, [pc, #352]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80023b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80023b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0308 	and.w	r3, r3, #8
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d005      	beq.n	80023d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023c4:	4b53      	ldr	r3, [pc, #332]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	4a52      	ldr	r2, [pc, #328]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80023ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80023ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023d0:	4b50      	ldr	r3, [pc, #320]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	494d      	ldr	r1, [pc, #308]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80023de:	4313      	orrs	r3, r2
 80023e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d044      	beq.n	8002478 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d107      	bne.n	8002406 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023f6:	4b47      	ldr	r3, [pc, #284]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d119      	bne.n	8002436 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e07f      	b.n	8002506 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	2b02      	cmp	r3, #2
 800240c:	d003      	beq.n	8002416 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002412:	2b03      	cmp	r3, #3
 8002414:	d107      	bne.n	8002426 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002416:	4b3f      	ldr	r3, [pc, #252]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d109      	bne.n	8002436 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e06f      	b.n	8002506 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002426:	4b3b      	ldr	r3, [pc, #236]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	2b00      	cmp	r3, #0
 8002430:	d101      	bne.n	8002436 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e067      	b.n	8002506 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002436:	4b37      	ldr	r3, [pc, #220]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	f023 0203 	bic.w	r2, r3, #3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	4934      	ldr	r1, [pc, #208]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 8002444:	4313      	orrs	r3, r2
 8002446:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002448:	f7ff fa16 	bl	8001878 <HAL_GetTick>
 800244c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800244e:	e00a      	b.n	8002466 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002450:	f7ff fa12 	bl	8001878 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	f241 3288 	movw	r2, #5000	; 0x1388
 800245e:	4293      	cmp	r3, r2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e04f      	b.n	8002506 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002466:	4b2b      	ldr	r3, [pc, #172]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f003 020c 	and.w	r2, r3, #12
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	429a      	cmp	r2, r3
 8002476:	d1eb      	bne.n	8002450 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002478:	4b25      	ldr	r3, [pc, #148]	; (8002510 <HAL_RCC_ClockConfig+0x1b8>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0307 	and.w	r3, r3, #7
 8002480:	683a      	ldr	r2, [r7, #0]
 8002482:	429a      	cmp	r2, r3
 8002484:	d20c      	bcs.n	80024a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002486:	4b22      	ldr	r3, [pc, #136]	; (8002510 <HAL_RCC_ClockConfig+0x1b8>)
 8002488:	683a      	ldr	r2, [r7, #0]
 800248a:	b2d2      	uxtb	r2, r2
 800248c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800248e:	4b20      	ldr	r3, [pc, #128]	; (8002510 <HAL_RCC_ClockConfig+0x1b8>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0307 	and.w	r3, r3, #7
 8002496:	683a      	ldr	r2, [r7, #0]
 8002498:	429a      	cmp	r2, r3
 800249a:	d001      	beq.n	80024a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	e032      	b.n	8002506 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0304 	and.w	r3, r3, #4
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d008      	beq.n	80024be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024ac:	4b19      	ldr	r3, [pc, #100]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	4916      	ldr	r1, [pc, #88]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0308 	and.w	r3, r3, #8
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d009      	beq.n	80024de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024ca:	4b12      	ldr	r3, [pc, #72]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	691b      	ldr	r3, [r3, #16]
 80024d6:	00db      	lsls	r3, r3, #3
 80024d8:	490e      	ldr	r1, [pc, #56]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80024da:	4313      	orrs	r3, r2
 80024dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80024de:	f000 f821 	bl	8002524 <HAL_RCC_GetSysClockFreq>
 80024e2:	4602      	mov	r2, r0
 80024e4:	4b0b      	ldr	r3, [pc, #44]	; (8002514 <HAL_RCC_ClockConfig+0x1bc>)
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	091b      	lsrs	r3, r3, #4
 80024ea:	f003 030f 	and.w	r3, r3, #15
 80024ee:	490a      	ldr	r1, [pc, #40]	; (8002518 <HAL_RCC_ClockConfig+0x1c0>)
 80024f0:	5ccb      	ldrb	r3, [r1, r3]
 80024f2:	fa22 f303 	lsr.w	r3, r2, r3
 80024f6:	4a09      	ldr	r2, [pc, #36]	; (800251c <HAL_RCC_ClockConfig+0x1c4>)
 80024f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80024fa:	4b09      	ldr	r3, [pc, #36]	; (8002520 <HAL_RCC_ClockConfig+0x1c8>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4618      	mov	r0, r3
 8002500:	f7ff f976 	bl	80017f0 <HAL_InitTick>

  return HAL_OK;
 8002504:	2300      	movs	r3, #0
}
 8002506:	4618      	mov	r0, r3
 8002508:	3710      	adds	r7, #16
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	40023c00 	.word	0x40023c00
 8002514:	40023800 	.word	0x40023800
 8002518:	08003ed0 	.word	0x08003ed0
 800251c:	2000001c 	.word	0x2000001c
 8002520:	20000020 	.word	0x20000020

08002524 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002524:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002528:	b094      	sub	sp, #80	; 0x50
 800252a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800252c:	2300      	movs	r3, #0
 800252e:	647b      	str	r3, [r7, #68]	; 0x44
 8002530:	2300      	movs	r3, #0
 8002532:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002534:	2300      	movs	r3, #0
 8002536:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002538:	2300      	movs	r3, #0
 800253a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800253c:	4b79      	ldr	r3, [pc, #484]	; (8002724 <HAL_RCC_GetSysClockFreq+0x200>)
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f003 030c 	and.w	r3, r3, #12
 8002544:	2b08      	cmp	r3, #8
 8002546:	d00d      	beq.n	8002564 <HAL_RCC_GetSysClockFreq+0x40>
 8002548:	2b08      	cmp	r3, #8
 800254a:	f200 80e1 	bhi.w	8002710 <HAL_RCC_GetSysClockFreq+0x1ec>
 800254e:	2b00      	cmp	r3, #0
 8002550:	d002      	beq.n	8002558 <HAL_RCC_GetSysClockFreq+0x34>
 8002552:	2b04      	cmp	r3, #4
 8002554:	d003      	beq.n	800255e <HAL_RCC_GetSysClockFreq+0x3a>
 8002556:	e0db      	b.n	8002710 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002558:	4b73      	ldr	r3, [pc, #460]	; (8002728 <HAL_RCC_GetSysClockFreq+0x204>)
 800255a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800255c:	e0db      	b.n	8002716 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800255e:	4b73      	ldr	r3, [pc, #460]	; (800272c <HAL_RCC_GetSysClockFreq+0x208>)
 8002560:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002562:	e0d8      	b.n	8002716 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002564:	4b6f      	ldr	r3, [pc, #444]	; (8002724 <HAL_RCC_GetSysClockFreq+0x200>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800256c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800256e:	4b6d      	ldr	r3, [pc, #436]	; (8002724 <HAL_RCC_GetSysClockFreq+0x200>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d063      	beq.n	8002642 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800257a:	4b6a      	ldr	r3, [pc, #424]	; (8002724 <HAL_RCC_GetSysClockFreq+0x200>)
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	099b      	lsrs	r3, r3, #6
 8002580:	2200      	movs	r2, #0
 8002582:	63bb      	str	r3, [r7, #56]	; 0x38
 8002584:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002588:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800258c:	633b      	str	r3, [r7, #48]	; 0x30
 800258e:	2300      	movs	r3, #0
 8002590:	637b      	str	r3, [r7, #52]	; 0x34
 8002592:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002596:	4622      	mov	r2, r4
 8002598:	462b      	mov	r3, r5
 800259a:	f04f 0000 	mov.w	r0, #0
 800259e:	f04f 0100 	mov.w	r1, #0
 80025a2:	0159      	lsls	r1, r3, #5
 80025a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025a8:	0150      	lsls	r0, r2, #5
 80025aa:	4602      	mov	r2, r0
 80025ac:	460b      	mov	r3, r1
 80025ae:	4621      	mov	r1, r4
 80025b0:	1a51      	subs	r1, r2, r1
 80025b2:	6139      	str	r1, [r7, #16]
 80025b4:	4629      	mov	r1, r5
 80025b6:	eb63 0301 	sbc.w	r3, r3, r1
 80025ba:	617b      	str	r3, [r7, #20]
 80025bc:	f04f 0200 	mov.w	r2, #0
 80025c0:	f04f 0300 	mov.w	r3, #0
 80025c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80025c8:	4659      	mov	r1, fp
 80025ca:	018b      	lsls	r3, r1, #6
 80025cc:	4651      	mov	r1, sl
 80025ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80025d2:	4651      	mov	r1, sl
 80025d4:	018a      	lsls	r2, r1, #6
 80025d6:	4651      	mov	r1, sl
 80025d8:	ebb2 0801 	subs.w	r8, r2, r1
 80025dc:	4659      	mov	r1, fp
 80025de:	eb63 0901 	sbc.w	r9, r3, r1
 80025e2:	f04f 0200 	mov.w	r2, #0
 80025e6:	f04f 0300 	mov.w	r3, #0
 80025ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025f6:	4690      	mov	r8, r2
 80025f8:	4699      	mov	r9, r3
 80025fa:	4623      	mov	r3, r4
 80025fc:	eb18 0303 	adds.w	r3, r8, r3
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	462b      	mov	r3, r5
 8002604:	eb49 0303 	adc.w	r3, r9, r3
 8002608:	60fb      	str	r3, [r7, #12]
 800260a:	f04f 0200 	mov.w	r2, #0
 800260e:	f04f 0300 	mov.w	r3, #0
 8002612:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002616:	4629      	mov	r1, r5
 8002618:	024b      	lsls	r3, r1, #9
 800261a:	4621      	mov	r1, r4
 800261c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002620:	4621      	mov	r1, r4
 8002622:	024a      	lsls	r2, r1, #9
 8002624:	4610      	mov	r0, r2
 8002626:	4619      	mov	r1, r3
 8002628:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800262a:	2200      	movs	r2, #0
 800262c:	62bb      	str	r3, [r7, #40]	; 0x28
 800262e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002630:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002634:	f7fd fe2c 	bl	8000290 <__aeabi_uldivmod>
 8002638:	4602      	mov	r2, r0
 800263a:	460b      	mov	r3, r1
 800263c:	4613      	mov	r3, r2
 800263e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002640:	e058      	b.n	80026f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002642:	4b38      	ldr	r3, [pc, #224]	; (8002724 <HAL_RCC_GetSysClockFreq+0x200>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	099b      	lsrs	r3, r3, #6
 8002648:	2200      	movs	r2, #0
 800264a:	4618      	mov	r0, r3
 800264c:	4611      	mov	r1, r2
 800264e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002652:	623b      	str	r3, [r7, #32]
 8002654:	2300      	movs	r3, #0
 8002656:	627b      	str	r3, [r7, #36]	; 0x24
 8002658:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800265c:	4642      	mov	r2, r8
 800265e:	464b      	mov	r3, r9
 8002660:	f04f 0000 	mov.w	r0, #0
 8002664:	f04f 0100 	mov.w	r1, #0
 8002668:	0159      	lsls	r1, r3, #5
 800266a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800266e:	0150      	lsls	r0, r2, #5
 8002670:	4602      	mov	r2, r0
 8002672:	460b      	mov	r3, r1
 8002674:	4641      	mov	r1, r8
 8002676:	ebb2 0a01 	subs.w	sl, r2, r1
 800267a:	4649      	mov	r1, r9
 800267c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002680:	f04f 0200 	mov.w	r2, #0
 8002684:	f04f 0300 	mov.w	r3, #0
 8002688:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800268c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002690:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002694:	ebb2 040a 	subs.w	r4, r2, sl
 8002698:	eb63 050b 	sbc.w	r5, r3, fp
 800269c:	f04f 0200 	mov.w	r2, #0
 80026a0:	f04f 0300 	mov.w	r3, #0
 80026a4:	00eb      	lsls	r3, r5, #3
 80026a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026aa:	00e2      	lsls	r2, r4, #3
 80026ac:	4614      	mov	r4, r2
 80026ae:	461d      	mov	r5, r3
 80026b0:	4643      	mov	r3, r8
 80026b2:	18e3      	adds	r3, r4, r3
 80026b4:	603b      	str	r3, [r7, #0]
 80026b6:	464b      	mov	r3, r9
 80026b8:	eb45 0303 	adc.w	r3, r5, r3
 80026bc:	607b      	str	r3, [r7, #4]
 80026be:	f04f 0200 	mov.w	r2, #0
 80026c2:	f04f 0300 	mov.w	r3, #0
 80026c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80026ca:	4629      	mov	r1, r5
 80026cc:	028b      	lsls	r3, r1, #10
 80026ce:	4621      	mov	r1, r4
 80026d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80026d4:	4621      	mov	r1, r4
 80026d6:	028a      	lsls	r2, r1, #10
 80026d8:	4610      	mov	r0, r2
 80026da:	4619      	mov	r1, r3
 80026dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026de:	2200      	movs	r2, #0
 80026e0:	61bb      	str	r3, [r7, #24]
 80026e2:	61fa      	str	r2, [r7, #28]
 80026e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026e8:	f7fd fdd2 	bl	8000290 <__aeabi_uldivmod>
 80026ec:	4602      	mov	r2, r0
 80026ee:	460b      	mov	r3, r1
 80026f0:	4613      	mov	r3, r2
 80026f2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80026f4:	4b0b      	ldr	r3, [pc, #44]	; (8002724 <HAL_RCC_GetSysClockFreq+0x200>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	0c1b      	lsrs	r3, r3, #16
 80026fa:	f003 0303 	and.w	r3, r3, #3
 80026fe:	3301      	adds	r3, #1
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002704:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002706:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002708:	fbb2 f3f3 	udiv	r3, r2, r3
 800270c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800270e:	e002      	b.n	8002716 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002710:	4b05      	ldr	r3, [pc, #20]	; (8002728 <HAL_RCC_GetSysClockFreq+0x204>)
 8002712:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002714:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002716:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002718:	4618      	mov	r0, r3
 800271a:	3750      	adds	r7, #80	; 0x50
 800271c:	46bd      	mov	sp, r7
 800271e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002722:	bf00      	nop
 8002724:	40023800 	.word	0x40023800
 8002728:	00f42400 	.word	0x00f42400
 800272c:	007a1200 	.word	0x007a1200

08002730 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e07b      	b.n	800283a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002746:	2b00      	cmp	r3, #0
 8002748:	d108      	bne.n	800275c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002752:	d009      	beq.n	8002768 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2200      	movs	r2, #0
 8002758:	61da      	str	r2, [r3, #28]
 800275a:	e005      	b.n	8002768 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d106      	bne.n	8002788 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f7fe fb30 	bl	8000de8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2202      	movs	r2, #2
 800278c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800279e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80027b0:	431a      	orrs	r2, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027ba:	431a      	orrs	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	691b      	ldr	r3, [r3, #16]
 80027c0:	f003 0302 	and.w	r3, r3, #2
 80027c4:	431a      	orrs	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	695b      	ldr	r3, [r3, #20]
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	431a      	orrs	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027d8:	431a      	orrs	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	69db      	ldr	r3, [r3, #28]
 80027de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80027e2:	431a      	orrs	r2, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027ec:	ea42 0103 	orr.w	r1, r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	430a      	orrs	r2, r1
 80027fe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	699b      	ldr	r3, [r3, #24]
 8002804:	0c1b      	lsrs	r3, r3, #16
 8002806:	f003 0104 	and.w	r1, r3, #4
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800280e:	f003 0210 	and.w	r2, r3, #16
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	430a      	orrs	r2, r1
 8002818:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	69da      	ldr	r2, [r3, #28]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002828:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002842:	b580      	push	{r7, lr}
 8002844:	b088      	sub	sp, #32
 8002846:	af00      	add	r7, sp, #0
 8002848:	60f8      	str	r0, [r7, #12]
 800284a:	60b9      	str	r1, [r7, #8]
 800284c:	603b      	str	r3, [r7, #0]
 800284e:	4613      	mov	r3, r2
 8002850:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002852:	2300      	movs	r3, #0
 8002854:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800285c:	2b01      	cmp	r3, #1
 800285e:	d101      	bne.n	8002864 <HAL_SPI_Transmit+0x22>
 8002860:	2302      	movs	r3, #2
 8002862:	e126      	b.n	8002ab2 <HAL_SPI_Transmit+0x270>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800286c:	f7ff f804 	bl	8001878 <HAL_GetTick>
 8002870:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002872:	88fb      	ldrh	r3, [r7, #6]
 8002874:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800287c:	b2db      	uxtb	r3, r3
 800287e:	2b01      	cmp	r3, #1
 8002880:	d002      	beq.n	8002888 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002882:	2302      	movs	r3, #2
 8002884:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002886:	e10b      	b.n	8002aa0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d002      	beq.n	8002894 <HAL_SPI_Transmit+0x52>
 800288e:	88fb      	ldrh	r3, [r7, #6]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d102      	bne.n	800289a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002898:	e102      	b.n	8002aa0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2203      	movs	r2, #3
 800289e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2200      	movs	r2, #0
 80028a6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	68ba      	ldr	r2, [r7, #8]
 80028ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	88fa      	ldrh	r2, [r7, #6]
 80028b2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	88fa      	ldrh	r2, [r7, #6]
 80028b8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2200      	movs	r2, #0
 80028be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2200      	movs	r2, #0
 80028c4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2200      	movs	r2, #0
 80028d0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80028e0:	d10f      	bne.n	8002902 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002900:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800290c:	2b40      	cmp	r3, #64	; 0x40
 800290e:	d007      	beq.n	8002920 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800291e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002928:	d14b      	bne.n	80029c2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d002      	beq.n	8002938 <HAL_SPI_Transmit+0xf6>
 8002932:	8afb      	ldrh	r3, [r7, #22]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d13e      	bne.n	80029b6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293c:	881a      	ldrh	r2, [r3, #0]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002948:	1c9a      	adds	r2, r3, #2
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002952:	b29b      	uxth	r3, r3
 8002954:	3b01      	subs	r3, #1
 8002956:	b29a      	uxth	r2, r3
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800295c:	e02b      	b.n	80029b6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f003 0302 	and.w	r3, r3, #2
 8002968:	2b02      	cmp	r3, #2
 800296a:	d112      	bne.n	8002992 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002970:	881a      	ldrh	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297c:	1c9a      	adds	r2, r3, #2
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002986:	b29b      	uxth	r3, r3
 8002988:	3b01      	subs	r3, #1
 800298a:	b29a      	uxth	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	86da      	strh	r2, [r3, #54]	; 0x36
 8002990:	e011      	b.n	80029b6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002992:	f7fe ff71 	bl	8001878 <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	683a      	ldr	r2, [r7, #0]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d803      	bhi.n	80029aa <HAL_SPI_Transmit+0x168>
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029a8:	d102      	bne.n	80029b0 <HAL_SPI_Transmit+0x16e>
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d102      	bne.n	80029b6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80029b0:	2303      	movs	r3, #3
 80029b2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80029b4:	e074      	b.n	8002aa0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d1ce      	bne.n	800295e <HAL_SPI_Transmit+0x11c>
 80029c0:	e04c      	b.n	8002a5c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d002      	beq.n	80029d0 <HAL_SPI_Transmit+0x18e>
 80029ca:	8afb      	ldrh	r3, [r7, #22]
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d140      	bne.n	8002a52 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	330c      	adds	r3, #12
 80029da:	7812      	ldrb	r2, [r2, #0]
 80029dc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e2:	1c5a      	adds	r2, r3, #1
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	3b01      	subs	r3, #1
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80029f6:	e02c      	b.n	8002a52 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f003 0302 	and.w	r3, r3, #2
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d113      	bne.n	8002a2e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	330c      	adds	r3, #12
 8002a10:	7812      	ldrb	r2, [r2, #0]
 8002a12:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a18:	1c5a      	adds	r2, r3, #1
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	3b01      	subs	r3, #1
 8002a26:	b29a      	uxth	r2, r3
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	86da      	strh	r2, [r3, #54]	; 0x36
 8002a2c:	e011      	b.n	8002a52 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a2e:	f7fe ff23 	bl	8001878 <HAL_GetTick>
 8002a32:	4602      	mov	r2, r0
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	683a      	ldr	r2, [r7, #0]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d803      	bhi.n	8002a46 <HAL_SPI_Transmit+0x204>
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a44:	d102      	bne.n	8002a4c <HAL_SPI_Transmit+0x20a>
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d102      	bne.n	8002a52 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002a50:	e026      	b.n	8002aa0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1cd      	bne.n	80029f8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	6839      	ldr	r1, [r7, #0]
 8002a60:	68f8      	ldr	r0, [r7, #12]
 8002a62:	f000 fbd9 	bl	8003218 <SPI_EndRxTxTransaction>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d002      	beq.n	8002a72 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2220      	movs	r2, #32
 8002a70:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d10a      	bne.n	8002a90 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	613b      	str	r3, [r7, #16]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	613b      	str	r3, [r7, #16]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	613b      	str	r3, [r7, #16]
 8002a8e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d002      	beq.n	8002a9e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	77fb      	strb	r3, [r7, #31]
 8002a9c:	e000      	b.n	8002aa0 <HAL_SPI_Transmit+0x25e>
  }

error:
 8002a9e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002ab0:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3720      	adds	r7, #32
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b088      	sub	sp, #32
 8002abe:	af02      	add	r7, sp, #8
 8002ac0:	60f8      	str	r0, [r7, #12]
 8002ac2:	60b9      	str	r1, [r7, #8]
 8002ac4:	603b      	str	r3, [r7, #0]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002aca:	2300      	movs	r3, #0
 8002acc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ad6:	d112      	bne.n	8002afe <HAL_SPI_Receive+0x44>
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d10e      	bne.n	8002afe <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2204      	movs	r2, #4
 8002ae4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002ae8:	88fa      	ldrh	r2, [r7, #6]
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	9300      	str	r3, [sp, #0]
 8002aee:	4613      	mov	r3, r2
 8002af0:	68ba      	ldr	r2, [r7, #8]
 8002af2:	68b9      	ldr	r1, [r7, #8]
 8002af4:	68f8      	ldr	r0, [r7, #12]
 8002af6:	f000 f8f1 	bl	8002cdc <HAL_SPI_TransmitReceive>
 8002afa:	4603      	mov	r3, r0
 8002afc:	e0ea      	b.n	8002cd4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d101      	bne.n	8002b0c <HAL_SPI_Receive+0x52>
 8002b08:	2302      	movs	r3, #2
 8002b0a:	e0e3      	b.n	8002cd4 <HAL_SPI_Receive+0x21a>
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b14:	f7fe feb0 	bl	8001878 <HAL_GetTick>
 8002b18:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d002      	beq.n	8002b2c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002b26:	2302      	movs	r3, #2
 8002b28:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002b2a:	e0ca      	b.n	8002cc2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d002      	beq.n	8002b38 <HAL_SPI_Receive+0x7e>
 8002b32:	88fb      	ldrh	r3, [r7, #6]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d102      	bne.n	8002b3e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002b3c:	e0c1      	b.n	8002cc2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2204      	movs	r2, #4
 8002b42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	68ba      	ldr	r2, [r7, #8]
 8002b50:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	88fa      	ldrh	r2, [r7, #6]
 8002b56:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	88fa      	ldrh	r2, [r7, #6]
 8002b5c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b84:	d10f      	bne.n	8002ba6 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b94:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002ba4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bb0:	2b40      	cmp	r3, #64	; 0x40
 8002bb2:	d007      	beq.n	8002bc4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bc2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d162      	bne.n	8002c92 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002bcc:	e02e      	b.n	8002c2c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f003 0301 	and.w	r3, r3, #1
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d115      	bne.n	8002c08 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f103 020c 	add.w	r2, r3, #12
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002be8:	7812      	ldrb	r2, [r2, #0]
 8002bea:	b2d2      	uxtb	r2, r2
 8002bec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bf2:	1c5a      	adds	r2, r3, #1
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	b29a      	uxth	r2, r3
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002c06:	e011      	b.n	8002c2c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c08:	f7fe fe36 	bl	8001878 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	683a      	ldr	r2, [r7, #0]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d803      	bhi.n	8002c20 <HAL_SPI_Receive+0x166>
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c1e:	d102      	bne.n	8002c26 <HAL_SPI_Receive+0x16c>
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d102      	bne.n	8002c2c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002c2a:	e04a      	b.n	8002cc2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1cb      	bne.n	8002bce <HAL_SPI_Receive+0x114>
 8002c36:	e031      	b.n	8002c9c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d113      	bne.n	8002c6e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68da      	ldr	r2, [r3, #12]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c50:	b292      	uxth	r2, r2
 8002c52:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c58:	1c9a      	adds	r2, r3, #2
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	3b01      	subs	r3, #1
 8002c66:	b29a      	uxth	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002c6c:	e011      	b.n	8002c92 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c6e:	f7fe fe03 	bl	8001878 <HAL_GetTick>
 8002c72:	4602      	mov	r2, r0
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	683a      	ldr	r2, [r7, #0]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d803      	bhi.n	8002c86 <HAL_SPI_Receive+0x1cc>
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c84:	d102      	bne.n	8002c8c <HAL_SPI_Receive+0x1d2>
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d102      	bne.n	8002c92 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002c90:	e017      	b.n	8002cc2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1cd      	bne.n	8002c38 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002c9c:	693a      	ldr	r2, [r7, #16]
 8002c9e:	6839      	ldr	r1, [r7, #0]
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f000 fa53 	bl	800314c <SPI_EndRxTransaction>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d002      	beq.n	8002cb2 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2220      	movs	r2, #32
 8002cb0:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d002      	beq.n	8002cc0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	75fb      	strb	r3, [r7, #23]
 8002cbe:	e000      	b.n	8002cc2 <HAL_SPI_Receive+0x208>
  }

error :
 8002cc0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002cd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3718      	adds	r7, #24
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b08c      	sub	sp, #48	; 0x30
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
 8002ce8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002cea:	2301      	movs	r3, #1
 8002cec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d101      	bne.n	8002d02 <HAL_SPI_TransmitReceive+0x26>
 8002cfe:	2302      	movs	r3, #2
 8002d00:	e18a      	b.n	8003018 <HAL_SPI_TransmitReceive+0x33c>
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2201      	movs	r2, #1
 8002d06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d0a:	f7fe fdb5 	bl	8001878 <HAL_GetTick>
 8002d0e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002d20:	887b      	ldrh	r3, [r7, #2]
 8002d22:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002d24:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d00f      	beq.n	8002d4c <HAL_SPI_TransmitReceive+0x70>
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d32:	d107      	bne.n	8002d44 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d103      	bne.n	8002d44 <HAL_SPI_TransmitReceive+0x68>
 8002d3c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002d40:	2b04      	cmp	r3, #4
 8002d42:	d003      	beq.n	8002d4c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002d44:	2302      	movs	r3, #2
 8002d46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002d4a:	e15b      	b.n	8003004 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d005      	beq.n	8002d5e <HAL_SPI_TransmitReceive+0x82>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d002      	beq.n	8002d5e <HAL_SPI_TransmitReceive+0x82>
 8002d58:	887b      	ldrh	r3, [r7, #2]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d103      	bne.n	8002d66 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002d64:	e14e      	b.n	8003004 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b04      	cmp	r3, #4
 8002d70:	d003      	beq.n	8002d7a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2205      	movs	r2, #5
 8002d76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	887a      	ldrh	r2, [r7, #2]
 8002d8a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	887a      	ldrh	r2, [r7, #2]
 8002d90:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	68ba      	ldr	r2, [r7, #8]
 8002d96:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	887a      	ldrh	r2, [r7, #2]
 8002d9c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	887a      	ldrh	r2, [r7, #2]
 8002da2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2200      	movs	r2, #0
 8002da8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2200      	movs	r2, #0
 8002dae:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dba:	2b40      	cmp	r3, #64	; 0x40
 8002dbc:	d007      	beq.n	8002dce <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002dcc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002dd6:	d178      	bne.n	8002eca <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d002      	beq.n	8002de6 <HAL_SPI_TransmitReceive+0x10a>
 8002de0:	8b7b      	ldrh	r3, [r7, #26]
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d166      	bne.n	8002eb4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dea:	881a      	ldrh	r2, [r3, #0]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df6:	1c9a      	adds	r2, r3, #2
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	3b01      	subs	r3, #1
 8002e04:	b29a      	uxth	r2, r3
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e0a:	e053      	b.n	8002eb4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d11b      	bne.n	8002e52 <HAL_SPI_TransmitReceive+0x176>
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d016      	beq.n	8002e52 <HAL_SPI_TransmitReceive+0x176>
 8002e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d113      	bne.n	8002e52 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2e:	881a      	ldrh	r2, [r3, #0]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3a:	1c9a      	adds	r2, r3, #2
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	3b01      	subs	r3, #1
 8002e48:	b29a      	uxth	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f003 0301 	and.w	r3, r3, #1
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d119      	bne.n	8002e94 <HAL_SPI_TransmitReceive+0x1b8>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d014      	beq.n	8002e94 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68da      	ldr	r2, [r3, #12]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e74:	b292      	uxth	r2, r2
 8002e76:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e7c:	1c9a      	adds	r2, r3, #2
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	3b01      	subs	r3, #1
 8002e8a:	b29a      	uxth	r2, r3
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e90:	2301      	movs	r3, #1
 8002e92:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002e94:	f7fe fcf0 	bl	8001878 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d807      	bhi.n	8002eb4 <HAL_SPI_TransmitReceive+0x1d8>
 8002ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ea6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002eaa:	d003      	beq.n	8002eb4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002eac:	2303      	movs	r3, #3
 8002eae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002eb2:	e0a7      	b.n	8003004 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1a6      	bne.n	8002e0c <HAL_SPI_TransmitReceive+0x130>
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d1a1      	bne.n	8002e0c <HAL_SPI_TransmitReceive+0x130>
 8002ec8:	e07c      	b.n	8002fc4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d002      	beq.n	8002ed8 <HAL_SPI_TransmitReceive+0x1fc>
 8002ed2:	8b7b      	ldrh	r3, [r7, #26]
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d16b      	bne.n	8002fb0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	330c      	adds	r3, #12
 8002ee2:	7812      	ldrb	r2, [r2, #0]
 8002ee4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eea:	1c5a      	adds	r2, r3, #1
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002efe:	e057      	b.n	8002fb0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f003 0302 	and.w	r3, r3, #2
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d11c      	bne.n	8002f48 <HAL_SPI_TransmitReceive+0x26c>
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d017      	beq.n	8002f48 <HAL_SPI_TransmitReceive+0x26c>
 8002f18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d114      	bne.n	8002f48 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	330c      	adds	r3, #12
 8002f28:	7812      	ldrb	r2, [r2, #0]
 8002f2a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f30:	1c5a      	adds	r2, r3, #1
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	3b01      	subs	r3, #1
 8002f3e:	b29a      	uxth	r2, r3
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002f44:	2300      	movs	r3, #0
 8002f46:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d119      	bne.n	8002f8a <HAL_SPI_TransmitReceive+0x2ae>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f5a:	b29b      	uxth	r3, r3
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d014      	beq.n	8002f8a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	68da      	ldr	r2, [r3, #12]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f6a:	b2d2      	uxtb	r2, r2
 8002f6c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f72:	1c5a      	adds	r2, r3, #1
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002f86:	2301      	movs	r3, #1
 8002f88:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002f8a:	f7fe fc75 	bl	8001878 <HAL_GetTick>
 8002f8e:	4602      	mov	r2, r0
 8002f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d803      	bhi.n	8002fa2 <HAL_SPI_TransmitReceive+0x2c6>
 8002f9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fa0:	d102      	bne.n	8002fa8 <HAL_SPI_TransmitReceive+0x2cc>
 8002fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d103      	bne.n	8002fb0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002fae:	e029      	b.n	8003004 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1a2      	bne.n	8002f00 <HAL_SPI_TransmitReceive+0x224>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d19d      	bne.n	8002f00 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002fc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fc6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002fc8:	68f8      	ldr	r0, [r7, #12]
 8002fca:	f000 f925 	bl	8003218 <SPI_EndRxTxTransaction>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d006      	beq.n	8002fe2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2220      	movs	r2, #32
 8002fde:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002fe0:	e010      	b.n	8003004 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d10b      	bne.n	8003002 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002fea:	2300      	movs	r3, #0
 8002fec:	617b      	str	r3, [r7, #20]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	617b      	str	r3, [r7, #20]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	617b      	str	r3, [r7, #20]
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	e000      	b.n	8003004 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003002:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003014:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003018:	4618      	mov	r0, r3
 800301a:	3730      	adds	r7, #48	; 0x30
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}

08003020 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800302e:	b2db      	uxtb	r3, r3
}
 8003030:	4618      	mov	r0, r3
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b088      	sub	sp, #32
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	603b      	str	r3, [r7, #0]
 8003048:	4613      	mov	r3, r2
 800304a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800304c:	f7fe fc14 	bl	8001878 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003054:	1a9b      	subs	r3, r3, r2
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	4413      	add	r3, r2
 800305a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800305c:	f7fe fc0c 	bl	8001878 <HAL_GetTick>
 8003060:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003062:	4b39      	ldr	r3, [pc, #228]	; (8003148 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	015b      	lsls	r3, r3, #5
 8003068:	0d1b      	lsrs	r3, r3, #20
 800306a:	69fa      	ldr	r2, [r7, #28]
 800306c:	fb02 f303 	mul.w	r3, r2, r3
 8003070:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003072:	e054      	b.n	800311e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800307a:	d050      	beq.n	800311e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800307c:	f7fe fbfc 	bl	8001878 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	69fa      	ldr	r2, [r7, #28]
 8003088:	429a      	cmp	r2, r3
 800308a:	d902      	bls.n	8003092 <SPI_WaitFlagStateUntilTimeout+0x56>
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d13d      	bne.n	800310e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	685a      	ldr	r2, [r3, #4]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80030a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030aa:	d111      	bne.n	80030d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030b4:	d004      	beq.n	80030c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030be:	d107      	bne.n	80030d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030d8:	d10f      	bne.n	80030fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80030e8:	601a      	str	r2, [r3, #0]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80030f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2201      	movs	r2, #1
 80030fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2200      	movs	r2, #0
 8003106:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e017      	b.n	800313e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d101      	bne.n	8003118 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003114:	2300      	movs	r3, #0
 8003116:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	3b01      	subs	r3, #1
 800311c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689a      	ldr	r2, [r3, #8]
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	4013      	ands	r3, r2
 8003128:	68ba      	ldr	r2, [r7, #8]
 800312a:	429a      	cmp	r2, r3
 800312c:	bf0c      	ite	eq
 800312e:	2301      	moveq	r3, #1
 8003130:	2300      	movne	r3, #0
 8003132:	b2db      	uxtb	r3, r3
 8003134:	461a      	mov	r2, r3
 8003136:	79fb      	ldrb	r3, [r7, #7]
 8003138:	429a      	cmp	r2, r3
 800313a:	d19b      	bne.n	8003074 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3720      	adds	r7, #32
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	2000001c 	.word	0x2000001c

0800314c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af02      	add	r7, sp, #8
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003160:	d111      	bne.n	8003186 <SPI_EndRxTransaction+0x3a>
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800316a:	d004      	beq.n	8003176 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003174:	d107      	bne.n	8003186 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003184:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800318e:	d12a      	bne.n	80031e6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003198:	d012      	beq.n	80031c0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	9300      	str	r3, [sp, #0]
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	2200      	movs	r2, #0
 80031a2:	2180      	movs	r1, #128	; 0x80
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f7ff ff49 	bl	800303c <SPI_WaitFlagStateUntilTimeout>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d02d      	beq.n	800320c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031b4:	f043 0220 	orr.w	r2, r3, #32
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e026      	b.n	800320e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	9300      	str	r3, [sp, #0]
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	2200      	movs	r2, #0
 80031c8:	2101      	movs	r1, #1
 80031ca:	68f8      	ldr	r0, [r7, #12]
 80031cc:	f7ff ff36 	bl	800303c <SPI_WaitFlagStateUntilTimeout>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d01a      	beq.n	800320c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031da:	f043 0220 	orr.w	r2, r3, #32
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e013      	b.n	800320e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	9300      	str	r3, [sp, #0]
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	2200      	movs	r2, #0
 80031ee:	2101      	movs	r1, #1
 80031f0:	68f8      	ldr	r0, [r7, #12]
 80031f2:	f7ff ff23 	bl	800303c <SPI_WaitFlagStateUntilTimeout>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d007      	beq.n	800320c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003200:	f043 0220 	orr.w	r2, r3, #32
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003208:	2303      	movs	r3, #3
 800320a:	e000      	b.n	800320e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
	...

08003218 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b088      	sub	sp, #32
 800321c:	af02      	add	r7, sp, #8
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003224:	4b1b      	ldr	r3, [pc, #108]	; (8003294 <SPI_EndRxTxTransaction+0x7c>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a1b      	ldr	r2, [pc, #108]	; (8003298 <SPI_EndRxTxTransaction+0x80>)
 800322a:	fba2 2303 	umull	r2, r3, r2, r3
 800322e:	0d5b      	lsrs	r3, r3, #21
 8003230:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003234:	fb02 f303 	mul.w	r3, r2, r3
 8003238:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003242:	d112      	bne.n	800326a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	9300      	str	r3, [sp, #0]
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	2200      	movs	r2, #0
 800324c:	2180      	movs	r1, #128	; 0x80
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f7ff fef4 	bl	800303c <SPI_WaitFlagStateUntilTimeout>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d016      	beq.n	8003288 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800325e:	f043 0220 	orr.w	r2, r3, #32
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e00f      	b.n	800328a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d00a      	beq.n	8003286 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	3b01      	subs	r3, #1
 8003274:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003280:	2b80      	cmp	r3, #128	; 0x80
 8003282:	d0f2      	beq.n	800326a <SPI_EndRxTxTransaction+0x52>
 8003284:	e000      	b.n	8003288 <SPI_EndRxTxTransaction+0x70>
        break;
 8003286:	bf00      	nop
  }

  return HAL_OK;
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	3718      	adds	r7, #24
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	2000001c 	.word	0x2000001c
 8003298:	165e9f81 	.word	0x165e9f81

0800329c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032a2:	2300      	movs	r3, #0
 80032a4:	607b      	str	r3, [r7, #4]
 80032a6:	4b10      	ldr	r3, [pc, #64]	; (80032e8 <HAL_MspInit+0x4c>)
 80032a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032aa:	4a0f      	ldr	r2, [pc, #60]	; (80032e8 <HAL_MspInit+0x4c>)
 80032ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032b0:	6453      	str	r3, [r2, #68]	; 0x44
 80032b2:	4b0d      	ldr	r3, [pc, #52]	; (80032e8 <HAL_MspInit+0x4c>)
 80032b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032ba:	607b      	str	r3, [r7, #4]
 80032bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032be:	2300      	movs	r3, #0
 80032c0:	603b      	str	r3, [r7, #0]
 80032c2:	4b09      	ldr	r3, [pc, #36]	; (80032e8 <HAL_MspInit+0x4c>)
 80032c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c6:	4a08      	ldr	r2, [pc, #32]	; (80032e8 <HAL_MspInit+0x4c>)
 80032c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032cc:	6413      	str	r3, [r2, #64]	; 0x40
 80032ce:	4b06      	ldr	r3, [pc, #24]	; (80032e8 <HAL_MspInit+0x4c>)
 80032d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032d6:	603b      	str	r3, [r7, #0]
 80032d8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80032da:	2007      	movs	r0, #7
 80032dc:	f7fe fbcc 	bl	8001a78 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032e0:	bf00      	nop
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	40023800 	.word	0x40023800

080032ec <nRF24_IRQ_Callback>:
  count++;
}

/* Private functions ---------------------------------------------------------*/
void nRF24_IRQ_Callback(uint8_t event_type, uint16_t data_src, uint8_t* data, uint8_t width)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	603a      	str	r2, [r7, #0]
 80032f4:	461a      	mov	r2, r3
 80032f6:	4603      	mov	r3, r0
 80032f8:	71fb      	strb	r3, [r7, #7]
 80032fa:	460b      	mov	r3, r1
 80032fc:	80bb      	strh	r3, [r7, #4]
 80032fe:	4613      	mov	r3, r2
 8003300:	71bb      	strb	r3, [r7, #6]
	switch(event_type) {
 8003302:	79fb      	ldrb	r3, [r7, #7]
 8003304:	3b04      	subs	r3, #4
 8003306:	2b03      	cmp	r3, #3
 8003308:	d813      	bhi.n	8003332 <nRF24_IRQ_Callback+0x46>
 800330a:	a201      	add	r2, pc, #4	; (adr r2, 8003310 <nRF24_IRQ_Callback+0x24>)
 800330c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003310:	08003329 	.word	0x08003329
 8003314:	08003321 	.word	0x08003321
 8003318:	08003331 	.word	0x08003331
 800331c:	08003331 	.word	0x08003331
		case EVENT_RX_DR:
			//BSP_LED_On(LED2);
			break;
		case EVENT_TX_DS:
			can_transmit = true;
 8003320:	4b07      	ldr	r3, [pc, #28]	; (8003340 <nRF24_IRQ_Callback+0x54>)
 8003322:	2201      	movs	r2, #1
 8003324:	701a      	strb	r2, [r3, #0]
			break;
 8003326:	e004      	b.n	8003332 <nRF24_IRQ_Callback+0x46>
		case EVENT_MAX_RT:
			can_transmit = true;
 8003328:	4b05      	ldr	r3, [pc, #20]	; (8003340 <nRF24_IRQ_Callback+0x54>)
 800332a:	2201      	movs	r2, #1
 800332c:	701a      	strb	r2, [r3, #0]
			break;
 800332e:	e000      	b.n	8003332 <nRF24_IRQ_Callback+0x46>
			break;
 8003330:	bf00      	nop
		case EVENT_GPIO_IRQ:
			break;
	}
}
 8003332:	bf00      	nop
 8003334:	370c      	adds	r7, #12
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	20000025 	.word	0x20000025

08003344 <main>:
 * @brief  Main program
 * @param  None
 * @retval None
 */
int main(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b08a      	sub	sp, #40	; 0x28
 8003348:	af00      	add	r7, sp, #0
	/* STM32F4xx HAL library initialization */
	HAL_Init();
 800334a:	f7fe fa2f 	bl	80017ac <HAL_Init>

	/* Configure the system clock to 180 MHz */
	SystemClock_Config();
 800334e:	f000 f86b 	bl	8003428 <SystemClock_Config>
  /* Initialize BSP LED1 */
	//BSP_LED_Init(LED2);
  //BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);

	/* CONFIG */
	hnrf24.Init.CrcEnable = 1;
 8003352:	4b31      	ldr	r3, [pc, #196]	; (8003418 <main+0xd4>)
 8003354:	2201      	movs	r2, #1
 8003356:	701a      	strb	r2, [r3, #0]
	hnrf24.Init.CrcEncodingScheme = CRC_ENCODING_1_BYTE;
 8003358:	4b2f      	ldr	r3, [pc, #188]	; (8003418 <main+0xd4>)
 800335a:	2200      	movs	r2, #0
 800335c:	705a      	strb	r2, [r3, #1]
	/* EN_AA */
	hnrf24.Init.AutoAckEnable = 1;
 800335e:	4b2e      	ldr	r3, [pc, #184]	; (8003418 <main+0xd4>)
 8003360:	2201      	movs	r2, #1
 8003362:	709a      	strb	r2, [r3, #2]
	hnrf24.Init.AutoAckDataPipes = 0b00000011;
 8003364:	4b2c      	ldr	r3, [pc, #176]	; (8003418 <main+0xd4>)
 8003366:	2203      	movs	r2, #3
 8003368:	70da      	strb	r2, [r3, #3]
	/* EN_RXADDR */
	hnrf24.Init.RxDataPipes = 0b00000001;
 800336a:	4b2b      	ldr	r3, [pc, #172]	; (8003418 <main+0xd4>)
 800336c:	2201      	movs	r2, #1
 800336e:	711a      	strb	r2, [r3, #4]
	/* SETUP_AW */
	hnrf24.Init.Aw = AW_3_BYTES;
 8003370:	4b29      	ldr	r3, [pc, #164]	; (8003418 <main+0xd4>)
 8003372:	2201      	movs	r2, #1
 8003374:	715a      	strb	r2, [r3, #5]
	/* RF_CH */
	hnrf24.Init.RfChannel = 0b00000010;
 8003376:	4b28      	ldr	r3, [pc, #160]	; (8003418 <main+0xd4>)
 8003378:	2202      	movs	r2, #2
 800337a:	719a      	strb	r2, [r3, #6]
	/* RF_SETUP */
	hnrf24.Init.ContWave = 0;
 800337c:	4b26      	ldr	r3, [pc, #152]	; (8003418 <main+0xd4>)
 800337e:	2200      	movs	r2, #0
 8003380:	71da      	strb	r2, [r3, #7]
	hnrf24.Init.RfPower = RF_POWER_0DBM;
 8003382:	4b25      	ldr	r3, [pc, #148]	; (8003418 <main+0xd4>)
 8003384:	2206      	movs	r2, #6
 8003386:	721a      	strb	r2, [r3, #8]
	hnrf24.Init.RfDataRate = RF_DR_2MBPS;
 8003388:	4b23      	ldr	r3, [pc, #140]	; (8003418 <main+0xd4>)
 800338a:	2208      	movs	r2, #8
 800338c:	725a      	strb	r2, [r3, #9]
	/* DPL */
	hnrf24.Init.DplEnable = 1;
 800338e:	4b22      	ldr	r3, [pc, #136]	; (8003418 <main+0xd4>)
 8003390:	2201      	movs	r2, #1
 8003392:	729a      	strb	r2, [r3, #10]
	hnrf24.Init.DplEnableDataPipes = 0b00000011;
 8003394:	4b20      	ldr	r3, [pc, #128]	; (8003418 <main+0xd4>)
 8003396:	2203      	movs	r2, #3
 8003398:	72da      	strb	r2, [r3, #11]
	/* EN_DYN_ACK */
	hnrf24.Init.DynAckEnable = 0;
 800339a:	4b1f      	ldr	r3, [pc, #124]	; (8003418 <main+0xd4>)
 800339c:	2200      	movs	r2, #0
 800339e:	731a      	strb	r2, [r3, #12]

	hnrf24.StatusRegister = 0;
 80033a0:	4b1d      	ldr	r3, [pc, #116]	; (8003418 <main+0xd4>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	735a      	strb	r2, [r3, #13]
	hnrf24.DeviceMode = TRANSMITTER_MODE;
 80033a6:	4b1c      	ldr	r3, [pc, #112]	; (8003418 <main+0xd4>)
 80033a8:	2201      	movs	r2, #1
 80033aa:	739a      	strb	r2, [r3, #14]

	if (nRF24_Init(&hnrf24) != NRF24_OK) {
 80033ac:	481a      	ldr	r0, [pc, #104]	; (8003418 <main+0xd4>)
 80033ae:	f7fd fe75 	bl	800109c <nRF24_Init>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d001      	beq.n	80033bc <main+0x78>
		Error_Handler();
 80033b8:	f000 f8a2 	bl	8003500 <Error_Handler>
	}
uint8_t send_buffer[33];
  int count=0;
 80033bc:	2300      	movs	r3, #0
 80033be:	627b      	str	r3, [r7, #36]	; 0x24
  //nRF24_TxStatus_t tx_status = TRANSMITTION_INIT;

	/* Infinite loop */
	while (1)
	{
		if (can_transmit) {
 80033c0:	4b16      	ldr	r3, [pc, #88]	; (800341c <main+0xd8>)
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d022      	beq.n	800340e <main+0xca>
			can_transmit = false;
 80033c8:	4b14      	ldr	r3, [pc, #80]	; (800341c <main+0xd8>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	701a      	strb	r2, [r3, #0]
			sprintf((char*)send_buffer, "0:abcdefgh%d", count++);
 80033ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d0:	1c5a      	adds	r2, r3, #1
 80033d2:	627a      	str	r2, [r7, #36]	; 0x24
 80033d4:	4638      	mov	r0, r7
 80033d6:	461a      	mov	r2, r3
 80033d8:	4911      	ldr	r1, [pc, #68]	; (8003420 <main+0xdc>)
 80033da:	f000 f8c1 	bl	8003560 <siprintf>
			count %=10000;
 80033de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e0:	4a10      	ldr	r2, [pc, #64]	; (8003424 <main+0xe0>)
 80033e2:	fb82 1203 	smull	r1, r2, r2, r3
 80033e6:	1311      	asrs	r1, r2, #12
 80033e8:	17da      	asrs	r2, r3, #31
 80033ea:	1a8a      	subs	r2, r1, r2
 80033ec:	f242 7110 	movw	r1, #10000	; 0x2710
 80033f0:	fb01 f202 	mul.w	r2, r1, r2
 80033f4:	1a9b      	subs	r3, r3, r2
 80033f6:	627b      	str	r3, [r7, #36]	; 0x24
			nRF24_Transmit(send_buffer, strlen((char*)send_buffer));
 80033f8:	463b      	mov	r3, r7
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7fc fef0 	bl	80001e0 <strlen>
 8003400:	4603      	mov	r3, r0
 8003402:	b2da      	uxtb	r2, r3
 8003404:	463b      	mov	r3, r7
 8003406:	4611      	mov	r1, r2
 8003408:	4618      	mov	r0, r3
 800340a:	f7fe f84b 	bl	80014a4 <nRF24_Transmit>
		}

		HAL_Delay(1000);
 800340e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003412:	f7fe fa3d 	bl	8001890 <HAL_Delay>
		if (can_transmit) {
 8003416:	e7d3      	b.n	80033c0 <main+0x7c>
 8003418:	20000104 	.word	0x20000104
 800341c:	20000025 	.word	0x20000025
 8003420:	08003ec0 	.word	0x08003ec0
 8003424:	68db8bad 	.word	0x68db8bad

08003428 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
static void SystemClock_Config(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b094      	sub	sp, #80	; 0x50
 800342c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800342e:	f107 0320 	add.w	r3, r7, #32
 8003432:	2230      	movs	r2, #48	; 0x30
 8003434:	2100      	movs	r1, #0
 8003436:	4618      	mov	r0, r3
 8003438:	f000 f8b2 	bl	80035a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800343c:	f107 030c 	add.w	r3, r7, #12
 8003440:	2200      	movs	r2, #0
 8003442:	601a      	str	r2, [r3, #0]
 8003444:	605a      	str	r2, [r3, #4]
 8003446:	609a      	str	r2, [r3, #8]
 8003448:	60da      	str	r2, [r3, #12]
 800344a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800344c:	2300      	movs	r3, #0
 800344e:	60bb      	str	r3, [r7, #8]
 8003450:	4b29      	ldr	r3, [pc, #164]	; (80034f8 <SystemClock_Config+0xd0>)
 8003452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003454:	4a28      	ldr	r2, [pc, #160]	; (80034f8 <SystemClock_Config+0xd0>)
 8003456:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800345a:	6413      	str	r3, [r2, #64]	; 0x40
 800345c:	4b26      	ldr	r3, [pc, #152]	; (80034f8 <SystemClock_Config+0xd0>)
 800345e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003460:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003464:	60bb      	str	r3, [r7, #8]
 8003466:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003468:	2300      	movs	r3, #0
 800346a:	607b      	str	r3, [r7, #4]
 800346c:	4b23      	ldr	r3, [pc, #140]	; (80034fc <SystemClock_Config+0xd4>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003474:	4a21      	ldr	r2, [pc, #132]	; (80034fc <SystemClock_Config+0xd4>)
 8003476:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800347a:	6013      	str	r3, [r2, #0]
 800347c:	4b1f      	ldr	r3, [pc, #124]	; (80034fc <SystemClock_Config+0xd4>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003484:	607b      	str	r3, [r7, #4]
 8003486:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003488:	2302      	movs	r3, #2
 800348a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800348c:	2301      	movs	r3, #1
 800348e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003490:	2310      	movs	r3, #16
 8003492:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003494:	2302      	movs	r3, #2
 8003496:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003498:	2300      	movs	r3, #0
 800349a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800349c:	2310      	movs	r3, #16
 800349e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80034a0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80034a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80034a6:	2304      	movs	r3, #4
 80034a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80034aa:	2307      	movs	r3, #7
 80034ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034ae:	f107 0320 	add.w	r3, r7, #32
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7fe fcd8 	bl	8001e68 <HAL_RCC_OscConfig>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80034be:	f000 f81f 	bl	8003500 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034c2:	230f      	movs	r3, #15
 80034c4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034c6:	2302      	movs	r3, #2
 80034c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034ca:	2300      	movs	r3, #0
 80034cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80034ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80034d4:	2300      	movs	r3, #0
 80034d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80034d8:	f107 030c 	add.w	r3, r7, #12
 80034dc:	2102      	movs	r1, #2
 80034de:	4618      	mov	r0, r3
 80034e0:	f7fe ff3a 	bl	8002358 <HAL_RCC_ClockConfig>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d001      	beq.n	80034ee <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80034ea:	f000 f809 	bl	8003500 <Error_Handler>
  }
}
 80034ee:	bf00      	nop
 80034f0:	3750      	adds	r7, #80	; 0x50
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	40023800 	.word	0x40023800
 80034fc:	40007000 	.word	0x40007000

08003500 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Error_Handler(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003504:	b672      	cpsid	i
}
 8003506:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003508:	e7fe      	b.n	8003508 <Error_Handler+0x8>
	...

0800350c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800350c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003544 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003510:	f7fe f93a 	bl	8001788 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003514:	480c      	ldr	r0, [pc, #48]	; (8003548 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003516:	490d      	ldr	r1, [pc, #52]	; (800354c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003518:	4a0d      	ldr	r2, [pc, #52]	; (8003550 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800351a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800351c:	e002      	b.n	8003524 <LoopCopyDataInit>

0800351e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800351e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003520:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003522:	3304      	adds	r3, #4

08003524 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003524:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003526:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003528:	d3f9      	bcc.n	800351e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800352a:	4a0a      	ldr	r2, [pc, #40]	; (8003554 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800352c:	4c0a      	ldr	r4, [pc, #40]	; (8003558 <LoopFillZerobss+0x22>)
  movs r3, #0
 800352e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003530:	e001      	b.n	8003536 <LoopFillZerobss>

08003532 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003532:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003534:	3204      	adds	r2, #4

08003536 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003536:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003538:	d3fb      	bcc.n	8003532 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800353a:	f000 f83f 	bl	80035bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800353e:	f7ff ff01 	bl	8003344 <main>
  bx  lr    
 8003542:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003544:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003548:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800354c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8003550:	08003f24 	.word	0x08003f24
  ldr r2, =_sbss
 8003554:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8003558:	2000025c 	.word	0x2000025c

0800355c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800355c:	e7fe      	b.n	800355c <ADC_IRQHandler>
	...

08003560 <siprintf>:
 8003560:	b40e      	push	{r1, r2, r3}
 8003562:	b500      	push	{lr}
 8003564:	b09c      	sub	sp, #112	; 0x70
 8003566:	ab1d      	add	r3, sp, #116	; 0x74
 8003568:	9002      	str	r0, [sp, #8]
 800356a:	9006      	str	r0, [sp, #24]
 800356c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003570:	4809      	ldr	r0, [pc, #36]	; (8003598 <siprintf+0x38>)
 8003572:	9107      	str	r1, [sp, #28]
 8003574:	9104      	str	r1, [sp, #16]
 8003576:	4909      	ldr	r1, [pc, #36]	; (800359c <siprintf+0x3c>)
 8003578:	f853 2b04 	ldr.w	r2, [r3], #4
 800357c:	9105      	str	r1, [sp, #20]
 800357e:	6800      	ldr	r0, [r0, #0]
 8003580:	9301      	str	r3, [sp, #4]
 8003582:	a902      	add	r1, sp, #8
 8003584:	f000 f992 	bl	80038ac <_svfiprintf_r>
 8003588:	9b02      	ldr	r3, [sp, #8]
 800358a:	2200      	movs	r2, #0
 800358c:	701a      	strb	r2, [r3, #0]
 800358e:	b01c      	add	sp, #112	; 0x70
 8003590:	f85d eb04 	ldr.w	lr, [sp], #4
 8003594:	b003      	add	sp, #12
 8003596:	4770      	bx	lr
 8003598:	20000074 	.word	0x20000074
 800359c:	ffff0208 	.word	0xffff0208

080035a0 <memset>:
 80035a0:	4402      	add	r2, r0
 80035a2:	4603      	mov	r3, r0
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d100      	bne.n	80035aa <memset+0xa>
 80035a8:	4770      	bx	lr
 80035aa:	f803 1b01 	strb.w	r1, [r3], #1
 80035ae:	e7f9      	b.n	80035a4 <memset+0x4>

080035b0 <__errno>:
 80035b0:	4b01      	ldr	r3, [pc, #4]	; (80035b8 <__errno+0x8>)
 80035b2:	6818      	ldr	r0, [r3, #0]
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	20000074 	.word	0x20000074

080035bc <__libc_init_array>:
 80035bc:	b570      	push	{r4, r5, r6, lr}
 80035be:	4d0d      	ldr	r5, [pc, #52]	; (80035f4 <__libc_init_array+0x38>)
 80035c0:	4c0d      	ldr	r4, [pc, #52]	; (80035f8 <__libc_init_array+0x3c>)
 80035c2:	1b64      	subs	r4, r4, r5
 80035c4:	10a4      	asrs	r4, r4, #2
 80035c6:	2600      	movs	r6, #0
 80035c8:	42a6      	cmp	r6, r4
 80035ca:	d109      	bne.n	80035e0 <__libc_init_array+0x24>
 80035cc:	4d0b      	ldr	r5, [pc, #44]	; (80035fc <__libc_init_array+0x40>)
 80035ce:	4c0c      	ldr	r4, [pc, #48]	; (8003600 <__libc_init_array+0x44>)
 80035d0:	f000 fc6a 	bl	8003ea8 <_init>
 80035d4:	1b64      	subs	r4, r4, r5
 80035d6:	10a4      	asrs	r4, r4, #2
 80035d8:	2600      	movs	r6, #0
 80035da:	42a6      	cmp	r6, r4
 80035dc:	d105      	bne.n	80035ea <__libc_init_array+0x2e>
 80035de:	bd70      	pop	{r4, r5, r6, pc}
 80035e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80035e4:	4798      	blx	r3
 80035e6:	3601      	adds	r6, #1
 80035e8:	e7ee      	b.n	80035c8 <__libc_init_array+0xc>
 80035ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80035ee:	4798      	blx	r3
 80035f0:	3601      	adds	r6, #1
 80035f2:	e7f2      	b.n	80035da <__libc_init_array+0x1e>
 80035f4:	08003f1c 	.word	0x08003f1c
 80035f8:	08003f1c 	.word	0x08003f1c
 80035fc:	08003f1c 	.word	0x08003f1c
 8003600:	08003f20 	.word	0x08003f20

08003604 <__retarget_lock_acquire_recursive>:
 8003604:	4770      	bx	lr

08003606 <__retarget_lock_release_recursive>:
 8003606:	4770      	bx	lr

08003608 <_free_r>:
 8003608:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800360a:	2900      	cmp	r1, #0
 800360c:	d044      	beq.n	8003698 <_free_r+0x90>
 800360e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003612:	9001      	str	r0, [sp, #4]
 8003614:	2b00      	cmp	r3, #0
 8003616:	f1a1 0404 	sub.w	r4, r1, #4
 800361a:	bfb8      	it	lt
 800361c:	18e4      	addlt	r4, r4, r3
 800361e:	f000 f8df 	bl	80037e0 <__malloc_lock>
 8003622:	4a1e      	ldr	r2, [pc, #120]	; (800369c <_free_r+0x94>)
 8003624:	9801      	ldr	r0, [sp, #4]
 8003626:	6813      	ldr	r3, [r2, #0]
 8003628:	b933      	cbnz	r3, 8003638 <_free_r+0x30>
 800362a:	6063      	str	r3, [r4, #4]
 800362c:	6014      	str	r4, [r2, #0]
 800362e:	b003      	add	sp, #12
 8003630:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003634:	f000 b8da 	b.w	80037ec <__malloc_unlock>
 8003638:	42a3      	cmp	r3, r4
 800363a:	d908      	bls.n	800364e <_free_r+0x46>
 800363c:	6825      	ldr	r5, [r4, #0]
 800363e:	1961      	adds	r1, r4, r5
 8003640:	428b      	cmp	r3, r1
 8003642:	bf01      	itttt	eq
 8003644:	6819      	ldreq	r1, [r3, #0]
 8003646:	685b      	ldreq	r3, [r3, #4]
 8003648:	1949      	addeq	r1, r1, r5
 800364a:	6021      	streq	r1, [r4, #0]
 800364c:	e7ed      	b.n	800362a <_free_r+0x22>
 800364e:	461a      	mov	r2, r3
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	b10b      	cbz	r3, 8003658 <_free_r+0x50>
 8003654:	42a3      	cmp	r3, r4
 8003656:	d9fa      	bls.n	800364e <_free_r+0x46>
 8003658:	6811      	ldr	r1, [r2, #0]
 800365a:	1855      	adds	r5, r2, r1
 800365c:	42a5      	cmp	r5, r4
 800365e:	d10b      	bne.n	8003678 <_free_r+0x70>
 8003660:	6824      	ldr	r4, [r4, #0]
 8003662:	4421      	add	r1, r4
 8003664:	1854      	adds	r4, r2, r1
 8003666:	42a3      	cmp	r3, r4
 8003668:	6011      	str	r1, [r2, #0]
 800366a:	d1e0      	bne.n	800362e <_free_r+0x26>
 800366c:	681c      	ldr	r4, [r3, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	6053      	str	r3, [r2, #4]
 8003672:	440c      	add	r4, r1
 8003674:	6014      	str	r4, [r2, #0]
 8003676:	e7da      	b.n	800362e <_free_r+0x26>
 8003678:	d902      	bls.n	8003680 <_free_r+0x78>
 800367a:	230c      	movs	r3, #12
 800367c:	6003      	str	r3, [r0, #0]
 800367e:	e7d6      	b.n	800362e <_free_r+0x26>
 8003680:	6825      	ldr	r5, [r4, #0]
 8003682:	1961      	adds	r1, r4, r5
 8003684:	428b      	cmp	r3, r1
 8003686:	bf04      	itt	eq
 8003688:	6819      	ldreq	r1, [r3, #0]
 800368a:	685b      	ldreq	r3, [r3, #4]
 800368c:	6063      	str	r3, [r4, #4]
 800368e:	bf04      	itt	eq
 8003690:	1949      	addeq	r1, r1, r5
 8003692:	6021      	streq	r1, [r4, #0]
 8003694:	6054      	str	r4, [r2, #4]
 8003696:	e7ca      	b.n	800362e <_free_r+0x26>
 8003698:	b003      	add	sp, #12
 800369a:	bd30      	pop	{r4, r5, pc}
 800369c:	20000254 	.word	0x20000254

080036a0 <sbrk_aligned>:
 80036a0:	b570      	push	{r4, r5, r6, lr}
 80036a2:	4e0e      	ldr	r6, [pc, #56]	; (80036dc <sbrk_aligned+0x3c>)
 80036a4:	460c      	mov	r4, r1
 80036a6:	6831      	ldr	r1, [r6, #0]
 80036a8:	4605      	mov	r5, r0
 80036aa:	b911      	cbnz	r1, 80036b2 <sbrk_aligned+0x12>
 80036ac:	f000 fba6 	bl	8003dfc <_sbrk_r>
 80036b0:	6030      	str	r0, [r6, #0]
 80036b2:	4621      	mov	r1, r4
 80036b4:	4628      	mov	r0, r5
 80036b6:	f000 fba1 	bl	8003dfc <_sbrk_r>
 80036ba:	1c43      	adds	r3, r0, #1
 80036bc:	d00a      	beq.n	80036d4 <sbrk_aligned+0x34>
 80036be:	1cc4      	adds	r4, r0, #3
 80036c0:	f024 0403 	bic.w	r4, r4, #3
 80036c4:	42a0      	cmp	r0, r4
 80036c6:	d007      	beq.n	80036d8 <sbrk_aligned+0x38>
 80036c8:	1a21      	subs	r1, r4, r0
 80036ca:	4628      	mov	r0, r5
 80036cc:	f000 fb96 	bl	8003dfc <_sbrk_r>
 80036d0:	3001      	adds	r0, #1
 80036d2:	d101      	bne.n	80036d8 <sbrk_aligned+0x38>
 80036d4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80036d8:	4620      	mov	r0, r4
 80036da:	bd70      	pop	{r4, r5, r6, pc}
 80036dc:	20000258 	.word	0x20000258

080036e0 <_malloc_r>:
 80036e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80036e4:	1ccd      	adds	r5, r1, #3
 80036e6:	f025 0503 	bic.w	r5, r5, #3
 80036ea:	3508      	adds	r5, #8
 80036ec:	2d0c      	cmp	r5, #12
 80036ee:	bf38      	it	cc
 80036f0:	250c      	movcc	r5, #12
 80036f2:	2d00      	cmp	r5, #0
 80036f4:	4607      	mov	r7, r0
 80036f6:	db01      	blt.n	80036fc <_malloc_r+0x1c>
 80036f8:	42a9      	cmp	r1, r5
 80036fa:	d905      	bls.n	8003708 <_malloc_r+0x28>
 80036fc:	230c      	movs	r3, #12
 80036fe:	603b      	str	r3, [r7, #0]
 8003700:	2600      	movs	r6, #0
 8003702:	4630      	mov	r0, r6
 8003704:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003708:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80037dc <_malloc_r+0xfc>
 800370c:	f000 f868 	bl	80037e0 <__malloc_lock>
 8003710:	f8d8 3000 	ldr.w	r3, [r8]
 8003714:	461c      	mov	r4, r3
 8003716:	bb5c      	cbnz	r4, 8003770 <_malloc_r+0x90>
 8003718:	4629      	mov	r1, r5
 800371a:	4638      	mov	r0, r7
 800371c:	f7ff ffc0 	bl	80036a0 <sbrk_aligned>
 8003720:	1c43      	adds	r3, r0, #1
 8003722:	4604      	mov	r4, r0
 8003724:	d155      	bne.n	80037d2 <_malloc_r+0xf2>
 8003726:	f8d8 4000 	ldr.w	r4, [r8]
 800372a:	4626      	mov	r6, r4
 800372c:	2e00      	cmp	r6, #0
 800372e:	d145      	bne.n	80037bc <_malloc_r+0xdc>
 8003730:	2c00      	cmp	r4, #0
 8003732:	d048      	beq.n	80037c6 <_malloc_r+0xe6>
 8003734:	6823      	ldr	r3, [r4, #0]
 8003736:	4631      	mov	r1, r6
 8003738:	4638      	mov	r0, r7
 800373a:	eb04 0903 	add.w	r9, r4, r3
 800373e:	f000 fb5d 	bl	8003dfc <_sbrk_r>
 8003742:	4581      	cmp	r9, r0
 8003744:	d13f      	bne.n	80037c6 <_malloc_r+0xe6>
 8003746:	6821      	ldr	r1, [r4, #0]
 8003748:	1a6d      	subs	r5, r5, r1
 800374a:	4629      	mov	r1, r5
 800374c:	4638      	mov	r0, r7
 800374e:	f7ff ffa7 	bl	80036a0 <sbrk_aligned>
 8003752:	3001      	adds	r0, #1
 8003754:	d037      	beq.n	80037c6 <_malloc_r+0xe6>
 8003756:	6823      	ldr	r3, [r4, #0]
 8003758:	442b      	add	r3, r5
 800375a:	6023      	str	r3, [r4, #0]
 800375c:	f8d8 3000 	ldr.w	r3, [r8]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d038      	beq.n	80037d6 <_malloc_r+0xf6>
 8003764:	685a      	ldr	r2, [r3, #4]
 8003766:	42a2      	cmp	r2, r4
 8003768:	d12b      	bne.n	80037c2 <_malloc_r+0xe2>
 800376a:	2200      	movs	r2, #0
 800376c:	605a      	str	r2, [r3, #4]
 800376e:	e00f      	b.n	8003790 <_malloc_r+0xb0>
 8003770:	6822      	ldr	r2, [r4, #0]
 8003772:	1b52      	subs	r2, r2, r5
 8003774:	d41f      	bmi.n	80037b6 <_malloc_r+0xd6>
 8003776:	2a0b      	cmp	r2, #11
 8003778:	d917      	bls.n	80037aa <_malloc_r+0xca>
 800377a:	1961      	adds	r1, r4, r5
 800377c:	42a3      	cmp	r3, r4
 800377e:	6025      	str	r5, [r4, #0]
 8003780:	bf18      	it	ne
 8003782:	6059      	strne	r1, [r3, #4]
 8003784:	6863      	ldr	r3, [r4, #4]
 8003786:	bf08      	it	eq
 8003788:	f8c8 1000 	streq.w	r1, [r8]
 800378c:	5162      	str	r2, [r4, r5]
 800378e:	604b      	str	r3, [r1, #4]
 8003790:	4638      	mov	r0, r7
 8003792:	f104 060b 	add.w	r6, r4, #11
 8003796:	f000 f829 	bl	80037ec <__malloc_unlock>
 800379a:	f026 0607 	bic.w	r6, r6, #7
 800379e:	1d23      	adds	r3, r4, #4
 80037a0:	1af2      	subs	r2, r6, r3
 80037a2:	d0ae      	beq.n	8003702 <_malloc_r+0x22>
 80037a4:	1b9b      	subs	r3, r3, r6
 80037a6:	50a3      	str	r3, [r4, r2]
 80037a8:	e7ab      	b.n	8003702 <_malloc_r+0x22>
 80037aa:	42a3      	cmp	r3, r4
 80037ac:	6862      	ldr	r2, [r4, #4]
 80037ae:	d1dd      	bne.n	800376c <_malloc_r+0x8c>
 80037b0:	f8c8 2000 	str.w	r2, [r8]
 80037b4:	e7ec      	b.n	8003790 <_malloc_r+0xb0>
 80037b6:	4623      	mov	r3, r4
 80037b8:	6864      	ldr	r4, [r4, #4]
 80037ba:	e7ac      	b.n	8003716 <_malloc_r+0x36>
 80037bc:	4634      	mov	r4, r6
 80037be:	6876      	ldr	r6, [r6, #4]
 80037c0:	e7b4      	b.n	800372c <_malloc_r+0x4c>
 80037c2:	4613      	mov	r3, r2
 80037c4:	e7cc      	b.n	8003760 <_malloc_r+0x80>
 80037c6:	230c      	movs	r3, #12
 80037c8:	603b      	str	r3, [r7, #0]
 80037ca:	4638      	mov	r0, r7
 80037cc:	f000 f80e 	bl	80037ec <__malloc_unlock>
 80037d0:	e797      	b.n	8003702 <_malloc_r+0x22>
 80037d2:	6025      	str	r5, [r4, #0]
 80037d4:	e7dc      	b.n	8003790 <_malloc_r+0xb0>
 80037d6:	605b      	str	r3, [r3, #4]
 80037d8:	deff      	udf	#255	; 0xff
 80037da:	bf00      	nop
 80037dc:	20000254 	.word	0x20000254

080037e0 <__malloc_lock>:
 80037e0:	4801      	ldr	r0, [pc, #4]	; (80037e8 <__malloc_lock+0x8>)
 80037e2:	f7ff bf0f 	b.w	8003604 <__retarget_lock_acquire_recursive>
 80037e6:	bf00      	nop
 80037e8:	20000250 	.word	0x20000250

080037ec <__malloc_unlock>:
 80037ec:	4801      	ldr	r0, [pc, #4]	; (80037f4 <__malloc_unlock+0x8>)
 80037ee:	f7ff bf0a 	b.w	8003606 <__retarget_lock_release_recursive>
 80037f2:	bf00      	nop
 80037f4:	20000250 	.word	0x20000250

080037f8 <__ssputs_r>:
 80037f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037fc:	688e      	ldr	r6, [r1, #8]
 80037fe:	461f      	mov	r7, r3
 8003800:	42be      	cmp	r6, r7
 8003802:	680b      	ldr	r3, [r1, #0]
 8003804:	4682      	mov	sl, r0
 8003806:	460c      	mov	r4, r1
 8003808:	4690      	mov	r8, r2
 800380a:	d82c      	bhi.n	8003866 <__ssputs_r+0x6e>
 800380c:	898a      	ldrh	r2, [r1, #12]
 800380e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003812:	d026      	beq.n	8003862 <__ssputs_r+0x6a>
 8003814:	6965      	ldr	r5, [r4, #20]
 8003816:	6909      	ldr	r1, [r1, #16]
 8003818:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800381c:	eba3 0901 	sub.w	r9, r3, r1
 8003820:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003824:	1c7b      	adds	r3, r7, #1
 8003826:	444b      	add	r3, r9
 8003828:	106d      	asrs	r5, r5, #1
 800382a:	429d      	cmp	r5, r3
 800382c:	bf38      	it	cc
 800382e:	461d      	movcc	r5, r3
 8003830:	0553      	lsls	r3, r2, #21
 8003832:	d527      	bpl.n	8003884 <__ssputs_r+0x8c>
 8003834:	4629      	mov	r1, r5
 8003836:	f7ff ff53 	bl	80036e0 <_malloc_r>
 800383a:	4606      	mov	r6, r0
 800383c:	b360      	cbz	r0, 8003898 <__ssputs_r+0xa0>
 800383e:	6921      	ldr	r1, [r4, #16]
 8003840:	464a      	mov	r2, r9
 8003842:	f000 faeb 	bl	8003e1c <memcpy>
 8003846:	89a3      	ldrh	r3, [r4, #12]
 8003848:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800384c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003850:	81a3      	strh	r3, [r4, #12]
 8003852:	6126      	str	r6, [r4, #16]
 8003854:	6165      	str	r5, [r4, #20]
 8003856:	444e      	add	r6, r9
 8003858:	eba5 0509 	sub.w	r5, r5, r9
 800385c:	6026      	str	r6, [r4, #0]
 800385e:	60a5      	str	r5, [r4, #8]
 8003860:	463e      	mov	r6, r7
 8003862:	42be      	cmp	r6, r7
 8003864:	d900      	bls.n	8003868 <__ssputs_r+0x70>
 8003866:	463e      	mov	r6, r7
 8003868:	6820      	ldr	r0, [r4, #0]
 800386a:	4632      	mov	r2, r6
 800386c:	4641      	mov	r1, r8
 800386e:	f000 faab 	bl	8003dc8 <memmove>
 8003872:	68a3      	ldr	r3, [r4, #8]
 8003874:	1b9b      	subs	r3, r3, r6
 8003876:	60a3      	str	r3, [r4, #8]
 8003878:	6823      	ldr	r3, [r4, #0]
 800387a:	4433      	add	r3, r6
 800387c:	6023      	str	r3, [r4, #0]
 800387e:	2000      	movs	r0, #0
 8003880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003884:	462a      	mov	r2, r5
 8003886:	f000 fad7 	bl	8003e38 <_realloc_r>
 800388a:	4606      	mov	r6, r0
 800388c:	2800      	cmp	r0, #0
 800388e:	d1e0      	bne.n	8003852 <__ssputs_r+0x5a>
 8003890:	6921      	ldr	r1, [r4, #16]
 8003892:	4650      	mov	r0, sl
 8003894:	f7ff feb8 	bl	8003608 <_free_r>
 8003898:	230c      	movs	r3, #12
 800389a:	f8ca 3000 	str.w	r3, [sl]
 800389e:	89a3      	ldrh	r3, [r4, #12]
 80038a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038a4:	81a3      	strh	r3, [r4, #12]
 80038a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80038aa:	e7e9      	b.n	8003880 <__ssputs_r+0x88>

080038ac <_svfiprintf_r>:
 80038ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038b0:	4698      	mov	r8, r3
 80038b2:	898b      	ldrh	r3, [r1, #12]
 80038b4:	061b      	lsls	r3, r3, #24
 80038b6:	b09d      	sub	sp, #116	; 0x74
 80038b8:	4607      	mov	r7, r0
 80038ba:	460d      	mov	r5, r1
 80038bc:	4614      	mov	r4, r2
 80038be:	d50e      	bpl.n	80038de <_svfiprintf_r+0x32>
 80038c0:	690b      	ldr	r3, [r1, #16]
 80038c2:	b963      	cbnz	r3, 80038de <_svfiprintf_r+0x32>
 80038c4:	2140      	movs	r1, #64	; 0x40
 80038c6:	f7ff ff0b 	bl	80036e0 <_malloc_r>
 80038ca:	6028      	str	r0, [r5, #0]
 80038cc:	6128      	str	r0, [r5, #16]
 80038ce:	b920      	cbnz	r0, 80038da <_svfiprintf_r+0x2e>
 80038d0:	230c      	movs	r3, #12
 80038d2:	603b      	str	r3, [r7, #0]
 80038d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80038d8:	e0d0      	b.n	8003a7c <_svfiprintf_r+0x1d0>
 80038da:	2340      	movs	r3, #64	; 0x40
 80038dc:	616b      	str	r3, [r5, #20]
 80038de:	2300      	movs	r3, #0
 80038e0:	9309      	str	r3, [sp, #36]	; 0x24
 80038e2:	2320      	movs	r3, #32
 80038e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80038e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80038ec:	2330      	movs	r3, #48	; 0x30
 80038ee:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003a94 <_svfiprintf_r+0x1e8>
 80038f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80038f6:	f04f 0901 	mov.w	r9, #1
 80038fa:	4623      	mov	r3, r4
 80038fc:	469a      	mov	sl, r3
 80038fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003902:	b10a      	cbz	r2, 8003908 <_svfiprintf_r+0x5c>
 8003904:	2a25      	cmp	r2, #37	; 0x25
 8003906:	d1f9      	bne.n	80038fc <_svfiprintf_r+0x50>
 8003908:	ebba 0b04 	subs.w	fp, sl, r4
 800390c:	d00b      	beq.n	8003926 <_svfiprintf_r+0x7a>
 800390e:	465b      	mov	r3, fp
 8003910:	4622      	mov	r2, r4
 8003912:	4629      	mov	r1, r5
 8003914:	4638      	mov	r0, r7
 8003916:	f7ff ff6f 	bl	80037f8 <__ssputs_r>
 800391a:	3001      	adds	r0, #1
 800391c:	f000 80a9 	beq.w	8003a72 <_svfiprintf_r+0x1c6>
 8003920:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003922:	445a      	add	r2, fp
 8003924:	9209      	str	r2, [sp, #36]	; 0x24
 8003926:	f89a 3000 	ldrb.w	r3, [sl]
 800392a:	2b00      	cmp	r3, #0
 800392c:	f000 80a1 	beq.w	8003a72 <_svfiprintf_r+0x1c6>
 8003930:	2300      	movs	r3, #0
 8003932:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003936:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800393a:	f10a 0a01 	add.w	sl, sl, #1
 800393e:	9304      	str	r3, [sp, #16]
 8003940:	9307      	str	r3, [sp, #28]
 8003942:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003946:	931a      	str	r3, [sp, #104]	; 0x68
 8003948:	4654      	mov	r4, sl
 800394a:	2205      	movs	r2, #5
 800394c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003950:	4850      	ldr	r0, [pc, #320]	; (8003a94 <_svfiprintf_r+0x1e8>)
 8003952:	f7fc fc4d 	bl	80001f0 <memchr>
 8003956:	9a04      	ldr	r2, [sp, #16]
 8003958:	b9d8      	cbnz	r0, 8003992 <_svfiprintf_r+0xe6>
 800395a:	06d0      	lsls	r0, r2, #27
 800395c:	bf44      	itt	mi
 800395e:	2320      	movmi	r3, #32
 8003960:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003964:	0711      	lsls	r1, r2, #28
 8003966:	bf44      	itt	mi
 8003968:	232b      	movmi	r3, #43	; 0x2b
 800396a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800396e:	f89a 3000 	ldrb.w	r3, [sl]
 8003972:	2b2a      	cmp	r3, #42	; 0x2a
 8003974:	d015      	beq.n	80039a2 <_svfiprintf_r+0xf6>
 8003976:	9a07      	ldr	r2, [sp, #28]
 8003978:	4654      	mov	r4, sl
 800397a:	2000      	movs	r0, #0
 800397c:	f04f 0c0a 	mov.w	ip, #10
 8003980:	4621      	mov	r1, r4
 8003982:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003986:	3b30      	subs	r3, #48	; 0x30
 8003988:	2b09      	cmp	r3, #9
 800398a:	d94d      	bls.n	8003a28 <_svfiprintf_r+0x17c>
 800398c:	b1b0      	cbz	r0, 80039bc <_svfiprintf_r+0x110>
 800398e:	9207      	str	r2, [sp, #28]
 8003990:	e014      	b.n	80039bc <_svfiprintf_r+0x110>
 8003992:	eba0 0308 	sub.w	r3, r0, r8
 8003996:	fa09 f303 	lsl.w	r3, r9, r3
 800399a:	4313      	orrs	r3, r2
 800399c:	9304      	str	r3, [sp, #16]
 800399e:	46a2      	mov	sl, r4
 80039a0:	e7d2      	b.n	8003948 <_svfiprintf_r+0x9c>
 80039a2:	9b03      	ldr	r3, [sp, #12]
 80039a4:	1d19      	adds	r1, r3, #4
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	9103      	str	r1, [sp, #12]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	bfbb      	ittet	lt
 80039ae:	425b      	neglt	r3, r3
 80039b0:	f042 0202 	orrlt.w	r2, r2, #2
 80039b4:	9307      	strge	r3, [sp, #28]
 80039b6:	9307      	strlt	r3, [sp, #28]
 80039b8:	bfb8      	it	lt
 80039ba:	9204      	strlt	r2, [sp, #16]
 80039bc:	7823      	ldrb	r3, [r4, #0]
 80039be:	2b2e      	cmp	r3, #46	; 0x2e
 80039c0:	d10c      	bne.n	80039dc <_svfiprintf_r+0x130>
 80039c2:	7863      	ldrb	r3, [r4, #1]
 80039c4:	2b2a      	cmp	r3, #42	; 0x2a
 80039c6:	d134      	bne.n	8003a32 <_svfiprintf_r+0x186>
 80039c8:	9b03      	ldr	r3, [sp, #12]
 80039ca:	1d1a      	adds	r2, r3, #4
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	9203      	str	r2, [sp, #12]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	bfb8      	it	lt
 80039d4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80039d8:	3402      	adds	r4, #2
 80039da:	9305      	str	r3, [sp, #20]
 80039dc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003aa4 <_svfiprintf_r+0x1f8>
 80039e0:	7821      	ldrb	r1, [r4, #0]
 80039e2:	2203      	movs	r2, #3
 80039e4:	4650      	mov	r0, sl
 80039e6:	f7fc fc03 	bl	80001f0 <memchr>
 80039ea:	b138      	cbz	r0, 80039fc <_svfiprintf_r+0x150>
 80039ec:	9b04      	ldr	r3, [sp, #16]
 80039ee:	eba0 000a 	sub.w	r0, r0, sl
 80039f2:	2240      	movs	r2, #64	; 0x40
 80039f4:	4082      	lsls	r2, r0
 80039f6:	4313      	orrs	r3, r2
 80039f8:	3401      	adds	r4, #1
 80039fa:	9304      	str	r3, [sp, #16]
 80039fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a00:	4825      	ldr	r0, [pc, #148]	; (8003a98 <_svfiprintf_r+0x1ec>)
 8003a02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003a06:	2206      	movs	r2, #6
 8003a08:	f7fc fbf2 	bl	80001f0 <memchr>
 8003a0c:	2800      	cmp	r0, #0
 8003a0e:	d038      	beq.n	8003a82 <_svfiprintf_r+0x1d6>
 8003a10:	4b22      	ldr	r3, [pc, #136]	; (8003a9c <_svfiprintf_r+0x1f0>)
 8003a12:	bb1b      	cbnz	r3, 8003a5c <_svfiprintf_r+0x1b0>
 8003a14:	9b03      	ldr	r3, [sp, #12]
 8003a16:	3307      	adds	r3, #7
 8003a18:	f023 0307 	bic.w	r3, r3, #7
 8003a1c:	3308      	adds	r3, #8
 8003a1e:	9303      	str	r3, [sp, #12]
 8003a20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a22:	4433      	add	r3, r6
 8003a24:	9309      	str	r3, [sp, #36]	; 0x24
 8003a26:	e768      	b.n	80038fa <_svfiprintf_r+0x4e>
 8003a28:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a2c:	460c      	mov	r4, r1
 8003a2e:	2001      	movs	r0, #1
 8003a30:	e7a6      	b.n	8003980 <_svfiprintf_r+0xd4>
 8003a32:	2300      	movs	r3, #0
 8003a34:	3401      	adds	r4, #1
 8003a36:	9305      	str	r3, [sp, #20]
 8003a38:	4619      	mov	r1, r3
 8003a3a:	f04f 0c0a 	mov.w	ip, #10
 8003a3e:	4620      	mov	r0, r4
 8003a40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a44:	3a30      	subs	r2, #48	; 0x30
 8003a46:	2a09      	cmp	r2, #9
 8003a48:	d903      	bls.n	8003a52 <_svfiprintf_r+0x1a6>
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d0c6      	beq.n	80039dc <_svfiprintf_r+0x130>
 8003a4e:	9105      	str	r1, [sp, #20]
 8003a50:	e7c4      	b.n	80039dc <_svfiprintf_r+0x130>
 8003a52:	fb0c 2101 	mla	r1, ip, r1, r2
 8003a56:	4604      	mov	r4, r0
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e7f0      	b.n	8003a3e <_svfiprintf_r+0x192>
 8003a5c:	ab03      	add	r3, sp, #12
 8003a5e:	9300      	str	r3, [sp, #0]
 8003a60:	462a      	mov	r2, r5
 8003a62:	4b0f      	ldr	r3, [pc, #60]	; (8003aa0 <_svfiprintf_r+0x1f4>)
 8003a64:	a904      	add	r1, sp, #16
 8003a66:	4638      	mov	r0, r7
 8003a68:	f3af 8000 	nop.w
 8003a6c:	1c42      	adds	r2, r0, #1
 8003a6e:	4606      	mov	r6, r0
 8003a70:	d1d6      	bne.n	8003a20 <_svfiprintf_r+0x174>
 8003a72:	89ab      	ldrh	r3, [r5, #12]
 8003a74:	065b      	lsls	r3, r3, #25
 8003a76:	f53f af2d 	bmi.w	80038d4 <_svfiprintf_r+0x28>
 8003a7a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003a7c:	b01d      	add	sp, #116	; 0x74
 8003a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a82:	ab03      	add	r3, sp, #12
 8003a84:	9300      	str	r3, [sp, #0]
 8003a86:	462a      	mov	r2, r5
 8003a88:	4b05      	ldr	r3, [pc, #20]	; (8003aa0 <_svfiprintf_r+0x1f4>)
 8003a8a:	a904      	add	r1, sp, #16
 8003a8c:	4638      	mov	r0, r7
 8003a8e:	f000 f879 	bl	8003b84 <_printf_i>
 8003a92:	e7eb      	b.n	8003a6c <_svfiprintf_r+0x1c0>
 8003a94:	08003ee0 	.word	0x08003ee0
 8003a98:	08003eea 	.word	0x08003eea
 8003a9c:	00000000 	.word	0x00000000
 8003aa0:	080037f9 	.word	0x080037f9
 8003aa4:	08003ee6 	.word	0x08003ee6

08003aa8 <_printf_common>:
 8003aa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003aac:	4616      	mov	r6, r2
 8003aae:	4699      	mov	r9, r3
 8003ab0:	688a      	ldr	r2, [r1, #8]
 8003ab2:	690b      	ldr	r3, [r1, #16]
 8003ab4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	bfb8      	it	lt
 8003abc:	4613      	movlt	r3, r2
 8003abe:	6033      	str	r3, [r6, #0]
 8003ac0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ac4:	4607      	mov	r7, r0
 8003ac6:	460c      	mov	r4, r1
 8003ac8:	b10a      	cbz	r2, 8003ace <_printf_common+0x26>
 8003aca:	3301      	adds	r3, #1
 8003acc:	6033      	str	r3, [r6, #0]
 8003ace:	6823      	ldr	r3, [r4, #0]
 8003ad0:	0699      	lsls	r1, r3, #26
 8003ad2:	bf42      	ittt	mi
 8003ad4:	6833      	ldrmi	r3, [r6, #0]
 8003ad6:	3302      	addmi	r3, #2
 8003ad8:	6033      	strmi	r3, [r6, #0]
 8003ada:	6825      	ldr	r5, [r4, #0]
 8003adc:	f015 0506 	ands.w	r5, r5, #6
 8003ae0:	d106      	bne.n	8003af0 <_printf_common+0x48>
 8003ae2:	f104 0a19 	add.w	sl, r4, #25
 8003ae6:	68e3      	ldr	r3, [r4, #12]
 8003ae8:	6832      	ldr	r2, [r6, #0]
 8003aea:	1a9b      	subs	r3, r3, r2
 8003aec:	42ab      	cmp	r3, r5
 8003aee:	dc26      	bgt.n	8003b3e <_printf_common+0x96>
 8003af0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003af4:	1e13      	subs	r3, r2, #0
 8003af6:	6822      	ldr	r2, [r4, #0]
 8003af8:	bf18      	it	ne
 8003afa:	2301      	movne	r3, #1
 8003afc:	0692      	lsls	r2, r2, #26
 8003afe:	d42b      	bmi.n	8003b58 <_printf_common+0xb0>
 8003b00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b04:	4649      	mov	r1, r9
 8003b06:	4638      	mov	r0, r7
 8003b08:	47c0      	blx	r8
 8003b0a:	3001      	adds	r0, #1
 8003b0c:	d01e      	beq.n	8003b4c <_printf_common+0xa4>
 8003b0e:	6823      	ldr	r3, [r4, #0]
 8003b10:	6922      	ldr	r2, [r4, #16]
 8003b12:	f003 0306 	and.w	r3, r3, #6
 8003b16:	2b04      	cmp	r3, #4
 8003b18:	bf02      	ittt	eq
 8003b1a:	68e5      	ldreq	r5, [r4, #12]
 8003b1c:	6833      	ldreq	r3, [r6, #0]
 8003b1e:	1aed      	subeq	r5, r5, r3
 8003b20:	68a3      	ldr	r3, [r4, #8]
 8003b22:	bf0c      	ite	eq
 8003b24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b28:	2500      	movne	r5, #0
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	bfc4      	itt	gt
 8003b2e:	1a9b      	subgt	r3, r3, r2
 8003b30:	18ed      	addgt	r5, r5, r3
 8003b32:	2600      	movs	r6, #0
 8003b34:	341a      	adds	r4, #26
 8003b36:	42b5      	cmp	r5, r6
 8003b38:	d11a      	bne.n	8003b70 <_printf_common+0xc8>
 8003b3a:	2000      	movs	r0, #0
 8003b3c:	e008      	b.n	8003b50 <_printf_common+0xa8>
 8003b3e:	2301      	movs	r3, #1
 8003b40:	4652      	mov	r2, sl
 8003b42:	4649      	mov	r1, r9
 8003b44:	4638      	mov	r0, r7
 8003b46:	47c0      	blx	r8
 8003b48:	3001      	adds	r0, #1
 8003b4a:	d103      	bne.n	8003b54 <_printf_common+0xac>
 8003b4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b54:	3501      	adds	r5, #1
 8003b56:	e7c6      	b.n	8003ae6 <_printf_common+0x3e>
 8003b58:	18e1      	adds	r1, r4, r3
 8003b5a:	1c5a      	adds	r2, r3, #1
 8003b5c:	2030      	movs	r0, #48	; 0x30
 8003b5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003b62:	4422      	add	r2, r4
 8003b64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003b68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003b6c:	3302      	adds	r3, #2
 8003b6e:	e7c7      	b.n	8003b00 <_printf_common+0x58>
 8003b70:	2301      	movs	r3, #1
 8003b72:	4622      	mov	r2, r4
 8003b74:	4649      	mov	r1, r9
 8003b76:	4638      	mov	r0, r7
 8003b78:	47c0      	blx	r8
 8003b7a:	3001      	adds	r0, #1
 8003b7c:	d0e6      	beq.n	8003b4c <_printf_common+0xa4>
 8003b7e:	3601      	adds	r6, #1
 8003b80:	e7d9      	b.n	8003b36 <_printf_common+0x8e>
	...

08003b84 <_printf_i>:
 8003b84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b88:	7e0f      	ldrb	r7, [r1, #24]
 8003b8a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003b8c:	2f78      	cmp	r7, #120	; 0x78
 8003b8e:	4691      	mov	r9, r2
 8003b90:	4680      	mov	r8, r0
 8003b92:	460c      	mov	r4, r1
 8003b94:	469a      	mov	sl, r3
 8003b96:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003b9a:	d807      	bhi.n	8003bac <_printf_i+0x28>
 8003b9c:	2f62      	cmp	r7, #98	; 0x62
 8003b9e:	d80a      	bhi.n	8003bb6 <_printf_i+0x32>
 8003ba0:	2f00      	cmp	r7, #0
 8003ba2:	f000 80d4 	beq.w	8003d4e <_printf_i+0x1ca>
 8003ba6:	2f58      	cmp	r7, #88	; 0x58
 8003ba8:	f000 80c0 	beq.w	8003d2c <_printf_i+0x1a8>
 8003bac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003bb0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003bb4:	e03a      	b.n	8003c2c <_printf_i+0xa8>
 8003bb6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003bba:	2b15      	cmp	r3, #21
 8003bbc:	d8f6      	bhi.n	8003bac <_printf_i+0x28>
 8003bbe:	a101      	add	r1, pc, #4	; (adr r1, 8003bc4 <_printf_i+0x40>)
 8003bc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003bc4:	08003c1d 	.word	0x08003c1d
 8003bc8:	08003c31 	.word	0x08003c31
 8003bcc:	08003bad 	.word	0x08003bad
 8003bd0:	08003bad 	.word	0x08003bad
 8003bd4:	08003bad 	.word	0x08003bad
 8003bd8:	08003bad 	.word	0x08003bad
 8003bdc:	08003c31 	.word	0x08003c31
 8003be0:	08003bad 	.word	0x08003bad
 8003be4:	08003bad 	.word	0x08003bad
 8003be8:	08003bad 	.word	0x08003bad
 8003bec:	08003bad 	.word	0x08003bad
 8003bf0:	08003d35 	.word	0x08003d35
 8003bf4:	08003c5d 	.word	0x08003c5d
 8003bf8:	08003cef 	.word	0x08003cef
 8003bfc:	08003bad 	.word	0x08003bad
 8003c00:	08003bad 	.word	0x08003bad
 8003c04:	08003d57 	.word	0x08003d57
 8003c08:	08003bad 	.word	0x08003bad
 8003c0c:	08003c5d 	.word	0x08003c5d
 8003c10:	08003bad 	.word	0x08003bad
 8003c14:	08003bad 	.word	0x08003bad
 8003c18:	08003cf7 	.word	0x08003cf7
 8003c1c:	682b      	ldr	r3, [r5, #0]
 8003c1e:	1d1a      	adds	r2, r3, #4
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	602a      	str	r2, [r5, #0]
 8003c24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e09f      	b.n	8003d70 <_printf_i+0x1ec>
 8003c30:	6820      	ldr	r0, [r4, #0]
 8003c32:	682b      	ldr	r3, [r5, #0]
 8003c34:	0607      	lsls	r7, r0, #24
 8003c36:	f103 0104 	add.w	r1, r3, #4
 8003c3a:	6029      	str	r1, [r5, #0]
 8003c3c:	d501      	bpl.n	8003c42 <_printf_i+0xbe>
 8003c3e:	681e      	ldr	r6, [r3, #0]
 8003c40:	e003      	b.n	8003c4a <_printf_i+0xc6>
 8003c42:	0646      	lsls	r6, r0, #25
 8003c44:	d5fb      	bpl.n	8003c3e <_printf_i+0xba>
 8003c46:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003c4a:	2e00      	cmp	r6, #0
 8003c4c:	da03      	bge.n	8003c56 <_printf_i+0xd2>
 8003c4e:	232d      	movs	r3, #45	; 0x2d
 8003c50:	4276      	negs	r6, r6
 8003c52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c56:	485a      	ldr	r0, [pc, #360]	; (8003dc0 <_printf_i+0x23c>)
 8003c58:	230a      	movs	r3, #10
 8003c5a:	e012      	b.n	8003c82 <_printf_i+0xfe>
 8003c5c:	682b      	ldr	r3, [r5, #0]
 8003c5e:	6820      	ldr	r0, [r4, #0]
 8003c60:	1d19      	adds	r1, r3, #4
 8003c62:	6029      	str	r1, [r5, #0]
 8003c64:	0605      	lsls	r5, r0, #24
 8003c66:	d501      	bpl.n	8003c6c <_printf_i+0xe8>
 8003c68:	681e      	ldr	r6, [r3, #0]
 8003c6a:	e002      	b.n	8003c72 <_printf_i+0xee>
 8003c6c:	0641      	lsls	r1, r0, #25
 8003c6e:	d5fb      	bpl.n	8003c68 <_printf_i+0xe4>
 8003c70:	881e      	ldrh	r6, [r3, #0]
 8003c72:	4853      	ldr	r0, [pc, #332]	; (8003dc0 <_printf_i+0x23c>)
 8003c74:	2f6f      	cmp	r7, #111	; 0x6f
 8003c76:	bf0c      	ite	eq
 8003c78:	2308      	moveq	r3, #8
 8003c7a:	230a      	movne	r3, #10
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003c82:	6865      	ldr	r5, [r4, #4]
 8003c84:	60a5      	str	r5, [r4, #8]
 8003c86:	2d00      	cmp	r5, #0
 8003c88:	bfa2      	ittt	ge
 8003c8a:	6821      	ldrge	r1, [r4, #0]
 8003c8c:	f021 0104 	bicge.w	r1, r1, #4
 8003c90:	6021      	strge	r1, [r4, #0]
 8003c92:	b90e      	cbnz	r6, 8003c98 <_printf_i+0x114>
 8003c94:	2d00      	cmp	r5, #0
 8003c96:	d04b      	beq.n	8003d30 <_printf_i+0x1ac>
 8003c98:	4615      	mov	r5, r2
 8003c9a:	fbb6 f1f3 	udiv	r1, r6, r3
 8003c9e:	fb03 6711 	mls	r7, r3, r1, r6
 8003ca2:	5dc7      	ldrb	r7, [r0, r7]
 8003ca4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003ca8:	4637      	mov	r7, r6
 8003caa:	42bb      	cmp	r3, r7
 8003cac:	460e      	mov	r6, r1
 8003cae:	d9f4      	bls.n	8003c9a <_printf_i+0x116>
 8003cb0:	2b08      	cmp	r3, #8
 8003cb2:	d10b      	bne.n	8003ccc <_printf_i+0x148>
 8003cb4:	6823      	ldr	r3, [r4, #0]
 8003cb6:	07de      	lsls	r6, r3, #31
 8003cb8:	d508      	bpl.n	8003ccc <_printf_i+0x148>
 8003cba:	6923      	ldr	r3, [r4, #16]
 8003cbc:	6861      	ldr	r1, [r4, #4]
 8003cbe:	4299      	cmp	r1, r3
 8003cc0:	bfde      	ittt	le
 8003cc2:	2330      	movle	r3, #48	; 0x30
 8003cc4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003cc8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003ccc:	1b52      	subs	r2, r2, r5
 8003cce:	6122      	str	r2, [r4, #16]
 8003cd0:	f8cd a000 	str.w	sl, [sp]
 8003cd4:	464b      	mov	r3, r9
 8003cd6:	aa03      	add	r2, sp, #12
 8003cd8:	4621      	mov	r1, r4
 8003cda:	4640      	mov	r0, r8
 8003cdc:	f7ff fee4 	bl	8003aa8 <_printf_common>
 8003ce0:	3001      	adds	r0, #1
 8003ce2:	d14a      	bne.n	8003d7a <_printf_i+0x1f6>
 8003ce4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ce8:	b004      	add	sp, #16
 8003cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cee:	6823      	ldr	r3, [r4, #0]
 8003cf0:	f043 0320 	orr.w	r3, r3, #32
 8003cf4:	6023      	str	r3, [r4, #0]
 8003cf6:	4833      	ldr	r0, [pc, #204]	; (8003dc4 <_printf_i+0x240>)
 8003cf8:	2778      	movs	r7, #120	; 0x78
 8003cfa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003cfe:	6823      	ldr	r3, [r4, #0]
 8003d00:	6829      	ldr	r1, [r5, #0]
 8003d02:	061f      	lsls	r7, r3, #24
 8003d04:	f851 6b04 	ldr.w	r6, [r1], #4
 8003d08:	d402      	bmi.n	8003d10 <_printf_i+0x18c>
 8003d0a:	065f      	lsls	r7, r3, #25
 8003d0c:	bf48      	it	mi
 8003d0e:	b2b6      	uxthmi	r6, r6
 8003d10:	07df      	lsls	r7, r3, #31
 8003d12:	bf48      	it	mi
 8003d14:	f043 0320 	orrmi.w	r3, r3, #32
 8003d18:	6029      	str	r1, [r5, #0]
 8003d1a:	bf48      	it	mi
 8003d1c:	6023      	strmi	r3, [r4, #0]
 8003d1e:	b91e      	cbnz	r6, 8003d28 <_printf_i+0x1a4>
 8003d20:	6823      	ldr	r3, [r4, #0]
 8003d22:	f023 0320 	bic.w	r3, r3, #32
 8003d26:	6023      	str	r3, [r4, #0]
 8003d28:	2310      	movs	r3, #16
 8003d2a:	e7a7      	b.n	8003c7c <_printf_i+0xf8>
 8003d2c:	4824      	ldr	r0, [pc, #144]	; (8003dc0 <_printf_i+0x23c>)
 8003d2e:	e7e4      	b.n	8003cfa <_printf_i+0x176>
 8003d30:	4615      	mov	r5, r2
 8003d32:	e7bd      	b.n	8003cb0 <_printf_i+0x12c>
 8003d34:	682b      	ldr	r3, [r5, #0]
 8003d36:	6826      	ldr	r6, [r4, #0]
 8003d38:	6961      	ldr	r1, [r4, #20]
 8003d3a:	1d18      	adds	r0, r3, #4
 8003d3c:	6028      	str	r0, [r5, #0]
 8003d3e:	0635      	lsls	r5, r6, #24
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	d501      	bpl.n	8003d48 <_printf_i+0x1c4>
 8003d44:	6019      	str	r1, [r3, #0]
 8003d46:	e002      	b.n	8003d4e <_printf_i+0x1ca>
 8003d48:	0670      	lsls	r0, r6, #25
 8003d4a:	d5fb      	bpl.n	8003d44 <_printf_i+0x1c0>
 8003d4c:	8019      	strh	r1, [r3, #0]
 8003d4e:	2300      	movs	r3, #0
 8003d50:	6123      	str	r3, [r4, #16]
 8003d52:	4615      	mov	r5, r2
 8003d54:	e7bc      	b.n	8003cd0 <_printf_i+0x14c>
 8003d56:	682b      	ldr	r3, [r5, #0]
 8003d58:	1d1a      	adds	r2, r3, #4
 8003d5a:	602a      	str	r2, [r5, #0]
 8003d5c:	681d      	ldr	r5, [r3, #0]
 8003d5e:	6862      	ldr	r2, [r4, #4]
 8003d60:	2100      	movs	r1, #0
 8003d62:	4628      	mov	r0, r5
 8003d64:	f7fc fa44 	bl	80001f0 <memchr>
 8003d68:	b108      	cbz	r0, 8003d6e <_printf_i+0x1ea>
 8003d6a:	1b40      	subs	r0, r0, r5
 8003d6c:	6060      	str	r0, [r4, #4]
 8003d6e:	6863      	ldr	r3, [r4, #4]
 8003d70:	6123      	str	r3, [r4, #16]
 8003d72:	2300      	movs	r3, #0
 8003d74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d78:	e7aa      	b.n	8003cd0 <_printf_i+0x14c>
 8003d7a:	6923      	ldr	r3, [r4, #16]
 8003d7c:	462a      	mov	r2, r5
 8003d7e:	4649      	mov	r1, r9
 8003d80:	4640      	mov	r0, r8
 8003d82:	47d0      	blx	sl
 8003d84:	3001      	adds	r0, #1
 8003d86:	d0ad      	beq.n	8003ce4 <_printf_i+0x160>
 8003d88:	6823      	ldr	r3, [r4, #0]
 8003d8a:	079b      	lsls	r3, r3, #30
 8003d8c:	d413      	bmi.n	8003db6 <_printf_i+0x232>
 8003d8e:	68e0      	ldr	r0, [r4, #12]
 8003d90:	9b03      	ldr	r3, [sp, #12]
 8003d92:	4298      	cmp	r0, r3
 8003d94:	bfb8      	it	lt
 8003d96:	4618      	movlt	r0, r3
 8003d98:	e7a6      	b.n	8003ce8 <_printf_i+0x164>
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	4632      	mov	r2, r6
 8003d9e:	4649      	mov	r1, r9
 8003da0:	4640      	mov	r0, r8
 8003da2:	47d0      	blx	sl
 8003da4:	3001      	adds	r0, #1
 8003da6:	d09d      	beq.n	8003ce4 <_printf_i+0x160>
 8003da8:	3501      	adds	r5, #1
 8003daa:	68e3      	ldr	r3, [r4, #12]
 8003dac:	9903      	ldr	r1, [sp, #12]
 8003dae:	1a5b      	subs	r3, r3, r1
 8003db0:	42ab      	cmp	r3, r5
 8003db2:	dcf2      	bgt.n	8003d9a <_printf_i+0x216>
 8003db4:	e7eb      	b.n	8003d8e <_printf_i+0x20a>
 8003db6:	2500      	movs	r5, #0
 8003db8:	f104 0619 	add.w	r6, r4, #25
 8003dbc:	e7f5      	b.n	8003daa <_printf_i+0x226>
 8003dbe:	bf00      	nop
 8003dc0:	08003ef1 	.word	0x08003ef1
 8003dc4:	08003f02 	.word	0x08003f02

08003dc8 <memmove>:
 8003dc8:	4288      	cmp	r0, r1
 8003dca:	b510      	push	{r4, lr}
 8003dcc:	eb01 0402 	add.w	r4, r1, r2
 8003dd0:	d902      	bls.n	8003dd8 <memmove+0x10>
 8003dd2:	4284      	cmp	r4, r0
 8003dd4:	4623      	mov	r3, r4
 8003dd6:	d807      	bhi.n	8003de8 <memmove+0x20>
 8003dd8:	1e43      	subs	r3, r0, #1
 8003dda:	42a1      	cmp	r1, r4
 8003ddc:	d008      	beq.n	8003df0 <memmove+0x28>
 8003dde:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003de2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003de6:	e7f8      	b.n	8003dda <memmove+0x12>
 8003de8:	4402      	add	r2, r0
 8003dea:	4601      	mov	r1, r0
 8003dec:	428a      	cmp	r2, r1
 8003dee:	d100      	bne.n	8003df2 <memmove+0x2a>
 8003df0:	bd10      	pop	{r4, pc}
 8003df2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003df6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003dfa:	e7f7      	b.n	8003dec <memmove+0x24>

08003dfc <_sbrk_r>:
 8003dfc:	b538      	push	{r3, r4, r5, lr}
 8003dfe:	4d06      	ldr	r5, [pc, #24]	; (8003e18 <_sbrk_r+0x1c>)
 8003e00:	2300      	movs	r3, #0
 8003e02:	4604      	mov	r4, r0
 8003e04:	4608      	mov	r0, r1
 8003e06:	602b      	str	r3, [r5, #0]
 8003e08:	f7fc fbea 	bl	80005e0 <_sbrk>
 8003e0c:	1c43      	adds	r3, r0, #1
 8003e0e:	d102      	bne.n	8003e16 <_sbrk_r+0x1a>
 8003e10:	682b      	ldr	r3, [r5, #0]
 8003e12:	b103      	cbz	r3, 8003e16 <_sbrk_r+0x1a>
 8003e14:	6023      	str	r3, [r4, #0]
 8003e16:	bd38      	pop	{r3, r4, r5, pc}
 8003e18:	2000024c 	.word	0x2000024c

08003e1c <memcpy>:
 8003e1c:	440a      	add	r2, r1
 8003e1e:	4291      	cmp	r1, r2
 8003e20:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8003e24:	d100      	bne.n	8003e28 <memcpy+0xc>
 8003e26:	4770      	bx	lr
 8003e28:	b510      	push	{r4, lr}
 8003e2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e32:	4291      	cmp	r1, r2
 8003e34:	d1f9      	bne.n	8003e2a <memcpy+0xe>
 8003e36:	bd10      	pop	{r4, pc}

08003e38 <_realloc_r>:
 8003e38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e3c:	4680      	mov	r8, r0
 8003e3e:	4614      	mov	r4, r2
 8003e40:	460e      	mov	r6, r1
 8003e42:	b921      	cbnz	r1, 8003e4e <_realloc_r+0x16>
 8003e44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e48:	4611      	mov	r1, r2
 8003e4a:	f7ff bc49 	b.w	80036e0 <_malloc_r>
 8003e4e:	b92a      	cbnz	r2, 8003e5c <_realloc_r+0x24>
 8003e50:	f7ff fbda 	bl	8003608 <_free_r>
 8003e54:	4625      	mov	r5, r4
 8003e56:	4628      	mov	r0, r5
 8003e58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e5c:	f000 f81b 	bl	8003e96 <_malloc_usable_size_r>
 8003e60:	4284      	cmp	r4, r0
 8003e62:	4607      	mov	r7, r0
 8003e64:	d802      	bhi.n	8003e6c <_realloc_r+0x34>
 8003e66:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003e6a:	d812      	bhi.n	8003e92 <_realloc_r+0x5a>
 8003e6c:	4621      	mov	r1, r4
 8003e6e:	4640      	mov	r0, r8
 8003e70:	f7ff fc36 	bl	80036e0 <_malloc_r>
 8003e74:	4605      	mov	r5, r0
 8003e76:	2800      	cmp	r0, #0
 8003e78:	d0ed      	beq.n	8003e56 <_realloc_r+0x1e>
 8003e7a:	42bc      	cmp	r4, r7
 8003e7c:	4622      	mov	r2, r4
 8003e7e:	4631      	mov	r1, r6
 8003e80:	bf28      	it	cs
 8003e82:	463a      	movcs	r2, r7
 8003e84:	f7ff ffca 	bl	8003e1c <memcpy>
 8003e88:	4631      	mov	r1, r6
 8003e8a:	4640      	mov	r0, r8
 8003e8c:	f7ff fbbc 	bl	8003608 <_free_r>
 8003e90:	e7e1      	b.n	8003e56 <_realloc_r+0x1e>
 8003e92:	4635      	mov	r5, r6
 8003e94:	e7df      	b.n	8003e56 <_realloc_r+0x1e>

08003e96 <_malloc_usable_size_r>:
 8003e96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e9a:	1f18      	subs	r0, r3, #4
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	bfbc      	itt	lt
 8003ea0:	580b      	ldrlt	r3, [r1, r0]
 8003ea2:	18c0      	addlt	r0, r0, r3
 8003ea4:	4770      	bx	lr
	...

08003ea8 <_init>:
 8003ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eaa:	bf00      	nop
 8003eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003eae:	bc08      	pop	{r3}
 8003eb0:	469e      	mov	lr, r3
 8003eb2:	4770      	bx	lr

08003eb4 <_fini>:
 8003eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eb6:	bf00      	nop
 8003eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003eba:	bc08      	pop	{r3}
 8003ebc:	469e      	mov	lr, r3
 8003ebe:	4770      	bx	lr
