
SIMULATION REPORT          Generated on Mon Jul 31 22:24:50 2023


Design simulated: C:/Git/zahapat/FQEnv/simulator/unisim_verilog.glbl C:/Git/zahapat/FQEnv/simulator/unisim_verilog.fifo_rdselector
Number of signals/nets in design: 23
Number of processes in design: 41
Number of instances from user libraries in design: 2
Number of executable statements in design: 123

Simulator Parameters:

    Current directory: C:/Git/zahapat/FQEnv/simulator
    Project file: C:/Git/zahapat/FQEnv/simulator/project.mpf
    Project root directory: .
    Simulation time resolution: 1ps

List of Design units used:

    Module: std , acc : <novopt>
    Library: C:/intelFPGA/20.1/modelsim_ase/sv_std
    Source File: $MODEL_TECH/../verilog_src/std/std.sv
    Occurrences: 1

    Module: glbl , acc : <novopt>
    Library: C:/Git/zahapat/FQEnv/simulator/unisim_verilog
    Source File: C:/Xilinx/Vivado/2020.2/data/verilog/src/glbl.v
    Timescale: 1ps / 1ps
    Occurrences: 1

    Module: fifo_rdselector , acc : <novopt>
    Library: C:/Git/zahapat/FQEnv/simulator/unisim_verilog
    Source File: C:/Git/zahapat/FQEnv/modules/fifo_rdselector/hdl/fifo_rdselector.sv
    Occurrences: 1

