

================================================================
== Vitis HLS Report for 'matrixmul_Pipeline_Row_Col_Product'
================================================================
* Date:           Thu Sep  2 13:46:02 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        matrixmul_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-sfva784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  5.865 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.387 us|  0.387 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col_Product  |       27|       27|         2|          1|          1|    27|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     171|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     126|    -|
|Register         |        -|     -|      40|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      40|     297|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_1_1_U1  |mac_muladd_8s_8s_16ns_16_1_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln57_1_fu_160_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln57_fu_178_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln59_1_fu_335_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln59_fu_242_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln60_fu_274_p2       |         +|   0|  0|  12|           4|           4|
    |add_ln62_fu_320_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln63_1_fu_284_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln63_2_fu_309_p2     |         +|   0|  0|   7|           4|           4|
    |sub_ln63_1_fu_303_p2     |         -|   0|  0|   7|           4|           4|
    |sub_ln63_fu_218_p2       |         -|   0|  0|  12|           4|           4|
    |and_ln57_fu_236_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln57_fu_154_p2      |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln59_fu_184_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln62_1_fu_326_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln62_fu_230_p2      |      icmp|   0|  0|   8|           2|           2|
    |or_ln59_fu_248_p2        |        or|   0|  0|   2|           1|           1|
    |grp_fu_400_p2            |    select|   0|  0|  16|           1|           1|
    |select_ln57_1_fu_198_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln57_fu_190_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln59_2_fu_262_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln59_3_fu_341_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln59_fu_254_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln57_fu_224_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 171|          58|          51|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load_1  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_k_load                 |   9|          2|    2|          4|
    |empty_fu_58                             |   9|          2|   16|         32|
    |i_fu_74                                 |   9|          2|    2|          4|
    |indvar_flatten15_fu_78                  |   9|          2|    5|         10|
    |indvar_flatten_fu_70                    |   9|          2|    4|          8|
    |j_fu_66                                 |   9|          2|    2|          4|
    |k_fu_62                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|   52|        104|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln60_reg_461         |   4|   0|    4|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_fu_58              |  16|   0|   16|          0|
    |i_fu_74                  |   2|   0|    2|          0|
    |icmp_ln62_1_reg_476      |   1|   0|    1|          0|
    |indvar_flatten15_fu_78   |   5|   0|    5|          0|
    |indvar_flatten_fu_70     |   4|   0|    4|          0|
    |j_fu_66                  |   2|   0|    2|          0|
    |k_fu_62                  |   2|   0|    2|          0|
    |or_ln59_reg_456          |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  40|   0|   40|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_Col_Product|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_Col_Product|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_Col_Product|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_Col_Product|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_Col_Product|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_Col_Product|  return value|
|res_address0  |  out|    4|   ap_memory|                                 res|         array|
|res_ce0       |  out|    1|   ap_memory|                                 res|         array|
|res_we0       |  out|    1|   ap_memory|                                 res|         array|
|res_d0        |  out|   16|   ap_memory|                                 res|         array|
|a_address0    |  out|    4|   ap_memory|                                   a|         array|
|a_ce0         |  out|    1|   ap_memory|                                   a|         array|
|a_q0          |   in|    8|   ap_memory|                                   a|         array|
|b_address0    |  out|    4|   ap_memory|                                   b|         array|
|b_ce0         |  out|    1|   ap_memory|                                   b|         array|
|b_q0          |   in|    8|   ap_memory|                                   b|         array|
+--------------+-----+-----+------------+------------------------------------+--------------+

