<!DOCTYPE html>
<html lang="en">
<head>
        <title>Notes from Xilinx® Adapt 2021</title>
        <meta charset="utf-8" />
	<meta name="viewport" content="width=device-width, initial-scale=1.0" />
        <link rel="shortcut icon" href="./theme/images/favicon.ico"/>
        <link rel="stylesheet" href="./theme/css/main.css" type="text/css" />
        <link href="www.j-marjanovic.io/feeds/all.atom.xml" type="application/atom+xml" rel="alternate" title="j-marjanovic.io Atom Feed" />

        <!--[if IE]>
                <script src="http://html5shiv.googlecode.com/svn/trunk/html5.js"></script><![endif]-->

        <!--[if lte IE 7]>
                <link rel="stylesheet" type="text/css" media="all" href="./css/ie.css"/>
                <script src="./js/IE8.js" type="text/javascript"></script><![endif]-->

        <!--[if lt IE 7]>
                <link rel="stylesheet" type="text/css" media="all" href="./css/ie6.css"/><![endif]-->
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.8/jquery.min.js" type="text/javascript"></script>
<script type="text/javascript" src="theme/jquery.cookiesdirective.js"></script>

</head>

<body id="index" class="home">
<script type="text/javascript">
	// Using $(document).ready never hurts
	$(document).ready(function(){

		// Cookie setting script wrapper
		var cookieScripts = function () {
			// Internal javascript called
			console.log("Running");
		
			// Loading external javascript file
			$.cookiesDirective.loadScript({
				uri:'external.js',
				appendTo: 'eantics'
			});
		}
	
		/* Call cookiesDirective, overriding any default params
		
			*** These are the defaults ***
				explicitConsent: true,
				position: 'top',
				duration: 10,
				limit: 0,
				message: null,				
				cookieScripts: null,
				privacyPolicyUri: 'privacy.html',
				scriptWrapper: function(){},	
				fontFamily: 'helvetica',
				fontColor: '#FFFFFF',
				fontSize: '13px',
				backgroundColor: '#000000',
				backgroundOpacity: '80',
				linkColor: '#CA0000'
				
		*/
		
		$.cookiesDirective({
			privacyPolicyUri: 'myprivacypolicy.html',
			explicitConsent: false,
			position : 'bottom',
			scriptWrapper: cookieScripts, 
			cookieScripts: 'Google Analytics', 
			backgroundColor: '#52B54A',
			linkColor: '#ffffff'
		});
	});
</script>

	
  <!-- <header id="banner" class="body"> -->
  <!--               <h1><a href="./"><img src="http://www.launchyard.com/images/logo.png" /></a></h1> -->
  <!--       </header> --> 

  <div class="LaunchyardDetail" style="align:right;">
    <!-- <p> -->
    <!-- <img src="./theme/images/blue-pin.png" width="100" height="100" alt="Graph icon"> -->
    <!-- </p> -->
    <p><a id="sitesubtitle" href="./">j-marjanovic.io</a></p>

	<br>
    <p style="float: right; margin-right: 50px;"><a id="aboutlink" href="./pages/about.html">About</a></p>

    <br>
	<p style="float: right; margin-right: 50px;"><img src="./theme/images/icons/rss.png"> <a id="aboutlink" href="./feeds/jan-marjanovic.atom.xml">Atom feed</a></p>
    <br>

  </div>

<section id="content" >
    <div class="body">
      <article>
        <header>
          <h1 class="entry-title">
            <a href="./notes-from-xilinxr-adapt-2021.html" rel="bookmark"
               title="Permalink to Notes from Xilinx® Adapt 2021">Notes from Xilinx® Adapt 2021</a></h1>

        </header>

        <div class="entry-content">
<div class="post-info">
	<ul>
        <li class="vcard author">
                 by&nbsp;<a class="url fn" href="./author/jan-marjanovic.html">Jan Marjanovic</a>
        </li>
        <li class="published" title="2021-09-07T21:00:00+02:00">
          on&nbsp;Tue 07 September 2021
        </li>

	</ul>

</div><!-- /.post-info -->          <p><a href="https://xilinx.cventevents.com/event/f7c4412f-572a-4b8b-b8d0-6b92aae2cf0d">Xilinx Adapt 2021</a></p>
<h1>Day 1 (2021-09-07)</h1>
<h2>Adaptive Computing: Innovation Accelerated [Ivo Bolsens (Xilinx)]</h2>
<ul>
<li>the hardware is adapted, rather the other way around</li>
<li>DSA</li>
<li>growing gap between the moore's law and AI requirements</li>
<li>requirements: 6G (100 Gbps, 0.1 ms latency)</li>
<li><em>Xilinx wants to be a platform company</em></li>
<li>Vivado/FPGA -&gt; Vitis/MPSoC -&gt; Vitis-AI/ACAP (Peer Processor)</li>
<li>"hardware developers are still the key audience for Xilinx"</li>
<li>Cloud and Edge</li>
<li>some examples: SmartSSD (partnership with Samsung), SmartNIC</li>
<li>guest speaker: Alveo U250 in Azure<ul>
<li>Quantum optimization (10x gains a CPU)</li>
<li>Synapse - SQL acceleration (e.g. CSV parsing)</li>
<li>external use cases: Financial Services, Bio-Informatics</li>
</ul>
</li>
<li>AI engine (Scalar ALU, Vector ALU)</li>
<li>AIE Array (non-blocking interconnect, local memory, ISA-based Vector Engine)</li>
<li>guest speaker: Samsung</li>
<li>Bfloat, INT4</li>
<li>guest speaker: HPC at Pacific Northwest National Lab<ul>
<li>computational chemistry application</li>
<li>outlook: integration between physical science and data science</li>
<li>heterogenous testbed: AMD Epyc, AMD Instinct GPU, Alveo</li>
</ul>
</li>
<li>Xilinx devices can handle the entire applications (e.g. ADAS)</li>
<li>Kria SOM (most page views ever), comes with predefined bitstreams</li>
<li>"accessible to software developers, domain experts"</li>
</ul>
<h2>The Future of Adaptive Computing [Ivo Bolsens, Vamsi Boppana (Xilinx)]</h2>
<ul>
<li>higher level -&gt; IP Integrator, software</li>
<li>2021.1 -&gt; Machine Learning in Vivado<ul>
<li>"Inteligent Design runs"</li>
<li>delay estimation, resource usage predictions</li>
</ul>
</li>
<li>AI Engines also for liner algebra applications (not only Machine Learning)</li>
<li>512-bit-wide vector machine</li>
<li>chiplets (e.g. larger devices)</li>
<li>rapidly evolving standards -&gt; adaptable hardware</li>
<li>DFX (e.g. in automotive, two different algorithms)</li>
<li>Vitis AI: CNN, RNN, LSTM</li>
<li>Hennessy &amp; Patterson - Domain Specific Architecture</li>
<li>open-source (community, de-facto standards)</li>
<li>Xilinx App Store, Ubuntu software store</li>
<li>Kria (ready-built application, downloadable from an on-line app store)</li>
<li>roadmap (up to 1 nm), only for a selected products (cost-sensitive apps)</li>
</ul>
<h2>Design Rationale of Two Generations of AI Engines [Kees Vissers (Xilinx)]</h2>
<ul>
<li>again Hennessey and Patterson</li>
<li>processor designed from a ground up</li>
<li>comparison between <strong>traditional multi-core</strong> and <strong>AI Engine Array</strong></li>
<li>interconnect + DMA (no caches)</li>
<li>better latency, efficiency than GPU and CPU</li>
<li>1GHz+, 400 AI Engines per device</li>
<li>AI Engine = conventional AI processor<ul>
<li>VLIW</li>
<li>32-bit RISC</li>
<li>512-bit SIMD (fixed point, floating point)</li>
<li>Fixed-Point Vector Unit (similar to DSP48)</li>
<li>FPMPY</li>
<li>Multi-precision support (also Complex - for RF)</li>
<li>memory:<ul>
<li>double buffering</li>
<li>dataflow</li>
<li>streaming communication (DMA between memories)</li>
<li>multicast support</li>
</ul>
</li>
<li>integration into PL: AXI-Stream</li>
</ul>
</li>
<li>Vitis libraries (vision, finance, linear algebra, ...)</li>
<li>XAPP1351 (multi-rate filter), XAPP1352 (beamforming), XAPP1356 (FFT)</li>
<li>Vitis AI (PyTorch/TensorFlow/Caffe to FPGA/AI engines)</li>
<li>second gen AI Engine<ul>
<li>use case: ADAS, robotics, media</li>
<li>in <strong>Versal AI Edge</strong></li>
<li>bfloat16</li>
<li>matrix * matrix multiply [(A0 x B0) + (A1 x B1) + ... ]</li>
<li>data multicast (e.g. weights for NN)</li>
<li>PCIe gen 5</li>
</ul>
</li>
<li>high level AIE API (independent of underlying AIE)</li>
</ul>
<h1>Day 2</h1>
<h2>What's New in Vitis AI 1.4 and Vitis 2021.1 [George Wang (Xilinx)]</h2>
<h3>Vitis</h3>
<ul>
<li>DPU</li>
<li>libraries for AI engines: FIR, FFT, GEMM, vision</li>
<li>GZIP, ZSTD library</li>
<li>FIFO allocation with AI Engine</li>
<li>x86 simulator for AIE</li>
<li>Device Tree generator -&gt; ZOCL node</li>
<li>Vitis HLS: Flow Navigator</li>
</ul>
<h3>Vitis AI 1.4</h3>
<ul>
<li>support for 2 Versals and Kria</li>
<li>108 AI models in total in AI Model Zoo</li>
<li>lidar, radar applications</li>
<li>quantization-aware training, automatic network pruning</li>
</ul>
<h2>Introduction to Kria System on Module [Karan Kantharia (Xilinx)]</h2>
<ul>
<li>Xilinx idea: use SoM in final products</li>
<li>vision market (becoming more fragmented): security camera, obj classifications, medial, AR/VR, emotion</li>
</ul>
<h3>KRIA K26 SOM</h3>
<ul>
<li>Zynq (ARM + FPGA)</li>
<li>several interfaces: LVDS, USB, MIPI, Ethernet, HDMI, DisplayPort, ...</li>
<li>Xilinx idea: no more RTL/HW design -&gt; up to 9 months faster Time to Market</li>
<li>"no FPGA experience required"</li>
<li>three options:<ul>
<li>for AI Developer: use AI model</li>
<li>for SW devloper: use Vitis</li>
<li>for HW developer: use Vivado ML</li>
</ul>
</li>
<li>Yocto and Ubuntu supported</li>
<li>FCC, ... certified</li>
</ul>
<h2>Workshop: Vitis AI 101: End-to-End Model Deployment with Vitis AI [Fan Zhang (Xilinx)]</h2>
<p>https://github.com/fanz-xlnx/Adapt_Workshop_VAI101</p>
<div class="highlight"><pre><span></span><code><span class="n">ubuntu</span><span class="p">@</span><span class="n">ip</span><span class="o">-***:~</span><span class="n">$</span> <span class="n">lspci</span>
<span class="mo">00</span><span class="o">:</span><span class="mf">00.0</span> <span class="n">Host</span> <span class="nl">bridge</span><span class="p">:</span> <span class="n">Intel</span> <span class="n">Corporation</span> <span class="mf">440F</span><span class="n">X</span> <span class="o">-</span> <span class="mf">82441F</span><span class="n">X</span> <span class="n">PMC</span> <span class="p">[</span><span class="n">Natoma</span><span class="p">]</span> <span class="p">(</span><span class="n">rev</span> <span class="mo">02</span><span class="p">)</span>
<span class="mo">00</span><span class="o">:</span><span class="mf">01.0</span> <span class="n">ISA</span> <span class="nl">bridge</span><span class="p">:</span> <span class="n">Intel</span> <span class="n">Corporation</span> <span class="mi">82371</span><span class="n">SB</span> <span class="n">PIIX3</span> <span class="n">ISA</span> <span class="p">[</span><span class="n">Natoma</span><span class="o">/</span><span class="n">Triton</span> <span class="n">II</span><span class="p">]</span>
<span class="mo">00</span><span class="o">:</span><span class="mf">01.1</span> <span class="n">IDE</span> <span class="nl">interface</span><span class="p">:</span> <span class="n">Intel</span> <span class="n">Corporation</span> <span class="mi">82371</span><span class="n">SB</span> <span class="n">PIIX3</span> <span class="n">IDE</span> <span class="p">[</span><span class="n">Natoma</span><span class="o">/</span><span class="n">Triton</span> <span class="n">II</span><span class="p">]</span>
<span class="mo">00</span><span class="o">:</span><span class="mf">01.3</span> <span class="nl">Bridge</span><span class="p">:</span> <span class="n">Intel</span> <span class="n">Corporation</span> <span class="mi">82371</span><span class="n">AB</span><span class="o">/</span><span class="n">EB</span><span class="o">/</span><span class="n">MB</span> <span class="n">PIIX4</span> <span class="n">ACPI</span> <span class="p">(</span><span class="n">rev</span> <span class="mo">01</span><span class="p">)</span>
<span class="mo">00</span><span class="o">:</span><span class="mf">02.0</span> <span class="n">VGA</span> <span class="n">compatible</span> <span class="nl">controller</span><span class="p">:</span> <span class="n">Cirrus</span> <span class="n">Logic</span> <span class="n">GD</span> <span class="mi">5446</span>
<span class="mo">00</span><span class="o">:</span><span class="mf">03.0</span> <span class="n">Ethernet</span> <span class="nl">controller</span><span class="p">:</span> <span class="n">Amazon</span><span class="p">.</span><span class="n">com</span><span class="p">,</span> <span class="n">Inc</span><span class="p">.</span> <span class="n">Elastic</span> <span class="n">Network</span> <span class="n">Adapter</span> <span class="p">(</span><span class="n">ENA</span><span class="p">)</span>
<span class="mo">00</span><span class="o">:</span><span class="mi">1</span><span class="n">e</span><span class="mf">.0</span> <span class="mi">3</span><span class="n">D</span> <span class="nl">controller</span><span class="p">:</span> <span class="n">NVIDIA</span> <span class="n">Corporation</span> <span class="n">GK210GL</span> <span class="p">[</span><span class="n">Tesla</span> <span class="n">K80</span><span class="p">]</span> <span class="p">(</span><span class="n">rev</span> <span class="n">a1</span><span class="p">)</span>
<span class="mo">00</span><span class="o">:</span><span class="mf">1f.0</span> <span class="n">Unassigned</span> <span class="k">class</span> <span class="p">[</span><span class="n">ff80</span><span class="p">]</span><span class="o">:</span> <span class="n">XenSource</span><span class="p">,</span> <span class="n">Inc</span><span class="p">.</span> <span class="n">Xen</span> <span class="n">Platform</span> <span class="n">Device</span> <span class="p">(</span><span class="n">rev</span> <span class="mo">01</span><span class="p">)</span>
</code></pre></div>

<div class="highlight"><pre><span></span><code><span class="c">ubuntu@ip</span><span class="nb">-</span><span class="c">***:~$ nvidia</span><span class="nb">-</span><span class="c">smi</span>
<span class="c">Wed Sep  8 17:20:50 2021</span>
<span class="nb">+-----------------------------------------------------------------------------+</span><span class="c"></span>
<span class="c">| NVIDIA</span><span class="nb">-</span><span class="c">SMI 470</span><span class="nt">.</span><span class="c">57</span><span class="nt">.</span><span class="c">02    Driver Version: 470</span><span class="nt">.</span><span class="c">57</span><span class="nt">.</span><span class="c">02    CUDA Version: 11</span><span class="nt">.</span><span class="c">4     |</span>
<span class="c">|</span><span class="nb">-------------------------------+----------------------+----------------------+</span><span class="c"></span>
<span class="c">| GPU  Name        Persistence</span><span class="nb">-</span><span class="c">M| Bus</span><span class="nb">-</span><span class="c">Id        Disp</span><span class="nt">.</span><span class="c">A | Volatile Uncorr</span><span class="nt">.</span><span class="c"> ECC |</span>
<span class="c">| Fan  Temp  Perf  Pwr:Usage/Cap|         Memory</span><span class="nb">-</span><span class="c">Usage | GPU</span><span class="nb">-</span><span class="c">Util  Compute M</span><span class="nt">.</span><span class="c"> |</span>
<span class="c">|                               |                      |               MIG M</span><span class="nt">.</span><span class="c"> |</span>
<span class="c">|===============================</span><span class="nb">+</span><span class="c">======================</span><span class="nb">+</span><span class="c">======================|</span>
<span class="c">|   0  Tesla K80           On   | 00000000:00:1E</span><span class="nt">.</span><span class="c">0 Off |                    0 |</span>
<span class="c">| N/A   55C    P0   121W / 149W |   4188MiB / 11441MiB |     94%      Default |</span>
<span class="c">|                               |                      |                  N/A |</span>
<span class="nb">+-------------------------------+----------------------+----------------------+</span><span class="c"></span>

<span class="nb">+-----------------------------------------------------------------------------+</span><span class="c"></span>
<span class="c">| Processes:                                                                  |</span>
<span class="c">|  GPU   GI   CI        PID   Type   Process name                  GPU Memory |</span>
<span class="c">|        ID   ID                                                   Usage      |</span>
<span class="c">|=============================================================================|</span>
<span class="c">|    0   N/A  N/A     19274      C   python                           4185MiB |</span>
<span class="nb">+-----------------------------------------------------------------------------+</span><span class="c"></span>
</code></pre></div>

<ul>
<li><em>IoU</em> = Intersection over Union = Area of Overlap / Area of Union</li>
<li>XIR format</li>
<li>KV260 (KRIA)</li>
</ul>
<div class="highlight"><pre><span></span><code>xcompiler -t DPUCZDX8G_ISA0_B4096_MAX_BG2 -i quantize_result/ENet_int.xmodel -o compilation_results/KV260/ENet_cityscapes_pt/ENet_cityscapes_pt.xmodel
</code></pre></div>

<div class="highlight"><pre><span></span><code>The compiled xmodel&#39;s md5sum is 4bf46f368e9ff2d51fea136a19270c75
</code></pre></div>

<h1>Day 3</h1>
<h2>Expert Panel: Tips and Tricks</h2>
<ul>
<li>improvements in silicon<ul>
<li>"PL is what Xilinx is famous for"</li>
<li>"end of Moore's law, end of Amdahl's law, end of Dennard scaling" --&gt; more hardened IP (more like ASIC), e.g. DSP58</li>
</ul>
</li>
<li>getting started guide for DFX ([xilinx.com/vivado/dfx])</li>
<li>HDL (VHDL support)<ul>
<li>simulation: working on the support for the VHDL-2008 (<em>it is 2021</em>), based on feature requests</li>
<li>simulation: "current focus on SystemVerilog"</li>
<li>synthesis: "at the advanced level"</li>
</ul>
</li>
<li>open-source tools (providing the bitstream information)<ul>
<li>"secret sauce"</li>
<li>"hacking protection"</li>
<li>open-source front-end for Vivado and Vitis</li>
<li>"leave bitstream generation to experts"</li>
</ul>
</li>
<li>ML in Vivado</li>
<li>congestion when 70% CLBs utilized</li>
<li>revision control</li>
<li>RTL workflow<ul>
<li>a couple of features require IPI (e.g. CIPS, NoC)</li>
</ul>
</li>
<li>porting software to AI Engines<ul>
<li>start from the C models</li>
</ul>
</li>
<li>RapidWright</li>
<li>QEMU</li>
</ul>
<h2>Team-Based Collaborative Features in IP Integrator</h2>
<ul>
<li>UG994</li>
<li>Block Design Container<ul>
<li>top-down workflow:<ol>
<li>create hierarchy</li>
<li>validate</li>
<li><em>was distracted</em></li>
</ol>
</li>
<li>e.g. debug vs no-debug version</li>
<li>DFX flow</li>
<li>Inter-NOC input</li>
</ul>
</li>
</ul>
<h2>Vitis HLS for High-Performance Kernels</h2>
<ul>
<li>v++</li>
<li>optimizations<ul>
<li>pipeline (<code>II</code>)</li>
<li>SIMD</li>
<li>dataflow (task parallelism, handshaking)</li>
</ul>
</li>
<li>data types:<ul>
<li>arrays: AXI4 Memory Mapped</li>
<li>scalar: AXI4-Lite</li>
<li>stream: AXI4-Stream</li>
</ul>
</li>
</ul>
<div class="highlight"><pre><span></span><code><span class="cp">#pragma HLS UNROLL factor=N</span>
</code></pre></div>

<div class="highlight"><pre><span></span><code><span class="n">__attribute__</span><span class="p">((</span><span class="n">vector_size</span><span class="p">(</span><span class="mi">64</span><span class="p">)))</span>
</code></pre></div>

<ul>
<li>Cppcon 2019: Faster Code Through Parallelism on CPU and GPU</li>
<li><code>RAM 1WnR</code></li>
<li><code>#pragma HLS BIND STORAGE</code></li>
<li>function call viewer</li>
</ul>
<h2>Versal Architecture Solutions for PCIe and Cache Coherent Interconnect [Eric Crabill (Xilinx)]</h2>
<ul>
<li>in Versal<ul>
<li>CPM4 and CPM5 (gen 4 and gen 5)</li>
<li>PL PCIE4 and PL PCIE5</li>
<li>SRIOV</li>
<li>integrated DMAs (QDMA and XDMA in hard IP)</li>
<li>CCIX support</li>
<li>connection to NoC</li>
<li>CCIX to CHI bridge</li>
</ul>
</li>
</ul>
<h3>CPM vs PL PCIE</h3>
<ul>
<li>CPM - feature rich</li>
<li>PL PCIE - migration from previous architectures</li>
</ul>
<h3>QDMA vs XDMA</h3>
<h3>CCIX and CXL</h3>
<ul>
<li>hetergeneous computing<ul>
<li>CPU + GPU</li>
<li>CPU + ACAP</li>
<li>CPU + Smart NIC</li>
<li>...</li>
</ul>
</li>
<li>classic PCIe = moving the data with DMA (SW-controlled)</li>
<li>Cache cohherence = "move the data without using a driver"</li>
<li>CCIX = symmetrical (CPU and accelerators are peers)</li>
<li>CXL = CPU is the owner, multiple protocols: <code>cxl.io</code>, <code>cxl.mem</code>, <code>cxl.cache</code></li>
</ul>
<h3>Documentation</h3>
<ul>
<li>PG347 (for CPM)</li>
</ul>
<hr>
<div style="font-size: 80%;" >
Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Vivado, Vitis, Versal, Zynq are trademarks of Xilinx in the United States and
other countries.
</div>

<div style="font-size: 80%;" >
All trademarks and registered trademarks are the property of their respective owners.
</div><script src="//platform.twitter.com/widgets.js" charset="utf-8"></script>
        </div><!-- /.entry-content -->
<a href="https://twitter.com/share" class="twitter-share-button" data-count="horizontal" data-via="janmarjanovic">Tweet</a><script type="text/javascript" src="https://platform.twitter.com/widgets.js"></script><br/><br/>

      </article>
    </div>
</section>
        <section id="extras" >
        
        </section><!-- /#extras -->
	
        <footer id="contentinfo" >
                <address id="about" class="vcard ">
                Proudly powered by <a href="https://getpelican.com/" target="_blank">Pelican</a>, which takes
                great advantage of <a href="https://python.org" target="_blank">Python</a>.
		
                </address><!-- /#about -->
		

                
        </footer><!-- /#contentinfo -->

<script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-56555055-1', 'auto');
  ga('send', 'pageview');

</script></body>
</html>